--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml wrapper_RCA_4bit.twx wrapper_RCA_4bit.ncd -o
wrapper_RCA_4bit.twr wrapper_RCA_4bit.pcf -ucf timing_rca_4bit.ucf

Design file:              wrapper_RCA_4bit.ncd
Physical constraint file: wrapper_RCA_4bit.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53 paths analyzed, 5 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.192ns.
--------------------------------------------------------------------------------

Paths for end point cout (SLICE_X1Y141.AX), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          cout (FF)
  Requirement:          2.200ns
  Data Path Delay:      5.131ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.169 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.AQ      Tcko                  0.456   in2_reg<0>
                                                       in1_reg_0
    SLICE_X0Y143.A5      net (fanout=2)        0.287   in1_reg<0>
    SLICE_X0Y143.A       Tilo                  0.124   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y144.B6      net (fanout=2)        0.451   rca_4bit/fa0/w2
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.D       Tilo                  0.124   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/cout1
    SLICE_X0Y140.B6      net (fanout=1)        0.348   rca_4bit/fa2/w3
    SLICE_X0Y140.B       Tilo                  0.124   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X3Y139.D6      net (fanout=2)        0.314   rca_4bit/c3
    SLICE_X3Y139.D       Tilo                  0.124   rca_4bit/fa3/w3
                                                       rca_4bit/fa3/ha2/cout1
    SLICE_X2Y140.A6      net (fanout=1)        0.306   rca_4bit/fa3/w3
    SLICE_X2Y140.A       Tilo                  0.124   cout_net
                                                       rca_4bit/fa3/cout1
    SLICE_X1Y141.AX      net (fanout=1)        0.338   cout_net
    SLICE_X1Y141.CLK     Tdick                 0.067   cout_OBUF
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.639ns logic, 3.492ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_0 (FF)
  Destination:          cout (FF)
  Requirement:          2.200ns
  Data Path Delay:      5.017ns (Levels of Logic = 9)
  Clock Path Skew:      -0.026ns (0.169 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_0 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.CQ      Tcko                  0.456   in2_reg<0>
                                                       in2_reg_0
    SLICE_X0Y143.A6      net (fanout=2)        0.173   in2_reg<0>
    SLICE_X0Y143.A       Tilo                  0.124   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y144.B6      net (fanout=2)        0.451   rca_4bit/fa0/w2
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.D       Tilo                  0.124   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/cout1
    SLICE_X0Y140.B6      net (fanout=1)        0.348   rca_4bit/fa2/w3
    SLICE_X0Y140.B       Tilo                  0.124   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X3Y139.D6      net (fanout=2)        0.314   rca_4bit/c3
    SLICE_X3Y139.D       Tilo                  0.124   rca_4bit/fa3/w3
                                                       rca_4bit/fa3/ha2/cout1
    SLICE_X2Y140.A6      net (fanout=1)        0.306   rca_4bit/fa3/w3
    SLICE_X2Y140.A       Tilo                  0.124   cout_net
                                                       rca_4bit/fa3/cout1
    SLICE_X1Y141.AX      net (fanout=1)        0.338   cout_net
    SLICE_X1Y141.CLK     Tdick                 0.067   cout_OBUF
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (1.639ns logic, 3.378ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c_in (FF)
  Destination:          cout (FF)
  Requirement:          2.200ns
  Data Path Delay:      4.563ns (Levels of Logic = 8)
  Clock Path Skew:      -0.026ns (0.169 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c_in to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y144.AQ      Tcko                  0.456   c_in
                                                       c_in
    SLICE_X0Y144.B5      net (fanout=2)        0.294   c_in
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.D       Tilo                  0.124   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/cout1
    SLICE_X0Y140.B6      net (fanout=1)        0.348   rca_4bit/fa2/w3
    SLICE_X0Y140.B       Tilo                  0.124   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X3Y139.D6      net (fanout=2)        0.314   rca_4bit/c3
    SLICE_X3Y139.D       Tilo                  0.124   rca_4bit/fa3/w3
                                                       rca_4bit/fa3/ha2/cout1
    SLICE_X2Y140.A6      net (fanout=1)        0.306   rca_4bit/fa3/w3
    SLICE_X2Y140.A       Tilo                  0.124   cout_net
                                                       rca_4bit/fa3/cout1
    SLICE_X1Y141.AX      net (fanout=1)        0.338   cout_net
    SLICE_X1Y141.CLK     Tdick                 0.067   cout_OBUF
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      4.563ns (1.515ns logic, 3.048ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X1Y138.DX), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      4.548ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.167 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.AQ      Tcko                  0.456   in2_reg<0>
                                                       in1_reg_0
    SLICE_X0Y143.A5      net (fanout=2)        0.287   in1_reg<0>
    SLICE_X0Y143.A       Tilo                  0.124   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y144.B6      net (fanout=2)        0.451   rca_4bit/fa0/w2
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.D       Tilo                  0.124   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/cout1
    SLICE_X0Y140.B6      net (fanout=1)        0.348   rca_4bit/fa2/w3
    SLICE_X0Y140.B       Tilo                  0.124   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X0Y138.D6      net (fanout=2)        0.318   rca_4bit/c3
    SLICE_X0Y138.D       Tilo                  0.124   out_net<3>
                                                       rca_4bit/fa3/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y138.DX      net (fanout=1)        0.190   out_net<3>
    SLICE_X1Y138.CLK     Tdick                 0.058   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (1.506ns logic, 3.042ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_0 (FF)
  Destination:          out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      4.434ns (Levels of Logic = 8)
  Clock Path Skew:      -0.028ns (0.167 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_0 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.CQ      Tcko                  0.456   in2_reg<0>
                                                       in2_reg_0
    SLICE_X0Y143.A6      net (fanout=2)        0.173   in2_reg<0>
    SLICE_X0Y143.A       Tilo                  0.124   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y144.B6      net (fanout=2)        0.451   rca_4bit/fa0/w2
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.D       Tilo                  0.124   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/cout1
    SLICE_X0Y140.B6      net (fanout=1)        0.348   rca_4bit/fa2/w3
    SLICE_X0Y140.B       Tilo                  0.124   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X0Y138.D6      net (fanout=2)        0.318   rca_4bit/c3
    SLICE_X0Y138.D       Tilo                  0.124   out_net<3>
                                                       rca_4bit/fa3/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y138.DX      net (fanout=1)        0.190   out_net<3>
    SLICE_X1Y138.CLK     Tdick                 0.058   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (1.506ns logic, 2.928ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c_in (FF)
  Destination:          out_3 (FF)
  Requirement:          2.200ns
  Data Path Delay:      3.980ns (Levels of Logic = 7)
  Clock Path Skew:      -0.028ns (0.167 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c_in to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y144.AQ      Tcko                  0.456   c_in
                                                       c_in
    SLICE_X0Y144.B5      net (fanout=2)        0.294   c_in
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.D       Tilo                  0.124   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/cout1
    SLICE_X0Y140.B6      net (fanout=1)        0.348   rca_4bit/fa2/w3
    SLICE_X0Y140.B       Tilo                  0.124   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X0Y138.D6      net (fanout=2)        0.318   rca_4bit/c3
    SLICE_X0Y138.D       Tilo                  0.124   out_net<3>
                                                       rca_4bit/fa3/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y138.DX      net (fanout=1)        0.190   out_net<3>
    SLICE_X1Y138.CLK     Tdick                 0.058   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (1.382ns logic, 2.598ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point out_2 (SLICE_X1Y139.BX), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          out_2 (FF)
  Requirement:          2.200ns
  Data Path Delay:      3.983ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.168 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.AQ      Tcko                  0.456   in2_reg<0>
                                                       in1_reg_0
    SLICE_X0Y143.A5      net (fanout=2)        0.287   in1_reg<0>
    SLICE_X0Y143.A       Tilo                  0.124   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y144.B6      net (fanout=2)        0.451   rca_4bit/fa0/w2
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.DMUX    Tilo                  0.325   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y139.BX      net (fanout=1)        0.334   out_net<2>
    SLICE_X1Y139.CLK     Tdick                 0.062   out_0
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.463ns logic, 2.520ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in2_reg_0 (FF)
  Destination:          out_2 (FF)
  Requirement:          2.200ns
  Data Path Delay:      3.869ns (Levels of Logic = 6)
  Clock Path Skew:      -0.027ns (0.168 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in2_reg_0 to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.CQ      Tcko                  0.456   in2_reg<0>
                                                       in2_reg_0
    SLICE_X0Y143.A6      net (fanout=2)        0.173   in2_reg<0>
    SLICE_X0Y143.A       Tilo                  0.124   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y144.B6      net (fanout=2)        0.451   rca_4bit/fa0/w2
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.DMUX    Tilo                  0.325   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y139.BX      net (fanout=1)        0.334   out_net<2>
    SLICE_X1Y139.CLK     Tdick                 0.062   out_0
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.463ns logic, 2.406ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c_in (FF)
  Destination:          out_2 (FF)
  Requirement:          2.200ns
  Data Path Delay:      3.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.168 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c_in to out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y144.AQ      Tcko                  0.456   c_in
                                                       c_in
    SLICE_X0Y144.B5      net (fanout=2)        0.294   c_in
    SLICE_X0Y144.B       Tilo                  0.124   rca_4bit/fa0/w3
                                                       rca_4bit/fa0/ha2/cout1
    SLICE_X3Y143.A6      net (fanout=1)        0.427   rca_4bit/fa0/w3
    SLICE_X3Y143.A       Tilo                  0.124   rca_4bit/c1
                                                       rca_4bit/fa0/cout1
    SLICE_X2Y142.A6      net (fanout=2)        0.318   rca_4bit/c1
    SLICE_X2Y142.A       Tilo                  0.124   rca_4bit/fa1/w3
                                                       rca_4bit/fa1/ha2/cout1
    SLICE_X2Y141.A6      net (fanout=1)        0.307   rca_4bit/fa1/w3
    SLICE_X2Y141.A       Tilo                  0.124   rca_4bit/c2
                                                       rca_4bit/fa1/cout1
    SLICE_X1Y140.D5      net (fanout=1)        0.396   rca_4bit/c2
    SLICE_X1Y140.DMUX    Tilo                  0.325   rca_4bit/fa2/w3
                                                       rca_4bit/fa2/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y139.BX      net (fanout=1)        0.334   out_net<2>
    SLICE_X1Y139.CLK     Tdick                 0.062   out_0
                                                       out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (1.339ns logic, 2.076ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point out_0 (SLICE_X1Y139.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c_in (FF)
  Destination:          out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.086 - 0.071)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: c_in to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y144.AQ      Tcko                  0.141   c_in
                                                       c_in
    SLICE_X0Y139.A5      net (fanout=2)        0.250   c_in
    SLICE_X0Y139.A       Tilo                  0.045   out_net<0>
                                                       rca_4bit/fa0/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y139.AX      net (fanout=1)        0.055   out_net<0>
    SLICE_X1Y139.CLK     Tckdi       (-Th)     0.070   out_0
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.116ns logic, 0.305ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_0 (FF)
  Destination:          out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.086 - 0.071)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_0 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.CQ      Tcko                  0.141   in2_reg<0>
                                                       in2_reg_0
    SLICE_X0Y143.A6      net (fanout=2)        0.070   in2_reg<0>
    SLICE_X0Y143.A       Tilo                  0.045   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y139.A6      net (fanout=2)        0.239   rca_4bit/fa0/w2
    SLICE_X0Y139.A       Tilo                  0.045   out_net<0>
                                                       rca_4bit/fa0/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y139.AX      net (fanout=1)        0.055   out_net<0>
    SLICE_X1Y139.CLK     Tckdi       (-Th)     0.070   out_0
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.161ns logic, 0.364ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_0 (FF)
  Destination:          out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.563ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (0.086 - 0.071)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_0 to out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.AQ      Tcko                  0.141   in2_reg<0>
                                                       in1_reg_0
    SLICE_X0Y143.A5      net (fanout=2)        0.108   in1_reg<0>
    SLICE_X0Y143.A       Tilo                  0.045   rca_4bit/fa0/w1
                                                       rca_4bit/fa0/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y139.A6      net (fanout=2)        0.239   rca_4bit/fa0/w2
    SLICE_X0Y139.A       Tilo                  0.045   out_net<0>
                                                       rca_4bit/fa0/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y139.AX      net (fanout=1)        0.055   out_net<0>
    SLICE_X1Y139.CLK     Tckdi       (-Th)     0.070   out_0
                                                       out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.563ns (0.161ns logic, 0.402ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point cout (SLICE_X1Y141.AX), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_3 (FF)
  Destination:          cout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.087 - 0.070)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_3 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.AQ      Tcko                  0.141   in1_reg<3>
                                                       in2_reg_3
    SLICE_X3Y140.B5      net (fanout=1)        0.137   in2_reg<3>
    SLICE_X3Y140.B       Tilo                  0.045   rca_4bit/fa3/w1
                                                       rca_4bit/fa3/ha1/cout1
    SLICE_X2Y140.A5      net (fanout=1)        0.147   rca_4bit/fa3/w1
    SLICE_X2Y140.A       Tilo                  0.045   cout_net
                                                       rca_4bit/fa3/cout1
    SLICE_X1Y141.AX      net (fanout=1)        0.100   cout_net
    SLICE_X1Y141.CLK     Tckdi       (-Th)     0.070   cout_OBUF
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.161ns logic, 0.384ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_3 (FF)
  Destination:          cout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 2)
  Clock Path Skew:      0.017ns (0.087 - 0.070)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_3 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.BQ      Tcko                  0.141   in1_reg<3>
                                                       in1_reg_3
    SLICE_X3Y140.B4      net (fanout=1)        0.189   in1_reg<3>
    SLICE_X3Y140.B       Tilo                  0.045   rca_4bit/fa3/w1
                                                       rca_4bit/fa3/ha1/cout1
    SLICE_X2Y140.A5      net (fanout=1)        0.147   rca_4bit/fa3/w1
    SLICE_X2Y140.A       Tilo                  0.045   cout_net
                                                       rca_4bit/fa3/cout1
    SLICE_X1Y141.AX      net (fanout=1)        0.100   cout_net
    SLICE_X1Y141.CLK     Tckdi       (-Th)     0.070   cout_OBUF
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.161ns logic, 0.436ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_3 (FF)
  Destination:          cout (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 3)
  Clock Path Skew:      0.017ns (0.087 - 0.070)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_3 to cout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.AQ      Tcko                  0.141   in1_reg<3>
                                                       in2_reg_3
    SLICE_X3Y140.B5      net (fanout=1)        0.137   in2_reg<3>
    SLICE_X3Y140.BMUX    Tilo                  0.116   rca_4bit/fa3/w1
                                                       rca_4bit/fa3/ha1/Mxor_sum_xo<0>1
    SLICE_X3Y139.D5      net (fanout=2)        0.156   rca_4bit/fa3/w2
    SLICE_X3Y139.D       Tilo                  0.045   rca_4bit/fa3/w3
                                                       rca_4bit/fa3/ha2/cout1
    SLICE_X2Y140.A6      net (fanout=1)        0.110   rca_4bit/fa3/w3
    SLICE_X2Y140.A       Tilo                  0.045   cout_net
                                                       rca_4bit/fa3/cout1
    SLICE_X1Y141.AX      net (fanout=1)        0.100   cout_net
    SLICE_X1Y141.CLK     Tckdi       (-Th)     0.070   cout_OBUF
                                                       cout
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.277ns logic, 0.503ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point out_3 (SLICE_X1Y138.DX), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_3 (FF)
  Destination:          out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.635ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.086 - 0.070)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_3 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.AQ      Tcko                  0.141   in1_reg<3>
                                                       in2_reg_3
    SLICE_X3Y140.B5      net (fanout=1)        0.137   in2_reg<3>
    SLICE_X3Y140.BMUX    Tilo                  0.116   rca_4bit/fa3/w1
                                                       rca_4bit/fa3/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y138.D5      net (fanout=2)        0.212   rca_4bit/fa3/w2
    SLICE_X0Y138.D       Tilo                  0.045   out_net<3>
                                                       rca_4bit/fa3/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y138.DX      net (fanout=1)        0.056   out_net<3>
    SLICE_X1Y138.CLK     Tckdi       (-Th)     0.072   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.230ns logic, 0.405ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in1_reg_3 (FF)
  Destination:          out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.683ns (Levels of Logic = 2)
  Clock Path Skew:      0.016ns (0.086 - 0.070)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in1_reg_3 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y141.BQ      Tcko                  0.141   in1_reg<3>
                                                       in1_reg_3
    SLICE_X3Y140.B4      net (fanout=1)        0.189   in1_reg<3>
    SLICE_X3Y140.BMUX    Tilo                  0.112   rca_4bit/fa3/w1
                                                       rca_4bit/fa3/ha1/Mxor_sum_xo<0>1
    SLICE_X0Y138.D5      net (fanout=2)        0.212   rca_4bit/fa3/w2
    SLICE_X0Y138.D       Tilo                  0.045   out_net<3>
                                                       rca_4bit/fa3/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y138.DX      net (fanout=1)        0.056   out_net<3>
    SLICE_X1Y138.CLK     Tckdi       (-Th)     0.072   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.683ns (0.226ns logic, 0.457ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               in2_reg_2 (FF)
  Destination:          out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.086 - 0.071)
  Source Clock:         clk_BUFGP rising at 2.200ns
  Destination Clock:    clk_BUFGP rising at 2.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: in2_reg_2 to out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y143.AMUX    Tshcko                0.182   in2_reg<0>
                                                       in2_reg_2
    SLICE_X1Y142.A5      net (fanout=1)        0.199   in2_reg<2>
    SLICE_X1Y142.A       Tilo                  0.045   rca_4bit/fa2/w1
                                                       rca_4bit/fa2/ha1/cout1
    SLICE_X0Y140.B5      net (fanout=1)        0.157   rca_4bit/fa2/w1
    SLICE_X0Y140.B       Tilo                  0.045   rca_4bit/c3
                                                       rca_4bit/fa2/cout1
    SLICE_X0Y138.D6      net (fanout=2)        0.132   rca_4bit/c3
    SLICE_X0Y138.D       Tilo                  0.045   out_net<3>
                                                       rca_4bit/fa3/ha2/Mxor_sum_xo<0>1
    SLICE_X1Y138.DX      net (fanout=1)        0.056   out_net<3>
    SLICE_X1Y138.CLK     Tckdi       (-Th)     0.072   out_3
                                                       out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.245ns logic, 0.544ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.045ns (period - min period limit)
  Period: 2.200ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.200ns
  Low pulse: 1.100ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: out_3/CLK
  Logical resource: out_3/CK
  Location pin: SLICE_X1Y138.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.200ns
  High pulse: 1.100ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: out_3/CLK
  Logical resource: out_3/CK
  Location pin: SLICE_X1Y138.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.192|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 4  Score: 8048  (Setup/Max: 8048, Hold: 0)

Constraints cover 53 paths, 0 nets, and 47 connections

Design statistics:
   Minimum period:   5.192ns{1}   (Maximum frequency: 192.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 31 15:40:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 760 MB



