<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="processor_system/simulation/submodules/processor_system_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="processor_system/simulation/submodules/processor_system_crosser.vho"
   type="VHDL"
   library="crosser" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="width_adapter"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/processor_system_rsp_xbar_mux_001.vho"
   type="VHDL"
   library="rsp_xbar_mux_001" />
 <file
   path="processor_system/simulation/submodules/processor_system_rsp_xbar_mux.vho"
   type="VHDL"
   library="rsp_xbar_mux" />
 <file
   path="processor_system/simulation/submodules/processor_system_rsp_xbar_demux_002.vho"
   type="VHDL"
   library="rsp_xbar_demux_002" />
 <file
   path="processor_system/simulation/submodules/processor_system_cmd_xbar_mux.vho"
   type="VHDL"
   library="cmd_xbar_mux" />
 <file
   path="processor_system/simulation/submodules/processor_system_cmd_xbar_demux_001.vho"
   type="VHDL"
   library="cmd_xbar_demux_001" />
 <file
   path="processor_system/simulation/submodules/processor_system_cmd_xbar_demux.vho"
   type="VHDL"
   library="cmd_xbar_demux" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_reset_controller.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="rst_controller"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="burst_adapter"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/processor_system_id_router_002.vho"
   type="VHDL"
   library="id_router_002" />
 <file
   path="processor_system/simulation/submodules/processor_system_id_router_001.vho"
   type="VHDL"
   library="id_router_001" />
 <file
   path="processor_system/simulation/submodules/processor_system_id_router.vho"
   type="VHDL"
   library="id_router" />
 <file
   path="processor_system/simulation/submodules/processor_system_addr_router_001.vho"
   type="VHDL"
   library="addr_router_001" />
 <file
   path="processor_system/simulation/submodules/processor_system_addr_router.vho"
   type="VHDL"
   library="addr_router" />
 <file
   path="processor_system/simulation/submodules/processor_system_pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" />
 <file
   path="processor_system/simulation/submodules/processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" />
 <file
   path="processor_system/simulation/submodules/processor_system_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_instruction_master_translator_avalon_universal_master_0_agent"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_jtag_debug_module_translator"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_jtag_debug_module_translator"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/mentor/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_instruction_master_translator"
   simulator="modelsim" />
 <file
   path="processor_system/simulation/submodules/aldec/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="nios2_cpu_instruction_master_translator"
   simulator="riviera" />
 <file
   path="processor_system/simulation/submodules/processor_system_performance_counter_0.vhd"
   type="VHDL"
   library="performance_counter_0" />
 <file
   path="processor_system/simulation/submodules/processor_system_pll.vho"
   type="VHDL"
   library="pll" />
 <file
   path="processor_system/simulation/submodules/processor_system_jtag_uart.vhd"
   type="VHDL"
   library="jtag_uart" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu.sdc"
   type="SDC"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu.vhd"
   type="VHDL"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_nios2_waves.do"
   type="OTHER"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_ociram_default_contents.dat"
   type="DAT"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_ociram_default_contents.hex"
   type="HEX"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_ociram_default_contents.mif"
   type="MIF"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_oci_test_bench.vhd"
   type="VHDL"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_a.dat"
   type="DAT"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_a.hex"
   type="HEX"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_a.mif"
   type="MIF"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_b.dat"
   type="DAT"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_b.hex"
   type="HEX"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_rf_ram_b.mif"
   type="MIF"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_nios2_cpu_test_bench.vhd"
   type="VHDL"
   library="nios2_cpu" />
 <file
   path="processor_system/simulation/submodules/processor_system_sdram.vhd"
   type="VHDL"
   library="sdram" />
 <file path="processor_system/simulation/processor_system.vhd" type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_nios2_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_sdram_s1_translator_avalon_universal_slave_0_agent.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_width_adapter.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_width_adapter_001.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_nios2_cpu_instruction_master_translator.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_nios2_cpu_data_master_translator.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_nios2_cpu_jtag_debug_module_translator.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_sdram_s1_translator.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_jtag_uart_avalon_jtag_slave_translator.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_pll_pll_slave_translator.vhd"
   type="VHDL" />
 <file
   path="processor_system/simulation/processor_system_performance_counter_0_control_slave_translator.vhd"
   type="VHDL" />
 <topLevel name="processor_system" />
 <deviceFamily name="cycloneive" />
</simPackage>
