{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:51:34 2017 " "Info: Processing started: Sat Oct 14 14:51:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc0832.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc0832.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC0832-behavior " "Info: Found design unit 1: ADC0832-behavior" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC0832 " "Info: Found entity 1: ADC0832" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_da.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ad_da.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_DA-behavior " "Info: Found design unit 1: AD_DA-behavior" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AD_DA " "Info: Found entity 1: AD_DA" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_DA " "Info: Elaborating entity \"AD_DA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(96) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(96): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB AD_DA.vhd(97) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(97): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_1 AD_DA.vhd(98) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(98): signal \"CS_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI_1 AD_DA.vhd(99) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(99): signal \"DI_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(100) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(100): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "receive_order AD_DA.vhd(55) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(55): inferring latch(es) for signal or variable \"receive_order\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI_1 AD_DA.vhd(55) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(55): inferring latch(es) for signal or variable \"DI_1\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_1 AD_DA.vhd(55) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(55): inferring latch(es) for signal or variable \"CS_1\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_1 AD_DA.vhd(55) " "Info (10041): Inferred latch for \"CS_1\" at AD_DA.vhd(55)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI_1 AD_DA.vhd(55) " "Info (10041): Inferred latch for \"DI_1\" at AD_DA.vhd(55)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_order AD_DA.vhd(55) " "Info (10041): Inferred latch for \"receive_order\" at AD_DA.vhd(55)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0832 ADC0832:u1 " "Info: Elaborating entity \"ADC0832\" for hierarchy \"ADC0832:u1\"" {  } { { "AD_DA.vhd" "u1" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI1 ADC0832.vhd(69) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(69): signal \"DI1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI0 ADC0832.vhd(70) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(70): signal \"DI0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input_model ADC0832.vhd(74) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(74): signal \"data_input_model\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(80) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(80): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(82) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(82): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_order ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"output_order\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI1 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI1\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI0 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI0\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_input_model ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data_input_model\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[2\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[3\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[4\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[5\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[6\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[7\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI0 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI0\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI1 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI1\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_order ADC0832.vhd(45) " "Info (10041): Inferred latch for \"output_order\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DI_1 " "Warning: Latch DI_1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CLKNUM\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal CLKNUM\[0\]~reg0" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "receive_order " "Warning: Latch receive_order has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CLKNUM\[0\]~reg0 " "Warning: Ports D and ENA on the latch are fed by the same signal CLKNUM\[0\]~reg0" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CS_output GND " "Warning (13410): Pin \"CS_output\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[8\] GND " "Warning (13410): Pin \"Parallel_Data\[8\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[9\] GND " "Warning (13410): Pin \"Parallel_Data\[9\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[10\] GND " "Warning (13410): Pin \"Parallel_Data\[10\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[11\] GND " "Warning (13410): Pin \"Parallel_Data\[11\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[12\] GND " "Warning (13410): Pin \"Parallel_Data\[12\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[13\] GND " "Warning (13410): Pin \"Parallel_Data\[13\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[14\] GND " "Warning (13410): Pin \"Parallel_Data\[14\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[15\] GND " "Warning (13410): Pin \"Parallel_Data\[15\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[16\] GND " "Warning (13410): Pin \"Parallel_Data\[16\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[17\] GND " "Warning (13410): Pin \"Parallel_Data\[17\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[18\] GND " "Warning (13410): Pin \"Parallel_Data\[18\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[19\] GND " "Warning (13410): Pin \"Parallel_Data\[19\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[20\] GND " "Warning (13410): Pin \"Parallel_Data\[20\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[21\] GND " "Warning (13410): Pin \"Parallel_Data\[21\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[22\] GND " "Warning (13410): Pin \"Parallel_Data\[22\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[23\] GND " "Warning (13410): Pin \"Parallel_Data\[23\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[24\] GND " "Warning (13410): Pin \"Parallel_Data\[24\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[25\] GND " "Warning (13410): Pin \"Parallel_Data\[25\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[26\] GND " "Warning (13410): Pin \"Parallel_Data\[26\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[27\] GND " "Warning (13410): Pin \"Parallel_Data\[27\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[28\] GND " "Warning (13410): Pin \"Parallel_Data\[28\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[29\] GND " "Warning (13410): Pin \"Parallel_Data\[29\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[30\] GND " "Warning (13410): Pin \"Parallel_Data\[30\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Parallel_Data\[31\] GND " "Warning (13410): Pin \"Parallel_Data\[31\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Warning: Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[8\] " "Warning (15610): No output dependent on input pin \"CH0_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[9\] " "Warning (15610): No output dependent on input pin \"CH0_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[10\] " "Warning (15610): No output dependent on input pin \"CH0_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[11\] " "Warning (15610): No output dependent on input pin \"CH0_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[12\] " "Warning (15610): No output dependent on input pin \"CH0_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[13\] " "Warning (15610): No output dependent on input pin \"CH0_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[14\] " "Warning (15610): No output dependent on input pin \"CH0_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[15\] " "Warning (15610): No output dependent on input pin \"CH0_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[16\] " "Warning (15610): No output dependent on input pin \"CH0_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[17\] " "Warning (15610): No output dependent on input pin \"CH0_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[18\] " "Warning (15610): No output dependent on input pin \"CH0_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[19\] " "Warning (15610): No output dependent on input pin \"CH0_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[20\] " "Warning (15610): No output dependent on input pin \"CH0_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[21\] " "Warning (15610): No output dependent on input pin \"CH0_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[22\] " "Warning (15610): No output dependent on input pin \"CH0_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[23\] " "Warning (15610): No output dependent on input pin \"CH0_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[24\] " "Warning (15610): No output dependent on input pin \"CH0_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[25\] " "Warning (15610): No output dependent on input pin \"CH0_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[26\] " "Warning (15610): No output dependent on input pin \"CH0_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[27\] " "Warning (15610): No output dependent on input pin \"CH0_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[28\] " "Warning (15610): No output dependent on input pin \"CH0_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[29\] " "Warning (15610): No output dependent on input pin \"CH0_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[30\] " "Warning (15610): No output dependent on input pin \"CH0_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[31\] " "Warning (15610): No output dependent on input pin \"CH0_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[8\] " "Warning (15610): No output dependent on input pin \"CH1_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[9\] " "Warning (15610): No output dependent on input pin \"CH1_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[10\] " "Warning (15610): No output dependent on input pin \"CH1_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[11\] " "Warning (15610): No output dependent on input pin \"CH1_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[12\] " "Warning (15610): No output dependent on input pin \"CH1_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[13\] " "Warning (15610): No output dependent on input pin \"CH1_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[14\] " "Warning (15610): No output dependent on input pin \"CH1_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[15\] " "Warning (15610): No output dependent on input pin \"CH1_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[16\] " "Warning (15610): No output dependent on input pin \"CH1_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[17\] " "Warning (15610): No output dependent on input pin \"CH1_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[18\] " "Warning (15610): No output dependent on input pin \"CH1_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[19\] " "Warning (15610): No output dependent on input pin \"CH1_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[20\] " "Warning (15610): No output dependent on input pin \"CH1_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[21\] " "Warning (15610): No output dependent on input pin \"CH1_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[22\] " "Warning (15610): No output dependent on input pin \"CH1_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[23\] " "Warning (15610): No output dependent on input pin \"CH1_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[24\] " "Warning (15610): No output dependent on input pin \"CH1_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[25\] " "Warning (15610): No output dependent on input pin \"CH1_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[26\] " "Warning (15610): No output dependent on input pin \"CH1_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[27\] " "Warning (15610): No output dependent on input pin \"CH1_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[28\] " "Warning (15610): No output dependent on input pin \"CH1_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[29\] " "Warning (15610): No output dependent on input pin \"CH1_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[30\] " "Warning (15610): No output dependent on input pin \"CH1_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[31\] " "Warning (15610): No output dependent on input pin \"CH1_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Info: Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Info: Implemented 87 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Info: Implemented 189 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:51:35 2017 " "Info: Processing ended: Sat Oct 14 14:51:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:51:36 2017 " "Info: Processing started: Sat Oct 14 14:51:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AD_DA EPM1270F256C3 " "Info: Automatically selected device EPM1270F256C3 for design AD_DA" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570F256C3 " "Info: Device EPM570F256C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM2210F256C3 " "Info: Device EPM2210F256C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "152 152 " "Critical Warning: No exact pin location assignment(s) for 152 pins of 152 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[8\] " "Info: Pin CH0_1\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[9\] " "Info: Pin CH0_1\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[10\] " "Info: Pin CH0_1\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[11\] " "Info: Pin CH0_1\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[12\] " "Info: Pin CH0_1\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[13\] " "Info: Pin CH0_1\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[14\] " "Info: Pin CH0_1\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[15\] " "Info: Pin CH0_1\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[16\] " "Info: Pin CH0_1\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[17\] " "Info: Pin CH0_1\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[18\] " "Info: Pin CH0_1\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[19\] " "Info: Pin CH0_1\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[20\] " "Info: Pin CH0_1\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[21\] " "Info: Pin CH0_1\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 281 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[22\] " "Info: Pin CH0_1\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[23\] " "Info: Pin CH0_1\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 283 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[24\] " "Info: Pin CH0_1\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 284 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[25\] " "Info: Pin CH0_1\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 285 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[26\] " "Info: Pin CH0_1\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[27\] " "Info: Pin CH0_1\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[28\] " "Info: Pin CH0_1\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[29\] " "Info: Pin CH0_1\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[30\] " "Info: Pin CH0_1\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[31\] " "Info: Pin CH0_1\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[8\] " "Info: Pin CH1_1\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[9\] " "Info: Pin CH1_1\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[10\] " "Info: Pin CH1_1\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[11\] " "Info: Pin CH1_1\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[12\] " "Info: Pin CH1_1\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[13\] " "Info: Pin CH1_1\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[14\] " "Info: Pin CH1_1\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[15\] " "Info: Pin CH1_1\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[16\] " "Info: Pin CH1_1\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[17\] " "Info: Pin CH1_1\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[18\] " "Info: Pin CH1_1\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[19\] " "Info: Pin CH1_1\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[20\] " "Info: Pin CH1_1\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[21\] " "Info: Pin CH1_1\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[22\] " "Info: Pin CH1_1\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[23\] " "Info: Pin CH1_1\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[24\] " "Info: Pin CH1_1\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[25\] " "Info: Pin CH1_1\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[26\] " "Info: Pin CH1_1\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[27\] " "Info: Pin CH1_1\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[28\] " "Info: Pin CH1_1\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[29\] " "Info: Pin CH1_1\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[30\] " "Info: Pin CH1_1\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[31\] " "Info: Pin CH1_1\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CS_output " "Info: Pin CS_output not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CS_output } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 12 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 398 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI_output " "Info: Pin DI_output not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DI_output } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 13 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 399 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[0\] " "Info: Pin state_signal_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[1\] " "Info: Pin state_signal_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[2\] " "Info: Pin state_signal_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state_signal_1\[3\] " "Info: Pin state_signal_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { state_signal_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_signal_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[0\] " "Info: Pin CLKNUM\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[1\] " "Info: Pin CLKNUM\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[2\] " "Info: Pin CLKNUM\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[3\] " "Info: Pin CLKNUM\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[4\] " "Info: Pin CLKNUM\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[5\] " "Info: Pin CLKNUM\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[6\] " "Info: Pin CLKNUM\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[7\] " "Info: Pin CLKNUM\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[8\] " "Info: Pin CLKNUM\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[9\] " "Info: Pin CLKNUM\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[10\] " "Info: Pin CLKNUM\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[11\] " "Info: Pin CLKNUM\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[12\] " "Info: Pin CLKNUM\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[13\] " "Info: Pin CLKNUM\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[14\] " "Info: Pin CLKNUM\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[15\] " "Info: Pin CLKNUM\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[16\] " "Info: Pin CLKNUM\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[17\] " "Info: Pin CLKNUM\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[18\] " "Info: Pin CLKNUM\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[19\] " "Info: Pin CLKNUM\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[20\] " "Info: Pin CLKNUM\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[21\] " "Info: Pin CLKNUM\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[22\] " "Info: Pin CLKNUM\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[23\] " "Info: Pin CLKNUM\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[24\] " "Info: Pin CLKNUM\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[25\] " "Info: Pin CLKNUM\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[26\] " "Info: Pin CLKNUM\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[27\] " "Info: Pin CLKNUM\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[28\] " "Info: Pin CLKNUM\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[29\] " "Info: Pin CLKNUM\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[30\] " "Info: Pin CLKNUM\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLKNUM\[31\] " "Info: Pin CLKNUM\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CLKNUM[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO_1 " "Info: Pin DO_1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DO_1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 17 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 400 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[0\] " "Info: Pin DataA_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[1\] " "Info: Pin DataA_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[2\] " "Info: Pin DataA_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[3\] " "Info: Pin DataA_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[4\] " "Info: Pin DataA_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[5\] " "Info: Pin DataA_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[6\] " "Info: Pin DataA_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataA_output\[7\] " "Info: Pin DataA_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataA_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 19 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataA_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[0\] " "Info: Pin DataB_output\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[1\] " "Info: Pin DataB_output\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[2\] " "Info: Pin DataB_output\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[3\] " "Info: Pin DataB_output\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[4\] " "Info: Pin DataB_output\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[5\] " "Info: Pin DataB_output\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[6\] " "Info: Pin DataB_output\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataB_output\[7\] " "Info: Pin DataB_output\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { DataB_output[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 20 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataB_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[0\] " "Info: Pin Parallel_Data\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[1\] " "Info: Pin Parallel_Data\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[2\] " "Info: Pin Parallel_Data\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 346 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[3\] " "Info: Pin Parallel_Data\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 347 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[4\] " "Info: Pin Parallel_Data\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 348 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[5\] " "Info: Pin Parallel_Data\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 349 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[6\] " "Info: Pin Parallel_Data\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 350 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[7\] " "Info: Pin Parallel_Data\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 351 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[8\] " "Info: Pin Parallel_Data\[8\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[8] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 352 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[9\] " "Info: Pin Parallel_Data\[9\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[9] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 353 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[10\] " "Info: Pin Parallel_Data\[10\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[10] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 354 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[11\] " "Info: Pin Parallel_Data\[11\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[11] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 355 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[12\] " "Info: Pin Parallel_Data\[12\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[12] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 356 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[13\] " "Info: Pin Parallel_Data\[13\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[13] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 357 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[14\] " "Info: Pin Parallel_Data\[14\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[14] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 358 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[15\] " "Info: Pin Parallel_Data\[15\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[15] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 359 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[16\] " "Info: Pin Parallel_Data\[16\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[16] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 360 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[17\] " "Info: Pin Parallel_Data\[17\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[17] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 361 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[18\] " "Info: Pin Parallel_Data\[18\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[18] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 362 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[19\] " "Info: Pin Parallel_Data\[19\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[19] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 363 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[20\] " "Info: Pin Parallel_Data\[20\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[20] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 364 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[21\] " "Info: Pin Parallel_Data\[21\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[21] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 365 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[22\] " "Info: Pin Parallel_Data\[22\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[22] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 366 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[23\] " "Info: Pin Parallel_Data\[23\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[23] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 367 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[24\] " "Info: Pin Parallel_Data\[24\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[24] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 368 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[25\] " "Info: Pin Parallel_Data\[25\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[25] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 369 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[26\] " "Info: Pin Parallel_Data\[26\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[26] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 370 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[27\] " "Info: Pin Parallel_Data\[27\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[27] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 371 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[28\] " "Info: Pin Parallel_Data\[28\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[28] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 372 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[29\] " "Info: Pin Parallel_Data\[29\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[29] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 373 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[30\] " "Info: Pin Parallel_Data\[30\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[30] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 374 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Parallel_Data\[31\] " "Info: Pin Parallel_Data\[31\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { Parallel_Data[31] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 21 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Parallel_Data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 375 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_1 " "Info: Pin clk_1 not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { clk_1 } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 397 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[6\] " "Info: Pin CH1_1\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[6\] " "Info: Pin CH0_1\[6\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[6] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[2\] " "Info: Pin CH1_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[2\] " "Info: Pin CH0_1\[2\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[2] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[1\] " "Info: Pin CH1_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[1\] " "Info: Pin CH0_1\[1\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[1] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[3\] " "Info: Pin CH1_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[3\] " "Info: Pin CH0_1\[3\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[3] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[5\] " "Info: Pin CH1_1\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[5\] " "Info: Pin CH0_1\[5\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[5] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[7\] " "Info: Pin CH1_1\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[7\] " "Info: Pin CH0_1\[7\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[7] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[4\] " "Info: Pin CH1_1\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[4\] " "Info: Pin CH0_1\[4\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[4] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1_1\[0\] " "Info: Pin CH1_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH1_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 9 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH1_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0_1\[0\] " "Info: Pin CH0_1\[0\] not assigned to an exact location on the device" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/myfiles/tools/quartus91/quartus/bin/pin_planner.ppl" { CH0_1[0] } } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/79864/Desktop/数电课程设计/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_1 Global clock in PIN H5 " "Info: Automatically promoted signal \"clk_1\" to use Global clock in PIN H5" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ADC0832:u1\|current_state.Data_Transform Global clock " "Info: Automatically promoted some destinations of signal \"ADC0832:u1\|current_state.Data_Transform\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|Selector1~0 " "Info: Destination \"ADC0832:u1\|Selector1~0\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|state_signal~4 " "Info: Destination \"ADC0832:u1\|state_signal~4\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ADC0832:u1\|current_state.Second_DI_Receive Global clock " "Info: Automatically promoted some destinations of signal \"ADC0832:u1\|current_state.Second_DI_Receive\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "state_signal_1\[3\] " "Info: Destination \"state_signal_1\[3\]\" may be non-global or may not use global clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|current_state.Data_Transform " "Info: Destination \"ADC0832:u1\|current_state.Data_Transform\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADC0832:u1\|output_order~0 " "Info: Destination \"ADC0832:u1\|output_order~0\" may be non-global or may not use global clock" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "151 unused 3.3V 64 87 0 " "Info: Number of I/O pins in group: 151 (unused VREF, 3.3V VCCIO, 64 input, 87 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 50 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 53 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 55 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 53 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.632 ns register pin " "Info: Estimated most critical path is register to pin delay of 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LAB_X10_Y10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y10; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.462 ns) 0.787 ns ADC0832:u1\|Selector1~0 2 COMB LAB_X10_Y10 1 " "Info: 2: + IC(0.325 ns) + CELL(0.462 ns) = 0.787 ns; Loc. = LAB_X10_Y10; Fanout = 1; COMB Node = 'ADC0832:u1\|Selector1~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { DI_1 ADC0832:u1|Selector1~0 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(1.454 ns) 3.632 ns state_signal_1\[0\] 3 PIN PIN_C15 0 " "Info: 3: + IC(1.391 ns) + CELL(1.454 ns) = 3.632 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'state_signal_1\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { ADC0832:u1|Selector1~0 state_signal_1[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.916 ns ( 52.75 % ) " "Info: Total cell delay = 1.916 ns ( 52.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 47.25 % ) " "Info: Total interconnect delay = 1.716 ns ( 47.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.632 ns" { DI_1 ADC0832:u1|Selector1~0 state_signal_1[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/79864/Desktop/数电课程设计/AD_DA.fit.smsg " "Info: Generated suppressed messages file C:/Users/79864/Desktop/数电课程设计/AD_DA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:51:37 2017 " "Info: Processing ended: Sat Oct 14 14:51:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:51:38 2017 " "Info: Processing started: Sat Oct 14 14:51:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:51:38 2017 " "Info: Processing ended: Sat Oct 14 14:51:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 14:51:39 2017 " "Info: Processing started: Sat Oct 14 14:51:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DI_1 " "Warning: Node \"DI_1\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|output_order " "Warning: Node \"ADC0832:u1\|output_order\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "receive_order " "Warning: Node \"receive_order\" is a latch" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[6\] " "Warning: Node \"ADC0832:u1\|data\[6\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[2\] " "Warning: Node \"ADC0832:u1\|data\[2\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[3\] " "Warning: Node \"ADC0832:u1\|data\[3\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[5\] " "Warning: Node \"ADC0832:u1\|data\[5\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[7\] " "Warning: Node \"ADC0832:u1\|data\[7\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[1\] " "Warning: Node \"ADC0832:u1\|data\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[0\] " "Warning: Node \"ADC0832:u1\|data\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data\[4\] " "Warning: Node \"ADC0832:u1\|data\[4\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[0\] " "Warning: Node \"ADC0832:u1\|data_input_model\[0\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI0 " "Warning: Node \"ADC0832:u1\|DI0\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|data_input_model\[1\] " "Warning: Node \"ADC0832:u1\|data_input_model\[1\]\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ADC0832:u1\|DI1 " "Warning: Node \"ADC0832:u1\|DI1\" is a latch" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "46 " "Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ADC0832:u1\|output_order~0 " "Info: Detected gated clock \"ADC0832:u1\|output_order~0\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 30 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|output_order~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~8 " "Info: Detected gated clock \"Equal0~8\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~7 " "Info: Detected gated clock \"Equal0~7\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~6 " "Info: Detected gated clock \"Equal0~6\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~5 " "Info: Detected gated clock \"Equal0~5\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideNor0~0 " "Info: Detected gated clock \"WideNor0~0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 58 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[31\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[31\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[31\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[30\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[30\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[30\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[29\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[29\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[29\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[28\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[28\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[28\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[27\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[27\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[27\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[26\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[26\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[26\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[25\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[25\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[25\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[24\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[24\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[24\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[23\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[23\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[23\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[22\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[22\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[22\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[21\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[21\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[21\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[20\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[20\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[20\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[19\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[19\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[19\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[18\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[18\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[18\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[17\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[17\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[17\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[16\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[16\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[16\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[15\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[15\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[15\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[14\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[14\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[14\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[13\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[13\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[13\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[12\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[12\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[12\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[11\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[11\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[11\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[10\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[10\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[10\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[9\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[9\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[9\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[8\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[8\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[8\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[7\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[7\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[7\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[6\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[6\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[6\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[5\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[5\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[5\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[4\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[4\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[4\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[3\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[3\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[2\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[2\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[1\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[1\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKNUM\[0\]~reg0 " "Info: Detected ripple clock \"CLKNUM\[0\]~reg0\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKNUM\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Second_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Second_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Second_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.Data_Transform " "Info: Detected ripple clock \"ADC0832:u1\|current_state.Data_Transform\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.Data_Transform" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DI_1~1 " "Info: Detected gated clock \"DI_1~1\" as buffer" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DI_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ADC0832:u1\|current_state.First_DI_Receive " "Info: Detected ripple clock \"ADC0832:u1\|current_state.First_DI_Receive\" as buffer" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } } { "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/myfiles/tools/quartus91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC0832:u1\|current_state.First_DI_Receive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register DI_1 register ADC0832:u1\|current_state.First_DI_Receive 66.77 MHz 14.976 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 66.77 MHz between source register \"DI_1\" and destination register \"ADC0832:u1\|current_state.First_DI_Receive\" (period= 14.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.870 ns + Longest register register " "Info: + Longest register to register delay is 0.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LC_X10_Y10_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.369 ns) 0.870 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X10_Y10_N7 5 " "Info: 2: + IC(0.501 ns) + CELL(0.369 ns) = 0.870 ns; Loc. = LC_X10_Y10_N7; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.369 ns ( 42.41 % ) " "Info: Total cell delay = 0.369 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.501 ns ( 57.59 % ) " "Info: Total interconnect delay = 0.501 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "0.870 ns" { DI_1 {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.501ns } { 0.000ns 0.369ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.410 ns - Smallest " "Info: - Smallest clock skew is -6.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.388 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns ADC0832:u1\|current_state.First_DI_Receive 2 REG LC_X10_Y10_N7 5 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X10_Y10_N7; Fanout = 5; REG Node = 'ADC0832:u1\|current_state.First_DI_Receive'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 8.798 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[9\]~reg0 2 REG LC_X7_Y7_N3 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM\[9\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[9]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.571 ns) 4.376 ns Equal0~1 3 COMB LC_X5_Y7_N5 1 " "Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLKNUM[9]~reg0 Equal0~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.571 ns) 5.381 ns Equal0~4 4 COMB LC_X5_Y7_N2 1 " "Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.462 ns) 6.535 ns Equal0~9 5 COMB LC_X6_Y7_N3 4 " "Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.319 ns) 8.482 ns DI_1~1 6 COMB LC_X10_Y10_N1 1 " "Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.798 ns DI_1 7 REG LC_X10_Y10_N2 7 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 40.74 % ) " "Info: Total cell delay = 3.584 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.214 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DI_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "0.870 ns" { DI_1 {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.501ns } { 0.000ns 0.369ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 ADC0832:u1|current_state.First_DI_Receive } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.First_DI_Receive {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_1 45 " "Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock \"clk_1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CLKNUM\[1\]~reg0 DI_1 clk_1 3.153 ns " "Info: Found hold time violation between source  pin or register \"CLKNUM\[1\]~reg0\" and destination pin or register \"DI_1\" for clock \"clk_1\" (Hold time is 3.153 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.410 ns + Largest " "Info: + Largest clock skew is 6.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[9\]~reg0 2 REG LC_X7_Y7_N3 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM\[9\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[9]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.571 ns) 4.376 ns Equal0~1 3 COMB LC_X5_Y7_N5 1 " "Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLKNUM[9]~reg0 Equal0~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.571 ns) 5.381 ns Equal0~4 4 COMB LC_X5_Y7_N2 1 " "Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.462 ns) 6.535 ns Equal0~9 5 COMB LC_X6_Y7_N3 4 " "Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.319 ns) 8.482 ns DI_1~1 6 COMB LC_X10_Y10_N1 1 " "Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.798 ns DI_1 7 REG LC_X10_Y10_N2 7 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 40.74 % ) " "Info: Total cell delay = 3.584 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.214 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.388 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to source register is 2.388 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.574 ns) 2.388 ns CLKNUM\[1\]~reg0 2 REG LC_X6_Y7_N5 8 " "Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; REG Node = 'CLKNUM\[1\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.661 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 54.48 % ) " "Info: Total cell delay = 1.301 ns ( 54.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 45.52 % ) " "Info: Total interconnect delay = 1.087 ns ( 45.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[1]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[1]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.022 ns - Shortest register register " "Info: - Shortest register to register delay is 3.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKNUM\[1\]~reg0 1 REG LC_X6_Y7_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; REG Node = 'CLKNUM\[1\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKNUM[1]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.319 ns) 1.962 ns DI_1~0 2 COMB LC_X9_Y10_N9 1 " "Info: 2: + IC(1.643 ns) + CELL(0.319 ns) = 1.962 ns; Loc. = LC_X9_Y10_N9; Fanout = 1; COMB Node = 'DI_1~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { CLKNUM[1]~reg0 DI_1~0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.319 ns) 3.022 ns DI_1 3 REG LC_X10_Y10_N2 7 " "Info: 3: + IC(0.741 ns) + CELL(0.319 ns) = 3.022 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { DI_1~0 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.638 ns ( 21.11 % ) " "Info: Total cell delay = 0.638 ns ( 21.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 78.89 % ) " "Info: Total interconnect delay = 2.384 ns ( 78.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { CLKNUM[1]~reg0 DI_1~0 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.022 ns" { CLKNUM[1]~reg0 {} DI_1~0 {} DI_1 {} } { 0.000ns 1.643ns 0.741ns } { 0.000ns 0.319ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { clk_1 CLKNUM[1]~reg0 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "2.388 ns" { clk_1 {} clk_1~combout {} CLKNUM[1]~reg0 {} } { 0.000ns 0.000ns 1.087ns } { 0.000ns 0.727ns 0.574ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.022 ns" { CLKNUM[1]~reg0 DI_1~0 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.022 ns" { CLKNUM[1]~reg0 {} DI_1~0 {} DI_1 {} } { 0.000ns 1.643ns 0.741ns } { 0.000ns 0.319ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ADC0832:u1\|data\[5\] CH0_1\[0\] clk_1 2.108 ns register " "Info: tsu for register \"ADC0832:u1\|data\[5\]\" (data pin = \"CH0_1\[0\]\", clock pin = \"clk_1\") is 2.108 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.296 ns + Longest pin register " "Info: + Longest pin to register delay is 7.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH0_1\[0\] 1 PIN PIN_B11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 2; PIN Node = 'CH0_1\[0\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[0] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.125 ns) 2.226 ns ADC0832:u1\|Add0~72 2 COMB LC_X11_Y10_N0 3 " "Info: 2: + IC(1.393 ns) + CELL(0.125 ns) = 2.226 ns; Loc. = LC_X11_Y10_N0; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~72'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { CH0_1[0] ADC0832:u1|Add0~72 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.611 ns) 4.092 ns ADC0832:u1\|Add0~53 3 COMB LC_X11_Y8_N0 2 " "Info: 3: + IC(1.255 ns) + CELL(0.611 ns) = 4.092 ns; Loc. = LC_X11_Y8_N0; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~53'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.169 ns ADC0832:u1\|Add0~18 4 COMB LC_X11_Y8_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 4.169 ns; Loc. = LC_X11_Y8_N1; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~18'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.246 ns ADC0832:u1\|Add0~11 5 COMB LC_X11_Y8_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.246 ns; Loc. = LC_X11_Y8_N2; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~11'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.077 ns) 4.323 ns ADC0832:u1\|Add0~25 6 COMB LC_X11_Y8_N3 2 " "Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.323 ns; Loc. = LC_X11_Y8_N3; Fanout = 2; COMB Node = 'ADC0832:u1\|Add0~25'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.077 ns" { ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.163 ns) 4.486 ns ADC0832:u1\|Add0~46 7 COMB LC_X11_Y8_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.163 ns) = 4.486 ns; Loc. = LC_X11_Y8_N4; Fanout = 3; COMB Node = 'ADC0832:u1\|Add0~46'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.609 ns) 5.095 ns ADC0832:u1\|Add0~30 8 COMB LC_X11_Y8_N5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.609 ns) = 5.095 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~30'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.125 ns) 5.942 ns ADC0832:u1\|Add0~35 9 COMB LC_X12_Y8_N8 1 " "Info: 9: + IC(0.722 ns) + CELL(0.125 ns) = 5.942 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~35'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.229 ns) + CELL(0.125 ns) 7.296 ns ADC0832:u1\|data\[5\] 10 REG LC_X10_Y8_N8 2 " "Info: 10: + IC(1.229 ns) + CELL(0.125 ns) = 7.296 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.697 ns ( 36.97 % ) " "Info: Total cell delay = 2.697 ns ( 36.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.599 ns ( 63.03 % ) " "Info: Total interconnect delay = 4.599 ns ( 63.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { CH0_1[0] ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { CH0_1[0] {} CH0_1[0]~combout {} ADC0832:u1|Add0~72 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.393ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.722ns 1.229ns } { 0.000ns 0.708ns 0.125ns 0.611ns 0.077ns 0.077ns 0.077ns 0.163ns 0.609ns 0.125ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.760 ns + " "Info: + Micro setup delay of destination is 1.760 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.948 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 6.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X10_Y10_N6 11 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y10_N6; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.754 ns) + CELL(0.571 ns) 6.948 ns ADC0832:u1\|data\[5\] 3 REG LC_X10_Y8_N8 2 " "Info: 3: + IC(3.754 ns) + CELL(0.571 ns) = 6.948 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; REG Node = 'ADC0832:u1\|data\[5\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.325 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.33 % ) " "Info: Total cell delay = 2.107 ns ( 30.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.841 ns ( 69.67 % ) " "Info: Total interconnect delay = 4.841 ns ( 69.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.087ns 3.754ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "7.296 ns" { CH0_1[0] ADC0832:u1|Add0~72 ADC0832:u1|Add0~53 ADC0832:u1|Add0~18 ADC0832:u1|Add0~11 ADC0832:u1|Add0~25 ADC0832:u1|Add0~46 ADC0832:u1|Add0~30 ADC0832:u1|Add0~35 ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "7.296 ns" { CH0_1[0] {} CH0_1[0]~combout {} ADC0832:u1|Add0~72 {} ADC0832:u1|Add0~53 {} ADC0832:u1|Add0~18 {} ADC0832:u1|Add0~11 {} ADC0832:u1|Add0~25 {} ADC0832:u1|Add0~46 {} ADC0832:u1|Add0~30 {} ADC0832:u1|Add0~35 {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.393ns 1.255ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.722ns 1.229ns } { 0.000ns 0.708ns 0.125ns 0.611ns 0.077ns 0.077ns 0.077ns 0.163ns 0.609ns 0.125ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.948 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[5] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.948 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[5] {} } { 0.000ns 0.000ns 1.087ns 3.754ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 state_signal_1\[1\] DI_1 12.355 ns register " "Info: tco from clock \"clk_1\" to destination pin \"state_signal_1\[1\]\" through register \"DI_1\" is 12.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 8.798 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 8.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns CLKNUM\[9\]~reg0 2 REG LC_X7_Y7_N3 5 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM\[9\]~reg0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 CLKNUM[9]~reg0 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 50 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.571 ns) 4.376 ns Equal0~1 3 COMB LC_X5_Y7_N5 1 " "Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { CLKNUM[9]~reg0 Equal0~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.571 ns) 5.381 ns Equal0~4 4 COMB LC_X5_Y7_N2 1 " "Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.462 ns) 6.535 ns Equal0~9 5 COMB LC_X6_Y7_N3 4 " "Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { Equal0~4 Equal0~9 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.319 ns) 8.482 ns DI_1~1 6 COMB LC_X10_Y10_N1 1 " "Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.947 ns" { Equal0~9 DI_1~1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 8.798 ns DI_1 7 REG LC_X10_Y10_N2 7 " "Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { DI_1~1 DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.584 ns ( 40.74 % ) " "Info: Total cell delay = 3.584 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.214 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.214 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.557 ns + Longest register pin " "Info: + Longest register to pin delay is 3.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DI_1 1 REG LC_X10_Y10_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.125 ns) 0.626 ns ADC0832:u1\|Selector0~0 2 COMB LC_X10_Y10_N8 1 " "Info: 2: + IC(0.501 ns) + CELL(0.125 ns) = 0.626 ns; Loc. = LC_X10_Y10_N8; Fanout = 1; COMB Node = 'ADC0832:u1\|Selector0~0'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { DI_1 ADC0832:u1|Selector0~0 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.477 ns) + CELL(1.454 ns) 3.557 ns state_signal_1\[1\] 3 PIN PIN_E13 0 " "Info: 3: + IC(1.477 ns) + CELL(1.454 ns) = 3.557 ns; Loc. = PIN_E13; Fanout = 0; PIN Node = 'state_signal_1\[1\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.579 ns ( 44.39 % ) " "Info: Total cell delay = 1.579 ns ( 44.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns ( 55.61 % ) " "Info: Total interconnect delay = 1.978 ns ( 55.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { DI_1 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { DI_1 {} ADC0832:u1|Selector0~0 {} state_signal_1[1] {} } { 0.000ns 0.501ns 1.477ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "8.798 ns" { clk_1 CLKNUM[9]~reg0 Equal0~1 Equal0~4 Equal0~9 DI_1~1 DI_1 } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "8.798 ns" { clk_1 {} clk_1~combout {} CLKNUM[9]~reg0 {} Equal0~1 {} Equal0~4 {} Equal0~9 {} DI_1~1 {} DI_1 {} } { 0.000ns 0.000ns 1.087ns 1.182ns 0.434ns 0.692ns 1.628ns 0.191ns } { 0.000ns 0.727ns 0.809ns 0.571ns 0.571ns 0.462ns 0.319ns 0.125ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { DI_1 ADC0832:u1|Selector0~0 state_signal_1[1] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.557 ns" { DI_1 {} ADC0832:u1|Selector0~0 {} state_signal_1[1] {} } { 0.000ns 0.501ns 1.477ns } { 0.000ns 0.125ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ADC0832:u1\|data\[6\] CH0_1\[6\] clk_1 3.319 ns register " "Info: th for register \"ADC0832:u1\|data\[6\]\" (data pin = \"CH0_1\[6\]\", clock pin = \"clk_1\") is 3.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 6.962 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 6.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clk_1 1 CLK PIN_H5 90 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.809 ns) 2.623 ns ADC0832:u1\|current_state.Data_Transform 2 REG LC_X10_Y10_N6 11 " "Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y10_N6; Fanout = 11; REG Node = 'ADC0832:u1\|current_state.Data_Transform'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk_1 ADC0832:u1|current_state.Data_Transform } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.571 ns) 6.962 ns ADC0832:u1\|data\[6\] 3 REG LC_X12_Y9_N4 1 " "Info: 3: + IC(3.768 ns) + CELL(0.571 ns) = 6.962 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; REG Node = 'ADC0832:u1\|data\[6\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "4.339 ns" { ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[6] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.26 % ) " "Info: Total cell delay = 2.107 ns ( 30.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.855 ns ( 69.74 % ) " "Info: Total interconnect delay = 4.855 ns ( 69.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.087ns 3.768ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.643 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns CH0_1\[6\] 1 PIN PIN_F14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'CH0_1\[6\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CH0_1[6] } "NODE_NAME" } } { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.462 ns) 2.752 ns ADC0832:u1\|Add0~1 2 COMB LC_X12_Y9_N1 1 " "Info: 2: + IC(1.582 ns) + CELL(0.462 ns) = 2.752 ns; Loc. = LC_X12_Y9_N1; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~1'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { CH0_1[6] ADC0832:u1|Add0~1 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.125 ns) 3.327 ns ADC0832:u1\|Add0~7 3 COMB LC_X12_Y9_N3 1 " "Info: 3: + IC(0.450 ns) + CELL(0.125 ns) = 3.327 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; COMB Node = 'ADC0832:u1\|Add0~7'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ADC0832:u1|Add0~1 ADC0832:u1|Add0~7 } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.191 ns) + CELL(0.125 ns) 3.643 ns ADC0832:u1\|data\[6\] 4 REG LC_X12_Y9_N4 1 " "Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.643 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; REG Node = 'ADC0832:u1\|data\[6\]'" {  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "0.316 ns" { ADC0832:u1|Add0~7 ADC0832:u1|data[6] } "NODE_NAME" } } { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.420 ns ( 38.98 % ) " "Info: Total cell delay = 1.420 ns ( 38.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.223 ns ( 61.02 % ) " "Info: Total interconnect delay = 2.223 ns ( 61.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { CH0_1[6] ADC0832:u1|Add0~1 ADC0832:u1|Add0~7 ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { CH0_1[6] {} CH0_1[6]~combout {} ADC0832:u1|Add0~1 {} ADC0832:u1|Add0~7 {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.582ns 0.450ns 0.191ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "6.962 ns" { clk_1 ADC0832:u1|current_state.Data_Transform ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "6.962 ns" { clk_1 {} clk_1~combout {} ADC0832:u1|current_state.Data_Transform {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.087ns 3.768ns } { 0.000ns 0.727ns 0.809ns 0.571ns } "" } } { "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/myfiles/tools/quartus91/quartus/bin/TimingClosureFloorplan.fld" "" "3.643 ns" { CH0_1[6] ADC0832:u1|Add0~1 ADC0832:u1|Add0~7 ADC0832:u1|data[6] } "NODE_NAME" } } { "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/myfiles/tools/quartus91/quartus/bin/Technology_Viewer.qrui" "3.643 ns" { CH0_1[6] {} CH0_1[6]~combout {} ADC0832:u1|Add0~1 {} ADC0832:u1|Add0~7 {} ADC0832:u1|data[6] {} } { 0.000ns 0.000ns 1.582ns 0.450ns 0.191ns } { 0.000ns 0.708ns 0.462ns 0.125ns 0.125ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 14:51:39 2017 " "Info: Processing ended: Sat Oct 14 14:51:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Info: Quartus II Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
