-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Thu Jun 13 13:12:53 2024
-- Host        : LAPTOP-INPBU3O4 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/study/shixi/690t/HA_CJ_690t_match/HA_CJ_690t_match/HA_CJ_690t_match.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_sim_netlist.vhdl
-- Design      : aurora_64b66b_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1157-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    system_reset_r2 : out STD_LOGIC;
    blocksync_out_i : out STD_LOGIC;
    blocksync_all_lanes_inrxclk : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    blocksync_out_lane1_i : in STD_LOGIC;
    blocksync_out_lane2_i : in STD_LOGIC
  );
end aurora_64b66b_0_BLOCK_SYNC_SM;

architecture STRUCTURE of aurora_64b66b_0_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_5_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_6_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_7_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_8_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__2_n_0\ : STD_LOGIC;
  signal begin_r_i_3_n_0 : STD_LOGIC;
  signal begin_r_i_4_n_0 : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal sh_invalid_r_i_2_n_0 : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_4_n_0 : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i[0]_i_3_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_count_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal \^system_reset_r2\ : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_5 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sync_done_r_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sync_done_r_i_2 : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of test_sh_r_i_2 : label is "soft_lutpair3";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
  system_reset_r2 <= \^system_reset_r2\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \^system_reset_r2\,
      I2 => \^blocksync_out_i\,
      I3 => sync_done_r,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I2 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I3 => \sh_count_equals_max_i__14\,
      I4 => RXGEARBOXSLIP_OUT_i_5_n_0,
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in(3),
      I1 => begin_r_i_3_n_0,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_6_n_0,
      I1 => sync_header_count_i_reg(1),
      I2 => sync_header_count_i_reg(0),
      I3 => sync_header_count_i_reg(3),
      I4 => sync_header_count_i_reg(2),
      I5 => RXGEARBOXSLIP_OUT_i_7_n_0,
      O => \sh_count_equals_max_i__14\
    );
RXGEARBOXSLIP_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_1_in(2),
      I1 => begin_r_i_3_n_0,
      I2 => data2,
      I3 => p_1_in(1),
      O => RXGEARBOXSLIP_OUT_i_5_n_0
    );
RXGEARBOXSLIP_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => RXGEARBOXSLIP_OUT_i_6_n_0
    );
RXGEARBOXSLIP_OUT_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sync_header_count_i_reg(13),
      I1 => sync_header_count_i_reg(12),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(15),
      I4 => RXGEARBOXSLIP_OUT_i_8_n_0,
      O => RXGEARBOXSLIP_OUT_i_7_n_0
    );
RXGEARBOXSLIP_OUT_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => RXGEARBOXSLIP_OUT_i_8_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__2_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => begin_r_i_3_n_0,
      O => next_begin_c
    );
\begin_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => sync_done_r,
      I2 => data2,
      I3 => p_1_in(1),
      O => \begin_r_i_2__2_n_0\
    );
begin_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => begin_r_i_4_n_0,
      I5 => \^blocksync_out_i\,
      O => begin_r_i_3_n_0
    );
begin_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => begin_r_i_4_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => \^system_reset_r2\
    );
blocksync_all_lanes_inrxclk_q_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => blocksync_out_lane1_i,
      I2 => blocksync_out_lane2_i,
      O => blocksync_all_lanes_inrxclk
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000900000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sh_invalid_r_i_2_n_0,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      O => sh_invalid_r_i_2_n_0
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => \^system_reset_r2\
    );
sh_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000600000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => sh_invalid_r_i_2_n_0,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => \^system_reset_r2\
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => p_0_in
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^d\(0),
      Q => \p_1_in__0\(1),
      R => p_0_in
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => \p_1_in__0\(11),
      R => p_0_in
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(11),
      Q => \p_1_in__0\(12),
      R => p_0_in
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(12),
      Q => \p_1_in__0\(13),
      R => p_0_in
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(13),
      Q => \p_1_in__0\(14),
      R => p_0_in
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(14),
      Q => \p_1_in__0\(15),
      R => p_0_in
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(15),
      Q => data2,
      R => p_0_in
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => \p_1_in__0\(2),
      R => p_0_in
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => \p_1_in__0\(3),
      R => p_0_in
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => \p_1_in__0\(4),
      R => p_0_in
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => \p_1_in__0\(5),
      R => p_0_in
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => \p_1_in__0\(6),
      R => p_0_in
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => \p_1_in__0\(7),
      R => p_0_in
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => \p_1_in__0\(8),
      R => p_0_in
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => \p_1_in__0\(9),
      R => p_0_in
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => \p_1_in__0\(10),
      R => p_0_in
    );
slip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => begin_r_i_3_n_0,
      I3 => p_1_in(3),
      I4 => \sh_count_equals_max_i__14\,
      I5 => RXGEARBOXSLIP_OUT_i_5_n_0,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => \^system_reset_r2\
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_invalid_cnt_equals_zero_i__4\,
      I1 => sync_done_r_i_3_n_0,
      I2 => \sh_count_equals_max_i__14\,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => sync_done_r_i_4_n_0,
      I1 => sync_header_invalid_count_i_reg(2),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(1),
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => sync_done_r_i_4_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => \^system_reset_r2\
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => sync_header_count_i0
    );
\sync_header_count_i[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \sync_header_count_i[0]_i_3_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_7\,
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_header_count_i_reg[0]_i_2_n_0\,
      CO(2) => \sync_header_count_i_reg[0]_i_2_n_1\,
      CO(1) => \sync_header_count_i_reg[0]_i_2_n_2\,
      CO(0) => \sync_header_count_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sync_header_count_i_reg[0]_i_2_n_4\,
      O(2) => \sync_header_count_i_reg[0]_i_2_n_5\,
      O(1) => \sync_header_count_i_reg[0]_i_2_n_6\,
      O(0) => \sync_header_count_i_reg[0]_i_2_n_7\,
      S(3 downto 1) => sync_header_count_i_reg(3 downto 1),
      S(0) => \sync_header_count_i[0]_i_3_n_0\
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_5\,
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_4\,
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_7\,
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sync_header_count_i_reg[12]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[12]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[12]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[12]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[12]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[12]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(15 downto 12)
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_6\,
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_5\,
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_4\,
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_6\,
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_5\,
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_4\,
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_7\,
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[0]_i_2_n_0\,
      CO(3) => \sync_header_count_i_reg[4]_i_1_n_0\,
      CO(2) => \sync_header_count_i_reg[4]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[4]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[4]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[4]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[4]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[4]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(7 downto 4)
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_6\,
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_5\,
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_4\,
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_7\,
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[4]_i_1_n_0\,
      CO(3) => \sync_header_count_i_reg[8]_i_1_n_0\,
      CO(2) => \sync_header_count_i_reg[8]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[8]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[8]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[8]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[8]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[8]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(11 downto 8)
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_6\,
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__3\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__3\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__3\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__3\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__3\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__3\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__3\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__3\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__3\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(8),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__3\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__3\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => system_reset_r,
      Q => \^system_reset_r2\,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABA0000FFBA0000"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_i,
      I2 => test_sh_r,
      I3 => test_sh_r_i_2_n_0,
      I4 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I5 => \sh_count_equals_max_i__14\,
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => begin_r_i_3_n_0,
      I1 => p_1_in(2),
      I2 => p_1_in(3),
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => \^system_reset_r2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_BLOCK_SYNC_SM_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_lane1_i : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    system_reset_r2 : in STD_LOGIC;
    rxheadervalid_lane1_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_BLOCK_SYNC_SM_20 : entity is "aurora_64b66b_0_BLOCK_SYNC_SM";
end aurora_64b66b_0_BLOCK_SYNC_SM_20;

architecture STRUCTURE of aurora_64b66b_0_BLOCK_SYNC_SM_20 is
  signal \BLOCKSYNC_OUT_i_1__0_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXGEARBOXSLIP_OUT_i_2__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_3__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_5__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_6__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_7__0_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_8__0_n_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__3_n_0\ : STD_LOGIC;
  signal \begin_r_i_3__0_n_0\ : STD_LOGIC;
  signal \begin_r_i_4__0_n_0\ : STD_LOGIC;
  signal \^blocksync_out_lane1_i\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal \sh_invalid_r_i_2__0_n_0\ : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal \sync_done_r_i_3__0_n_0\ : STD_LOGIC;
  signal \sync_done_r_i_4__0_n_0\ : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i[0]_i_3__0_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_count_i_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \sync_header_invalid_count_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal test_sh_r : STD_LOGIC;
  signal \test_sh_r_i_2__0_n_0\ : STD_LOGIC;
  signal \NLW_sync_header_count_i_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RXGEARBOXSLIP_OUT_i_3__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \RXGEARBOXSLIP_OUT_i_5__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sync_done_r_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sync_done_r_i_2__0\ : label is "soft_lutpair7";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \test_sh_r_i_2__0\ : label is "soft_lutpair10";
begin
  D(0) <= \^d\(0);
  blocksync_out_lane1_i <= \^blocksync_out_lane1_i\;
\BLOCKSYNC_OUT_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => system_reset_r2,
      I1 => p_1_in(1),
      I2 => \^blocksync_out_lane1_i\,
      I3 => sync_done_r,
      O => \BLOCKSYNC_OUT_i_1__0_n_0\
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \BLOCKSYNC_OUT_i_1__0_n_0\,
      Q => \^blocksync_out_lane1_i\,
      R => '0'
    );
\RXGEARBOXSLIP_OUT_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I2 => \RXGEARBOXSLIP_OUT_i_3__0_n_0\,
      I3 => \sh_count_equals_max_i__14\,
      I4 => \RXGEARBOXSLIP_OUT_i_5__0_n_0\,
      O => slip_pulse_i
    );
\RXGEARBOXSLIP_OUT_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => \RXGEARBOXSLIP_OUT_i_2__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \begin_r_i_3__0_n_0\,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => \RXGEARBOXSLIP_OUT_i_3__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_6__0_n_0\,
      I1 => sync_header_count_i_reg(1),
      I2 => sync_header_count_i_reg(0),
      I3 => sync_header_count_i_reg(3),
      I4 => sync_header_count_i_reg(2),
      I5 => \RXGEARBOXSLIP_OUT_i_7__0_n_0\,
      O => \sh_count_equals_max_i__14\
    );
\RXGEARBOXSLIP_OUT_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \begin_r_i_3__0_n_0\,
      I2 => data2,
      I3 => p_1_in(1),
      O => \RXGEARBOXSLIP_OUT_i_5__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => \RXGEARBOXSLIP_OUT_i_6__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sync_header_count_i_reg(13),
      I1 => sync_header_count_i_reg(12),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(15),
      I4 => \RXGEARBOXSLIP_OUT_i_8__0_n_0\,
      O => \RXGEARBOXSLIP_OUT_i_7__0_n_0\
    );
\RXGEARBOXSLIP_OUT_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => \RXGEARBOXSLIP_OUT_i_8__0_n_0\
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__3_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \begin_r_i_3__0_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I1 => sync_done_r,
      I2 => data2,
      I3 => p_1_in(1),
      O => \begin_r_i_2__3_n_0\
    );
\begin_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => \begin_r_i_4__0_n_0\,
      I5 => \^blocksync_out_lane1_i\,
      O => \begin_r_i_3__0_n_0\
    );
\begin_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => \begin_r_i_4__0_n_0\
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
\sh_invalid_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000900000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \sh_invalid_r_i_2__0_n_0\,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
\sh_invalid_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_lane1_i,
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      O => \sh_invalid_r_i_2__0_n_0\
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
\sh_valid_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000600000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \sh_invalid_r_i_2__0_n_0\,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => p_0_in
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^d\(0),
      Q => \p_1_in__0\(1),
      R => p_0_in
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => \p_1_in__0\(11),
      R => p_0_in
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(11),
      Q => \p_1_in__0\(12),
      R => p_0_in
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(12),
      Q => \p_1_in__0\(13),
      R => p_0_in
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(13),
      Q => \p_1_in__0\(14),
      R => p_0_in
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(14),
      Q => \p_1_in__0\(15),
      R => p_0_in
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(15),
      Q => data2,
      R => p_0_in
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => \p_1_in__0\(2),
      R => p_0_in
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => \p_1_in__0\(3),
      R => p_0_in
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => \p_1_in__0\(4),
      R => p_0_in
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => \p_1_in__0\(5),
      R => p_0_in
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => \p_1_in__0\(6),
      R => p_0_in
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => \p_1_in__0\(7),
      R => p_0_in
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => \p_1_in__0\(8),
      R => p_0_in
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => \p_1_in__0\(9),
      R => p_0_in
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => \p_1_in__0\(10),
      R => p_0_in
    );
\slip_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \begin_r_i_3__0_n_0\,
      I3 => p_1_in(3),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \RXGEARBOXSLIP_OUT_i_5__0_n_0\,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
\sync_done_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_invalid_cnt_equals_zero_i__4\,
      I1 => \sync_done_r_i_3__0_n_0\,
      I2 => \sh_count_equals_max_i__14\,
      O => next_sync_done_c
    );
\sync_done_r_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sync_done_r_i_4__0_n_0\,
      I1 => sync_header_invalid_count_i_reg(2),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(1),
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
\sync_done_r_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => \sync_done_r_i_3__0_n_0\
    );
\sync_done_r_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => \sync_done_r_i_4__0_n_0\
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
\sync_header_count_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => sync_header_count_i0
    );
\sync_header_count_i[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \sync_header_count_i[0]_i_3__0_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_7\,
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_header_count_i_reg[0]_i_2__0_n_0\,
      CO(2) => \sync_header_count_i_reg[0]_i_2__0_n_1\,
      CO(1) => \sync_header_count_i_reg[0]_i_2__0_n_2\,
      CO(0) => \sync_header_count_i_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sync_header_count_i_reg[0]_i_2__0_n_4\,
      O(2) => \sync_header_count_i_reg[0]_i_2__0_n_5\,
      O(1) => \sync_header_count_i_reg[0]_i_2__0_n_6\,
      O(0) => \sync_header_count_i_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => sync_header_count_i_reg(3 downto 1),
      S(0) => \sync_header_count_i[0]_i_3__0_n_0\
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_5\,
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_4\,
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_7\,
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_sync_header_count_i_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \sync_header_count_i_reg[12]_i_1__0_n_1\,
      CO(1) => \sync_header_count_i_reg[12]_i_1__0_n_2\,
      CO(0) => \sync_header_count_i_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[12]_i_1__0_n_4\,
      O(2) => \sync_header_count_i_reg[12]_i_1__0_n_5\,
      O(1) => \sync_header_count_i_reg[12]_i_1__0_n_6\,
      O(0) => \sync_header_count_i_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(15 downto 12)
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_6\,
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_5\,
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__0_n_4\,
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_6\,
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_5\,
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__0_n_4\,
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_7\,
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[0]_i_2__0_n_0\,
      CO(3) => \sync_header_count_i_reg[4]_i_1__0_n_0\,
      CO(2) => \sync_header_count_i_reg[4]_i_1__0_n_1\,
      CO(1) => \sync_header_count_i_reg[4]_i_1__0_n_2\,
      CO(0) => \sync_header_count_i_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[4]_i_1__0_n_4\,
      O(2) => \sync_header_count_i_reg[4]_i_1__0_n_5\,
      O(1) => \sync_header_count_i_reg[4]_i_1__0_n_6\,
      O(0) => \sync_header_count_i_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(7 downto 4)
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_6\,
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_5\,
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__0_n_4\,
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_7\,
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[4]_i_1__0_n_0\,
      CO(3) => \sync_header_count_i_reg[8]_i_1__0_n_0\,
      CO(2) => \sync_header_count_i_reg[8]_i_1__0_n_1\,
      CO(1) => \sync_header_count_i_reg[8]_i_1__0_n_2\,
      CO(0) => \sync_header_count_i_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[8]_i_1__0_n_4\,
      O(2) => \sync_header_count_i_reg[8]_i_1__0_n_5\,
      O(1) => \sync_header_count_i_reg[8]_i_1__0_n_6\,
      O(0) => \sync_header_count_i_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(11 downto 8)
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__0_n_6\,
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__5\(0)
    );
\sync_header_invalid_count_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__5\(1)
    );
\sync_header_invalid_count_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__5\(2)
    );
\sync_header_invalid_count_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__5\(3)
    );
\sync_header_invalid_count_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__5\(4)
    );
\sync_header_invalid_count_i[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__5\(5)
    );
\sync_header_invalid_count_i[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__5\(6)
    );
\sync_header_invalid_count_i[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__5\(7)
    );
\sync_header_invalid_count_i[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__5\(8)
    );
\sync_header_invalid_count_i[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(8),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => \sync_header_invalid_count_i[9]_i_2__0_n_0\,
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__5\(9)
    );
\sync_header_invalid_count_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \sync_header_invalid_count_i[9]_i_2__0_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__5\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
\test_sh_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABA0000FFBA0000"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_lane1_i,
      I2 => test_sh_r,
      I3 => \test_sh_r_i_2__0_n_0\,
      I4 => \RXGEARBOXSLIP_OUT_i_2__0_n_0\,
      I5 => \sh_count_equals_max_i__14\,
      O => next_test_sh_c
    );
\test_sh_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \begin_r_i_3__0_n_0\,
      I1 => p_1_in(2),
      I2 => p_1_in(3),
      O => \test_sh_r_i_2__0_n_0\
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_BLOCK_SYNC_SM_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_lane2_i : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    system_reset_r2 : in STD_LOGIC;
    rxheadervalid_lane2_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_BLOCK_SYNC_SM_21 : entity is "aurora_64b66b_0_BLOCK_SYNC_SM";
end aurora_64b66b_0_BLOCK_SYNC_SM_21;

architecture STRUCTURE of aurora_64b66b_0_BLOCK_SYNC_SM_21 is
  signal \BLOCKSYNC_OUT_i_1__1_n_0\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RXGEARBOXSLIP_OUT_i_2__1_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_3__1_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_5__1_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_6__1_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_7__1_n_0\ : STD_LOGIC;
  signal \RXGEARBOXSLIP_OUT_i_8__1_n_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__4_n_0\ : STD_LOGIC;
  signal \begin_r_i_3__1_n_0\ : STD_LOGIC;
  signal \begin_r_i_4__1_n_0\ : STD_LOGIC;
  signal \^blocksync_out_lane2_i\ : STD_LOGIC;
  signal data2 : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal \sh_invalid_r_i_2__1_n_0\ : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal \sync_done_r_i_3__1_n_0\ : STD_LOGIC;
  signal \sync_done_r_i_4__1_n_0\ : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i[0]_i_3__1_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_count_i_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \sync_header_invalid_count_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal test_sh_r : STD_LOGIC;
  signal \test_sh_r_i_2__1_n_0\ : STD_LOGIC;
  signal \NLW_sync_header_count_i_reg[12]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RXGEARBOXSLIP_OUT_i_3__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \RXGEARBOXSLIP_OUT_i_5__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sync_done_r_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sync_done_r_i_2__1\ : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \sync_header_count_i_reg[8]_i_1__1\ : label is 11;
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[0]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \test_sh_r_i_2__1\ : label is "soft_lutpair17";
begin
  D(0) <= \^d\(0);
  blocksync_out_lane2_i <= \^blocksync_out_lane2_i\;
\BLOCKSYNC_OUT_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => system_reset_r2,
      I1 => p_1_in(1),
      I2 => \^blocksync_out_lane2_i\,
      I3 => sync_done_r,
      O => \BLOCKSYNC_OUT_i_1__1_n_0\
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \BLOCKSYNC_OUT_i_1__1_n_0\,
      Q => \^blocksync_out_lane2_i\,
      R => '0'
    );
\RXGEARBOXSLIP_OUT_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \RXGEARBOXSLIP_OUT_i_2__1_n_0\,
      I2 => \RXGEARBOXSLIP_OUT_i_3__1_n_0\,
      I3 => \sh_count_equals_max_i__14\,
      I4 => \RXGEARBOXSLIP_OUT_i_5__1_n_0\,
      O => slip_pulse_i
    );
\RXGEARBOXSLIP_OUT_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => \RXGEARBOXSLIP_OUT_i_2__1_n_0\
    );
\RXGEARBOXSLIP_OUT_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \begin_r_i_3__1_n_0\,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => \RXGEARBOXSLIP_OUT_i_3__1_n_0\
    );
\RXGEARBOXSLIP_OUT_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_6__1_n_0\,
      I1 => sync_header_count_i_reg(1),
      I2 => sync_header_count_i_reg(0),
      I3 => sync_header_count_i_reg(3),
      I4 => sync_header_count_i_reg(2),
      I5 => \RXGEARBOXSLIP_OUT_i_7__1_n_0\,
      O => \sh_count_equals_max_i__14\
    );
\RXGEARBOXSLIP_OUT_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \begin_r_i_3__1_n_0\,
      I2 => data2,
      I3 => p_1_in(1),
      O => \RXGEARBOXSLIP_OUT_i_5__1_n_0\
    );
\RXGEARBOXSLIP_OUT_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => \RXGEARBOXSLIP_OUT_i_6__1_n_0\
    );
\RXGEARBOXSLIP_OUT_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sync_header_count_i_reg(13),
      I1 => sync_header_count_i_reg(12),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(15),
      I4 => \RXGEARBOXSLIP_OUT_i_8__1_n_0\,
      O => \RXGEARBOXSLIP_OUT_i_7__1_n_0\
    );
\RXGEARBOXSLIP_OUT_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => \RXGEARBOXSLIP_OUT_i_8__1_n_0\
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__4_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \begin_r_i_3__1_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_2__1_n_0\,
      I1 => sync_done_r,
      I2 => data2,
      I3 => p_1_in(1),
      O => \begin_r_i_2__4_n_0\
    );
\begin_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => \begin_r_i_4__1_n_0\,
      I5 => \^blocksync_out_lane2_i\,
      O => \begin_r_i_3__1_n_0\
    );
\begin_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => \begin_r_i_4__1_n_0\
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
\sh_invalid_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000900000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \sh_invalid_r_i_2__1_n_0\,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
\sh_invalid_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_lane2_i,
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      O => \sh_invalid_r_i_2__1_n_0\
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
\sh_valid_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000600000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \sh_invalid_r_i_2__1_n_0\,
      I3 => sync_done_r,
      I4 => test_sh_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => p_0_in
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^d\(0),
      Q => \p_1_in__0\(1),
      R => p_0_in
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(10),
      Q => \p_1_in__0\(11),
      R => p_0_in
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(11),
      Q => \p_1_in__0\(12),
      R => p_0_in
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(12),
      Q => \p_1_in__0\(13),
      R => p_0_in
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(13),
      Q => \p_1_in__0\(14),
      R => p_0_in
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(14),
      Q => \p_1_in__0\(15),
      R => p_0_in
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(15),
      Q => data2,
      R => p_0_in
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => \p_1_in__0\(2),
      R => p_0_in
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(2),
      Q => \p_1_in__0\(3),
      R => p_0_in
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(3),
      Q => \p_1_in__0\(4),
      R => p_0_in
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(4),
      Q => \p_1_in__0\(5),
      R => p_0_in
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(5),
      Q => \p_1_in__0\(6),
      R => p_0_in
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(6),
      Q => \p_1_in__0\(7),
      R => p_0_in
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(7),
      Q => \p_1_in__0\(8),
      R => p_0_in
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(8),
      Q => \p_1_in__0\(9),
      R => p_0_in
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \p_1_in__0\(9),
      Q => \p_1_in__0\(10),
      R => p_0_in
    );
\slip_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => \RXGEARBOXSLIP_OUT_i_2__1_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \begin_r_i_3__1_n_0\,
      I3 => p_1_in(3),
      I4 => \sh_count_equals_max_i__14\,
      I5 => \RXGEARBOXSLIP_OUT_i_5__1_n_0\,
      O => next_slip_c
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
\sync_done_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_invalid_cnt_equals_zero_i__4\,
      I1 => \sync_done_r_i_3__1_n_0\,
      I2 => \sh_count_equals_max_i__14\,
      O => next_sync_done_c
    );
\sync_done_r_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \sync_done_r_i_4__1_n_0\,
      I1 => sync_header_invalid_count_i_reg(2),
      I2 => sync_header_invalid_count_i_reg(3),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(1),
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
\sync_done_r_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => \sync_done_r_i_3__1_n_0\
    );
\sync_done_r_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(4),
      I1 => sync_header_invalid_count_i_reg(5),
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      I5 => sync_header_invalid_count_i_reg(8),
      O => \sync_done_r_i_4__1_n_0\
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
\sync_header_count_i[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => sync_header_count_i0
    );
\sync_header_count_i[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \sync_header_count_i[0]_i_3__1_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__1_n_7\,
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_header_count_i_reg[0]_i_2__1_n_0\,
      CO(2) => \sync_header_count_i_reg[0]_i_2__1_n_1\,
      CO(1) => \sync_header_count_i_reg[0]_i_2__1_n_2\,
      CO(0) => \sync_header_count_i_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sync_header_count_i_reg[0]_i_2__1_n_4\,
      O(2) => \sync_header_count_i_reg[0]_i_2__1_n_5\,
      O(1) => \sync_header_count_i_reg[0]_i_2__1_n_6\,
      O(0) => \sync_header_count_i_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => sync_header_count_i_reg(3 downto 1),
      S(0) => \sync_header_count_i[0]_i_3__1_n_0\
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__1_n_5\,
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__1_n_4\,
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__1_n_7\,
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[8]_i_1__1_n_0\,
      CO(3) => \NLW_sync_header_count_i_reg[12]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \sync_header_count_i_reg[12]_i_1__1_n_1\,
      CO(1) => \sync_header_count_i_reg[12]_i_1__1_n_2\,
      CO(0) => \sync_header_count_i_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[12]_i_1__1_n_4\,
      O(2) => \sync_header_count_i_reg[12]_i_1__1_n_5\,
      O(1) => \sync_header_count_i_reg[12]_i_1__1_n_6\,
      O(0) => \sync_header_count_i_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(15 downto 12)
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__1_n_6\,
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__1_n_5\,
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1__1_n_4\,
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__1_n_6\,
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__1_n_5\,
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2__1_n_4\,
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__1_n_7\,
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[0]_i_2__1_n_0\,
      CO(3) => \sync_header_count_i_reg[4]_i_1__1_n_0\,
      CO(2) => \sync_header_count_i_reg[4]_i_1__1_n_1\,
      CO(1) => \sync_header_count_i_reg[4]_i_1__1_n_2\,
      CO(0) => \sync_header_count_i_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[4]_i_1__1_n_4\,
      O(2) => \sync_header_count_i_reg[4]_i_1__1_n_5\,
      O(1) => \sync_header_count_i_reg[4]_i_1__1_n_6\,
      O(0) => \sync_header_count_i_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(7 downto 4)
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__1_n_6\,
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__1_n_5\,
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1__1_n_4\,
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__1_n_7\,
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[4]_i_1__1_n_0\,
      CO(3) => \sync_header_count_i_reg[8]_i_1__1_n_0\,
      CO(2) => \sync_header_count_i_reg[8]_i_1__1_n_1\,
      CO(1) => \sync_header_count_i_reg[8]_i_1__1_n_2\,
      CO(0) => \sync_header_count_i_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[8]_i_1__1_n_4\,
      O(2) => \sync_header_count_i_reg[8]_i_1__1_n_5\,
      O(1) => \sync_header_count_i_reg[8]_i_1__1_n_6\,
      O(0) => \sync_header_count_i_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(11 downto 8)
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1__1_n_6\,
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__7\(0)
    );
\sync_header_invalid_count_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__7\(1)
    );
\sync_header_invalid_count_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__7\(2)
    );
\sync_header_invalid_count_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__7\(3)
    );
\sync_header_invalid_count_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__7\(4)
    );
\sync_header_invalid_count_i[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__7\(5)
    );
\sync_header_invalid_count_i[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2__1_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__7\(6)
    );
\sync_header_invalid_count_i[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2__1_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__7\(7)
    );
\sync_header_invalid_count_i[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2__1_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__7\(8)
    );
\sync_header_invalid_count_i[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(8),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => \sync_header_invalid_count_i[9]_i_2__1_n_0\,
      I3 => sync_header_invalid_count_i_reg(7),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__7\(9)
    );
\sync_header_invalid_count_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \sync_header_invalid_count_i[9]_i_2__1_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__7\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
\test_sh_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABA0000FFBA0000"
    )
        port map (
      I0 => begin_r,
      I1 => rxheadervalid_lane2_i,
      I2 => test_sh_r,
      I3 => \test_sh_r_i_2__1_n_0\,
      I4 => \RXGEARBOXSLIP_OUT_i_2__1_n_0\,
      I5 => \sh_count_equals_max_i__14\,
      O => next_test_sh_c
    );
\test_sh_r_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \begin_r_i_3__1_n_0\,
      I1 => p_1_in(2),
      I2 => p_1_in(3),
      O => \test_sh_r_i_2__1_n_0\
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CHANNEL_BOND_GEN is
  port (
    gen_ch_bond_int_reg_0 : out STD_LOGIC;
    gen_ch_bond_int_reg_1 : out STD_LOGIC;
    gen_ch_bond_int_reg_2 : out STD_LOGIC;
    gen_ch_bond_int_reg_3 : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    TXDATAVALID_IN : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    \free_count_r_reg[4]_0\ : in STD_LOGIC;
    gen_ch_bond_int_reg_4 : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    rst_pma_init_usrclk_1 : in STD_LOGIC
  );
end aurora_64b66b_0_CHANNEL_BOND_GEN;

architecture STRUCTURE of aurora_64b66b_0_CHANNEL_BOND_GEN is
  signal data_v_r : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal gen_ch_bond_int_i_1_n_0 : STD_LOGIC;
  signal \^gen_ch_bond_int_reg_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_2__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_1__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_1__1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair242";
begin
  gen_ch_bond_int_reg_0 <= \^gen_ch_bond_int_reg_0\;
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch_bond_int_reg_0\,
      I1 => gen_cc_i(1),
      O => gen_ch_bond_int_reg_2
    );
\TX_DATA[53]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch_bond_int_reg_0\,
      I1 => gen_cc_i(2),
      O => gen_ch_bond_int_reg_3
    );
\TX_DATA[53]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_ch_bond_int_reg_0\,
      I1 => gen_cc_i(0),
      O => gen_ch_bond_int_reg_1
    );
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(0),
      I3 => \^gen_ch_bond_int_reg_0\,
      I4 => \TX_DATA_reg[59]\,
      O => stg5_reg
    );
\TX_DATA[62]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => rst_pma_init_usrclk_0,
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(1),
      I3 => \^gen_ch_bond_int_reg_0\,
      I4 => \TX_DATA_reg[59]\,
      O => stg5_reg_0
    );
\TX_DATA[62]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => rst_pma_init_usrclk_1,
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(2),
      I3 => \^gen_ch_bond_int_reg_0\,
      I4 => \TX_DATA_reg[59]\,
      O => stg5_reg_1
    );
data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => TXDATAVALID_IN,
      Q => data_v_r,
      R => '0'
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => data_v_r,
      I1 => free_count_r_reg(0),
      I2 => \free_count_r[0]_i_3_n_0\,
      I3 => \free_count_r_reg[4]_0\,
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(2),
      I4 => free_count_r_reg(0),
      O => \p_0_in__0\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(1),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      O => \p_0_in__0\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      O => \p_0_in__0\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      O => \p_0_in__0\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \p_0_in__0\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_v_r,
      D => \p_0_in__0\(4),
      Q => free_count_r_reg(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_v_r,
      D => \p_0_in__0\(3),
      Q => free_count_r_reg(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_v_r,
      D => \p_0_in__0\(2),
      Q => free_count_r_reg(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_v_r,
      D => \p_0_in__0\(1),
      Q => free_count_r_reg(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => data_v_r,
      D => \p_0_in__0\(0),
      Q => free_count_r_reg(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(2),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(3),
      I4 => gen_ch_bond_int_reg_4,
      I5 => free_count_r_reg(0),
      O => gen_ch_bond_int_i_1_n_0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => gen_ch_bond_int_i_1_n_0,
      Q => \^gen_ch_bond_int_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CHANNEL_ERR_DETECT is
  port (
    hard_err : out STD_LOGIC;
    hard_err_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    user_clk : in STD_LOGIC
  );
end aurora_64b66b_0_CHANNEL_ERR_DETECT;

architecture STRUCTURE of aurora_64b66b_0_CHANNEL_ERR_DETECT is
  signal \channel_hard_err_c__0\ : STD_LOGIC;
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \channel_hard_err_c__0\,
      Q => hard_err,
      R => '0'
    );
channel_hard_err_c: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => hard_err_i(2),
      I1 => hard_err_i(0),
      I2 => hard_err_i(1),
      O => \channel_hard_err_c__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CHANNEL_INIT_SM is
  port (
    RESET_LANES : out STD_LOGIC;
    EN_CHAN_SYNC : out STD_LOGIC;
    CHAN_BOND_RESET : out STD_LOGIC;
    chan_bond_reset_i : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    channel_bond_r_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gen_cc_flop_2_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC;
    R0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_PE_DATA_V_reg : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    ch_bond_done_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    wait_for_lane_up_r0 : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_1 : in STD_LOGIC;
    remote_ready_r_reg_0 : in STD_LOGIC;
    got_idles_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    rst_pma_init_usrclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    \TX_DATA_reg[53]_0\ : in STD_LOGIC;
    rst_pma_init_usrclk_1 : in STD_LOGIC;
    \TX_DATA_reg[53]_1\ : in STD_LOGIC;
    reset_lanes_flop_0_i_0 : in STD_LOGIC;
    reset_lanes_flop_0_i_1 : in STD_LOGIC;
    lane_up : in STD_LOGIC_VECTOR ( 0 to 0 );
    \chan_bond_timer_reg[0]_0\ : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    txdatavalid_symgen_i : in STD_LOGIC
  );
end aurora_64b66b_0_CHANNEL_INIT_SM;

architecture STRUCTURE of aurora_64b66b_0_CHANNEL_INIT_SM is
  signal \^channel_up_rx_if_reg_0\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal \^reset_lanes\ : STD_LOGIC;
  signal \all_ch_bond_done_c__0\ : STD_LOGIC;
  signal any_idles_r : STD_LOGIC;
  signal any_idles_r0_n_0 : STD_LOGIC;
  signal bond_passed_r : STD_LOGIC;
  signal \^chan_bond_reset_i\ : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal chan_bond_timer : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \chan_bond_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \chan_bond_timer[8]_i_4_n_0\ : STD_LOGIC;
  signal chan_bond_timer_1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal channel_bond_q : STD_LOGIC;
  signal channel_bond_qq : STD_LOGIC;
  signal channel_bond_r : STD_LOGIC;
  signal channel_bond_r_i_1_n_0 : STD_LOGIC;
  signal \^channel_bond_r_reg_0\ : STD_LOGIC;
  signal channel_up_c : STD_LOGIC;
  signal channel_up_rx_c : STD_LOGIC;
  signal gen_na_idles_i : STD_LOGIC;
  signal idle_xmit_cntr : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal ready_r : STD_LOGIC;
  signal \ready_r_i_1__2_n_0\ : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal reset_watchdog : STD_LOGIC;
  attribute RTL_KEEP of reset_watchdog : signal is "true";
  signal reset_watchdog_reg0_carry_i_1_n_0 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_i_2_n_0 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_i_3_n_0 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_n_2 : STD_LOGIC;
  signal reset_watchdog_reg0_carry_n_3 : STD_LOGIC;
  signal wait_for_lane_up_r : STD_LOGIC;
  signal wait_for_remote_r : STD_LOGIC;
  signal wait_for_remote_r_i_1_n_0 : STD_LOGIC;
  signal wait_for_remote_r_i_2_n_0 : STD_LOGIC;
  signal wait_for_remote_r_i_3_n_0 : STD_LOGIC;
  signal watchdog_count_r : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \watchdog_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog_count_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \watchdog_count_r[2]_i_1_n_0\ : STD_LOGIC;
  signal NLW_reset_watchdog_reg0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_reset_watchdog_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_D[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of RX_SRC_RDY_N_inv_i_1 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_2__1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \chan_bond_timer[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \chan_bond_timer[2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \chan_bond_timer[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \chan_bond_timer[4]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \chan_bond_timer[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \chan_bond_timer[8]_i_2\ : label is "soft_lutpair245";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of en_chan_sync_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of en_chan_sync_flop_i : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of en_chan_sync_flop_i : label is "VCC:CE GND:R";
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of reset_lanes_flop_0_i : label is "VCC:CE GND:R";
  attribute KEEP : string;
  attribute KEEP of reset_watchdog_reg : label is "yes";
begin
  CHANNEL_UP_RX_IF_reg_0 <= \^channel_up_rx_if_reg_0\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  RESET_LANES <= \^reset_lanes\;
  chan_bond_reset_i <= \^chan_bond_reset_i\;
  channel_bond_r_reg_0 <= \^channel_bond_r_reg_0\;
CHANNEL_UP_RX_IF_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => bond_passed_r,
      I1 => ready_r,
      I2 => remote_ready_r,
      O => channel_up_rx_c
    );
CHANNEL_UP_RX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_up_rx_c,
      Q => \^channel_up_rx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_1
    );
CHANNEL_UP_TX_IF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500FFFF00000000"
    )
        port map (
      I0 => channel_bond_r,
      I1 => wait_for_remote_r,
      I2 => \idle_xmit_cntr[0]_i_4_n_0\,
      I3 => remote_ready_r,
      I4 => bond_passed_r,
      I5 => ready_r,
      O => channel_up_c
    );
CHANNEL_UP_TX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_up_c,
      Q => \^channel_up_tx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_1
    );
CHAN_BOND_RESET_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => watchdog_count_r(1),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(0),
      O => \^chan_bond_reset_i\
    );
CHAN_BOND_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^chan_bond_reset_i\,
      Q => CHAN_BOND_RESET,
      R => '0'
    );
\RX_D[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i(1),
      I2 => rx_pe_data_v_i(0),
      I3 => rx_pe_data_v_i(2),
      O => E(0)
    );
RX_SRC_RDY_N_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => rx_pe_data_v_i(2),
      I1 => rx_pe_data_v_i(0),
      I2 => rx_pe_data_v_i(1),
      I3 => \^channel_up_rx_if_reg_0\,
      I4 => \^reset_lanes\,
      O => RX_PE_DATA_V_reg
    );
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200020002"
    )
        port map (
      I0 => \^channel_bond_r_reg_0\,
      I1 => \TX_DATA_reg[63]\,
      I2 => gen_cc_i(0),
      I3 => rst_pma_init_usrclk,
      I4 => \^channel_up_tx_if_reg_0\,
      I5 => Q(8),
      O => gen_cc_flop_0_i(0)
    );
\TX_DATA[52]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200020002"
    )
        port map (
      I0 => \^channel_bond_r_reg_0\,
      I1 => \TX_DATA_reg[63]\,
      I2 => gen_cc_i(1),
      I3 => rst_pma_init_usrclk_0,
      I4 => \^channel_up_tx_if_reg_0\,
      I5 => Q(4),
      O => D(0)
    );
\TX_DATA[52]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000200020002"
    )
        port map (
      I0 => \^channel_bond_r_reg_0\,
      I1 => \TX_DATA_reg[63]\,
      I2 => gen_cc_i(2),
      I3 => rst_pma_init_usrclk_1,
      I4 => \^channel_up_tx_if_reg_0\,
      I5 => Q(0),
      O => gen_cc_flop_2_i(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000322200002222"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA_reg[53]\,
      I2 => tx_pe_data_v_i(0),
      I3 => Q(9),
      I4 => rst_pma_init_usrclk,
      I5 => \^channel_up_tx_if_reg_0\,
      O => gen_cc_flop_0_i(1)
    );
\TX_DATA[53]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000322200002222"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA_reg[53]_0\,
      I2 => tx_pe_data_v_i(0),
      I3 => Q(5),
      I4 => rst_pma_init_usrclk_0,
      I5 => \^channel_up_tx_if_reg_0\,
      O => D(1)
    );
\TX_DATA[53]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000322200002222"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA_reg[53]_1\,
      I2 => tx_pe_data_v_i(0),
      I3 => Q(1),
      I4 => rst_pma_init_usrclk_1,
      I5 => \^channel_up_tx_if_reg_0\,
      O => gen_cc_flop_2_i(1)
    );
\TX_DATA[53]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_lane_up_r,
      I1 => channel_bond_r,
      O => gen_na_idles_i
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000E000A"
    )
        port map (
      I0 => \TX_DATA_reg[63]\,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => gen_cc_i(0),
      I4 => Q(10),
      I5 => \^channel_bond_r_reg_0\,
      O => gen_cc_flop_0_i(2)
    );
\TX_DATA[54]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000E000A"
    )
        port map (
      I0 => \TX_DATA_reg[63]\,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk_0,
      I3 => gen_cc_i(1),
      I4 => Q(6),
      I5 => \^channel_bond_r_reg_0\,
      O => D(2)
    );
\TX_DATA[54]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000E000A"
    )
        port map (
      I0 => \TX_DATA_reg[63]\,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk_1,
      I3 => gen_cc_i(2),
      I4 => Q(2),
      I5 => \^channel_bond_r_reg_0\,
      O => gen_cc_flop_2_i(2)
    );
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0E0A0A"
    )
        port map (
      I0 => gen_cc_i(0),
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => \TX_DATA_reg[63]\,
      I4 => Q(11),
      I5 => \^channel_bond_r_reg_0\,
      O => gen_cc_flop_0_i(3)
    );
\TX_DATA[55]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0E0A0A"
    )
        port map (
      I0 => gen_cc_i(1),
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk_0,
      I3 => \TX_DATA_reg[63]\,
      I4 => Q(7),
      I5 => \^channel_bond_r_reg_0\,
      O => D(3)
    );
\TX_DATA[55]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0E0A0A"
    )
        port map (
      I0 => gen_cc_i(2),
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk_1,
      I3 => \TX_DATA_reg[63]\,
      I4 => Q(3),
      I5 => \^channel_bond_r_reg_0\,
      O => gen_cc_flop_2_i(3)
    );
\TX_DATA[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => channel_bond_r,
      I1 => wait_for_lane_up_r,
      I2 => tx_pe_data_v_i(0),
      O => \^channel_bond_r_reg_0\
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAEEEEEEEE"
    )
        port map (
      I0 => rst_pma_init_usrclk,
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(0),
      I3 => \TX_DATA_reg[63]\,
      I4 => \^channel_bond_r_reg_0\,
      I5 => \^channel_up_tx_if_reg_0\,
      O => stg5_reg
    );
\TX_DATA[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAEEEEEEEE"
    )
        port map (
      I0 => rst_pma_init_usrclk_0,
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(1),
      I3 => \TX_DATA_reg[63]\,
      I4 => \^channel_bond_r_reg_0\,
      I5 => \^channel_up_tx_if_reg_0\,
      O => stg5_reg_0
    );
\TX_DATA[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEAEEEEEEEE"
    )
        port map (
      I0 => rst_pma_init_usrclk_1,
      I1 => txdatavalid_symgen_i,
      I2 => gen_cc_i(2),
      I3 => \TX_DATA_reg[63]\,
      I4 => \^channel_bond_r_reg_0\,
      I5 => \^channel_up_tx_if_reg_0\,
      O => stg5_reg_1
    );
all_ch_bond_done_c: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ch_bond_done_i(2),
      I1 => ch_bond_done_i(0),
      I2 => ch_bond_done_i(1),
      O => \all_ch_bond_done_c__0\
    );
any_idles_r0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => got_idles_i(2),
      I1 => got_idles_i(0),
      I2 => got_idles_i(1),
      O => any_idles_r0_n_0
    );
any_idles_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => any_idles_r0_n_0,
      Q => any_idles_r,
      R => '0'
    );
bond_passed_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \all_ch_bond_done_c__0\,
      Q => bond_passed_r,
      R => '0'
    );
\chan_bond_timer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001001111"
    )
        port map (
      I0 => wait_for_lane_up_r,
      I1 => bond_passed_r,
      I2 => channel_bond_q,
      I3 => channel_bond_qq,
      I4 => chan_bond_timer(0),
      I5 => \chan_bond_timer_reg[0]_0\,
      O => \chan_bond_timer[0]_i_1_n_0\
    );
\chan_bond_timer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => chan_bond_timer(0),
      I1 => chan_bond_timer(1),
      O => p_2_in(1)
    );
\chan_bond_timer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => chan_bond_timer(0),
      I1 => chan_bond_timer(1),
      I2 => chan_bond_timer(2),
      O => p_2_in(2)
    );
\chan_bond_timer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => chan_bond_timer(1),
      I1 => chan_bond_timer(0),
      I2 => chan_bond_timer(2),
      I3 => chan_bond_timer(3),
      O => p_2_in(3)
    );
\chan_bond_timer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => chan_bond_timer(2),
      I1 => chan_bond_timer(0),
      I2 => chan_bond_timer(1),
      I3 => chan_bond_timer(3),
      I4 => chan_bond_timer(4),
      O => p_2_in(4)
    );
\chan_bond_timer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => chan_bond_timer(3),
      I1 => chan_bond_timer(1),
      I2 => chan_bond_timer(0),
      I3 => chan_bond_timer(2),
      I4 => chan_bond_timer(4),
      I5 => chan_bond_timer(5),
      O => p_2_in(5)
    );
\chan_bond_timer[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \chan_bond_timer[8]_i_4_n_0\,
      I1 => chan_bond_timer(6),
      O => p_2_in(6)
    );
\chan_bond_timer[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \chan_bond_timer[8]_i_4_n_0\,
      I1 => chan_bond_timer(6),
      I2 => chan_bond_timer(7),
      O => p_2_in(7)
    );
\chan_bond_timer[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => \chan_bond_timer_reg[0]_0\,
      I1 => channel_bond_qq,
      I2 => channel_bond_q,
      I3 => bond_passed_r,
      I4 => wait_for_lane_up_r,
      O => chan_bond_timer_1(2)
    );
\chan_bond_timer[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => chan_bond_timer(6),
      I1 => \chan_bond_timer[8]_i_4_n_0\,
      I2 => chan_bond_timer(7),
      I3 => chan_bond_timer(8),
      O => p_2_in(8)
    );
\chan_bond_timer[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => chan_bond_timer(5),
      I1 => chan_bond_timer(3),
      I2 => chan_bond_timer(1),
      I3 => chan_bond_timer(0),
      I4 => chan_bond_timer(2),
      I5 => chan_bond_timer(4),
      O => \chan_bond_timer[8]_i_4_n_0\
    );
\chan_bond_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \chan_bond_timer[0]_i_1_n_0\,
      Q => chan_bond_timer(0),
      R => '0'
    );
\chan_bond_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(1),
      Q => chan_bond_timer(1),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(2),
      Q => chan_bond_timer(2),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(3),
      Q => chan_bond_timer(3),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(4),
      Q => chan_bond_timer(4),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(5),
      Q => chan_bond_timer(5),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(6),
      Q => chan_bond_timer(6),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(7),
      Q => chan_bond_timer(7),
      R => chan_bond_timer_1(2)
    );
\chan_bond_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_in(8),
      Q => chan_bond_timer(8),
      R => chan_bond_timer_1(2)
    );
channel_bond_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_r,
      Q => channel_bond_q,
      R => '0'
    );
channel_bond_qq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_q,
      Q => channel_bond_qq,
      R => '0'
    );
channel_bond_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => bond_passed_r,
      I1 => wait_for_lane_up_r,
      I2 => wait_for_lane_up_r0,
      O => channel_bond_r_i_1_n_0
    );
channel_bond_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_r_i_1_n_0,
      Q => channel_bond_r,
      R => '0'
    );
en_chan_sync_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => channel_bond_r,
      Q => EN_CHAN_SYNC,
      R => '0'
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      O => R0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\idle_xmit_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => bond_passed_r,
      I3 => wait_for_lane_up_r,
      O => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8FF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => wait_for_remote_r,
      I2 => any_idles_r,
      I3 => \idle_xmit_cntr[0]_i_4_n_0\,
      I4 => \idle_xmit_cntr[0]_i_5_n_0\,
      O => idle_xmit_cntr
    );
\idle_xmit_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[0]_i_3_n_0\
    );
\idle_xmit_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[0]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[5]\,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_4_n_0\
    );
\idle_xmit_cntr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[4]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => wait_for_remote_r,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_5_n_0\
    );
\idle_xmit_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[3]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[2]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[1]_i_1_n_0\
    );
\idle_xmit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[2]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[2]_i_1_n_0\
    );
\idle_xmit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA6A6A6A6A6A6A6A"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr_reg_n_0_[1]\,
      O => \idle_xmit_cntr[3]_i_1_n_0\
    );
\idle_xmit_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555AAAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[3]\,
      I5 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[4]_i_1_n_0\
    );
\idle_xmit_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[4]\,
      I5 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[5]_i_1_n_0\
    );
\idle_xmit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[0]_i_3_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[0]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[1]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[1]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[2]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[2]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[3]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[3]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[4]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[4]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\idle_xmit_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[5]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[5]\,
      R => \idle_xmit_cntr[0]_i_1_n_0\
    );
\ready_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4000000"
    )
        port map (
      I0 => \idle_xmit_cntr[0]_i_4_n_0\,
      I1 => wait_for_remote_r,
      I2 => ready_r,
      I3 => remote_ready_r,
      I4 => bond_passed_r,
      I5 => wait_for_lane_up_r0,
      O => \ready_r_i_1__2_n_0\
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \ready_r_i_1__2_n_0\,
      Q => ready_r,
      R => '0'
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_r_reg_0,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => reset_lanes_c,
      Q => \^reset_lanes\,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1555"
    )
        port map (
      I0 => wait_for_lane_up_r,
      I1 => reset_lanes_flop_0_i_0,
      I2 => reset_lanes_flop_0_i_1,
      I3 => lane_up(0),
      I4 => CHANNEL_UP_RX_IF_reg_1,
      O => reset_lanes_c
    );
reset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      O => SR
    );
reset_watchdog_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in,
      Q => reset_watchdog,
      R => CHANNEL_UP_RX_IF_reg_1
    );
reset_watchdog_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_reset_watchdog_reg0_carry_CO_UNCONNECTED(3),
      CO(2) => p_0_in,
      CO(1) => reset_watchdog_reg0_carry_n_2,
      CO(0) => reset_watchdog_reg0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_reset_watchdog_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => reset_watchdog_reg0_carry_i_1_n_0,
      S(1) => reset_watchdog_reg0_carry_i_2_n_0,
      S(0) => reset_watchdog_reg0_carry_i_3_n_0
    );
reset_watchdog_reg0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => chan_bond_timer(6),
      I1 => chan_bond_timeout_val(6),
      I2 => chan_bond_timeout_val(8),
      I3 => chan_bond_timer(8),
      I4 => chan_bond_timeout_val(7),
      I5 => chan_bond_timer(7),
      O => reset_watchdog_reg0_carry_i_1_n_0
    );
reset_watchdog_reg0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => chan_bond_timer(3),
      I1 => chan_bond_timeout_val(3),
      I2 => chan_bond_timeout_val(5),
      I3 => chan_bond_timer(5),
      I4 => chan_bond_timeout_val(4),
      I5 => chan_bond_timer(4),
      O => reset_watchdog_reg0_carry_i_2_n_0
    );
reset_watchdog_reg0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => chan_bond_timer(0),
      I1 => chan_bond_timeout_val(0),
      I2 => chan_bond_timeout_val(2),
      I3 => chan_bond_timer(2),
      I4 => chan_bond_timeout_val(1),
      I5 => chan_bond_timer(1),
      O => reset_watchdog_reg0_carry_i_3_n_0
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => wait_for_lane_up_r0,
      Q => wait_for_lane_up_r,
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008C8C8C88"
    )
        port map (
      I0 => wait_for_remote_r_i_2_n_0,
      I1 => bond_passed_r,
      I2 => remote_ready_r,
      I3 => wait_for_remote_r,
      I4 => ready_r,
      I5 => wait_for_lane_up_r0,
      O => wait_for_remote_r_i_1_n_0
    );
wait_for_remote_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEAEEE"
    )
        port map (
      I0 => channel_bond_r,
      I1 => wait_for_remote_r,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[1]\,
      I4 => wait_for_remote_r_i_3_n_0,
      O => wait_for_remote_r_i_2_n_0
    );
wait_for_remote_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      O => wait_for_remote_r_i_3_n_0
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => wait_for_remote_r_i_1_n_0,
      Q => wait_for_remote_r,
      R => '0'
    );
\watchdog_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA8"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => reset_watchdog,
      O => \watchdog_count_r[0]_i_1_n_0\
    );
\watchdog_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC2"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => reset_watchdog,
      O => \watchdog_count_r[1]_i_1_n_0\
    );
\watchdog_count_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF32"
    )
        port map (
      I0 => watchdog_count_r(0),
      I1 => watchdog_count_r(2),
      I2 => watchdog_count_r(1),
      I3 => reset_watchdog,
      O => \watchdog_count_r[2]_i_1_n_0\
    );
\watchdog_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \watchdog_count_r[0]_i_1_n_0\,
      Q => watchdog_count_r(0),
      R => CHANNEL_UP_RX_IF_reg_1
    );
\watchdog_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \watchdog_count_r[1]_i_1_n_0\,
      Q => watchdog_count_r(1),
      R => CHANNEL_UP_RX_IF_reg_1
    );
\watchdog_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \watchdog_count_r[2]_i_1_n_0\,
      Q => watchdog_count_r(2),
      R => CHANNEL_UP_RX_IF_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CH_BOND_MASTER is
  port (
    rxchanisaligned : out STD_LOGIC;
    do_rd_en_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    user_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    rxchanisaligned1_out : in STD_LOGIC;
    master_do_rd_en_out_reg : in STD_LOGIC;
    enchansync_dlyd_i_0 : in STD_LOGIC;
    master_do_rd_en_q : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CB_align_ver : in STD_LOGIC;
    CB_flag_flopped : in STD_LOGIC
  );
end aurora_64b66b_0_CH_BOND_MASTER;

architecture STRUCTURE of aurora_64b66b_0_CH_BOND_MASTER is
  signal alignment_done_r : STD_LOGIC;
  signal alignment_done_r_i_1_n_0 : STD_LOGIC;
  signal cb_rxdatavalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cb_rxdatavalid_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal count_maxskew_load : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \count_maxskew_load[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_maxskew_load[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_maxskew_load[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_maxskew_load[2]_i_2_n_0\ : STD_LOGIC;
  signal hold_rd_ptr_i : STD_LOGIC;
  signal \hold_rd_ptr_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_maxskew_load[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \count_maxskew_load[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \count_maxskew_load[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \hold_rd_ptr_i_1__0\ : label is "soft_lutpair30";
begin
\CHBONDO[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FF1010"
    )
        port map (
      I0 => count_maxskew_load(0),
      I1 => count_maxskew_load(2),
      I2 => count_maxskew_load(1),
      I3 => enchansync_dlyd_i_0,
      I4 => CB_align_ver,
      O => D(0)
    );
\CHBONDO[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => alignment_done_r,
      I1 => \cb_rxdatavalid_cnt[1]_i_2__1_n_0\,
      I2 => count_maxskew_load(0),
      I3 => count_maxskew_load(2),
      I4 => count_maxskew_load(1),
      O => D(1)
    );
alignment_done_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF020202"
    )
        port map (
      I0 => count_maxskew_load(2),
      I1 => count_maxskew_load(0),
      I2 => count_maxskew_load(1),
      I3 => enchansync_dlyd_i_0,
      I4 => alignment_done_r,
      O => alignment_done_r_i_1_n_0
    );
alignment_done_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => alignment_done_r_i_1_n_0,
      Q => alignment_done_r
    );
\cb_rxdatavalid_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE0E0E0E"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[0]_i_2__0_n_0\,
      I1 => \cb_rxdatavalid_cnt[0]_i_3__1_n_0\,
      I2 => \cb_rxdatavalid_cnt[1]_i_2__1_n_0\,
      I3 => DOP(0),
      I4 => master_do_rd_en_q,
      I5 => \cb_rxdatavalid_cnt[0]_i_4_n_0\,
      O => \cb_rxdatavalid_cnt[0]_i_1__0_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54B0B0B0"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => DOP(1),
      I4 => master_do_rd_en_q,
      O => \cb_rxdatavalid_cnt[0]_i_2__0_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70000000"
    )
        port map (
      I0 => DOP(0),
      I1 => master_do_rd_en_q,
      I2 => cb_rxdatavalid_cnt(0),
      I3 => cb_rxdatavalid_cnt(2),
      I4 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[0]_i_3__1_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => enchansync_dlyd_i_0,
      I1 => master_do_rd_en_q,
      I2 => DOP(2),
      I3 => DOP(1),
      O => \cb_rxdatavalid_cnt[0]_i_4_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0080"
    )
        port map (
      I0 => enchansync_dlyd_i_0,
      I1 => master_do_rd_en_q,
      I2 => DOP(2),
      I3 => DOP(1),
      I4 => \cb_rxdatavalid_cnt[1]_i_2__1_n_0\,
      I5 => \cb_rxdatavalid_cnt[1]_i_3_n_0\,
      O => \cb_rxdatavalid_cnt[1]_i_1__0_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888080"
    )
        port map (
      I0 => enchansync_dlyd_i_0,
      I1 => master_do_rd_en_q,
      I2 => DOP(3),
      I3 => CB_flag_flopped,
      I4 => DOP(2),
      O => \cb_rxdatavalid_cnt[1]_i_2__1_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9830303018303030"
    )
        port map (
      I0 => DOP(1),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => cb_rxdatavalid_cnt(0),
      I4 => master_do_rd_en_q,
      I5 => DOP(0),
      O => \cb_rxdatavalid_cnt[1]_i_3_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF008000"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => master_do_rd_en_q,
      I2 => DOP(1),
      I3 => cb_rxdatavalid_cnt(2),
      I4 => cb_rxdatavalid_cnt(1),
      I5 => \cb_rxdatavalid_cnt[2]_i_2__1_n_0\,
      O => \cb_rxdatavalid_cnt[2]_i_1__0_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCC000000000000"
    )
        port map (
      I0 => CB_flag_flopped,
      I1 => DOP(3),
      I2 => DOP(1),
      I3 => DOP(2),
      I4 => master_do_rd_en_q,
      I5 => enchansync_dlyd_i_0,
      O => \cb_rxdatavalid_cnt[2]_i_2__1_n_0\
    );
\cb_rxdatavalid_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[0]_i_1__0_n_0\,
      Q => cb_rxdatavalid_cnt(0)
    );
\cb_rxdatavalid_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[1]_i_1__0_n_0\,
      Q => cb_rxdatavalid_cnt(1)
    );
\cb_rxdatavalid_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[2]_i_1__0_n_0\,
      Q => cb_rxdatavalid_cnt(2)
    );
\count_maxskew_load[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => count_maxskew_load(2),
      I1 => count_maxskew_load(1),
      I2 => count_maxskew_load(0),
      I3 => \count_maxskew_load[2]_i_2_n_0\,
      O => \count_maxskew_load[0]_i_1_n_0\
    );
\count_maxskew_load[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0098"
    )
        port map (
      I0 => count_maxskew_load(0),
      I1 => count_maxskew_load(1),
      I2 => count_maxskew_load(2),
      I3 => \count_maxskew_load[2]_i_2_n_0\,
      O => \count_maxskew_load[1]_i_1_n_0\
    );
\count_maxskew_load[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \count_maxskew_load[2]_i_2_n_0\,
      I1 => count_maxskew_load(0),
      I2 => count_maxskew_load(1),
      I3 => count_maxskew_load(2),
      O => \count_maxskew_load[2]_i_1_n_0\
    );
\count_maxskew_load[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(2),
      I1 => cb_rxdatavalid_cnt(1),
      I2 => cb_rxdatavalid_cnt(0),
      I3 => enchansync_dlyd_i_0,
      I4 => alignment_done_r,
      O => \count_maxskew_load[2]_i_2_n_0\
    );
\count_maxskew_load_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \count_maxskew_load[0]_i_1_n_0\,
      Q => count_maxskew_load(0)
    );
\count_maxskew_load_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \count_maxskew_load[1]_i_1_n_0\,
      Q => count_maxskew_load(1)
    );
\count_maxskew_load_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \count_maxskew_load[2]_i_1_n_0\,
      Q => count_maxskew_load(2)
    );
do_rd_en_lane1_i_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => master_do_rd_en_out_reg,
      I1 => hold_rd_ptr_i,
      O => do_rd_en_reg
    );
\hold_rd_ptr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFE"
    )
        port map (
      I0 => \count_maxskew_load[2]_i_2_n_0\,
      I1 => count_maxskew_load(0),
      I2 => count_maxskew_load(1),
      I3 => count_maxskew_load(2),
      O => \hold_rd_ptr_i_1__0_n_0\
    );
hold_rd_ptr_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \hold_rd_ptr_i_1__0_n_0\,
      Q => hold_rd_ptr_i
    );
rxchanisaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => rxchanisaligned1_out,
      Q => rxchanisaligned
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CH_BOND_SLAVE is
  port (
    master_stop_prev_cb_r : out STD_LOGIC;
    rxchanisaligned : out STD_LOGIC;
    do_rd_en_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    master_stop_prev_cb_r_reg_0 : in STD_LOGIC;
    CB_av_s_r_reg_0 : in STD_LOGIC;
    rxchanisaligned_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    underflow_flag_c : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    master_do_rd_en_q : in STD_LOGIC;
    CB_flag_flopped : in STD_LOGIC;
    CB_align_ver : in STD_LOGIC;
    do_rd_en_lane2_i_inferred_i_1_0 : in STD_LOGIC
  );
end aurora_64b66b_0_CH_BOND_SLAVE;

architecture STRUCTURE of aurora_64b66b_0_CH_BOND_SLAVE is
  signal CB_av_s_r : STD_LOGIC;
  signal CB_av_s_r0 : STD_LOGIC;
  signal cb_rxdatavalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cb_rxdatavalid_cnt[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_4__0_n_0\ : STD_LOGIC;
  signal hold_rd_ptr_i : STD_LOGIC;
  signal \hold_rd_ptr_i_1__1_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \master_ack_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \master_ack_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal master_stop_next_cb_r : STD_LOGIC;
  signal \master_stop_next_cb_r_i_1__0_n_0\ : STD_LOGIC;
  signal \^master_stop_prev_cb_r\ : STD_LOGIC;
  signal \^rxchanisaligned\ : STD_LOGIC;
  signal \rxchanisaligned_i_1__1_n_0\ : STD_LOGIC;
  signal slave_stop_cb_r : STD_LOGIC;
  signal \slave_stop_cb_r_i_1__0_n_0\ : STD_LOGIC;
  signal \slave_stop_cb_r_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CB_av_s_r_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_2__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_3__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[2]_i_3__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[2]_i_4__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \master_ack_cnt[0]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \master_ack_cnt[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \slave_stop_cb_r_i_2__0\ : label is "soft_lutpair36";
begin
  master_stop_prev_cb_r <= \^master_stop_prev_cb_r\;
  rxchanisaligned <= \^rxchanisaligned\;
\CB_av_s_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CB_align_ver,
      I1 => CB_av_s_r_reg_0,
      O => CB_av_s_r0
    );
CB_av_s_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => CB_av_s_r0,
      Q => CB_av_s_r
    );
\cb_rxdatavalid_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB0B0B0B"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[0]_i_2__1_n_0\,
      I1 => \cb_rxdatavalid_cnt[0]_i_3__0_n_0\,
      I2 => \master_ack_cnt[1]_i_2__0_n_0\,
      I3 => DOP(0),
      I4 => master_do_rd_en_q,
      I5 => \cb_rxdatavalid_cnt[2]_i_3__0_n_0\,
      O => \cb_rxdatavalid_cnt[0]_i_1__1_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32D0D0D0"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(1),
      I1 => cb_rxdatavalid_cnt(0),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => master_do_rd_en_q,
      I4 => DOP(1),
      O => \cb_rxdatavalid_cnt[0]_i_2__1_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F7F7F"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(1),
      I1 => cb_rxdatavalid_cnt(0),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => master_do_rd_en_q,
      I4 => DOP(0),
      O => \cb_rxdatavalid_cnt[0]_i_3__0_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => DOP(1),
      I1 => CB_av_s_r_reg_0,
      I2 => DOP(2),
      I3 => master_do_rd_en_q,
      I4 => \master_ack_cnt[1]_i_2__0_n_0\,
      I5 => \cb_rxdatavalid_cnt[1]_i_2__0_n_0\,
      O => \cb_rxdatavalid_cnt[1]_i_1__1_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00C0C0C0C0C0C0C"
    )
        port map (
      I0 => DOP(0),
      I1 => cb_rxdatavalid_cnt(2),
      I2 => cb_rxdatavalid_cnt(1),
      I3 => master_do_rd_en_q,
      I4 => DOP(1),
      I5 => cb_rxdatavalid_cnt(0),
      O => \cb_rxdatavalid_cnt[1]_i_2__0_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[2]_i_2__0_n_0\,
      I1 => \cb_rxdatavalid_cnt[2]_i_3__0_n_0\,
      I2 => cb_rxdatavalid_cnt(2),
      I3 => \cb_rxdatavalid_cnt[2]_i_4__0_n_0\,
      I4 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[2]_i_1__1_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \master_ack_cnt[1]_i_2__0_n_0\,
      I1 => DOP(0),
      I2 => master_do_rd_en_q,
      I3 => cb_rxdatavalid_cnt(2),
      I4 => cb_rxdatavalid_cnt(0),
      I5 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[2]_i_2__0_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => DOP(1),
      I1 => CB_av_s_r_reg_0,
      I2 => DOP(2),
      I3 => master_do_rd_en_q,
      O => \cb_rxdatavalid_cnt[2]_i_3__0_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => DOP(1),
      I2 => master_do_rd_en_q,
      O => \cb_rxdatavalid_cnt[2]_i_4__0_n_0\
    );
\cb_rxdatavalid_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[0]_i_1__1_n_0\,
      Q => cb_rxdatavalid_cnt(0)
    );
\cb_rxdatavalid_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[1]_i_1__1_n_0\,
      Q => cb_rxdatavalid_cnt(1)
    );
\cb_rxdatavalid_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[2]_i_1__1_n_0\,
      Q => cb_rxdatavalid_cnt(2)
    );
do_rd_en_lane2_i_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => do_rd_en_lane2_i_inferred_i_1_0,
      I1 => hold_rd_ptr_i,
      O => do_rd_en_reg
    );
\hold_rd_ptr_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF04FF040000"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(2),
      I1 => CB_av_s_r_reg_0,
      I2 => \slave_stop_cb_r_i_2__0_n_0\,
      I3 => slave_stop_cb_r,
      I4 => \^master_stop_prev_cb_r\,
      I5 => master_stop_next_cb_r,
      O => \hold_rd_ptr_i_1__1_n_0\
    );
hold_rd_ptr_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \hold_rd_ptr_i_1__1_n_0\,
      Q => hold_rd_ptr_i
    );
\master_ack_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \master_ack_cnt_reg_n_0_[1]\,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt[1]_i_2__0_n_0\,
      I3 => CB_av_s_r_reg_0,
      O => \master_ack_cnt[0]_i_1__0_n_0\
    );
\master_ack_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \master_ack_cnt_reg_n_0_[1]\,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt[1]_i_2__0_n_0\,
      I3 => CB_av_s_r_reg_0,
      O => \master_ack_cnt[1]_i_1__0_n_0\
    );
\master_ack_cnt[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => DOP(3),
      I1 => master_do_rd_en_q,
      I2 => DOP(2),
      I3 => CB_flag_flopped,
      O => \master_ack_cnt[1]_i_2__0_n_0\
    );
\master_ack_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => user_clk,
      CE => '1',
      D => \master_ack_cnt[0]_i_1__0_n_0\,
      PRE => cbcc_reset_cbstg2_rd_clk,
      Q => \master_ack_cnt_reg_n_0_[0]\
    );
\master_ack_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => user_clk,
      CE => '1',
      D => \master_ack_cnt[1]_i_1__0_n_0\,
      PRE => cbcc_reset_cbstg2_rd_clk,
      Q => \master_ack_cnt_reg_n_0_[1]\
    );
\master_stop_next_cb_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F3F3F00080808"
    )
        port map (
      I0 => CB_av_s_r_reg_0,
      I1 => rxchanisaligned_reg_0(1),
      I2 => rxchanisaligned_reg_0(0),
      I3 => \master_ack_cnt_reg_n_0_[0]\,
      I4 => \master_ack_cnt_reg_n_0_[1]\,
      I5 => master_stop_next_cb_r,
      O => \master_stop_next_cb_r_i_1__0_n_0\
    );
master_stop_next_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \master_stop_next_cb_r_i_1__0_n_0\,
      Q => master_stop_next_cb_r
    );
master_stop_prev_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => master_stop_prev_cb_r_reg_0,
      Q => \^master_stop_prev_cb_r\
    );
\rxchanisaligned_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFB0000FF00"
    )
        port map (
      I0 => rxchanisaligned_reg_0(1),
      I1 => rxchanisaligned_reg_0(0),
      I2 => CB_av_s_r,
      I3 => hold_rd_ptr_i,
      I4 => underflow_flag_c,
      I5 => \^rxchanisaligned\,
      O => \rxchanisaligned_i_1__1_n_0\
    );
rxchanisaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \rxchanisaligned_i_1__1_n_0\,
      Q => \^rxchanisaligned\
    );
\slave_stop_cb_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E00000E0EE0000"
    )
        port map (
      I0 => master_stop_next_cb_r,
      I1 => \^master_stop_prev_cb_r\,
      I2 => slave_stop_cb_r,
      I3 => \slave_stop_cb_r_i_2__0_n_0\,
      I4 => CB_av_s_r_reg_0,
      I5 => cb_rxdatavalid_cnt(2),
      O => \slave_stop_cb_r_i_1__0_n_0\
    );
\slave_stop_cb_r_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => cb_rxdatavalid_cnt(1),
      O => \slave_stop_cb_r_i_2__0_n_0\
    );
slave_stop_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \slave_stop_cb_r_i_1__0_n_0\,
      Q => slave_stop_cb_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CH_BOND_SLAVE_66 is
  port (
    rxchanisaligned : out STD_LOGIC;
    do_rd_en_reg : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    enchansync_dlyd_i : in STD_LOGIC;
    rxchanisaligned_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    underflow_flag_c : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cb_rxdatavalid_cnt_reg[1]_0\ : in STD_LOGIC;
    CB_flag_flopped : in STD_LOGIC;
    CB_align_ver : in STD_LOGIC;
    do_rd_en_i_inferred_i_1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_CH_BOND_SLAVE_66 : entity is "aurora_64b66b_0_CH_BOND_SLAVE";
end aurora_64b66b_0_CH_BOND_SLAVE_66;

architecture STRUCTURE of aurora_64b66b_0_CH_BOND_SLAVE_66 is
  signal CB_av_s_r : STD_LOGIC;
  signal CB_av_s_r0 : STD_LOGIC;
  signal cb_rxdatavalid_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cb_rxdatavalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cb_rxdatavalid_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal hold_rd_ptr_i : STD_LOGIC;
  signal hold_rd_ptr_i_1_n_0 : STD_LOGIC;
  signal \master_ack_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \master_ack_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \master_ack_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \master_ack_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal master_stop_next_cb_r : STD_LOGIC;
  signal master_stop_next_cb_r_i_1_n_0 : STD_LOGIC;
  signal master_stop_prev_cb_r : STD_LOGIC;
  signal master_stop_prev_cb_r_i_1_n_0 : STD_LOGIC;
  signal \^rxchanisaligned\ : STD_LOGIC;
  signal \rxchanisaligned_i_1__0_n_0\ : STD_LOGIC;
  signal slave_stop_cb_r : STD_LOGIC;
  signal slave_stop_cb_r_i_1_n_0 : STD_LOGIC;
  signal slave_stop_cb_r_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_av_s_r_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[0]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cb_rxdatavalid_cnt[2]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \master_ack_cnt[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \master_ack_cnt[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of slave_stop_cb_r_i_2 : label is "soft_lutpair21";
begin
  rxchanisaligned <= \^rxchanisaligned\;
CB_av_s_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => CB_align_ver,
      I1 => enchansync_dlyd_i,
      O => CB_av_s_r0
    );
CB_av_s_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => CB_av_s_r0,
      Q => CB_av_s_r
    );
\cb_rxdatavalid_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB0B0B0B"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[0]_i_2_n_0\,
      I1 => \cb_rxdatavalid_cnt[0]_i_3_n_0\,
      I2 => \master_ack_cnt[1]_i_2_n_0\,
      I3 => DOP(0),
      I4 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I5 => \cb_rxdatavalid_cnt[2]_i_3_n_0\,
      O => \cb_rxdatavalid_cnt[0]_i_1_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32D0D0D0"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(1),
      I1 => cb_rxdatavalid_cnt(0),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I4 => DOP(1),
      O => \cb_rxdatavalid_cnt[0]_i_2_n_0\
    );
\cb_rxdatavalid_cnt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F7F7F"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(1),
      I1 => cb_rxdatavalid_cnt(0),
      I2 => cb_rxdatavalid_cnt(2),
      I3 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I4 => DOP(0),
      O => \cb_rxdatavalid_cnt[0]_i_3_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => DOP(1),
      I1 => enchansync_dlyd_i,
      I2 => DOP(2),
      I3 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I4 => \master_ack_cnt[1]_i_2_n_0\,
      I5 => \cb_rxdatavalid_cnt[1]_i_2_n_0\,
      O => \cb_rxdatavalid_cnt[1]_i_1_n_0\
    );
\cb_rxdatavalid_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B00C0C0C0C0C0C0C"
    )
        port map (
      I0 => DOP(0),
      I1 => cb_rxdatavalid_cnt(2),
      I2 => cb_rxdatavalid_cnt(1),
      I3 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I4 => DOP(1),
      I5 => cb_rxdatavalid_cnt(0),
      O => \cb_rxdatavalid_cnt[1]_i_2_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \cb_rxdatavalid_cnt[2]_i_2_n_0\,
      I1 => \cb_rxdatavalid_cnt[2]_i_3_n_0\,
      I2 => cb_rxdatavalid_cnt(2),
      I3 => \cb_rxdatavalid_cnt[2]_i_4_n_0\,
      I4 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[2]_i_1_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \master_ack_cnt[1]_i_2_n_0\,
      I1 => DOP(0),
      I2 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I3 => cb_rxdatavalid_cnt(2),
      I4 => cb_rxdatavalid_cnt(0),
      I5 => cb_rxdatavalid_cnt(1),
      O => \cb_rxdatavalid_cnt[2]_i_2_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => DOP(1),
      I1 => enchansync_dlyd_i,
      I2 => DOP(2),
      I3 => \cb_rxdatavalid_cnt_reg[1]_0\,
      O => \cb_rxdatavalid_cnt[2]_i_3_n_0\
    );
\cb_rxdatavalid_cnt[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => DOP(1),
      I2 => \cb_rxdatavalid_cnt_reg[1]_0\,
      O => \cb_rxdatavalid_cnt[2]_i_4_n_0\
    );
\cb_rxdatavalid_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[0]_i_1_n_0\,
      Q => cb_rxdatavalid_cnt(0)
    );
\cb_rxdatavalid_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[1]_i_1_n_0\,
      Q => cb_rxdatavalid_cnt(1)
    );
\cb_rxdatavalid_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \cb_rxdatavalid_cnt[2]_i_1_n_0\,
      Q => cb_rxdatavalid_cnt(2)
    );
do_rd_en_i_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => do_rd_en_i_inferred_i_1_0,
      I1 => hold_rd_ptr_i,
      O => do_rd_en_reg
    );
hold_rd_ptr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FF04FF040000"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(2),
      I1 => enchansync_dlyd_i,
      I2 => slave_stop_cb_r_i_2_n_0,
      I3 => slave_stop_cb_r,
      I4 => master_stop_prev_cb_r,
      I5 => master_stop_next_cb_r,
      O => hold_rd_ptr_i_1_n_0
    );
hold_rd_ptr_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => hold_rd_ptr_i_1_n_0,
      Q => hold_rd_ptr_i
    );
\master_ack_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => \master_ack_cnt_reg_n_0_[1]\,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt[1]_i_2_n_0\,
      I3 => enchansync_dlyd_i,
      O => \master_ack_cnt[0]_i_1_n_0\
    );
\master_ack_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EEE"
    )
        port map (
      I0 => \master_ack_cnt_reg_n_0_[1]\,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt[1]_i_2_n_0\,
      I3 => enchansync_dlyd_i,
      O => \master_ack_cnt[1]_i_1_n_0\
    );
\master_ack_cnt[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88C8"
    )
        port map (
      I0 => DOP(3),
      I1 => \cb_rxdatavalid_cnt_reg[1]_0\,
      I2 => DOP(2),
      I3 => CB_flag_flopped,
      O => \master_ack_cnt[1]_i_2_n_0\
    );
\master_ack_cnt_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => user_clk,
      CE => '1',
      D => \master_ack_cnt[0]_i_1_n_0\,
      PRE => cbcc_reset_cbstg2_rd_clk,
      Q => \master_ack_cnt_reg_n_0_[0]\
    );
\master_ack_cnt_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => user_clk,
      CE => '1',
      D => \master_ack_cnt[1]_i_1_n_0\,
      PRE => cbcc_reset_cbstg2_rd_clk,
      Q => \master_ack_cnt_reg_n_0_[1]\
    );
master_stop_next_cb_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF002A0000"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => \master_ack_cnt_reg_n_0_[0]\,
      I2 => \master_ack_cnt_reg_n_0_[1]\,
      I3 => rxchanisaligned_reg_0(0),
      I4 => rxchanisaligned_reg_0(1),
      I5 => master_stop_next_cb_r,
      O => master_stop_next_cb_r_i_1_n_0
    );
master_stop_next_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => master_stop_next_cb_r_i_1_n_0,
      Q => master_stop_next_cb_r
    );
master_stop_prev_cb_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F20"
    )
        port map (
      I0 => enchansync_dlyd_i,
      I1 => rxchanisaligned_reg_0(0),
      I2 => rxchanisaligned_reg_0(1),
      I3 => master_stop_prev_cb_r,
      O => master_stop_prev_cb_r_i_1_n_0
    );
master_stop_prev_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => master_stop_prev_cb_r_i_1_n_0,
      Q => master_stop_prev_cb_r
    );
\rxchanisaligned_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFB0000FF00"
    )
        port map (
      I0 => rxchanisaligned_reg_0(1),
      I1 => rxchanisaligned_reg_0(0),
      I2 => CB_av_s_r,
      I3 => hold_rd_ptr_i,
      I4 => underflow_flag_c,
      I5 => \^rxchanisaligned\,
      O => \rxchanisaligned_i_1__0_n_0\
    );
rxchanisaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => \rxchanisaligned_i_1__0_n_0\,
      Q => \^rxchanisaligned\
    );
slave_stop_cb_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E00000E0EE0000"
    )
        port map (
      I0 => master_stop_next_cb_r,
      I1 => master_stop_prev_cb_r,
      I2 => slave_stop_cb_r,
      I3 => slave_stop_cb_r_i_2_n_0,
      I4 => enchansync_dlyd_i,
      I5 => cb_rxdatavalid_cnt(2),
      O => slave_stop_cb_r_i_1_n_0
    );
slave_stop_cb_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cb_rxdatavalid_cnt(0),
      I1 => cb_rxdatavalid_cnt(1),
      O => slave_stop_cb_r_i_2_n_0
    );
slave_stop_cb_r_reg: unisim.vcomponents.FDCE
     port map (
      C => user_clk,
      CE => '1',
      CLR => cbcc_reset_cbstg2_rd_clk,
      D => slave_stop_cb_r_i_1_n_0,
      Q => slave_stop_cb_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_DESCRAMBLER_64B66B is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    valid_btf_detect_c : out STD_LOGIC;
    CB_detect0 : out STD_LOGIC;
    \descrambler_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CC_detect_dlyd1_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \unscrambled_data_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_0_DESCRAMBLER_64B66B;

architecture STRUCTURE of aurora_64b66b_0_DESCRAMBLER_64B66B is
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_5_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \^descrambler_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of CC_detect_dlyd1_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair57";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \descrambler_reg[39]_0\(1 downto 0) <= \^descrambler_reg[39]_0\(1 downto 0);
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \^q\(19),
      I4 => \^q\(27),
      O => CB_detect0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(19),
      I4 => \^q\(27),
      O => valid_btf_detect_c
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_3_n_0,
      I1 => CC_detect_dlyd1_i_4_n_0,
      I2 => CC_detect_dlyd1_i_5_n_0,
      I3 => \^q\(21),
      I4 => rxdatavalid_to_fifo_i,
      I5 => \^q\(24),
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(17),
      I2 => \^q\(28),
      I3 => \^q\(18),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(26),
      I2 => CC_detect_dlyd1_i_2_0(1),
      I3 => \^q\(30),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_0(0),
      I1 => \^q\(20),
      I2 => \^q\(31),
      I3 => \^q\(25),
      O => CC_detect_dlyd1_i_5_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(19),
      I4 => \^q\(27),
      I5 => CC_detect_dlyd1,
      O => D(1)
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler_reg[39]_0\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler_reg[39]_0\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \^descrambler_reg[39]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^q\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^q\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^q\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^q\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \unscrambled_data_i_reg[13]_0\(0),
      Q => \^q\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(17),
      Q => \^q\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(16),
      Q => \^q\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(15),
      Q => \^q\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(14),
      Q => \^q\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(13),
      Q => \^q\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(12),
      Q => \^q\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^q\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(11),
      Q => \^q\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(10),
      Q => \^q\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(9),
      Q => \^q\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(8),
      Q => \^q\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(7),
      Q => \^q\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(6),
      Q => \^q\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(5),
      Q => \^q\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(4),
      Q => \^q\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(3),
      Q => \^q\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(2),
      Q => \^q\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^q\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(1),
      Q => \^q\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(0),
      Q => \^q\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^q\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^q\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^q\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^q\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^q\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^q\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^q\(9),
      R => \descrambler[57]_i_1_n_0\
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \^q\(19),
      I4 => \^q\(27),
      I5 => CB_detect_dlyd0p5,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_DESCRAMBLER_64B66B_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    valid_btf_detect_c : out STD_LOGIC;
    CB_detect0 : out STD_LOGIC;
    \descrambler_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    rxdatavalid_to_fifo_lane1_i : in STD_LOGIC;
    \CC_detect_dlyd1_i_2__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \unscrambled_data_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_DESCRAMBLER_64B66B_23 : entity is "aurora_64b66b_0_DESCRAMBLER_64B66B";
end aurora_64b66b_0_DESCRAMBLER_64B66B_23;

architecture STRUCTURE of aurora_64b66b_0_DESCRAMBLER_64B66B_23 is
  signal \CC_detect_dlyd1_i_2__0_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_3__0_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_4__0_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_5__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \descrambler[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \^descrambler_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CB_detect_dlyd0p5_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \CC_detect_dlyd1_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1__0\ : label is "soft_lutpair71";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \descrambler_reg[39]_0\(1 downto 0) <= \^descrambler_reg[39]_0\(1 downto 0);
\CB_detect_dlyd0p5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \^q\(19),
      I4 => \^q\(27),
      O => CB_detect0
    );
\CC_detect_dlyd1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(19),
      I4 => \^q\(27),
      O => valid_btf_detect_c
    );
\CC_detect_dlyd1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_3__0_n_0\,
      I1 => \CC_detect_dlyd1_i_4__0_n_0\,
      I2 => \CC_detect_dlyd1_i_5__0_n_0\,
      I3 => \^q\(21),
      I4 => rxdatavalid_to_fifo_lane1_i,
      I5 => \^q\(24),
      O => \CC_detect_dlyd1_i_2__0_n_0\
    );
\CC_detect_dlyd1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(17),
      I2 => \^q\(28),
      I3 => \^q\(18),
      O => \CC_detect_dlyd1_i_3__0_n_0\
    );
\CC_detect_dlyd1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(26),
      I2 => \CC_detect_dlyd1_i_2__0_0\(1),
      I3 => \^q\(30),
      O => \CC_detect_dlyd1_i_4__0_n_0\
    );
\CC_detect_dlyd1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_0\(0),
      I1 => \^q\(20),
      I2 => \^q\(31),
      I3 => \^q\(25),
      O => \CC_detect_dlyd1_i_5__0_n_0\
    );
\CC_detect_pulse_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^q\(22),
      I2 => \^q\(23),
      I3 => \^q\(19),
      I4 => \^q\(27),
      I5 => CC_detect_dlyd1,
      O => D(1)
    );
\descrambler[57]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler_reg[39]_0\(0),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler_reg[39]_0\(1),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \^descrambler_reg[39]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1__0_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^q\(0),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^q\(10),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^q\(11),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^q\(12),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \unscrambled_data_i_reg[13]_0\(0),
      Q => \^q\(13),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(17),
      Q => \^q\(14),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(16),
      Q => \^q\(15),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(15),
      Q => \^q\(16),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(14),
      Q => \^q\(17),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(13),
      Q => \^q\(18),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(12),
      Q => \^q\(19),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^q\(1),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(11),
      Q => \^q\(20),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(10),
      Q => \^q\(21),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(9),
      Q => \^q\(22),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(8),
      Q => \^q\(23),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(7),
      Q => \^q\(24),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(6),
      Q => \^q\(25),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(5),
      Q => \^q\(26),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(4),
      Q => \^q\(27),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(3),
      Q => \^q\(28),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(2),
      Q => \^q\(29),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^q\(2),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(1),
      Q => \^q\(30),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(0),
      Q => \^q\(31),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^q\(3),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^q\(4),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^q\(5),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^q\(6),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^q\(7),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^q\(8),
      R => \descrambler[57]_i_1__0_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^q\(9),
      R => \descrambler[57]_i_1__0_n_0\
    );
\wdth_conv_1stage[38]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__0_n_0\,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => \^q\(19),
      I4 => \^q\(27),
      I5 => CB_detect_dlyd0p5,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_DESCRAMBLER_64B66B_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    UNSCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    valid_btf_detect_c : out STD_LOGIC;
    CB_detect0 : out STD_LOGIC;
    descrambler : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    rxdatavalid_to_fifo_lane2_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tempData : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_DESCRAMBLER_64B66B_24 : entity is "aurora_64b66b_0_DESCRAMBLER_64B66B";
end aurora_64b66b_0_DESCRAMBLER_64B66B_24;

architecture STRUCTURE of aurora_64b66b_0_DESCRAMBLER_64B66B_24 is
  signal \CC_detect_dlyd1_i_2__1_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_3__1_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_4__1_n_0\ : STD_LOGIC;
  signal \CC_detect_dlyd1_i_5__1_n_0\ : STD_LOGIC;
  signal \^unscrambled_data_out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^descrambler\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData_0 : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CB_detect_dlyd0p5_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \CC_detect_dlyd1_i_1__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1__1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1__1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1__1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1__1\ : label is "soft_lutpair85";
begin
  UNSCRAMBLED_DATA_OUT(31 downto 0) <= \^unscrambled_data_out\(31 downto 0);
  descrambler(1 downto 0) <= \^descrambler\(1 downto 0);
\CB_detect_dlyd0p5_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__1_n_0\,
      I1 => \^unscrambled_data_out\(23),
      I2 => \^unscrambled_data_out\(22),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      O => CB_detect0
    );
\CC_detect_dlyd1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__1_n_0\,
      I1 => \^unscrambled_data_out\(22),
      I2 => \^unscrambled_data_out\(23),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      O => valid_btf_detect_c
    );
\CC_detect_dlyd1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_3__1_n_0\,
      I1 => \CC_detect_dlyd1_i_4__1_n_0\,
      I2 => \CC_detect_dlyd1_i_5__1_n_0\,
      I3 => \^unscrambled_data_out\(21),
      I4 => rxdatavalid_to_fifo_lane2_i,
      I5 => \^unscrambled_data_out\(24),
      O => \CC_detect_dlyd1_i_2__1_n_0\
    );
\CC_detect_dlyd1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^unscrambled_data_out\(29),
      I1 => \^unscrambled_data_out\(17),
      I2 => \^unscrambled_data_out\(28),
      I3 => \^unscrambled_data_out\(18),
      O => \CC_detect_dlyd1_i_3__1_n_0\
    );
\CC_detect_dlyd1_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^unscrambled_data_out\(16),
      I1 => \^unscrambled_data_out\(26),
      I2 => Q(1),
      I3 => \^unscrambled_data_out\(30),
      O => \CC_detect_dlyd1_i_4__1_n_0\
    );
\CC_detect_dlyd1_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => \^unscrambled_data_out\(20),
      I2 => \^unscrambled_data_out\(31),
      I3 => \^unscrambled_data_out\(25),
      O => \CC_detect_dlyd1_i_5__1_n_0\
    );
\CC_detect_pulse_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__1_n_0\,
      I1 => \^unscrambled_data_out\(22),
      I2 => \^unscrambled_data_out\(23),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      I5 => CC_detect_dlyd1,
      O => D(1)
    );
\descrambler[57]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler\(0),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler\(1),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \^descrambler\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1__1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData_0(17)
    );
\unscrambled_data_i[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData_0(16)
    );
\unscrambled_data_i[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData_0(15)
    );
\unscrambled_data_i[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData_0(14)
    );
\unscrambled_data_i[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData_0(13)
    );
\unscrambled_data_i[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData_0(12)
    );
\unscrambled_data_i[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData_0(11)
    );
\unscrambled_data_i[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData_0(10)
    );
\unscrambled_data_i[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData_0(9)
    );
\unscrambled_data_i[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData_0(8)
    );
\unscrambled_data_i[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData_0(7)
    );
\unscrambled_data_i[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData_0(6)
    );
\unscrambled_data_i[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData_0(5)
    );
\unscrambled_data_i[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData_0(4)
    );
\unscrambled_data_i[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData_0(3)
    );
\unscrambled_data_i[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData_0(2)
    );
\unscrambled_data_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData_0(1)
    );
\unscrambled_data_i[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData_0(0)
    );
\unscrambled_data_i[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^unscrambled_data_out\(0),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^unscrambled_data_out\(10),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^unscrambled_data_out\(11),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^unscrambled_data_out\(12),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(0),
      Q => \^unscrambled_data_out\(13),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(17),
      Q => \^unscrambled_data_out\(14),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(16),
      Q => \^unscrambled_data_out\(15),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(15),
      Q => \^unscrambled_data_out\(16),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(14),
      Q => \^unscrambled_data_out\(17),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(13),
      Q => \^unscrambled_data_out\(18),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(12),
      Q => \^unscrambled_data_out\(19),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^unscrambled_data_out\(1),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(11),
      Q => \^unscrambled_data_out\(20),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(10),
      Q => \^unscrambled_data_out\(21),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(9),
      Q => \^unscrambled_data_out\(22),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(8),
      Q => \^unscrambled_data_out\(23),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(7),
      Q => \^unscrambled_data_out\(24),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(6),
      Q => \^unscrambled_data_out\(25),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(5),
      Q => \^unscrambled_data_out\(26),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(4),
      Q => \^unscrambled_data_out\(27),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(3),
      Q => \^unscrambled_data_out\(28),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(2),
      Q => \^unscrambled_data_out\(29),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^unscrambled_data_out\(2),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(1),
      Q => \^unscrambled_data_out\(30),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData_0(0),
      Q => \^unscrambled_data_out\(31),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^unscrambled_data_out\(3),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^unscrambled_data_out\(4),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^unscrambled_data_out\(5),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^unscrambled_data_out\(6),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^unscrambled_data_out\(7),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^unscrambled_data_out\(8),
      R => \descrambler[57]_i_1__1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^unscrambled_data_out\(9),
      R => \descrambler[57]_i_1__1_n_0\
    );
\wdth_conv_1stage[38]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \CC_detect_dlyd1_i_2__1_n_0\,
      I1 => \^unscrambled_data_out\(23),
      I2 => \^unscrambled_data_out\(22),
      I3 => \^unscrambled_data_out\(19),
      I4 => \^unscrambled_data_out\(27),
      I5 => CB_detect_dlyd0p5,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_ERR_DETECT is
  port (
    SOFT_ERR_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SOFT_ERR_reg_1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC
  );
end aurora_64b66b_0_ERR_DETECT;

architecture STRUCTURE of aurora_64b66b_0_ERR_DETECT is
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => hard_err_i(0),
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => SOFT_ERR_reg_0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_ERR_DETECT_14 is
  port (
    soft_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SOFT_ERR_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_ERR_DETECT_14 : entity is "aurora_64b66b_0_ERR_DETECT";
end aurora_64b66b_0_ERR_DETECT_14;

architecture STRUCTURE of aurora_64b66b_0_ERR_DETECT_14 is
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => hard_err_i(0),
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR_reg_0,
      Q => soft_err_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_ERR_DETECT_8 is
  port (
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SOFT_ERR_reg_0 : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    soft_err_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CHANNEL_UP_TX_IF : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_ERR_DETECT_8 : entity is "aurora_64b66b_0_ERR_DETECT";
end aurora_64b66b_0_ERR_DETECT_8;

architecture STRUCTURE of aurora_64b66b_0_ERR_DETECT_8 is
  signal soft_err_i : STD_LOGIC_VECTOR ( 1 to 1 );
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => hard_err_i(0),
      R => '0'
    );
soft_err_reg_RnM: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => soft_err_i(1),
      R => '0'
    );
soft_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => soft_err_i(1),
      I1 => soft_err_reg(1),
      I2 => soft_err_reg(0),
      I3 => CHANNEL_UP_TX_IF,
      O => SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_GT is
  port (
    gt0_drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RXRESETDONE_OUT : out STD_LOGIC;
    GT0_TXRESETDONE_OUT : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXDATAVALID_OUT : out STD_LOGIC;
    GT0_RXHEADERVALID_OUT : out STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RXHEADER_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_clk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_GTTXRESET_IN : in STD_LOGIC;
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RX_POLARITY_IN : in STD_LOGIC;
    GT2_RXUSERRDY_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    GT2_TXUSERRDY_IN : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    gthe2_i_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gthe2_i_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gthe2_i_2 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end aurora_64b66b_0_GT;

architecture STRUCTURE of aurora_64b66b_0_GT is
  signal gthe2_i_n_113 : STD_LOGIC;
  signal gthe2_i_n_115 : STD_LOGIC;
  signal gthe2_i_n_116 : STD_LOGIC;
  signal gthe2_i_n_12 : STD_LOGIC;
  signal gthe2_i_n_205 : STD_LOGIC;
  signal gthe2_i_n_206 : STD_LOGIC;
  signal gthe2_i_n_207 : STD_LOGIC;
  signal gthe2_i_n_208 : STD_LOGIC;
  signal gthe2_i_n_209 : STD_LOGIC;
  signal gthe2_i_n_210 : STD_LOGIC;
  signal gthe2_i_n_211 : STD_LOGIC;
  signal gthe2_i_n_29 : STD_LOGIC;
  signal gthe2_i_n_33 : STD_LOGIC;
  signal gthe2_i_n_34 : STD_LOGIC;
  signal gthe2_i_n_4 : STD_LOGIC;
  signal gthe2_i_n_45 : STD_LOGIC;
  signal gthe2_i_n_46 : STD_LOGIC;
  signal gthe2_i_n_47 : STD_LOGIC;
  signal gthe2_i_n_57 : STD_LOGIC;
  signal gthe2_i_n_58 : STD_LOGIC;
  signal gthe2_i_n_59 : STD_LOGIC;
  signal gthe2_i_n_60 : STD_LOGIC;
  signal gthe2_i_n_61 : STD_LOGIC;
  signal gthe2_i_n_62 : STD_LOGIC;
  signal gthe2_i_n_63 : STD_LOGIC;
  signal gthe2_i_n_64 : STD_LOGIC;
  signal gthe2_i_n_65 : STD_LOGIC;
  signal gthe2_i_n_66 : STD_LOGIC;
  signal gthe2_i_n_67 : STD_LOGIC;
  signal gthe2_i_n_68 : STD_LOGIC;
  signal gthe2_i_n_69 : STD_LOGIC;
  signal gthe2_i_n_70 : STD_LOGIC;
  signal gthe2_i_n_71 : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gthe2_i : label is "PRIMITIVE";
begin
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 1,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => gthe2_i_n_57,
      DMONITOROUT(13) => gthe2_i_n_58,
      DMONITOROUT(12) => gthe2_i_n_59,
      DMONITOROUT(11) => gthe2_i_n_60,
      DMONITOROUT(10) => gthe2_i_n_61,
      DMONITOROUT(9) => gthe2_i_n_62,
      DMONITOROUT(8) => gthe2_i_n_63,
      DMONITOROUT(7) => gthe2_i_n_64,
      DMONITOROUT(6) => gthe2_i_n_65,
      DMONITOROUT(5) => gthe2_i_n_66,
      DMONITOROUT(4) => gthe2_i_n_67,
      DMONITOROUT(3) => gthe2_i_n_68,
      DMONITOROUT(2) => gthe2_i_n_69,
      DMONITOROUT(1) => gthe2_i_n_70,
      DMONITOROUT(0) => gthe2_i_n_71,
      DRPADDR(8 downto 0) => gthe2_i_2(8 downto 0),
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => gthe2_i_0(15 downto 0),
      DRPDO(15 downto 0) => gt0_drpdo_out(15 downto 0),
      DRPEN => gt0_drpen_in,
      DRPRDY => gt0_drprdy_out,
      DRPWE => gt0_drpwe_in,
      EYESCANDATAERROR => gthe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => rxn(0),
      GTHRXP => rxp(0),
      GTHTXN => txn(0),
      GTHTXP => txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GT2_GTTXRESET_IN,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad5_in,
      QPLLREFCLK => gt_qpllrefclk_quad5_in,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => GT0_RXBUFSTATUS_OUT(0),
      RXBUFSTATUS(1) => gthe2_i_n_115,
      RXBUFSTATUS(0) => gthe2_i_n_116,
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gthe2_i_n_12,
      RXCDROVRDEN => gt_rxcdrovrden_in,
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gthe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => GT0_RXDATA_OUT(31 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => GT0_RXDATAVALID_OUT,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4 downto 0) => B"10000",
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4 downto 0) => B"00000",
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5 downto 0) => B"000000",
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => D(0),
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => GT0_RXHEADER_OUT(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => GT0_RXHEADERVALID_OUT,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6) => gthe2_i_n_205,
      RXMONITOROUT(5) => gthe2_i_n_206,
      RXMONITOROUT(4) => gthe2_i_n_207,
      RXMONITOROUT(3) => gthe2_i_n_208,
      RXMONITOROUT(2) => gthe2_i_n_209,
      RXMONITOROUT(1) => gthe2_i_n_210,
      RXMONITOROUT(0) => gthe2_i_n_211,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0110",
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gthe2_i_n_29,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => gthe2_i_n_33,
      RXPOLARITY => GT0_RX_POLARITY_IN,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gthe2_i_n_34,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => GT0_RXRESETDONE_OUT,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => GT2_RXUSERRDY_IN,
      RXUSRCLK => \out\,
      RXUSRCLK2 => \out\,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gt0_txbufstatus_out(0),
      TXBUFSTATUS(0) => gthe2_i_n_113,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => Q(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gthe2_i_n_45,
      TXOUTCLKFABRIC => gthe2_i_n_46,
      TXOUTCLKPCS => gthe2_i_n_47,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => GT0_TXRESETDONE_OUT,
      TXSEQUENCE(6 downto 0) => gthe2_i_1(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => GT2_TXUSERRDY_IN,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_GT_71 is
  port (
    gt1_drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RXOUTCLK_OUT : out STD_LOGIC;
    GT1_RXRESETDONE_OUT : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    GT1_TXRESETDONE_OUT : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_RXDATAVALID_OUT : out STD_LOGIC;
    GT1_RXHEADERVALID_OUT : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RXHEADER_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT1_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gthe2_i_0 : out STD_LOGIC;
    gthe2_i_1 : out STD_LOGIC;
    gthe2_i_2 : out STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_GTTXRESET_IN : in STD_LOGIC;
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gthe2_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RX_POLARITY_IN : in STD_LOGIC;
    GT2_RXUSERRDY_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    GT2_TXUSERRDY_IN : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    gthe2_i_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthe2_i_5 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gthe2_i_6 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gthe2_i_7 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gthe2_i_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    rx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_buf_err_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    enable_err_detect_i : in STD_LOGIC;
    enable_err_detect_i_0 : in STD_LOGIC;
    enable_err_detect_i_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_GT_71 : entity is "aurora_64b66b_0_GT";
end aurora_64b66b_0_GT_71;

architecture STRUCTURE of aurora_64b66b_0_GT_71 is
  signal \^txbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gthe2_i_n_113 : STD_LOGIC;
  signal gthe2_i_n_115 : STD_LOGIC;
  signal gthe2_i_n_116 : STD_LOGIC;
  signal gthe2_i_n_12 : STD_LOGIC;
  signal gthe2_i_n_205 : STD_LOGIC;
  signal gthe2_i_n_206 : STD_LOGIC;
  signal gthe2_i_n_207 : STD_LOGIC;
  signal gthe2_i_n_208 : STD_LOGIC;
  signal gthe2_i_n_209 : STD_LOGIC;
  signal gthe2_i_n_210 : STD_LOGIC;
  signal gthe2_i_n_211 : STD_LOGIC;
  signal gthe2_i_n_33 : STD_LOGIC;
  signal gthe2_i_n_34 : STD_LOGIC;
  signal gthe2_i_n_4 : STD_LOGIC;
  signal gthe2_i_n_46 : STD_LOGIC;
  signal gthe2_i_n_47 : STD_LOGIC;
  signal gthe2_i_n_57 : STD_LOGIC;
  signal gthe2_i_n_58 : STD_LOGIC;
  signal gthe2_i_n_59 : STD_LOGIC;
  signal gthe2_i_n_60 : STD_LOGIC;
  signal gthe2_i_n_61 : STD_LOGIC;
  signal gthe2_i_n_62 : STD_LOGIC;
  signal gthe2_i_n_63 : STD_LOGIC;
  signal gthe2_i_n_64 : STD_LOGIC;
  signal gthe2_i_n_65 : STD_LOGIC;
  signal gthe2_i_n_66 : STD_LOGIC;
  signal gthe2_i_n_67 : STD_LOGIC;
  signal gthe2_i_n_68 : STD_LOGIC;
  signal gthe2_i_n_69 : STD_LOGIC;
  signal gthe2_i_n_70 : STD_LOGIC;
  signal gthe2_i_n_71 : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gthe2_i : label is "PRIMITIVE";
begin
  TXBUFSTATUS(0) <= \^txbufstatus\(0);
HARD_ERR_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => HARD_ERR_reg,
      I1 => rx_buf_err_i(0),
      I2 => \^txbufstatus\(0),
      I3 => tx_buf_err_i(1),
      I4 => tx_buf_err_i(0),
      I5 => enable_err_detect_i,
      O => gthe2_i_0
    );
\HARD_ERR_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => HARD_ERR_reg,
      I1 => rx_buf_err_i(0),
      I2 => \^txbufstatus\(0),
      I3 => tx_buf_err_i(1),
      I4 => tx_buf_err_i(0),
      I5 => enable_err_detect_i_0,
      O => gthe2_i_1
    );
\HARD_ERR_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => HARD_ERR_reg,
      I1 => rx_buf_err_i(0),
      I2 => \^txbufstatus\(0),
      I3 => tx_buf_err_i(1),
      I4 => tx_buf_err_i(0),
      I5 => enable_err_detect_i_1,
      O => gthe2_i_2
    );
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 1,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => gthe2_i_n_57,
      DMONITOROUT(13) => gthe2_i_n_58,
      DMONITOROUT(12) => gthe2_i_n_59,
      DMONITOROUT(11) => gthe2_i_n_60,
      DMONITOROUT(10) => gthe2_i_n_61,
      DMONITOROUT(9) => gthe2_i_n_62,
      DMONITOROUT(8) => gthe2_i_n_63,
      DMONITOROUT(7) => gthe2_i_n_64,
      DMONITOROUT(6) => gthe2_i_n_65,
      DMONITOROUT(5) => gthe2_i_n_66,
      DMONITOROUT(4) => gthe2_i_n_67,
      DMONITOROUT(3) => gthe2_i_n_68,
      DMONITOROUT(2) => gthe2_i_n_69,
      DMONITOROUT(1) => gthe2_i_n_70,
      DMONITOROUT(0) => gthe2_i_n_71,
      DRPADDR(8 downto 0) => gthe2_i_8(8 downto 0),
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => gthe2_i_4(15 downto 0),
      DRPDO(15 downto 0) => gt1_drpdo_out(15 downto 0),
      DRPEN => gt1_drpen_in,
      DRPRDY => gt1_drprdy_out,
      DRPWE => gt1_drpwe_in,
      EYESCANDATAERROR => gthe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => rxn(0),
      GTHRXP => rxp(0),
      GTHTXN => txn(0),
      GTHTXP => txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GT2_GTTXRESET_IN,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad5_in,
      QPLLREFCLK => gt_qpllrefclk_quad5_in,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => GT1_RXBUFSTATUS_OUT(0),
      RXBUFSTATUS(1) => gthe2_i_n_115,
      RXBUFSTATUS(0) => gthe2_i_n_116,
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gthe2_i_n_12,
      RXCDROVRDEN => gt_rxcdrovrden_in,
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gthe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => GT1_RXDATA_OUT(31 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => GT1_RXDATAVALID_OUT,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4 downto 0) => B"10000",
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4 downto 0) => B"00000",
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5 downto 0) => B"000000",
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => gthe2_i_3(0),
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => GT1_RXHEADER_OUT(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => GT1_RXHEADERVALID_OUT,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6) => gthe2_i_n_205,
      RXMONITOROUT(5) => gthe2_i_n_206,
      RXMONITOROUT(4) => gthe2_i_n_207,
      RXMONITOROUT(3) => gthe2_i_n_208,
      RXMONITOROUT(2) => gthe2_i_n_209,
      RXMONITOROUT(1) => gthe2_i_n_210,
      RXMONITOROUT(0) => gthe2_i_n_211,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0110",
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => GT1_RXOUTCLK_OUT,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => gthe2_i_n_33,
      RXPOLARITY => GT1_RX_POLARITY_IN,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gthe2_i_n_34,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => GT1_RXRESETDONE_OUT,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => GT2_RXUSERRDY_IN,
      RXUSRCLK => \out\,
      RXUSRCLK2 => \out\,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => \^txbufstatus\(0),
      TXBUFSTATUS(0) => gthe2_i_n_113,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => gthe2_i_6(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => gthe2_i_5(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => gthe2_i_n_46,
      TXOUTCLKPCS => gthe2_i_n_47,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => GT1_TXRESETDONE_OUT,
      TXSEQUENCE(6 downto 0) => gthe2_i_7(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => GT2_TXUSERRDY_IN,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_GT_72 is
  port (
    gt2_drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RXRESETDONE_OUT : out STD_LOGIC;
    GT2_TXRESETDONE_OUT : out STD_LOGIC;
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT2_RXDATAVALID_OUT : out STD_LOGIC;
    GT2_RXHEADERVALID_OUT : out STD_LOGIC;
    tx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RXHEADER_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT2_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    hard_err_usr0 : out STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_GTTXRESET_IN : in STD_LOGIC;
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gthe2_i_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RX_POLARITY_IN : in STD_LOGIC;
    GT2_RXUSERRDY_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    GT2_TXUSERRDY_IN : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    gthe2_i_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gthe2_i_3 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gthe2_i_4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gthe2_i_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CHANNEL_UP_RX_IF : in STD_LOGIC;
    rx_hard_err_usr : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    hard_err_usr_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_GT_72 : entity is "aurora_64b66b_0_GT";
end aurora_64b66b_0_GT_72;

architecture STRUCTURE of aurora_64b66b_0_GT_72 is
  signal gthe2_i_n_113 : STD_LOGIC;
  signal gthe2_i_n_115 : STD_LOGIC;
  signal gthe2_i_n_116 : STD_LOGIC;
  signal gthe2_i_n_12 : STD_LOGIC;
  signal gthe2_i_n_205 : STD_LOGIC;
  signal gthe2_i_n_206 : STD_LOGIC;
  signal gthe2_i_n_207 : STD_LOGIC;
  signal gthe2_i_n_208 : STD_LOGIC;
  signal gthe2_i_n_209 : STD_LOGIC;
  signal gthe2_i_n_210 : STD_LOGIC;
  signal gthe2_i_n_211 : STD_LOGIC;
  signal gthe2_i_n_29 : STD_LOGIC;
  signal gthe2_i_n_33 : STD_LOGIC;
  signal gthe2_i_n_34 : STD_LOGIC;
  signal gthe2_i_n_4 : STD_LOGIC;
  signal gthe2_i_n_45 : STD_LOGIC;
  signal gthe2_i_n_46 : STD_LOGIC;
  signal gthe2_i_n_47 : STD_LOGIC;
  signal gthe2_i_n_57 : STD_LOGIC;
  signal gthe2_i_n_58 : STD_LOGIC;
  signal gthe2_i_n_59 : STD_LOGIC;
  signal gthe2_i_n_60 : STD_LOGIC;
  signal gthe2_i_n_61 : STD_LOGIC;
  signal gthe2_i_n_62 : STD_LOGIC;
  signal gthe2_i_n_63 : STD_LOGIC;
  signal gthe2_i_n_64 : STD_LOGIC;
  signal gthe2_i_n_65 : STD_LOGIC;
  signal gthe2_i_n_66 : STD_LOGIC;
  signal gthe2_i_n_67 : STD_LOGIC;
  signal gthe2_i_n_68 : STD_LOGIC;
  signal gthe2_i_n_69 : STD_LOGIC;
  signal gthe2_i_n_70 : STD_LOGIC;
  signal gthe2_i_n_71 : STD_LOGIC;
  signal \^tx_buf_err_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gthe2_i : label is "PRIMITIVE";
begin
  tx_buf_err_i(0) <= \^tx_buf_err_i\(0);
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 1,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => gthe2_i_n_57,
      DMONITOROUT(13) => gthe2_i_n_58,
      DMONITOROUT(12) => gthe2_i_n_59,
      DMONITOROUT(11) => gthe2_i_n_60,
      DMONITOROUT(10) => gthe2_i_n_61,
      DMONITOROUT(9) => gthe2_i_n_62,
      DMONITOROUT(8) => gthe2_i_n_63,
      DMONITOROUT(7) => gthe2_i_n_64,
      DMONITOROUT(6) => gthe2_i_n_65,
      DMONITOROUT(5) => gthe2_i_n_66,
      DMONITOROUT(4) => gthe2_i_n_67,
      DMONITOROUT(3) => gthe2_i_n_68,
      DMONITOROUT(2) => gthe2_i_n_69,
      DMONITOROUT(1) => gthe2_i_n_70,
      DMONITOROUT(0) => gthe2_i_n_71,
      DRPADDR(8 downto 0) => gthe2_i_5(8 downto 0),
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => gthe2_i_1(15 downto 0),
      DRPDO(15 downto 0) => gt2_drpdo_out(15 downto 0),
      DRPEN => gt2_drpen_in,
      DRPRDY => gt2_drprdy_out,
      DRPWE => gt2_drpwe_in,
      EYESCANDATAERROR => gthe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => rxn(0),
      GTHRXP => rxp(0),
      GTHTXN => txn(0),
      GTHTXP => txp(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => GT2_GTTXRESET_IN,
      LOOPBACK(2 downto 0) => loopback(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad5_in,
      QPLLREFCLK => gt_qpllrefclk_quad5_in,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => GT2_RXBUFSTATUS_OUT(0),
      RXBUFSTATUS(1) => gthe2_i_n_115,
      RXBUFSTATUS(0) => gthe2_i_n_116,
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => gthe2_i_n_12,
      RXCDROVRDEN => gt_rxcdrovrden_in,
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gthe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => GT2_RXDATA_OUT(31 downto 0),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => GT2_RXDATAVALID_OUT,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4 downto 0) => B"10000",
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4 downto 0) => B"00000",
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5 downto 0) => B"000000",
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => gthe2_i_0(0),
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1 downto 0) => GT2_RXHEADER_OUT(1 downto 0),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => GT2_RXHEADERVALID_OUT,
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6) => gthe2_i_n_205,
      RXMONITOROUT(5) => gthe2_i_n_206,
      RXMONITOROUT(4) => gthe2_i_n_207,
      RXMONITOROUT(3) => gthe2_i_n_208,
      RXMONITOROUT(2) => gthe2_i_n_209,
      RXMONITOROUT(1) => gthe2_i_n_210,
      RXMONITOROUT(0) => gthe2_i_n_211,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0110",
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gthe2_i_n_29,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => '0',
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => gthe2_i_n_33,
      RXPOLARITY => GT2_RX_POLARITY_IN,
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gthe2_i_n_34,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => GT2_RXRESETDONE_OUT,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => GT2_RXUSERRDY_IN,
      RXUSRCLK => \out\,
      RXUSRCLK2 => \out\,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => \^tx_buf_err_i\(0),
      TXBUFSTATUS(0) => gthe2_i_n_113,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => gthe2_i_3(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => gthe2_i_2(1 downto 0),
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gthe2_i_n_45,
      TXOUTCLKFABRIC => gthe2_i_n_46,
      TXOUTCLKPCS => gthe2_i_n_47,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => '0',
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => GT2_TXRESETDONE_OUT,
      TXSEQUENCE(6 downto 0) => gthe2_i_4(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => GT2_TXUSERRDY_IN,
      TXUSRCLK => sync_clk,
      TXUSRCLK2 => user_clk
    );
hard_err_usr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => CHANNEL_UP_RX_IF,
      I1 => rx_hard_err_usr,
      I2 => CHANNEL_UP_TX_IF,
      I3 => \^tx_buf_err_i\(0),
      I4 => hard_err_usr_reg(0),
      I5 => hard_err_usr_reg(1),
      O => hard_err_usr0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_RX_STREAM_DATAPATH is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 191 );
    RX_SRC_RDY_N_reg_inv_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 )
  );
end aurora_64b66b_0_RX_STREAM_DATAPATH;

architecture STRUCTURE of aurora_64b66b_0_RX_STREAM_DATAPATH is
  attribute inverted : string;
  attribute inverted of RX_SRC_RDY_N_reg_inv : label is "yes";
begin
\RX_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(191),
      Q => m_axi_rx_tdata(0),
      R => RESET_LANES
    );
\RX_D_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(91),
      Q => m_axi_rx_tdata(100),
      R => RESET_LANES
    );
\RX_D_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(90),
      Q => m_axi_rx_tdata(101),
      R => RESET_LANES
    );
\RX_D_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(89),
      Q => m_axi_rx_tdata(102),
      R => RESET_LANES
    );
\RX_D_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(88),
      Q => m_axi_rx_tdata(103),
      R => RESET_LANES
    );
\RX_D_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(87),
      Q => m_axi_rx_tdata(104),
      R => RESET_LANES
    );
\RX_D_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(86),
      Q => m_axi_rx_tdata(105),
      R => RESET_LANES
    );
\RX_D_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(85),
      Q => m_axi_rx_tdata(106),
      R => RESET_LANES
    );
\RX_D_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(84),
      Q => m_axi_rx_tdata(107),
      R => RESET_LANES
    );
\RX_D_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(83),
      Q => m_axi_rx_tdata(108),
      R => RESET_LANES
    );
\RX_D_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(82),
      Q => m_axi_rx_tdata(109),
      R => RESET_LANES
    );
\RX_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(181),
      Q => m_axi_rx_tdata(10),
      R => RESET_LANES
    );
\RX_D_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(81),
      Q => m_axi_rx_tdata(110),
      R => RESET_LANES
    );
\RX_D_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(80),
      Q => m_axi_rx_tdata(111),
      R => RESET_LANES
    );
\RX_D_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(79),
      Q => m_axi_rx_tdata(112),
      R => RESET_LANES
    );
\RX_D_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(78),
      Q => m_axi_rx_tdata(113),
      R => RESET_LANES
    );
\RX_D_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(77),
      Q => m_axi_rx_tdata(114),
      R => RESET_LANES
    );
\RX_D_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(76),
      Q => m_axi_rx_tdata(115),
      R => RESET_LANES
    );
\RX_D_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(75),
      Q => m_axi_rx_tdata(116),
      R => RESET_LANES
    );
\RX_D_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(74),
      Q => m_axi_rx_tdata(117),
      R => RESET_LANES
    );
\RX_D_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(73),
      Q => m_axi_rx_tdata(118),
      R => RESET_LANES
    );
\RX_D_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(72),
      Q => m_axi_rx_tdata(119),
      R => RESET_LANES
    );
\RX_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(180),
      Q => m_axi_rx_tdata(11),
      R => RESET_LANES
    );
\RX_D_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(71),
      Q => m_axi_rx_tdata(120),
      R => RESET_LANES
    );
\RX_D_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(70),
      Q => m_axi_rx_tdata(121),
      R => RESET_LANES
    );
\RX_D_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(69),
      Q => m_axi_rx_tdata(122),
      R => RESET_LANES
    );
\RX_D_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(68),
      Q => m_axi_rx_tdata(123),
      R => RESET_LANES
    );
\RX_D_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(67),
      Q => m_axi_rx_tdata(124),
      R => RESET_LANES
    );
\RX_D_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(66),
      Q => m_axi_rx_tdata(125),
      R => RESET_LANES
    );
\RX_D_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(65),
      Q => m_axi_rx_tdata(126),
      R => RESET_LANES
    );
\RX_D_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(64),
      Q => m_axi_rx_tdata(127),
      R => RESET_LANES
    );
\RX_D_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(63),
      Q => m_axi_rx_tdata(128),
      R => RESET_LANES
    );
\RX_D_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(62),
      Q => m_axi_rx_tdata(129),
      R => RESET_LANES
    );
\RX_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(179),
      Q => m_axi_rx_tdata(12),
      R => RESET_LANES
    );
\RX_D_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(61),
      Q => m_axi_rx_tdata(130),
      R => RESET_LANES
    );
\RX_D_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(60),
      Q => m_axi_rx_tdata(131),
      R => RESET_LANES
    );
\RX_D_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(59),
      Q => m_axi_rx_tdata(132),
      R => RESET_LANES
    );
\RX_D_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(58),
      Q => m_axi_rx_tdata(133),
      R => RESET_LANES
    );
\RX_D_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(57),
      Q => m_axi_rx_tdata(134),
      R => RESET_LANES
    );
\RX_D_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(56),
      Q => m_axi_rx_tdata(135),
      R => RESET_LANES
    );
\RX_D_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(55),
      Q => m_axi_rx_tdata(136),
      R => RESET_LANES
    );
\RX_D_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(54),
      Q => m_axi_rx_tdata(137),
      R => RESET_LANES
    );
\RX_D_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(53),
      Q => m_axi_rx_tdata(138),
      R => RESET_LANES
    );
\RX_D_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(52),
      Q => m_axi_rx_tdata(139),
      R => RESET_LANES
    );
\RX_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(178),
      Q => m_axi_rx_tdata(13),
      R => RESET_LANES
    );
\RX_D_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(51),
      Q => m_axi_rx_tdata(140),
      R => RESET_LANES
    );
\RX_D_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(50),
      Q => m_axi_rx_tdata(141),
      R => RESET_LANES
    );
\RX_D_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(49),
      Q => m_axi_rx_tdata(142),
      R => RESET_LANES
    );
\RX_D_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(48),
      Q => m_axi_rx_tdata(143),
      R => RESET_LANES
    );
\RX_D_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(47),
      Q => m_axi_rx_tdata(144),
      R => RESET_LANES
    );
\RX_D_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(46),
      Q => m_axi_rx_tdata(145),
      R => RESET_LANES
    );
\RX_D_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(45),
      Q => m_axi_rx_tdata(146),
      R => RESET_LANES
    );
\RX_D_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(44),
      Q => m_axi_rx_tdata(147),
      R => RESET_LANES
    );
\RX_D_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(43),
      Q => m_axi_rx_tdata(148),
      R => RESET_LANES
    );
\RX_D_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(42),
      Q => m_axi_rx_tdata(149),
      R => RESET_LANES
    );
\RX_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(177),
      Q => m_axi_rx_tdata(14),
      R => RESET_LANES
    );
\RX_D_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(41),
      Q => m_axi_rx_tdata(150),
      R => RESET_LANES
    );
\RX_D_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(40),
      Q => m_axi_rx_tdata(151),
      R => RESET_LANES
    );
\RX_D_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(39),
      Q => m_axi_rx_tdata(152),
      R => RESET_LANES
    );
\RX_D_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(38),
      Q => m_axi_rx_tdata(153),
      R => RESET_LANES
    );
\RX_D_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(37),
      Q => m_axi_rx_tdata(154),
      R => RESET_LANES
    );
\RX_D_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(36),
      Q => m_axi_rx_tdata(155),
      R => RESET_LANES
    );
\RX_D_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(35),
      Q => m_axi_rx_tdata(156),
      R => RESET_LANES
    );
\RX_D_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(34),
      Q => m_axi_rx_tdata(157),
      R => RESET_LANES
    );
\RX_D_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(33),
      Q => m_axi_rx_tdata(158),
      R => RESET_LANES
    );
\RX_D_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(32),
      Q => m_axi_rx_tdata(159),
      R => RESET_LANES
    );
\RX_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(176),
      Q => m_axi_rx_tdata(15),
      R => RESET_LANES
    );
\RX_D_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(31),
      Q => m_axi_rx_tdata(160),
      R => RESET_LANES
    );
\RX_D_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(30),
      Q => m_axi_rx_tdata(161),
      R => RESET_LANES
    );
\RX_D_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(29),
      Q => m_axi_rx_tdata(162),
      R => RESET_LANES
    );
\RX_D_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(28),
      Q => m_axi_rx_tdata(163),
      R => RESET_LANES
    );
\RX_D_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(27),
      Q => m_axi_rx_tdata(164),
      R => RESET_LANES
    );
\RX_D_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(26),
      Q => m_axi_rx_tdata(165),
      R => RESET_LANES
    );
\RX_D_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(25),
      Q => m_axi_rx_tdata(166),
      R => RESET_LANES
    );
\RX_D_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(24),
      Q => m_axi_rx_tdata(167),
      R => RESET_LANES
    );
\RX_D_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(23),
      Q => m_axi_rx_tdata(168),
      R => RESET_LANES
    );
\RX_D_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(22),
      Q => m_axi_rx_tdata(169),
      R => RESET_LANES
    );
\RX_D_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(175),
      Q => m_axi_rx_tdata(16),
      R => RESET_LANES
    );
\RX_D_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(21),
      Q => m_axi_rx_tdata(170),
      R => RESET_LANES
    );
\RX_D_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(20),
      Q => m_axi_rx_tdata(171),
      R => RESET_LANES
    );
\RX_D_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(19),
      Q => m_axi_rx_tdata(172),
      R => RESET_LANES
    );
\RX_D_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(18),
      Q => m_axi_rx_tdata(173),
      R => RESET_LANES
    );
\RX_D_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(17),
      Q => m_axi_rx_tdata(174),
      R => RESET_LANES
    );
\RX_D_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(16),
      Q => m_axi_rx_tdata(175),
      R => RESET_LANES
    );
\RX_D_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(15),
      Q => m_axi_rx_tdata(176),
      R => RESET_LANES
    );
\RX_D_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(14),
      Q => m_axi_rx_tdata(177),
      R => RESET_LANES
    );
\RX_D_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(13),
      Q => m_axi_rx_tdata(178),
      R => RESET_LANES
    );
\RX_D_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(12),
      Q => m_axi_rx_tdata(179),
      R => RESET_LANES
    );
\RX_D_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(174),
      Q => m_axi_rx_tdata(17),
      R => RESET_LANES
    );
\RX_D_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(11),
      Q => m_axi_rx_tdata(180),
      R => RESET_LANES
    );
\RX_D_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(10),
      Q => m_axi_rx_tdata(181),
      R => RESET_LANES
    );
\RX_D_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(9),
      Q => m_axi_rx_tdata(182),
      R => RESET_LANES
    );
\RX_D_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(8),
      Q => m_axi_rx_tdata(183),
      R => RESET_LANES
    );
\RX_D_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(7),
      Q => m_axi_rx_tdata(184),
      R => RESET_LANES
    );
\RX_D_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(6),
      Q => m_axi_rx_tdata(185),
      R => RESET_LANES
    );
\RX_D_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(5),
      Q => m_axi_rx_tdata(186),
      R => RESET_LANES
    );
\RX_D_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(4),
      Q => m_axi_rx_tdata(187),
      R => RESET_LANES
    );
\RX_D_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(3),
      Q => m_axi_rx_tdata(188),
      R => RESET_LANES
    );
\RX_D_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(2),
      Q => m_axi_rx_tdata(189),
      R => RESET_LANES
    );
\RX_D_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(173),
      Q => m_axi_rx_tdata(18),
      R => RESET_LANES
    );
\RX_D_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(1),
      Q => m_axi_rx_tdata(190),
      R => RESET_LANES
    );
\RX_D_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(0),
      Q => m_axi_rx_tdata(191),
      R => RESET_LANES
    );
\RX_D_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(172),
      Q => m_axi_rx_tdata(19),
      R => RESET_LANES
    );
\RX_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(190),
      Q => m_axi_rx_tdata(1),
      R => RESET_LANES
    );
\RX_D_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(171),
      Q => m_axi_rx_tdata(20),
      R => RESET_LANES
    );
\RX_D_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(170),
      Q => m_axi_rx_tdata(21),
      R => RESET_LANES
    );
\RX_D_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(169),
      Q => m_axi_rx_tdata(22),
      R => RESET_LANES
    );
\RX_D_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(168),
      Q => m_axi_rx_tdata(23),
      R => RESET_LANES
    );
\RX_D_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(167),
      Q => m_axi_rx_tdata(24),
      R => RESET_LANES
    );
\RX_D_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(166),
      Q => m_axi_rx_tdata(25),
      R => RESET_LANES
    );
\RX_D_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(165),
      Q => m_axi_rx_tdata(26),
      R => RESET_LANES
    );
\RX_D_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(164),
      Q => m_axi_rx_tdata(27),
      R => RESET_LANES
    );
\RX_D_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(163),
      Q => m_axi_rx_tdata(28),
      R => RESET_LANES
    );
\RX_D_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(162),
      Q => m_axi_rx_tdata(29),
      R => RESET_LANES
    );
\RX_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(189),
      Q => m_axi_rx_tdata(2),
      R => RESET_LANES
    );
\RX_D_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(161),
      Q => m_axi_rx_tdata(30),
      R => RESET_LANES
    );
\RX_D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(160),
      Q => m_axi_rx_tdata(31),
      R => RESET_LANES
    );
\RX_D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(159),
      Q => m_axi_rx_tdata(32),
      R => RESET_LANES
    );
\RX_D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(158),
      Q => m_axi_rx_tdata(33),
      R => RESET_LANES
    );
\RX_D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(157),
      Q => m_axi_rx_tdata(34),
      R => RESET_LANES
    );
\RX_D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(156),
      Q => m_axi_rx_tdata(35),
      R => RESET_LANES
    );
\RX_D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(155),
      Q => m_axi_rx_tdata(36),
      R => RESET_LANES
    );
\RX_D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(154),
      Q => m_axi_rx_tdata(37),
      R => RESET_LANES
    );
\RX_D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(153),
      Q => m_axi_rx_tdata(38),
      R => RESET_LANES
    );
\RX_D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(152),
      Q => m_axi_rx_tdata(39),
      R => RESET_LANES
    );
\RX_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(188),
      Q => m_axi_rx_tdata(3),
      R => RESET_LANES
    );
\RX_D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(151),
      Q => m_axi_rx_tdata(40),
      R => RESET_LANES
    );
\RX_D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(150),
      Q => m_axi_rx_tdata(41),
      R => RESET_LANES
    );
\RX_D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(149),
      Q => m_axi_rx_tdata(42),
      R => RESET_LANES
    );
\RX_D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(148),
      Q => m_axi_rx_tdata(43),
      R => RESET_LANES
    );
\RX_D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(147),
      Q => m_axi_rx_tdata(44),
      R => RESET_LANES
    );
\RX_D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(146),
      Q => m_axi_rx_tdata(45),
      R => RESET_LANES
    );
\RX_D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(145),
      Q => m_axi_rx_tdata(46),
      R => RESET_LANES
    );
\RX_D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(144),
      Q => m_axi_rx_tdata(47),
      R => RESET_LANES
    );
\RX_D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(143),
      Q => m_axi_rx_tdata(48),
      R => RESET_LANES
    );
\RX_D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(142),
      Q => m_axi_rx_tdata(49),
      R => RESET_LANES
    );
\RX_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(187),
      Q => m_axi_rx_tdata(4),
      R => RESET_LANES
    );
\RX_D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(141),
      Q => m_axi_rx_tdata(50),
      R => RESET_LANES
    );
\RX_D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(140),
      Q => m_axi_rx_tdata(51),
      R => RESET_LANES
    );
\RX_D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(139),
      Q => m_axi_rx_tdata(52),
      R => RESET_LANES
    );
\RX_D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(138),
      Q => m_axi_rx_tdata(53),
      R => RESET_LANES
    );
\RX_D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(137),
      Q => m_axi_rx_tdata(54),
      R => RESET_LANES
    );
\RX_D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(136),
      Q => m_axi_rx_tdata(55),
      R => RESET_LANES
    );
\RX_D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(135),
      Q => m_axi_rx_tdata(56),
      R => RESET_LANES
    );
\RX_D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(134),
      Q => m_axi_rx_tdata(57),
      R => RESET_LANES
    );
\RX_D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(133),
      Q => m_axi_rx_tdata(58),
      R => RESET_LANES
    );
\RX_D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(132),
      Q => m_axi_rx_tdata(59),
      R => RESET_LANES
    );
\RX_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(186),
      Q => m_axi_rx_tdata(5),
      R => RESET_LANES
    );
\RX_D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(131),
      Q => m_axi_rx_tdata(60),
      R => RESET_LANES
    );
\RX_D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(130),
      Q => m_axi_rx_tdata(61),
      R => RESET_LANES
    );
\RX_D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(129),
      Q => m_axi_rx_tdata(62),
      R => RESET_LANES
    );
\RX_D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(128),
      Q => m_axi_rx_tdata(63),
      R => RESET_LANES
    );
\RX_D_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(127),
      Q => m_axi_rx_tdata(64),
      R => RESET_LANES
    );
\RX_D_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(126),
      Q => m_axi_rx_tdata(65),
      R => RESET_LANES
    );
\RX_D_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(125),
      Q => m_axi_rx_tdata(66),
      R => RESET_LANES
    );
\RX_D_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(124),
      Q => m_axi_rx_tdata(67),
      R => RESET_LANES
    );
\RX_D_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(123),
      Q => m_axi_rx_tdata(68),
      R => RESET_LANES
    );
\RX_D_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(122),
      Q => m_axi_rx_tdata(69),
      R => RESET_LANES
    );
\RX_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(185),
      Q => m_axi_rx_tdata(6),
      R => RESET_LANES
    );
\RX_D_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(121),
      Q => m_axi_rx_tdata(70),
      R => RESET_LANES
    );
\RX_D_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(120),
      Q => m_axi_rx_tdata(71),
      R => RESET_LANES
    );
\RX_D_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(119),
      Q => m_axi_rx_tdata(72),
      R => RESET_LANES
    );
\RX_D_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(118),
      Q => m_axi_rx_tdata(73),
      R => RESET_LANES
    );
\RX_D_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(117),
      Q => m_axi_rx_tdata(74),
      R => RESET_LANES
    );
\RX_D_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(116),
      Q => m_axi_rx_tdata(75),
      R => RESET_LANES
    );
\RX_D_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(115),
      Q => m_axi_rx_tdata(76),
      R => RESET_LANES
    );
\RX_D_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(114),
      Q => m_axi_rx_tdata(77),
      R => RESET_LANES
    );
\RX_D_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(113),
      Q => m_axi_rx_tdata(78),
      R => RESET_LANES
    );
\RX_D_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(112),
      Q => m_axi_rx_tdata(79),
      R => RESET_LANES
    );
\RX_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(184),
      Q => m_axi_rx_tdata(7),
      R => RESET_LANES
    );
\RX_D_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(111),
      Q => m_axi_rx_tdata(80),
      R => RESET_LANES
    );
\RX_D_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(110),
      Q => m_axi_rx_tdata(81),
      R => RESET_LANES
    );
\RX_D_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(109),
      Q => m_axi_rx_tdata(82),
      R => RESET_LANES
    );
\RX_D_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(108),
      Q => m_axi_rx_tdata(83),
      R => RESET_LANES
    );
\RX_D_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(107),
      Q => m_axi_rx_tdata(84),
      R => RESET_LANES
    );
\RX_D_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(106),
      Q => m_axi_rx_tdata(85),
      R => RESET_LANES
    );
\RX_D_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(105),
      Q => m_axi_rx_tdata(86),
      R => RESET_LANES
    );
\RX_D_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(104),
      Q => m_axi_rx_tdata(87),
      R => RESET_LANES
    );
\RX_D_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(103),
      Q => m_axi_rx_tdata(88),
      R => RESET_LANES
    );
\RX_D_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(102),
      Q => m_axi_rx_tdata(89),
      R => RESET_LANES
    );
\RX_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(183),
      Q => m_axi_rx_tdata(8),
      R => RESET_LANES
    );
\RX_D_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(101),
      Q => m_axi_rx_tdata(90),
      R => RESET_LANES
    );
\RX_D_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(100),
      Q => m_axi_rx_tdata(91),
      R => RESET_LANES
    );
\RX_D_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(99),
      Q => m_axi_rx_tdata(92),
      R => RESET_LANES
    );
\RX_D_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(98),
      Q => m_axi_rx_tdata(93),
      R => RESET_LANES
    );
\RX_D_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(97),
      Q => m_axi_rx_tdata(94),
      R => RESET_LANES
    );
\RX_D_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(96),
      Q => m_axi_rx_tdata(95),
      R => RESET_LANES
    );
\RX_D_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(95),
      Q => m_axi_rx_tdata(96),
      R => RESET_LANES
    );
\RX_D_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(94),
      Q => m_axi_rx_tdata(97),
      R => RESET_LANES
    );
\RX_D_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(93),
      Q => m_axi_rx_tdata(98),
      R => RESET_LANES
    );
\RX_D_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(92),
      Q => m_axi_rx_tdata(99),
      R => RESET_LANES
    );
\RX_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => D(182),
      Q => m_axi_rx_tdata(9),
      R => RESET_LANES
    );
RX_SRC_RDY_N_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RX_SRC_RDY_N_reg_inv_0,
      Q => m_axi_rx_tvalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SCRAMBLER_64B66B is
  port (
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_data_i_128 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end aurora_64b66b_0_SCRAMBLER_64B66B;

architecture STRUCTURE of aurora_64b66b_0_SCRAMBLER_64B66B is
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair111";
begin
  scrambler(11 downto 0) <= \^scrambler\(11 downto 0);
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => tx_data_i_128(52),
      I2 => \^scrambler\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => tx_data_i_128(53),
      I2 => \^scrambler\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => tx_data_i_128(54),
      I2 => \^scrambler\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => tx_data_i_128(55),
      I2 => \^scrambler\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => tx_data_i_128(56),
      I2 => \^scrambler\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => tx_data_i_128(57),
      I2 => \^scrambler\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(0),
      Q => Q(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData040_out,
      Q => Q(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData044_out,
      Q => Q(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData048_out,
      Q => Q(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData052_out,
      Q => Q(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData056_out,
      Q => Q(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData060_out,
      Q => Q(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData064_out,
      Q => Q(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData068_out,
      Q => Q(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData072_out,
      Q => Q(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData076_out,
      Q => Q(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(1),
      Q => Q(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData080_out,
      Q => Q(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData084_out,
      Q => Q(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData088_out,
      Q => Q(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData092_out,
      Q => Q(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData096_out,
      Q => Q(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0100_out,
      Q => Q(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0104_out,
      Q => Q(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0108_out,
      Q => Q(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0112_out,
      Q => Q(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0116_out,
      Q => Q(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(2),
      Q => Q(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0120_out,
      Q => Q(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0124_out,
      Q => Q(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0128_out,
      Q => Q(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0132_out,
      Q => Q(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0136_out,
      Q => Q(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0140_out,
      Q => Q(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0144_out,
      Q => Q(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0148_out,
      Q => Q(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0152_out,
      Q => Q(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0156_out,
      Q => Q(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(3),
      Q => Q(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0160_out,
      Q => Q(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0164_out,
      Q => Q(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0168_out,
      Q => Q(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0172_out,
      Q => Q(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0176_out,
      Q => Q(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0180_out,
      Q => Q(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0184_out,
      Q => Q(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0188_out,
      Q => Q(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0192_out,
      Q => Q(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0196_out,
      Q => Q(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(4),
      Q => Q(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0200_out,
      Q => Q(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0204_out,
      Q => Q(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0208_out,
      Q => Q(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0212_out,
      Q => Q(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0216_out,
      Q => Q(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0220_out,
      Q => Q(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0224_out,
      Q => Q(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0228_out,
      Q => Q(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0232_out,
      Q => Q(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0236_out,
      Q => Q(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData(5),
      Q => Q(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0240_out,
      Q => Q(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0244_out,
      Q => Q(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0248_out,
      Q => Q(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0252_out,
      Q => Q(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData024_out,
      Q => Q(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData028_out,
      Q => Q(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData032_out,
      Q => Q(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData036_out,
      Q => Q(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => tx_data_i_128(43),
      I2 => p_193_in,
      I3 => tx_data_i_128(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => tx_data_i_128(44),
      I2 => p_197_in,
      I3 => tx_data_i_128(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => tx_data_i_128(45),
      I2 => p_201_in,
      I3 => tx_data_i_128(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => tx_data_i_128(46),
      I2 => p_205_in,
      I3 => tx_data_i_128(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => tx_data_i_128(47),
      I2 => p_209_in,
      I3 => tx_data_i_128(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => tx_data_i_128(48),
      I2 => p_213_in,
      I3 => tx_data_i_128(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => tx_data_i_128(49),
      I2 => p_217_in,
      I3 => tx_data_i_128(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => tx_data_i_128(50),
      I2 => p_221_in,
      I3 => tx_data_i_128(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => tx_data_i_128(51),
      I2 => p_225_in,
      I3 => tx_data_i_128(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(6),
      I1 => tx_data_i_128(52),
      I2 => p_229_in,
      I3 => tx_data_i_128(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(7),
      I1 => tx_data_i_128(53),
      I2 => p_233_in,
      I3 => tx_data_i_128(14),
      I4 => \^scrambler\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(8),
      I1 => tx_data_i_128(54),
      I2 => p_237_in,
      I3 => tx_data_i_128(15),
      I4 => \^scrambler\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(9),
      I1 => tx_data_i_128(55),
      I2 => p_241_in,
      I3 => tx_data_i_128(16),
      I4 => \^scrambler\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(10),
      I1 => tx_data_i_128(56),
      I2 => p_245_in,
      I3 => tx_data_i_128(17),
      I4 => \^scrambler\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(11),
      I1 => tx_data_i_128(57),
      I2 => p_249_in,
      I3 => tx_data_i_128(18),
      I4 => \^scrambler\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => tx_data_i_128(19),
      I2 => \^scrambler\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => tx_data_i_128(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => tx_data_i_128(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => tx_data_i_128(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => tx_data_i_128(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => tx_data_i_128(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => tx_data_i_128(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => tx_data_i_128(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => tx_data_i_128(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => tx_data_i_128(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => tx_data_i_128(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => tx_data_i_128(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => tx_data_i_128(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => tx_data_i_128(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(0),
      I1 => tx_data_i_128(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(1),
      I1 => tx_data_i_128(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(2),
      I1 => tx_data_i_128(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(3),
      I1 => tx_data_i_128(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(4),
      I1 => tx_data_i_128(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(5),
      I1 => tx_data_i_128(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => tx_data_i_128(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => tx_data_i_128(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => tx_data_i_128(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => tx_data_i_128(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => tx_data_i_128(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => tx_data_i_128(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => tx_data_i_128(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => tx_data_i_128(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => tx_data_i_128(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => tx_data_i_128(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => tx_data_i_128(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => tx_data_i_128(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => tx_data_i_128(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => tx_data_i_128(39),
      I2 => p_177_in,
      I3 => tx_data_i_128(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => tx_data_i_128(40),
      I2 => p_181_in,
      I3 => tx_data_i_128(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => tx_data_i_128(41),
      I2 => p_185_in,
      I3 => tx_data_i_128(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => tx_data_i_128(42),
      I2 => p_189_in,
      I3 => tx_data_i_128(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData056_out,
      Q => \^scrambler\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData060_out,
      Q => \^scrambler\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData064_out,
      Q => \^scrambler\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData068_out,
      Q => \^scrambler\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData072_out,
      Q => \^scrambler\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData076_out,
      Q => \^scrambler\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0208_out,
      Q => \^scrambler\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0212_out,
      Q => \^scrambler\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0216_out,
      Q => \^scrambler\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0220_out,
      Q => \^scrambler\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0224_out,
      Q => \^scrambler\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0228_out,
      Q => \^scrambler\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SCRAMBLER_64B66B_25 is
  port (
    \scrambler_reg[57]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_data_i_64 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_SCRAMBLER_64B66B_25 : entity is "aurora_64b66b_0_SCRAMBLER_64B66B";
end aurora_64b66b_0_SCRAMBLER_64B66B_25;

architecture STRUCTURE of aurora_64b66b_0_SCRAMBLER_64B66B_25 is
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler_reg[57]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1__0\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \scrambler[57]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1__0\ : label is "soft_lutpair131";
begin
  \scrambler_reg[57]_0\(11 downto 0) <= \^scrambler_reg[57]_0\(11 downto 0);
\SCRAMBLED_DATA_OUT[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => tx_data_i_64(52),
      I2 => \^scrambler_reg[57]_0\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => tx_data_i_64(53),
      I2 => \^scrambler_reg[57]_0\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => tx_data_i_64(54),
      I2 => \^scrambler_reg[57]_0\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => tx_data_i_64(55),
      I2 => \^scrambler_reg[57]_0\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => tx_data_i_64(56),
      I2 => \^scrambler_reg[57]_0\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => tx_data_i_64(57),
      I2 => \^scrambler_reg[57]_0\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => Q(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData040_out,
      Q => Q(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData044_out,
      Q => Q(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData048_out,
      Q => Q(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData052_out,
      Q => Q(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData056_out,
      Q => Q(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData060_out,
      Q => Q(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData064_out,
      Q => Q(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData068_out,
      Q => Q(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData072_out,
      Q => Q(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData076_out,
      Q => Q(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => Q(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData080_out,
      Q => Q(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData084_out,
      Q => Q(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData088_out,
      Q => Q(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData092_out,
      Q => Q(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData096_out,
      Q => Q(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0100_out,
      Q => Q(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0104_out,
      Q => Q(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0108_out,
      Q => Q(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0112_out,
      Q => Q(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0116_out,
      Q => Q(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => Q(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0120_out,
      Q => Q(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0124_out,
      Q => Q(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0128_out,
      Q => Q(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0132_out,
      Q => Q(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0136_out,
      Q => Q(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0140_out,
      Q => Q(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0144_out,
      Q => Q(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0148_out,
      Q => Q(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0152_out,
      Q => Q(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0156_out,
      Q => Q(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => Q(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0160_out,
      Q => Q(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0164_out,
      Q => Q(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0168_out,
      Q => Q(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0172_out,
      Q => Q(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0176_out,
      Q => Q(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0180_out,
      Q => Q(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0184_out,
      Q => Q(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0188_out,
      Q => Q(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0192_out,
      Q => Q(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0196_out,
      Q => Q(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => Q(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0200_out,
      Q => Q(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0204_out,
      Q => Q(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0208_out,
      Q => Q(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0212_out,
      Q => Q(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0216_out,
      Q => Q(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0220_out,
      Q => Q(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0224_out,
      Q => Q(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0228_out,
      Q => Q(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0232_out,
      Q => Q(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0236_out,
      Q => Q(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => Q(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0240_out,
      Q => Q(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0244_out,
      Q => Q(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0248_out,
      Q => Q(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData0252_out,
      Q => Q(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData024_out,
      Q => Q(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData028_out,
      Q => Q(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData032_out,
      Q => Q(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => E(0),
      D => tempData036_out,
      Q => Q(9),
      R => '0'
    );
\scrambler[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => tx_data_i_64(43),
      I2 => p_193_in,
      I3 => tx_data_i_64(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => tx_data_i_64(44),
      I2 => p_197_in,
      I3 => tx_data_i_64(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => tx_data_i_64(45),
      I2 => p_201_in,
      I3 => tx_data_i_64(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => tx_data_i_64(46),
      I2 => p_205_in,
      I3 => tx_data_i_64(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => tx_data_i_64(47),
      I2 => p_209_in,
      I3 => tx_data_i_64(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => tx_data_i_64(48),
      I2 => p_213_in,
      I3 => tx_data_i_64(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => tx_data_i_64(49),
      I2 => p_217_in,
      I3 => tx_data_i_64(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => tx_data_i_64(50),
      I2 => p_221_in,
      I3 => tx_data_i_64(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => tx_data_i_64(51),
      I2 => p_225_in,
      I3 => tx_data_i_64(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(6),
      I1 => tx_data_i_64(52),
      I2 => p_229_in,
      I3 => tx_data_i_64(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(7),
      I1 => tx_data_i_64(53),
      I2 => p_233_in,
      I3 => tx_data_i_64(14),
      I4 => \^scrambler_reg[57]_0\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(8),
      I1 => tx_data_i_64(54),
      I2 => p_237_in,
      I3 => tx_data_i_64(15),
      I4 => \^scrambler_reg[57]_0\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(9),
      I1 => tx_data_i_64(55),
      I2 => p_241_in,
      I3 => tx_data_i_64(16),
      I4 => \^scrambler_reg[57]_0\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(10),
      I1 => tx_data_i_64(56),
      I2 => p_245_in,
      I3 => tx_data_i_64(17),
      I4 => \^scrambler_reg[57]_0\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(11),
      I1 => tx_data_i_64(57),
      I2 => p_249_in,
      I3 => tx_data_i_64(18),
      I4 => \^scrambler_reg[57]_0\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => tx_data_i_64(19),
      I2 => \^scrambler_reg[57]_0\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => tx_data_i_64(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => tx_data_i_64(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => tx_data_i_64(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => tx_data_i_64(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => tx_data_i_64(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => tx_data_i_64(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => tx_data_i_64(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => tx_data_i_64(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => tx_data_i_64(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => tx_data_i_64(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => tx_data_i_64(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => tx_data_i_64(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => tx_data_i_64(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(0),
      I1 => tx_data_i_64(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(1),
      I1 => tx_data_i_64(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(2),
      I1 => tx_data_i_64(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(3),
      I1 => tx_data_i_64(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(4),
      I1 => tx_data_i_64(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler_reg[57]_0\(5),
      I1 => tx_data_i_64(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => tx_data_i_64(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => tx_data_i_64(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => tx_data_i_64(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => tx_data_i_64(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => tx_data_i_64(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => tx_data_i_64(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => tx_data_i_64(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => tx_data_i_64(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => tx_data_i_64(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => tx_data_i_64(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => tx_data_i_64(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => tx_data_i_64(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => tx_data_i_64(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => tx_data_i_64(39),
      I2 => p_177_in,
      I3 => tx_data_i_64(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => tx_data_i_64(40),
      I2 => p_181_in,
      I3 => tx_data_i_64(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => tx_data_i_64(41),
      I2 => p_185_in,
      I3 => tx_data_i_64(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => tx_data_i_64(42),
      I2 => p_189_in,
      I3 => tx_data_i_64(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData056_out,
      Q => \^scrambler_reg[57]_0\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData060_out,
      Q => \^scrambler_reg[57]_0\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData064_out,
      Q => \^scrambler_reg[57]_0\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData068_out,
      Q => \^scrambler_reg[57]_0\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData072_out,
      Q => \^scrambler_reg[57]_0\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData076_out,
      Q => \^scrambler_reg[57]_0\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0208_out,
      Q => \^scrambler_reg[57]_0\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0212_out,
      Q => \^scrambler_reg[57]_0\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0216_out,
      Q => \^scrambler_reg[57]_0\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0220_out,
      Q => \^scrambler_reg[57]_0\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0224_out,
      Q => \^scrambler_reg[57]_0\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData0228_out,
      Q => \^scrambler_reg[57]_0\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => E(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SCRAMBLER_64B66B_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \txseq_counter_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SCRAMBLED_DATA_OUT : out STD_LOGIC_VECTOR ( 63 downto 0 );
    tx_data_i_0 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \scrambler_reg[0]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    user_clk : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_SCRAMBLER_64B66B_26 : entity is "aurora_64b66b_0_SCRAMBLER_64B66B";
end aurora_64b66b_0_SCRAMBLER_64B66B_26;

architecture STRUCTURE of aurora_64b66b_0_SCRAMBLER_64B66B_26 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1__1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1__1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1__1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1__1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1__1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1__1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1__1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \scrambler[57]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1__1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1__1\ : label is "soft_lutpair151";
begin
  E(0) <= \^e\(0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \txseq_counter_i_reg[3]\ <= \^txseq_counter_i_reg[3]\;
\SCRAMBLED_DATA_OUT[58]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => tx_data_i_0(52),
      I2 => \^q\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => tx_data_i_0(53),
      I2 => \^q\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => tx_data_i_0(54),
      I2 => \^q\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => tx_data_i_0(55),
      I2 => \^q\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => tx_data_i_0(56),
      I2 => \^q\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => tx_data_i_0(57),
      I2 => \^q\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => SCRAMBLED_DATA_OUT(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData040_out,
      Q => SCRAMBLED_DATA_OUT(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData044_out,
      Q => SCRAMBLED_DATA_OUT(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData048_out,
      Q => SCRAMBLED_DATA_OUT(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData052_out,
      Q => SCRAMBLED_DATA_OUT(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData056_out,
      Q => SCRAMBLED_DATA_OUT(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData060_out,
      Q => SCRAMBLED_DATA_OUT(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData064_out,
      Q => SCRAMBLED_DATA_OUT(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData068_out,
      Q => SCRAMBLED_DATA_OUT(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData072_out,
      Q => SCRAMBLED_DATA_OUT(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData076_out,
      Q => SCRAMBLED_DATA_OUT(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => SCRAMBLED_DATA_OUT(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData080_out,
      Q => SCRAMBLED_DATA_OUT(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData084_out,
      Q => SCRAMBLED_DATA_OUT(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData088_out,
      Q => SCRAMBLED_DATA_OUT(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData092_out,
      Q => SCRAMBLED_DATA_OUT(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData096_out,
      Q => SCRAMBLED_DATA_OUT(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => SCRAMBLED_DATA_OUT(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => SCRAMBLED_DATA_OUT(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => SCRAMBLED_DATA_OUT(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => SCRAMBLED_DATA_OUT(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => SCRAMBLED_DATA_OUT(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => SCRAMBLED_DATA_OUT(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => SCRAMBLED_DATA_OUT(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => SCRAMBLED_DATA_OUT(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => SCRAMBLED_DATA_OUT(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => SCRAMBLED_DATA_OUT(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => SCRAMBLED_DATA_OUT(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => SCRAMBLED_DATA_OUT(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => SCRAMBLED_DATA_OUT(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => SCRAMBLED_DATA_OUT(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => SCRAMBLED_DATA_OUT(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => SCRAMBLED_DATA_OUT(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => SCRAMBLED_DATA_OUT(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => SCRAMBLED_DATA_OUT(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => SCRAMBLED_DATA_OUT(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => SCRAMBLED_DATA_OUT(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => SCRAMBLED_DATA_OUT(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => SCRAMBLED_DATA_OUT(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => SCRAMBLED_DATA_OUT(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => SCRAMBLED_DATA_OUT(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => SCRAMBLED_DATA_OUT(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => SCRAMBLED_DATA_OUT(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => SCRAMBLED_DATA_OUT(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => SCRAMBLED_DATA_OUT(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => SCRAMBLED_DATA_OUT(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => SCRAMBLED_DATA_OUT(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => SCRAMBLED_DATA_OUT(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => SCRAMBLED_DATA_OUT(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => SCRAMBLED_DATA_OUT(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => SCRAMBLED_DATA_OUT(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => SCRAMBLED_DATA_OUT(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => SCRAMBLED_DATA_OUT(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0232_out,
      Q => SCRAMBLED_DATA_OUT(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0236_out,
      Q => SCRAMBLED_DATA_OUT(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => SCRAMBLED_DATA_OUT(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0240_out,
      Q => SCRAMBLED_DATA_OUT(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0244_out,
      Q => SCRAMBLED_DATA_OUT(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0248_out,
      Q => SCRAMBLED_DATA_OUT(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0252_out,
      Q => SCRAMBLED_DATA_OUT(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData024_out,
      Q => SCRAMBLED_DATA_OUT(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData028_out,
      Q => SCRAMBLED_DATA_OUT(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData032_out,
      Q => SCRAMBLED_DATA_OUT(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData036_out,
      Q => SCRAMBLED_DATA_OUT(9),
      R => '0'
    );
\scrambler[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => tx_data_i_0(43),
      I2 => p_193_in,
      I3 => tx_data_i_0(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => tx_data_i_0(44),
      I2 => p_197_in,
      I3 => tx_data_i_0(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => tx_data_i_0(45),
      I2 => p_201_in,
      I3 => tx_data_i_0(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => tx_data_i_0(46),
      I2 => p_205_in,
      I3 => tx_data_i_0(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => tx_data_i_0(47),
      I2 => p_209_in,
      I3 => tx_data_i_0(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => tx_data_i_0(48),
      I2 => p_213_in,
      I3 => tx_data_i_0(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => tx_data_i_0(49),
      I2 => p_217_in,
      I3 => tx_data_i_0(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => tx_data_i_0(50),
      I2 => p_221_in,
      I3 => tx_data_i_0(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => tx_data_i_0(51),
      I2 => p_225_in,
      I3 => tx_data_i_0(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(6),
      I1 => tx_data_i_0(52),
      I2 => p_229_in,
      I3 => tx_data_i_0(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(7),
      I1 => tx_data_i_0(53),
      I2 => p_233_in,
      I3 => tx_data_i_0(14),
      I4 => \^q\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(8),
      I1 => tx_data_i_0(54),
      I2 => p_237_in,
      I3 => tx_data_i_0(15),
      I4 => \^q\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(9),
      I1 => tx_data_i_0(55),
      I2 => p_241_in,
      I3 => tx_data_i_0(16),
      I4 => \^q\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(10),
      I1 => tx_data_i_0(56),
      I2 => p_245_in,
      I3 => tx_data_i_0(17),
      I4 => \^q\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^q\(11),
      I1 => tx_data_i_0(57),
      I2 => p_249_in,
      I3 => tx_data_i_0(18),
      I4 => \^q\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => tx_data_i_0(19),
      I2 => \^q\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => tx_data_i_0(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => tx_data_i_0(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => tx_data_i_0(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => tx_data_i_0(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => tx_data_i_0(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => tx_data_i_0(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => tx_data_i_0(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => tx_data_i_0(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => tx_data_i_0(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => tx_data_i_0(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => tx_data_i_0(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => tx_data_i_0(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => tx_data_i_0(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => tx_data_i_0(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(1),
      I1 => tx_data_i_0(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(2),
      I1 => tx_data_i_0(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(3),
      I1 => tx_data_i_0(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(4),
      I1 => tx_data_i_0(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(5),
      I1 => tx_data_i_0(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => tx_data_i_0(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => tx_data_i_0(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => tx_data_i_0(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => tx_data_i_0(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => tx_data_i_0(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => tx_data_i_0(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => tx_data_i_0(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => tx_data_i_0(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => tx_data_i_0(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => tx_data_i_0(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => tx_data_i_0(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => tx_data_i_0(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => tx_data_i_0(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^txseq_counter_i_reg[3]\,
      I1 => \scrambler_reg[0]_0\(6),
      I2 => \scrambler_reg[0]_0\(5),
      O => \^e\(0)
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \scrambler_reg[0]_0\(3),
      I1 => \scrambler_reg[0]_0\(2),
      I2 => \scrambler_reg[0]_0\(0),
      I3 => \scrambler_reg[0]_0\(1),
      I4 => \scrambler_reg[0]_0\(4),
      O => \^txseq_counter_i_reg[3]\
    );
\scrambler[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => tx_data_i_0(39),
      I2 => p_177_in,
      I3 => tx_data_i_0(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => tx_data_i_0(40),
      I2 => p_181_in,
      I3 => tx_data_i_0(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => tx_data_i_0(41),
      I2 => p_185_in,
      I3 => tx_data_i_0(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => tx_data_i_0(42),
      I2 => p_189_in,
      I3 => tx_data_i_0(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData056_out,
      Q => \^q\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData060_out,
      Q => \^q\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData064_out,
      Q => \^q\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData068_out,
      Q => \^q\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData072_out,
      Q => \^q\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData076_out,
      Q => \^q\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0208_out,
      Q => \^q\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0212_out,
      Q => \^q\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0216_out,
      Q => \^q\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0220_out,
      Q => \^q\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0224_out,
      Q => \^q\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData0228_out,
      Q => \^q\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => \SCRAMBLED_DATA_OUT_reg[5]_0\(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => \^e\(0),
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_STANDARD_CC_MODULE is
  port (
    do_cc_r_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    CHANNEL_UP_RX_IF : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC
  );
end aurora_64b66b_0_STANDARD_CC_MODULE;

architecture STRUCTURE of aurora_64b66b_0_STANDARD_CC_MODULE is
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  Q <= \^q\;
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => \p_1_in__0\
    );
DO_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => reset_r,
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => \^q\,
      R => SR
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => CHANNEL_UP_RX_IF,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => SR
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => CHANNEL_UP_RX_IF,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => CHANNEL_UP_RX_IF,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => SR,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SYM_DEC is
  port (
    rx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remote_rdy_cntr_reg[1]_0\ : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ILLEGAL_BTF_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    RX_HEADER_1_REG_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATAVALID_IN_REG : in STD_LOGIC;
    \rx_na_idles_cntr_reg[0]_0\ : in STD_LOGIC;
    \RX_DATA_REG_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end aurora_64b66b_0_SYM_DEC;

architecture STRUCTURE of aurora_64b66b_0_SYM_DEC is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal \ILLEGAL_BTF_i_2__1_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_3__1_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_4__1_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_5__1_n_0\ : STD_LOGIC;
  signal \RX_IDLE_i_2__1_n_0\ : STD_LOGIC;
  signal \RX_NA_IDLE_i_2__1_n_0\ : STD_LOGIC;
  signal RX_NA_IDLE_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \remote_rdy_cntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1__1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ILLEGAL_BTF_i_3__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \RX_NA_IDLE_i_2__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1__1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of remote_ready_r_i_3 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2__1\ : label is "soft_lutpair204";
begin
\ILLEGAL_BTF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000EEEB0000"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_2__1_n_0\,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => \ILLEGAL_BTF_i_3__1_n_0\,
      I5 => p_0_in(5),
      O => ILLEGAL_BTF0
    );
\ILLEGAL_BTF_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_4__1_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => \ILLEGAL_BTF_i_5__1_n_0\,
      O => \ILLEGAL_BTF_i_2__1_n_0\
    );
\ILLEGAL_BTF_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \ILLEGAL_BTF_i_3__1_n_0\
    );
\ILLEGAL_BTF_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => \ILLEGAL_BTF_i_4__1_n_0\
    );
\ILLEGAL_BTF_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \ILLEGAL_BTF_i_5__1_n_0\
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => ILLEGAL_BTF_reg_0
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_1_REG_reg_0(0),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_1_REG_reg_0(1),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_IDLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \RX_IDLE_i_2__1_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      I5 => \ILLEGAL_BTF_i_2__1_n_0\,
      O => rx_idle_c
    );
\RX_IDLE_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      O => \RX_IDLE_i_2__1_n_0\
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_idle_c,
      Q => got_idles_i(0),
      R => ILLEGAL_BTF_reg_0
    );
\RX_NA_IDLE_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \RX_NA_IDLE_i_2__1_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => \ILLEGAL_BTF_i_2__1_n_0\,
      O => rx_na_idle_c
    );
\RX_NA_IDLE_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      O => \RX_NA_IDLE_i_2__1_n_0\
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE_reg_n_0,
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i(0),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => ILLEGAL_BTF_reg_0
    );
\remote_rdy_cntr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2__1_n_0\,
      O => \remote_rdy_cntr[0]_i_1__1_n_0\
    );
\remote_rdy_cntr[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_3__1_n_0\,
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(1),
      I4 => rx_na_idles_cntr_reg(4),
      I5 => \rx_na_idles_cntr_reg[0]_0\,
      O => \remote_rdy_cntr[0]_i_2__1_n_0\
    );
\remote_rdy_cntr[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_3__1_n_0\
    );
\remote_rdy_cntr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC6C"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2__1_n_0\,
      O => \remote_rdy_cntr[1]_i_1__1_n_0\
    );
\remote_rdy_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5AA"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2__1_n_0\,
      O => \remote_rdy_cntr[2]_i_1__1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[0]_i_1__1_n_0\,
      Q => remote_rdy_cntr(0),
      R => '0'
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[1]_i_1__1_n_0\,
      Q => remote_rdy_cntr(1),
      R => '0'
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[2]_i_1__1_n_0\,
      Q => remote_rdy_cntr(2),
      R => '0'
    );
\remote_ready_det_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_3__1_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => \ILLEGAL_BTF_i_2__1_n_0\,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => ILLEGAL_BTF_reg_0
    );
remote_ready_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => remote_rdy_cntr(1),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(0),
      O => \remote_rdy_cntr_reg[1]_0\
    );
\rx_na_idles_cntr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \rx_na_idles_cntr[4]_i_1__1_n_0\
    );
\rx_na_idles_cntr[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1__1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1__1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1__1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1__1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SYM_DEC_10 is
  port (
    rx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remote_rdy_cntr_reg[1]_0\ : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    RX_IDLE_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    RX_HEADER_1_REG_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATAVALID_IN_REG : in STD_LOGIC;
    \rx_na_idles_cntr_reg[0]_0\ : in STD_LOGIC;
    remote_ready_r_reg : in STD_LOGIC;
    remote_ready_r_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_SYM_DEC_10 : entity is "aurora_64b66b_0_SYM_DEC";
end aurora_64b66b_0_SYM_DEC_10;

architecture STRUCTURE of aurora_64b66b_0_SYM_DEC_10 is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal \ILLEGAL_BTF_i_2__0_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_3__0_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_4__0_n_0\ : STD_LOGIC;
  signal \ILLEGAL_BTF_i_5__0_n_0\ : STD_LOGIC;
  signal \RX_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal \RX_NA_IDLE_i_2__0_n_0\ : STD_LOGIC;
  signal RX_NA_IDLE_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \remote_rdy_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ILLEGAL_BTF_i_3__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \RX_NA_IDLE_i_2__0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3__0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1__0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2__0\ : label is "soft_lutpair193";
begin
\ILLEGAL_BTF_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000EEEB0000"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_2__0_n_0\,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => \ILLEGAL_BTF_i_3__0_n_0\,
      I5 => p_0_in(5),
      O => ILLEGAL_BTF0
    );
\ILLEGAL_BTF_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_4__0_n_0\,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => \ILLEGAL_BTF_i_5__0_n_0\,
      O => \ILLEGAL_BTF_i_2__0_n_0\
    );
\ILLEGAL_BTF_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \ILLEGAL_BTF_i_3__0_n_0\
    );
\ILLEGAL_BTF_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => \ILLEGAL_BTF_i_4__0_n_0\
    );
\ILLEGAL_BTF_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \ILLEGAL_BTF_i_5__0_n_0\
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => RX_IDLE_reg_0
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \RX_DATA_REG_reg[63]_0\(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_1_REG_reg_0(0),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => RX_HEADER_1_REG_reg_0(1),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \RX_IDLE_i_2__0_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      I5 => \ILLEGAL_BTF_i_2__0_n_0\,
      O => rx_idle_c
    );
\RX_IDLE_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      O => \RX_IDLE_i_2__0_n_0\
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_idle_c,
      Q => got_idles_i(0),
      R => RX_IDLE_reg_0
    );
\RX_NA_IDLE_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \RX_NA_IDLE_i_2__0_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => \ILLEGAL_BTF_i_2__0_n_0\,
      O => rx_na_idle_c
    );
\RX_NA_IDLE_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      O => \RX_NA_IDLE_i_2__0_n_0\
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE_reg_n_0,
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i(0),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => RX_IDLE_reg_0
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => RX_IDLE_reg_0
    );
\remote_rdy_cntr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2__0_n_0\,
      O => \remote_rdy_cntr[0]_i_1__0_n_0\
    );
\remote_rdy_cntr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_3__0_n_0\,
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(1),
      I4 => rx_na_idles_cntr_reg(4),
      I5 => \rx_na_idles_cntr_reg[0]_0\,
      O => \remote_rdy_cntr[0]_i_2__0_n_0\
    );
\remote_rdy_cntr[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_3__0_n_0\
    );
\remote_rdy_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC6C"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2__0_n_0\,
      O => \remote_rdy_cntr[1]_i_1__0_n_0\
    );
\remote_rdy_cntr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5AA"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2__0_n_0\,
      O => \remote_rdy_cntr[2]_i_1__0_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[0]_i_1__0_n_0\,
      Q => remote_rdy_cntr(0),
      R => '0'
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[1]_i_1__0_n_0\,
      Q => remote_rdy_cntr(1),
      R => '0'
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[2]_i_1__0_n_0\,
      Q => remote_rdy_cntr(2),
      R => '0'
    );
\remote_ready_det_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ILLEGAL_BTF_i_3__0_n_0\,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => \ILLEGAL_BTF_i_2__0_n_0\,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => RX_IDLE_reg_0
    );
remote_ready_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => remote_ready_r_reg,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => remote_ready_r_reg_0,
      O => \remote_rdy_cntr_reg[1]_0\
    );
\rx_na_idles_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SYM_DEC_16 is
  port (
    rx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXDATAVALID_IN_REG_reg_0 : out STD_LOGIC;
    \remote_rdy_cntr_reg[1]_0\ : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ILLEGAL_BTF_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_lanes_i : in STD_LOGIC;
    \rx_na_idles_cntr_reg[0]_0\ : in STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_SYM_DEC_16 : entity is "aurora_64b66b_0_SYM_DEC";
end aurora_64b66b_0_SYM_DEC_16;

architecture STRUCTURE of aurora_64b66b_0_SYM_DEC_16 is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal \^rxdatavalid_in_reg_reg_0\ : STD_LOGIC;
  signal RX_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ILLEGAL_BTF_i_3 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_2 : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of remote_ready_r_i_2 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair183";
begin
  RXDATAVALID_IN_REG_reg_0 <= \^rxdatavalid_in_reg_reg_0\;
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000EEEB0000"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => ILLEGAL_BTF_i_3_n_0,
      I5 => p_0_in(5),
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => ILLEGAL_BTF_i_5_n_0,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^rxdatavalid_in_reg_reg_0\,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => ILLEGAL_BTF_reg_0
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxdatavalid_to_lanes_i,
      Q => \^rxdatavalid_in_reg_reg_0\,
      R => '0'
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DO(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DOP(0),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => DOP(1),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => RX_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_idle_c
    );
RX_IDLE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      O => RX_IDLE_i_2_n_0
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_idle_c,
      Q => got_idles_i(0),
      R => ILLEGAL_BTF_reg_0
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => \^rxdatavalid_in_reg_reg_0\,
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE_reg_n_0,
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => \^rxdatavalid_in_reg_reg_0\,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i(0),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => ILLEGAL_BTF_reg_0
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => ILLEGAL_BTF_reg_0
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_3_n_0\,
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(1),
      I4 => rx_na_idles_cntr_reg(4),
      I5 => \rx_na_idles_cntr_reg[0]_0\,
      O => \remote_rdy_cntr[0]_i_2_n_0\
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC6C"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5AA"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[0]_i_1_n_0\,
      Q => remote_rdy_cntr(0),
      R => '0'
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr(1),
      R => '0'
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr(2),
      R => '0'
    );
remote_ready_det_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ILLEGAL_BTF_i_3_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => ILLEGAL_BTF_reg_0
    );
remote_ready_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => remote_rdy_cntr(1),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(0),
      O => \remote_rdy_cntr_reg[1]_0\
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => \rx_na_idles_cntr_reg[0]_0\,
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => RX_NA_IDLE_reg_n_0,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_TX_STREAM_CONTROL_SM is
  port (
    gen_cc_i : out STD_LOGIC_VECTOR ( 0 to 2 );
    extend_cc_r : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tvalid_0 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    TXDATAVALID_IN : in STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
end aurora_64b66b_0_TX_STREAM_CONTROL_SM;

architecture STRUCTURE of aurora_64b66b_0_TX_STREAM_CONTROL_SM is
  signal do_cc_r : STD_LOGIC;
  signal \^extend_cc_r\ : STD_LOGIC;
  signal extend_cc_r_i_1_n_0 : STD_LOGIC;
  signal tx_dst_rdy_n_i : STD_LOGIC;
  signal \tx_dst_rdy_n_r0__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_PE_DATA_V[0]_i_1\ : label is "soft_lutpair248";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of gen_cc_flop_0_i : label is "VCC:CE";
  attribute BOX_TYPE of gen_cc_flop_1_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_1_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of gen_cc_flop_1_i : label is "VCC:CE";
  attribute BOX_TYPE of gen_cc_flop_2_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_2_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of gen_cc_flop_2_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair248";
begin
  extend_cc_r <= \^extend_cc_r\;
\TX_PE_DATA_V[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => tx_dst_rdy_n_i,
      O => s_axi_tx_tvalid_0
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r_reg0,
      Q => do_cc_r,
      R => '0'
    );
extend_cc_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^extend_cc_r\,
      I1 => TXDATAVALID_IN,
      I2 => Q,
      O => extend_cc_r_i_1_n_0
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => extend_cc_r_i_1_n_0,
      Q => \^extend_cc_r\,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r,
      Q => gen_cc_i(0),
      R => R0
    );
gen_cc_flop_1_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r,
      Q => gen_cc_i(1),
      R => R0
    );
gen_cc_flop_2_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => do_cc_r,
      Q => gen_cc_i(2),
      R => R0
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_dst_rdy_n_i,
      O => s_axi_tx_tready
    );
tx_dst_rdy_n_r0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => TXDATAVALID_IN,
      I1 => Q,
      I2 => do_cc_r,
      O => \tx_dst_rdy_n_r0__0\
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_dst_rdy_n_r0__0\,
      Q => tx_dst_rdy_n_i,
      S => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_TX_STREAM_DATAPATH is
  port (
    tx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 191 downto 0 );
    \TX_PE_DATA_V_reg[0]_0\ : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 191 )
  );
end aurora_64b66b_0_TX_STREAM_DATAPATH;

architecture STRUCTURE of aurora_64b66b_0_TX_STREAM_DATAPATH is
begin
\TX_PE_DATA_V_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \TX_PE_DATA_V_reg[0]_0\,
      Q => tx_pe_data_v_i(0),
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => \TX_PE_DATA_reg[0]_0\(191),
      R => '0'
    );
\TX_PE_DATA_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(100),
      Q => \TX_PE_DATA_reg[0]_0\(91),
      R => '0'
    );
\TX_PE_DATA_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(101),
      Q => \TX_PE_DATA_reg[0]_0\(90),
      R => '0'
    );
\TX_PE_DATA_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(102),
      Q => \TX_PE_DATA_reg[0]_0\(89),
      R => '0'
    );
\TX_PE_DATA_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(103),
      Q => \TX_PE_DATA_reg[0]_0\(88),
      R => '0'
    );
\TX_PE_DATA_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(104),
      Q => \TX_PE_DATA_reg[0]_0\(87),
      R => '0'
    );
\TX_PE_DATA_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(105),
      Q => \TX_PE_DATA_reg[0]_0\(86),
      R => '0'
    );
\TX_PE_DATA_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(106),
      Q => \TX_PE_DATA_reg[0]_0\(85),
      R => '0'
    );
\TX_PE_DATA_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(107),
      Q => \TX_PE_DATA_reg[0]_0\(84),
      R => '0'
    );
\TX_PE_DATA_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(108),
      Q => \TX_PE_DATA_reg[0]_0\(83),
      R => '0'
    );
\TX_PE_DATA_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(109),
      Q => \TX_PE_DATA_reg[0]_0\(82),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => \TX_PE_DATA_reg[0]_0\(181),
      R => '0'
    );
\TX_PE_DATA_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(110),
      Q => \TX_PE_DATA_reg[0]_0\(81),
      R => '0'
    );
\TX_PE_DATA_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(111),
      Q => \TX_PE_DATA_reg[0]_0\(80),
      R => '0'
    );
\TX_PE_DATA_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(112),
      Q => \TX_PE_DATA_reg[0]_0\(79),
      R => '0'
    );
\TX_PE_DATA_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(113),
      Q => \TX_PE_DATA_reg[0]_0\(78),
      R => '0'
    );
\TX_PE_DATA_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(114),
      Q => \TX_PE_DATA_reg[0]_0\(77),
      R => '0'
    );
\TX_PE_DATA_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(115),
      Q => \TX_PE_DATA_reg[0]_0\(76),
      R => '0'
    );
\TX_PE_DATA_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(116),
      Q => \TX_PE_DATA_reg[0]_0\(75),
      R => '0'
    );
\TX_PE_DATA_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(117),
      Q => \TX_PE_DATA_reg[0]_0\(74),
      R => '0'
    );
\TX_PE_DATA_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(118),
      Q => \TX_PE_DATA_reg[0]_0\(73),
      R => '0'
    );
\TX_PE_DATA_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(119),
      Q => \TX_PE_DATA_reg[0]_0\(72),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => \TX_PE_DATA_reg[0]_0\(180),
      R => '0'
    );
\TX_PE_DATA_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(120),
      Q => \TX_PE_DATA_reg[0]_0\(71),
      R => '0'
    );
\TX_PE_DATA_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(121),
      Q => \TX_PE_DATA_reg[0]_0\(70),
      R => '0'
    );
\TX_PE_DATA_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(122),
      Q => \TX_PE_DATA_reg[0]_0\(69),
      R => '0'
    );
\TX_PE_DATA_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(123),
      Q => \TX_PE_DATA_reg[0]_0\(68),
      R => '0'
    );
\TX_PE_DATA_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(124),
      Q => \TX_PE_DATA_reg[0]_0\(67),
      R => '0'
    );
\TX_PE_DATA_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(125),
      Q => \TX_PE_DATA_reg[0]_0\(66),
      R => '0'
    );
\TX_PE_DATA_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(126),
      Q => \TX_PE_DATA_reg[0]_0\(65),
      R => '0'
    );
\TX_PE_DATA_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(127),
      Q => \TX_PE_DATA_reg[0]_0\(64),
      R => '0'
    );
\TX_PE_DATA_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(128),
      Q => \TX_PE_DATA_reg[0]_0\(63),
      R => '0'
    );
\TX_PE_DATA_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(129),
      Q => \TX_PE_DATA_reg[0]_0\(62),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => \TX_PE_DATA_reg[0]_0\(179),
      R => '0'
    );
\TX_PE_DATA_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(130),
      Q => \TX_PE_DATA_reg[0]_0\(61),
      R => '0'
    );
\TX_PE_DATA_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(131),
      Q => \TX_PE_DATA_reg[0]_0\(60),
      R => '0'
    );
\TX_PE_DATA_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(132),
      Q => \TX_PE_DATA_reg[0]_0\(59),
      R => '0'
    );
\TX_PE_DATA_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(133),
      Q => \TX_PE_DATA_reg[0]_0\(58),
      R => '0'
    );
\TX_PE_DATA_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(134),
      Q => \TX_PE_DATA_reg[0]_0\(57),
      R => '0'
    );
\TX_PE_DATA_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(135),
      Q => \TX_PE_DATA_reg[0]_0\(56),
      R => '0'
    );
\TX_PE_DATA_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(136),
      Q => \TX_PE_DATA_reg[0]_0\(55),
      R => '0'
    );
\TX_PE_DATA_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(137),
      Q => \TX_PE_DATA_reg[0]_0\(54),
      R => '0'
    );
\TX_PE_DATA_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(138),
      Q => \TX_PE_DATA_reg[0]_0\(53),
      R => '0'
    );
\TX_PE_DATA_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(139),
      Q => \TX_PE_DATA_reg[0]_0\(52),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => \TX_PE_DATA_reg[0]_0\(178),
      R => '0'
    );
\TX_PE_DATA_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(140),
      Q => \TX_PE_DATA_reg[0]_0\(51),
      R => '0'
    );
\TX_PE_DATA_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(141),
      Q => \TX_PE_DATA_reg[0]_0\(50),
      R => '0'
    );
\TX_PE_DATA_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(142),
      Q => \TX_PE_DATA_reg[0]_0\(49),
      R => '0'
    );
\TX_PE_DATA_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(143),
      Q => \TX_PE_DATA_reg[0]_0\(48),
      R => '0'
    );
\TX_PE_DATA_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(144),
      Q => \TX_PE_DATA_reg[0]_0\(47),
      R => '0'
    );
\TX_PE_DATA_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(145),
      Q => \TX_PE_DATA_reg[0]_0\(46),
      R => '0'
    );
\TX_PE_DATA_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(146),
      Q => \TX_PE_DATA_reg[0]_0\(45),
      R => '0'
    );
\TX_PE_DATA_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(147),
      Q => \TX_PE_DATA_reg[0]_0\(44),
      R => '0'
    );
\TX_PE_DATA_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(148),
      Q => \TX_PE_DATA_reg[0]_0\(43),
      R => '0'
    );
\TX_PE_DATA_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(149),
      Q => \TX_PE_DATA_reg[0]_0\(42),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => \TX_PE_DATA_reg[0]_0\(177),
      R => '0'
    );
\TX_PE_DATA_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(150),
      Q => \TX_PE_DATA_reg[0]_0\(41),
      R => '0'
    );
\TX_PE_DATA_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(151),
      Q => \TX_PE_DATA_reg[0]_0\(40),
      R => '0'
    );
\TX_PE_DATA_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(152),
      Q => \TX_PE_DATA_reg[0]_0\(39),
      R => '0'
    );
\TX_PE_DATA_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(153),
      Q => \TX_PE_DATA_reg[0]_0\(38),
      R => '0'
    );
\TX_PE_DATA_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(154),
      Q => \TX_PE_DATA_reg[0]_0\(37),
      R => '0'
    );
\TX_PE_DATA_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(155),
      Q => \TX_PE_DATA_reg[0]_0\(36),
      R => '0'
    );
\TX_PE_DATA_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(156),
      Q => \TX_PE_DATA_reg[0]_0\(35),
      R => '0'
    );
\TX_PE_DATA_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(157),
      Q => \TX_PE_DATA_reg[0]_0\(34),
      R => '0'
    );
\TX_PE_DATA_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(158),
      Q => \TX_PE_DATA_reg[0]_0\(33),
      R => '0'
    );
\TX_PE_DATA_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(159),
      Q => \TX_PE_DATA_reg[0]_0\(32),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => \TX_PE_DATA_reg[0]_0\(176),
      R => '0'
    );
\TX_PE_DATA_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(160),
      Q => \TX_PE_DATA_reg[0]_0\(31),
      R => '0'
    );
\TX_PE_DATA_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(161),
      Q => \TX_PE_DATA_reg[0]_0\(30),
      R => '0'
    );
\TX_PE_DATA_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(162),
      Q => \TX_PE_DATA_reg[0]_0\(29),
      R => '0'
    );
\TX_PE_DATA_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(163),
      Q => \TX_PE_DATA_reg[0]_0\(28),
      R => '0'
    );
\TX_PE_DATA_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(164),
      Q => \TX_PE_DATA_reg[0]_0\(27),
      R => '0'
    );
\TX_PE_DATA_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(165),
      Q => \TX_PE_DATA_reg[0]_0\(26),
      R => '0'
    );
\TX_PE_DATA_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(166),
      Q => \TX_PE_DATA_reg[0]_0\(25),
      R => '0'
    );
\TX_PE_DATA_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(167),
      Q => \TX_PE_DATA_reg[0]_0\(24),
      R => '0'
    );
\TX_PE_DATA_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(168),
      Q => \TX_PE_DATA_reg[0]_0\(23),
      R => '0'
    );
\TX_PE_DATA_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(169),
      Q => \TX_PE_DATA_reg[0]_0\(22),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => \TX_PE_DATA_reg[0]_0\(175),
      R => '0'
    );
\TX_PE_DATA_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(170),
      Q => \TX_PE_DATA_reg[0]_0\(21),
      R => '0'
    );
\TX_PE_DATA_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(171),
      Q => \TX_PE_DATA_reg[0]_0\(20),
      R => '0'
    );
\TX_PE_DATA_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(172),
      Q => \TX_PE_DATA_reg[0]_0\(19),
      R => '0'
    );
\TX_PE_DATA_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(173),
      Q => \TX_PE_DATA_reg[0]_0\(18),
      R => '0'
    );
\TX_PE_DATA_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(174),
      Q => \TX_PE_DATA_reg[0]_0\(17),
      R => '0'
    );
\TX_PE_DATA_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(175),
      Q => \TX_PE_DATA_reg[0]_0\(16),
      R => '0'
    );
\TX_PE_DATA_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(176),
      Q => \TX_PE_DATA_reg[0]_0\(15),
      R => '0'
    );
\TX_PE_DATA_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(177),
      Q => \TX_PE_DATA_reg[0]_0\(14),
      R => '0'
    );
\TX_PE_DATA_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(178),
      Q => \TX_PE_DATA_reg[0]_0\(13),
      R => '0'
    );
\TX_PE_DATA_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(179),
      Q => \TX_PE_DATA_reg[0]_0\(12),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => \TX_PE_DATA_reg[0]_0\(174),
      R => '0'
    );
\TX_PE_DATA_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(180),
      Q => \TX_PE_DATA_reg[0]_0\(11),
      R => '0'
    );
\TX_PE_DATA_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(181),
      Q => \TX_PE_DATA_reg[0]_0\(10),
      R => '0'
    );
\TX_PE_DATA_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(182),
      Q => \TX_PE_DATA_reg[0]_0\(9),
      R => '0'
    );
\TX_PE_DATA_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(183),
      Q => \TX_PE_DATA_reg[0]_0\(8),
      R => '0'
    );
\TX_PE_DATA_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(184),
      Q => \TX_PE_DATA_reg[0]_0\(7),
      R => '0'
    );
\TX_PE_DATA_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(185),
      Q => \TX_PE_DATA_reg[0]_0\(6),
      R => '0'
    );
\TX_PE_DATA_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(186),
      Q => \TX_PE_DATA_reg[0]_0\(5),
      R => '0'
    );
\TX_PE_DATA_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(187),
      Q => \TX_PE_DATA_reg[0]_0\(4),
      R => '0'
    );
\TX_PE_DATA_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(188),
      Q => \TX_PE_DATA_reg[0]_0\(3),
      R => '0'
    );
\TX_PE_DATA_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(189),
      Q => \TX_PE_DATA_reg[0]_0\(2),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => \TX_PE_DATA_reg[0]_0\(173),
      R => '0'
    );
\TX_PE_DATA_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(190),
      Q => \TX_PE_DATA_reg[0]_0\(1),
      R => '0'
    );
\TX_PE_DATA_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(191),
      Q => \TX_PE_DATA_reg[0]_0\(0),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => \TX_PE_DATA_reg[0]_0\(172),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => \TX_PE_DATA_reg[0]_0\(190),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => \TX_PE_DATA_reg[0]_0\(171),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => \TX_PE_DATA_reg[0]_0\(170),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => \TX_PE_DATA_reg[0]_0\(169),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => \TX_PE_DATA_reg[0]_0\(168),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => \TX_PE_DATA_reg[0]_0\(167),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => \TX_PE_DATA_reg[0]_0\(166),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => \TX_PE_DATA_reg[0]_0\(165),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => \TX_PE_DATA_reg[0]_0\(164),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => \TX_PE_DATA_reg[0]_0\(163),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => \TX_PE_DATA_reg[0]_0\(162),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => \TX_PE_DATA_reg[0]_0\(189),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => \TX_PE_DATA_reg[0]_0\(161),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => \TX_PE_DATA_reg[0]_0\(160),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => \TX_PE_DATA_reg[0]_0\(159),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => \TX_PE_DATA_reg[0]_0\(158),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => \TX_PE_DATA_reg[0]_0\(157),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => \TX_PE_DATA_reg[0]_0\(156),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => \TX_PE_DATA_reg[0]_0\(155),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => \TX_PE_DATA_reg[0]_0\(154),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => \TX_PE_DATA_reg[0]_0\(153),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => \TX_PE_DATA_reg[0]_0\(152),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => \TX_PE_DATA_reg[0]_0\(188),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => \TX_PE_DATA_reg[0]_0\(151),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => \TX_PE_DATA_reg[0]_0\(150),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => \TX_PE_DATA_reg[0]_0\(149),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => \TX_PE_DATA_reg[0]_0\(148),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => \TX_PE_DATA_reg[0]_0\(147),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => \TX_PE_DATA_reg[0]_0\(146),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => \TX_PE_DATA_reg[0]_0\(145),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => \TX_PE_DATA_reg[0]_0\(144),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => \TX_PE_DATA_reg[0]_0\(143),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => \TX_PE_DATA_reg[0]_0\(142),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => \TX_PE_DATA_reg[0]_0\(187),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => \TX_PE_DATA_reg[0]_0\(141),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => \TX_PE_DATA_reg[0]_0\(140),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => \TX_PE_DATA_reg[0]_0\(139),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => \TX_PE_DATA_reg[0]_0\(138),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => \TX_PE_DATA_reg[0]_0\(137),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => \TX_PE_DATA_reg[0]_0\(136),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => \TX_PE_DATA_reg[0]_0\(135),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => \TX_PE_DATA_reg[0]_0\(134),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => \TX_PE_DATA_reg[0]_0\(133),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => \TX_PE_DATA_reg[0]_0\(132),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => \TX_PE_DATA_reg[0]_0\(186),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => \TX_PE_DATA_reg[0]_0\(131),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => \TX_PE_DATA_reg[0]_0\(130),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => \TX_PE_DATA_reg[0]_0\(129),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => \TX_PE_DATA_reg[0]_0\(128),
      R => '0'
    );
\TX_PE_DATA_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(64),
      Q => \TX_PE_DATA_reg[0]_0\(127),
      R => '0'
    );
\TX_PE_DATA_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(65),
      Q => \TX_PE_DATA_reg[0]_0\(126),
      R => '0'
    );
\TX_PE_DATA_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(66),
      Q => \TX_PE_DATA_reg[0]_0\(125),
      R => '0'
    );
\TX_PE_DATA_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(67),
      Q => \TX_PE_DATA_reg[0]_0\(124),
      R => '0'
    );
\TX_PE_DATA_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(68),
      Q => \TX_PE_DATA_reg[0]_0\(123),
      R => '0'
    );
\TX_PE_DATA_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(69),
      Q => \TX_PE_DATA_reg[0]_0\(122),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => \TX_PE_DATA_reg[0]_0\(185),
      R => '0'
    );
\TX_PE_DATA_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(70),
      Q => \TX_PE_DATA_reg[0]_0\(121),
      R => '0'
    );
\TX_PE_DATA_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(71),
      Q => \TX_PE_DATA_reg[0]_0\(120),
      R => '0'
    );
\TX_PE_DATA_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(72),
      Q => \TX_PE_DATA_reg[0]_0\(119),
      R => '0'
    );
\TX_PE_DATA_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(73),
      Q => \TX_PE_DATA_reg[0]_0\(118),
      R => '0'
    );
\TX_PE_DATA_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(74),
      Q => \TX_PE_DATA_reg[0]_0\(117),
      R => '0'
    );
\TX_PE_DATA_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(75),
      Q => \TX_PE_DATA_reg[0]_0\(116),
      R => '0'
    );
\TX_PE_DATA_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(76),
      Q => \TX_PE_DATA_reg[0]_0\(115),
      R => '0'
    );
\TX_PE_DATA_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(77),
      Q => \TX_PE_DATA_reg[0]_0\(114),
      R => '0'
    );
\TX_PE_DATA_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(78),
      Q => \TX_PE_DATA_reg[0]_0\(113),
      R => '0'
    );
\TX_PE_DATA_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(79),
      Q => \TX_PE_DATA_reg[0]_0\(112),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => \TX_PE_DATA_reg[0]_0\(184),
      R => '0'
    );
\TX_PE_DATA_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(80),
      Q => \TX_PE_DATA_reg[0]_0\(111),
      R => '0'
    );
\TX_PE_DATA_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(81),
      Q => \TX_PE_DATA_reg[0]_0\(110),
      R => '0'
    );
\TX_PE_DATA_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(82),
      Q => \TX_PE_DATA_reg[0]_0\(109),
      R => '0'
    );
\TX_PE_DATA_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(83),
      Q => \TX_PE_DATA_reg[0]_0\(108),
      R => '0'
    );
\TX_PE_DATA_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(84),
      Q => \TX_PE_DATA_reg[0]_0\(107),
      R => '0'
    );
\TX_PE_DATA_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(85),
      Q => \TX_PE_DATA_reg[0]_0\(106),
      R => '0'
    );
\TX_PE_DATA_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(86),
      Q => \TX_PE_DATA_reg[0]_0\(105),
      R => '0'
    );
\TX_PE_DATA_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(87),
      Q => \TX_PE_DATA_reg[0]_0\(104),
      R => '0'
    );
\TX_PE_DATA_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(88),
      Q => \TX_PE_DATA_reg[0]_0\(103),
      R => '0'
    );
\TX_PE_DATA_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(89),
      Q => \TX_PE_DATA_reg[0]_0\(102),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => \TX_PE_DATA_reg[0]_0\(183),
      R => '0'
    );
\TX_PE_DATA_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(90),
      Q => \TX_PE_DATA_reg[0]_0\(101),
      R => '0'
    );
\TX_PE_DATA_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(91),
      Q => \TX_PE_DATA_reg[0]_0\(100),
      R => '0'
    );
\TX_PE_DATA_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(92),
      Q => \TX_PE_DATA_reg[0]_0\(99),
      R => '0'
    );
\TX_PE_DATA_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(93),
      Q => \TX_PE_DATA_reg[0]_0\(98),
      R => '0'
    );
\TX_PE_DATA_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(94),
      Q => \TX_PE_DATA_reg[0]_0\(97),
      R => '0'
    );
\TX_PE_DATA_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(95),
      Q => \TX_PE_DATA_reg[0]_0\(96),
      R => '0'
    );
\TX_PE_DATA_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(96),
      Q => \TX_PE_DATA_reg[0]_0\(95),
      R => '0'
    );
\TX_PE_DATA_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(97),
      Q => \TX_PE_DATA_reg[0]_0\(94),
      R => '0'
    );
\TX_PE_DATA_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(98),
      Q => \TX_PE_DATA_reg[0]_0\(93),
      R => '0'
    );
\TX_PE_DATA_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(99),
      Q => \TX_PE_DATA_reg[0]_0\(92),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => \TX_PE_DATA_reg[0]_0\(182),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_cdc_sync is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i_0 : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
end aurora_64b66b_0_cdc_sync;

architecture STRUCTURE of aurora_64b66b_0_cdc_sync is
  signal \begin_r_i_2__1_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal \ready_r_i_3__1_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
\begin_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i_0,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => RESET_LANES,
      I5 => \begin_r_i_2__1_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => \begin_r_i_2__1_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\ready_r_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => \ready_r_i_3__1_n_0\,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i_0,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
\ready_r_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => \ready_r_i_3__1_n_0\
    );
\rx_polarity_r_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => rx_polarity_r_reg,
      I1 => rx_polarity_r_reg_0,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_cdc_sync_13 is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i_1 : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_cdc_sync_13 : entity is "aurora_64b66b_0_cdc_sync";
end aurora_64b66b_0_cdc_sync_13;

architecture STRUCTURE of aurora_64b66b_0_cdc_sync_13 is
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal \ready_r_i_3__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i_1,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => RESET_LANES,
      I5 => \begin_r_i_2__0_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => \begin_r_i_2__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\ready_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => \ready_r_i_3__0_n_0\,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i_1,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
\ready_r_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => \ready_r_i_3__0_n_0\
    );
\rx_polarity_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => rx_polarity_r_reg,
      I1 => rx_polarity_r_reg_0,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_cdc_sync_19 is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i_2 : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_cdc_sync_19 : entity is "aurora_64b66b_0_cdc_sync";
end aurora_64b66b_0_cdc_sync_19;

architecture STRUCTURE of aurora_64b66b_0_cdc_sync_19 is
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i_2,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => RESET_LANES,
      I5 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => begin_r_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
ready_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => ready_r_i_3_n_0,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i_2,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => ready_r_i_3_n_0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => rx_polarity_r_reg,
      I1 => rx_polarity_r_reg_0,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_cdc_sync_27 is
  port (
    rxheadervalid_i_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxheadervalid_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_NEG_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_cdc_sync_27 : entity is "aurora_64b66b_0_cdc_sync";
end aurora_64b66b_0_cdc_sync_27;

architecture STRUCTURE of aurora_64b66b_0_cdc_sync_27 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
RX_NEG_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => rxheadervalid_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => RX_NEG_OUT_reg,
      I4 => s_level_out_d2,
      O => rxheadervalid_i_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_cdc_sync_28 is
  port (
    rxheadervalid_lane1_i_reg : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxheadervalid_lane1_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_NEG_OUT_LANE1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_cdc_sync_28 : entity is "aurora_64b66b_0_cdc_sync";
end aurora_64b66b_0_cdc_sync_28;

architecture STRUCTURE of aurora_64b66b_0_cdc_sync_28 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
RX_NEG_OUT_LANE1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => rxheadervalid_lane1_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => RX_NEG_OUT_LANE1_reg,
      I4 => s_level_out_d2,
      O => rxheadervalid_lane1_i_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_cdc_sync_29 is
  port (
    rxheadervalid_lane2_i_reg : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rxheadervalid_lane2_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RX_NEG_OUT_LANE2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_cdc_sync_29 : entity is "aurora_64b66b_0_cdc_sync";
end aurora_64b66b_0_cdc_sync_29;

architecture STRUCTURE of aurora_64b66b_0_cdc_sync_29 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
RX_NEG_OUT_LANE2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => rxheadervalid_lane2_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => RX_NEG_OUT_LANE2_reg,
      I4 => s_level_out_d2,
      O => rxheadervalid_lane2_i_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    rx_elastic_buf_err_int : in STD_LOGIC;
    p_level_in_d1_cdc_from_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized0\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => p_level_in_d1_cdc_from_reg_0,
      CE => '1',
      D => rx_elastic_buf_err_int,
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    gt_qplllock_in : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    mmcm_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized1\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= gt_qplllock_in;
gt_pll_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => mmcm_reset_i,
      O => gt_pll_lock
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized1_30\ is
  port (
    stg5_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    hard_err_rst_int_reg : in STD_LOGIC;
    hard_err_rst_int_reg_0 : in STD_LOGIC;
    hard_err_rst_int_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_rst_int : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized1_30\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized1_30\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized1_30\ is
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \hard_err_cntr_r_reg[0]\,
      I1 => \hard_err_cntr_r_reg[0]_0\,
      I2 => s_level_out_d5,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => E(0)
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020222020"
    )
        port map (
      I0 => hard_err_rst_int_i_2_n_0,
      I1 => rst_drp,
      I2 => \out\,
      I3 => reset_initclk,
      I4 => hard_err_rst_int_reg,
      I5 => hard_err_rst_int_reg_0,
      O => stg5_reg
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEFFAAAAAE00"
    )
        port map (
      I0 => hard_err_rst_int_reg_1,
      I1 => Q(2),
      I2 => Q(0),
      I3 => hard_err_rst_int_i_4_n_0,
      I4 => Q(1),
      I5 => hard_err_rst_int,
      O => hard_err_rst_int_i_2_n_0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => s_level_out_d5,
      I3 => \hard_err_cntr_r_reg[0]_0\,
      O => hard_err_rst_int_i_4_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized1_51\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    CHAN_BOND_RESET : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized1_51\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized1_51\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized1_51\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= CHAN_BOND_RESET;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => SR(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized1_59\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized1_59\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized1_59\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized1_59\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\CC_RXLOSSOFSYNC_OUT_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized1_63\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized1_63\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized1_63\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized1_63\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
\CC_RXLOSSOFSYNC_OUT_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized1_68\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized1_68\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized1_68\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized1_68\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized2\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized2_31\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized2_31\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized2_31\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized2_31\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized2_32\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d6_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized2_32\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized2_32\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized2_32\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d6_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized3\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    overflow_flag_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized3\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => overflow_flag_c,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized3_60\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    wr_err_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized3_60\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized3_60\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized3_60\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_c,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized3_62\ is
  port (
    rxchanisaligned1_out : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    overflow_flag_c : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    underflow_flag_c : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized3_62\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized3_62\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized3_62\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
rxchanisaligned_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => s_level_out_d5,
      O => rxchanisaligned1_out
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => overflow_flag_c,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized3_64\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    wr_err_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized3_64\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized3_64\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized3_64\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_c,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized3_67\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    overflow_flag_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized3_67\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized3_67\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized3_67\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => overflow_flag_c,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_cdc_sync__parameterized3_69\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    wr_err_c : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_cdc_sync__parameterized3_69\ : entity is "aurora_64b66b_0_cdc_sync";
end \aurora_64b66b_0_cdc_sync__parameterized3_69\;

architecture STRUCTURE of \aurora_64b66b_0_cdc_sync__parameterized3_69\ is
  signal s_level_out_bus_d1_aurora_64b66b_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_aurora_64b66b_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_aurora_64b66b_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_c,
      Q => s_level_out_d1_aurora_64b66b_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d1_aurora_64b66b_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_common_logic_cbcc is
  port (
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    cb_bit_err_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    start_cb_writes_lane1_i : in STD_LOGIC;
    start_cb_writes_lane2_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    second_cb_write_failed_reg_0 : in STD_LOGIC;
    second_cb_write_failed_reg_1 : in STD_LOGIC;
    any_vld_btf_i : in STD_LOGIC;
    any_vld_btf_lane1_i : in STD_LOGIC;
    any_vld_btf_lane2_i : in STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    all_vld_btf_out_reg_0 : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[0]_0\ : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[0]_1\ : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[0]_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_0_common_logic_cbcc;

architecture STRUCTURE of aurora_64b66b_0_common_logic_cbcc is
  signal \all_start_cb_writes_out0__0\ : STD_LOGIC;
  signal \all_vld_btf_out0__0\ : STD_LOGIC;
  signal cb_bit_err_out0 : STD_LOGIC;
  signal first_cb_to_fifo_wr_window0 : STD_LOGIC;
  signal first_cb_to_fifo_wr_window_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal first_cb_write_failed : STD_LOGIC;
  signal first_cb_write_failed_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal second_cb_write_failed : STD_LOGIC;
  signal \second_cb_write_failed0__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \first_cb_to_fifo_wr_window[3]_i_3\ : label is "soft_lutpair43";
begin
all_start_cb_writes_out0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => start_cb_writes_lane1_i,
      I1 => start_cb_writes_lane2_i,
      O => \all_start_cb_writes_out0__0\
    );
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => '1',
      D => \all_start_cb_writes_out0__0\,
      Q => in0,
      R => cbcc_fifo_reset_wr_clk
    );
all_vld_btf_out0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => any_vld_btf_i,
      I1 => any_vld_btf_lane1_i,
      I2 => any_vld_btf_lane2_i,
      O => \all_vld_btf_out0__0\
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => '1',
      D => \all_vld_btf_out0__0\,
      Q => all_vld_btf_flag_i,
      R => cbcc_fifo_reset_wr_clk
    );
cb_bit_err_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => first_cb_write_failed,
      I1 => second_cb_write_failed,
      O => cb_bit_err_out0
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => '1',
      D => cb_bit_err_out0,
      Q => cb_bit_err_i,
      R => cbcc_fifo_reset_wr_clk
    );
\first_cb_to_fifo_wr_window[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => first_cb_to_fifo_wr_window_reg(0),
      O => \p_0_in__9\(0)
    );
\first_cb_to_fifo_wr_window[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => first_cb_to_fifo_wr_window_reg(0),
      I1 => first_cb_to_fifo_wr_window_reg(1),
      O => \p_0_in__9\(1)
    );
\first_cb_to_fifo_wr_window[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => first_cb_to_fifo_wr_window_reg(0),
      I1 => first_cb_to_fifo_wr_window_reg(1),
      I2 => first_cb_to_fifo_wr_window_reg(2),
      O => \p_0_in__9\(2)
    );
\first_cb_to_fifo_wr_window[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg[0]_0\,
      I1 => \first_cb_to_fifo_wr_window_reg[0]_1\,
      I2 => \first_cb_to_fifo_wr_window_reg[0]_2\,
      O => first_cb_to_fifo_wr_window0
    );
\first_cb_to_fifo_wr_window[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => first_cb_to_fifo_wr_window_reg(2),
      I1 => first_cb_to_fifo_wr_window_reg(1),
      I2 => first_cb_to_fifo_wr_window_reg(0),
      I3 => first_cb_to_fifo_wr_window_reg(3),
      O => \p_0_in__9\(3)
    );
\first_cb_to_fifo_wr_window_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__9\(0),
      Q => first_cb_to_fifo_wr_window_reg(0),
      R => SR(0)
    );
\first_cb_to_fifo_wr_window_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__9\(1),
      Q => first_cb_to_fifo_wr_window_reg(1),
      R => SR(0)
    );
\first_cb_to_fifo_wr_window_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__9\(2),
      Q => first_cb_to_fifo_wr_window_reg(2),
      R => SR(0)
    );
\first_cb_to_fifo_wr_window_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => all_vld_btf_out_reg_0,
      CE => first_cb_to_fifo_wr_window0,
      D => \p_0_in__9\(3),
      Q => first_cb_to_fifo_wr_window_reg(3),
      R => SR(0)
    );
first_cb_write_failed_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => first_cb_to_fifo_wr_window_reg(0),
      I1 => first_cb_to_fifo_wr_window_reg(1),
      I2 => first_cb_to_fifo_wr_window_reg(2),
      I3 => first_cb_to_fifo_wr_window_reg(3),
      I4 => first_cb_write_failed,
      O => first_cb_write_failed_i_1_n_0
    );
first_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => all_vld_btf_out_reg_0,
      CE => '1',
      D => first_cb_write_failed_i_1_n_0,
      Q => first_cb_write_failed,
      R => cbcc_fifo_reset_wr_clk
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out\,
      I1 => second_cb_write_failed_reg_0,
      I2 => second_cb_write_failed_reg_1,
      O => \second_cb_write_failed0__0\
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => all_vld_btf_out_reg_0,
      CE => '1',
      D => \second_cb_write_failed0__0\,
      Q => second_cb_write_failed,
      R => cbcc_fifo_reset_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync is
  port (
    RESET : out STD_LOGIC;
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end aurora_64b66b_0_rst_sync;

architecture STRUCTURE of aurora_64b66b_0_rst_sync is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => RESET,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_12 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    stg5_reg_6 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_12 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_12;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_12 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2__0\ : label is "soft_lutpair198";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[55]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => txdatavalid_symgen_i,
      O => stg5_reg_2
    );
\TX_DATA[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(0),
      O => stg5_reg_3
    );
\TX_DATA[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(1),
      O => stg5_reg_4
    );
\TX_DATA[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(2),
      O => stg5_reg_5
    );
\TX_DATA[62]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(3),
      O => stg5_reg_6
    );
\TX_HEADER_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040454"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => TX_HEADER_1_reg_0(0),
      I2 => txdatavalid_symgen_i,
      I3 => gen_cc_i(0),
      I4 => GEN_CH_BOND(0),
      I5 => TX_HEADER_1_reg_1,
      O => stg5_reg_1
    );
\TX_HEADER_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(1),
      I1 => txdatavalid_symgen_i,
      I2 => TX_HEADER_1_reg_1,
      I3 => GEN_CH_BOND(0),
      I4 => gen_cc_i(0),
      I5 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_18 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    stg5_reg_6 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_18 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_18;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_18 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2\ : label is "soft_lutpair188";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => txdatavalid_symgen_i,
      O => stg5_reg_2
    );
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(0),
      O => stg5_reg_3
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(1),
      O => stg5_reg_4
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(2),
      O => stg5_reg_5
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(3),
      O => stg5_reg_6
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040454"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => D(0),
      I2 => txdatavalid_symgen_i,
      I3 => gen_cc_i(0),
      I4 => GEN_CH_BOND(0),
      I5 => TX_HEADER_1_reg_0,
      O => stg5_reg_1
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
        port map (
      I0 => D(1),
      I1 => txdatavalid_symgen_i,
      I2 => TX_HEADER_1_reg_0,
      I3 => GEN_CH_BOND(0),
      I4 => gen_cc_i(0),
      I5 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_2 is
  port (
    sysreset_to_core_sync : out STD_LOGIC;
    sysreset_to_core : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_2 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_2;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_2 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => sysreset_to_core,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => sysreset_to_core_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_3 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_3 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_3;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_3 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => link_reset_out,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_4 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_4 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_4;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_4 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => power_down,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_47 is
  port (
    rx_reset_r3 : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_47 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_47;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_47 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => rx_reset_r3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_49 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    stg4_reg_0 : in STD_LOGIC;
    rx_reset_r3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_49 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_49;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_49 is
  signal reset_r3 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
FABRIC_PCS_RESET_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_r3,
      I1 => rx_reset_r3,
      O => stg5_reg_0
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg4_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => reset_r3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_5 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    fsm_resetdone : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_5 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_5;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_5 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => fsm_resetdone,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_6 is
  port (
    \^reset\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_5 : out STD_LOGIC;
    RESET : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_done : in STD_LOGIC;
    drprdy_out : in STD_LOGIC;
    \s_axi_rdata_reg[0]\ : in STD_LOGIC;
    tx_done_r : in STD_LOGIC;
    \drpaddr_in_lane1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_done_lane1 : in STD_LOGIC;
    drprdy_out_lane1 : in STD_LOGIC;
    \s_axi_rdata_lane1_reg[15]\ : in STD_LOGIC;
    tx_done_lane1_r : in STD_LOGIC;
    \drpaddr_in_lane2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_done_lane2 : in STD_LOGIC;
    drprdy_out_lane2 : in STD_LOGIC;
    \s_axi_rdata_lane2_reg[15]\ : in STD_LOGIC;
    tx_done_lane2_r : in STD_LOGIC;
    ready_det : in STD_LOGIC;
    ready_det_r_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_6 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_6;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_6 is
  signal \^reset_1\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  \^reset\ <= \^reset_1\;
\drpaddr_in[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => Q(3),
      I2 => tx_done,
      I3 => Q(1),
      I4 => Q(4),
      I5 => Q(2),
      O => SR(0)
    );
\drpaddr_in_lane1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => \drpaddr_in_lane1_reg[0]\(2),
      I2 => tx_done_lane1,
      I3 => \drpaddr_in_lane1_reg[0]\(0),
      I4 => \drpaddr_in_lane1_reg[0]\(3),
      I5 => \drpaddr_in_lane1_reg[0]\(1),
      O => stg5_reg_1(0)
    );
\drpaddr_in_lane2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABAAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => \drpaddr_in_lane2_reg[0]\(2),
      I2 => tx_done_lane2,
      I3 => \drpaddr_in_lane2_reg[0]\(0),
      I4 => \drpaddr_in_lane2_reg[0]\(3),
      I5 => \drpaddr_in_lane2_reg[0]\(1),
      O => stg5_reg_3(0)
    );
ready_det_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220322222200"
    )
        port map (
      I0 => ready_det,
      I1 => \^reset_1\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      I5 => ready_det_r_reg,
      O => stg5_reg_5
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out,
      I2 => \s_axi_rdata_reg[0]\,
      I3 => tx_done_r,
      I4 => tx_done,
      O => stg5_reg_0(0)
    );
\s_axi_rdata_lane1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out_lane1,
      I2 => \s_axi_rdata_lane1_reg[15]\,
      I3 => tx_done_lane1_r,
      I4 => tx_done_lane1,
      O => stg5_reg_2(0)
    );
\s_axi_rdata_lane2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \^reset_1\,
      I1 => drprdy_out_lane2,
      I2 => \s_axi_rdata_lane2_reg[15]\,
      I3 => tx_done_lane2_r,
      I4 => tx_done_lane2,
      O => stg5_reg_4(0)
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => stg4,
      Q => \^reset_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_rst_sync_7 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    stg5_reg_6 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_rst_sync_7 : entity is "aurora_64b66b_0_rst_sync";
end aurora_64b66b_0_rst_sync_7;

architecture STRUCTURE of aurora_64b66b_0_rst_sync_7 is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2__1\ : label is "soft_lutpair209";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[55]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => txdatavalid_symgen_i,
      O => stg5_reg_2
    );
\TX_DATA[59]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(0),
      O => stg5_reg_3
    );
\TX_DATA[60]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(1),
      O => stg5_reg_4
    );
\TX_DATA[61]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(2),
      O => stg5_reg_5
    );
\TX_DATA[62]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => CHANNEL_UP_TX_IF,
      I2 => Q(3),
      O => stg5_reg_6
    );
\TX_HEADER_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404040454"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => TX_HEADER_1_reg_0(0),
      I2 => txdatavalid_symgen_i,
      I3 => gen_cc_i(0),
      I4 => GEN_CH_BOND(0),
      I5 => TX_HEADER_1_reg_1,
      O => stg5_reg_1
    );
\TX_HEADER_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE2"
    )
        port map (
      I0 => TX_HEADER_1_reg_0(1),
      I1 => txdatavalid_symgen_i,
      I2 => TX_HEADER_1_reg_1,
      I3 => GEN_CH_BOND(0),
      I4 => gen_cc_i(0),
      I5 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => RESET,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0\ is
  port (
    \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[1]_1\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cdr_reset_fsm_lnkreset : in STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : in STD_LOGIC;
    \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\ : in STD_LOGIC;
    allow_block_sync_propagation : in STD_LOGIC;
    p_15_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0\ is
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\FSM_onehot_cdr_reset_fsm_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000700"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\,
      I4 => allow_block_sync_propagation,
      I5 => p_15_in,
      O => \FSM_onehot_cdr_reset_fsm_r_reg[1]\
    );
\FSM_onehot_cdr_reset_fsm_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FA22"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\,
      I4 => allow_block_sync_propagation,
      I5 => p_15_in,
      O => \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFA888"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\,
      I4 => allow_block_sync_propagation,
      I5 => p_15_in,
      O => \FSM_onehot_cdr_reset_fsm_r_reg[1]_1\
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_33\ is
  port (
    rxlossofsync_out_i : out STD_LOGIC;
    rxlossofsync_out_lane1_i : out STD_LOGIC;
    rxlossofsync_out_lane2_i : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    blocksync_out_i : in STD_LOGIC;
    blocksync_out_lane1_i : in STD_LOGIC;
    blocksync_out_lane2_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_33\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_33\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_33\ is
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxlossofsync_out_lane1_q_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of rxlossofsync_out_q_i_1 : label is "soft_lutpair166";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
rxlossofsync_out_lane1_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_lane1_i,
      O => rxlossofsync_out_lane1_i
    );
rxlossofsync_out_lane2_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_lane2_i,
      O => rxlossofsync_out_lane2_i
    );
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_i,
      O => rxlossofsync_out_i
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_34\ is
  port (
    fsm_resetdone_to_new_gtx_rx_comb : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_34\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_34\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_34\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_35\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_35\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_35\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_35\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SR(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_36\ is
  port (
    reset_initclk : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    \count_for_reset_r_reg[23]\ : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC;
    valid_btf_detect_dlyd1_0 : in STD_LOGIC;
    valid_btf_detect_dlyd1_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_36\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_36\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_36\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  reset_initclk <= \^reset_initclk\;
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABB"
    )
        port map (
      I0 => rst_drp,
      I1 => \out\,
      I2 => \^reset_initclk\,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \count_for_reset_r_reg[23]\,
      I5 => valid_btf_detect_dlyd1,
      O => stg5_reg_0
    );
\count_for_reset_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABB"
    )
        port map (
      I0 => rst_drp,
      I1 => \out\,
      I2 => \^reset_initclk\,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \count_for_reset_r_reg[23]\,
      I5 => valid_btf_detect_dlyd1_0,
      O => stg5_reg_1
    );
\count_for_reset_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBABB"
    )
        port map (
      I0 => rst_drp,
      I1 => \out\,
      I2 => \^reset_initclk\,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \count_for_reset_r_reg[23]\,
      I5 => valid_btf_detect_dlyd1_1,
      O => stg5_reg_2
    );
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAFB"
    )
        port map (
      I0 => \count_for_reset_r_reg[23]\,
      I1 => \hard_err_cntr_r_reg[7]\,
      I2 => \^reset_initclk\,
      I3 => \out\,
      I4 => rst_drp,
      O => SR(0)
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_37\ is
  port (
    in0 : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_37\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_37\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_37\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_52\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_52\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_52\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_52\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_53\ is
  port (
    cbcc_only_reset_rd_clk : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_53\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_53\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_53\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => SR(0),
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4,
      Q => cbcc_only_reset_rd_clk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_54\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_54\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_54\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_54\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_aurora_64b66b_0_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_55\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    user_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_55\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_55\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_55\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => user_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_57\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_57\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_57\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_57\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_58\ is
  port (
    stg5 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_58\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_58\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_58\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5 <= \^stg5\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5\,
      O => rd_stg1_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_61\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_61\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_61\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_61\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_65\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_65\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_65\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_65\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized0_70\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized0_70\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized0_70\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized0_70\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => stg3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1\ is
  port (
    stg5 : out STD_LOGIC;
    reset_time_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    reset_time_out_reg_4 : in STD_LOGIC;
    reset_time_out_reg_5 : in STD_LOGIC;
    reset_time_out_reg_6 : in STD_LOGIC;
    reset_time_out_reg_7 : in STD_LOGIC;
    reset_time_out_reg_8 : in STD_LOGIC;
    \tx_state_reg[6]\ : in STD_LOGIC;
    \tx_state_reg[6]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \tx_state_reg[6]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tx_state_reg[1]\ : in STD_LOGIC;
    \tx_state_reg[1]_0\ : in STD_LOGIC;
    \tx_state_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1\ is
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5\ : STD_LOGIC;
  signal \tx_state[1]_i_2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5 <= \^stg5\;
reset_time_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => reset_time_out,
      I2 => reset_time_out_reg_0,
      O => reset_time_out_reg
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A0C0F000000000"
    )
        port map (
      I0 => \^stg5\,
      I1 => reset_time_out_reg_6,
      I2 => reset_time_out_reg_7,
      I3 => reset_time_out_reg_3(1),
      I4 => reset_time_out_reg_3(0),
      I5 => reset_time_out_reg_8,
      O => reset_time_out_i_2_n_0
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => reset_time_out_reg_1,
      I1 => \^stg5\,
      I2 => reset_time_out_reg_2,
      I3 => reset_time_out_reg_3(2),
      I4 => reset_time_out_reg_4,
      I5 => reset_time_out_reg_5,
      O => reset_time_out
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5\,
      R => '0'
    );
\tx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEAAAAA"
    )
        port map (
      I0 => \tx_state[1]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \tx_state_reg[1]\,
      I5 => \tx_state_reg[1]_0\,
      O => D(0)
    );
\tx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^stg5\,
      I1 => \tx_state_reg[6]_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \tx_state_reg[1]_1\,
      O => \tx_state[1]_i_2_n_0\
    );
\tx_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => \tx_state_reg[6]\,
      I1 => \^stg5\,
      I2 => \tx_state_reg[6]_0\,
      I3 => sel,
      I4 => \tx_state_reg[6]_1\,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_38\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    clear : out STD_LOGIC;
    in0 : in STD_LOGIC;
    sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_38\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_38\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_38\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stg5_reg_0\,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_39\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tx_state_reg[0]\ : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    sel : in STD_LOGIC;
    \tx_state_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC;
    \tx_state_reg[7]_0\ : in STD_LOGIC;
    \tx_state_reg[5]\ : in STD_LOGIC;
    \tx_state_reg[5]_0\ : in STD_LOGIC;
    \tx_state_reg[5]_1\ : in STD_LOGIC;
    \tx_state_reg[3]\ : in STD_LOGIC;
    \tx_state_reg[3]_0\ : in STD_LOGIC;
    \tx_state_reg[3]_1\ : in STD_LOGIC;
    \tx_state_reg[2]\ : in STD_LOGIC;
    \tx_state_reg[2]_0\ : in STD_LOGIC;
    \tx_state_reg[2]_1\ : in STD_LOGIC;
    \tx_state_reg[1]\ : in STD_LOGIC;
    \tx_state_reg[0]_0\ : in STD_LOGIC;
    \tx_state_reg[0]_1\ : in STD_LOGIC;
    \tx_state_reg[0]_2\ : in STD_LOGIC;
    \tx_state[5]_i_4_0\ : in STD_LOGIC;
    \tx_state[5]_i_4_1\ : in STD_LOGIC;
    \tx_state[5]_i_4_2\ : in STD_LOGIC;
    \tx_state_reg[5]_2\ : in STD_LOGIC;
    stg5 : in STD_LOGIC;
    \tx_state_reg[5]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_39\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_39\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_39\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  signal \tx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_7_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
\tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \tx_state_reg[0]_0\,
      I1 => \tx_state_reg[0]_1\,
      I2 => Q(0),
      I3 => sel,
      I4 => \tx_state_reg[0]_2\,
      I5 => \tx_state[0]_i_5_n_0\,
      O => D(0)
    );
\tx_state[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tx_state_reg[5]\,
      I1 => \^stg5_reg_0\,
      O => \tx_state[0]_i_5_n_0\
    );
\tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C83088008800"
    )
        port map (
      I0 => \tx_state[1]_i_4_n_0\,
      I1 => sel,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(6),
      I5 => \tx_state_reg[1]\,
      O => \tx_state_reg[0]\
    );
\tx_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(7),
      I2 => Q(0),
      I3 => Q(6),
      I4 => \^stg5_reg_0\,
      O => \tx_state[1]_i_4_n_0\
    );
\tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEEEEEEEEEEE"
    )
        port map (
      I0 => \tx_state[2]_i_2_n_0\,
      I1 => \tx_state_reg[2]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \tx_state_reg[3]_1\,
      O => D(1)
    );
\tx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000808FF00"
    )
        port map (
      I0 => \tx_state_reg[3]\,
      I1 => Q(2),
      I2 => \^stg5_reg_0\,
      I3 => \tx_state_reg[2]_0\,
      I4 => sel,
      I5 => \tx_state_reg[2]_1\,
      O => \tx_state[2]_i_2_n_0\
    );
\tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F000F000F0"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => \tx_state_reg[3]\,
      I2 => \tx_state_reg[3]_0\,
      I3 => sel,
      I4 => \tx_state_reg[3]_1\,
      I5 => Q(3),
      O => D(2)
    );
\tx_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFABAA"
    )
        port map (
      I0 => \tx_state[5]_i_2_n_0\,
      I1 => \^stg5_reg_0\,
      I2 => sel,
      I3 => \tx_state_reg[5]\,
      I4 => \tx_state[5]_i_4_n_0\,
      I5 => \tx_state_reg[5]_0\,
      O => D(3)
    );
\tx_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222F200000000"
    )
        port map (
      I0 => Q(4),
      I1 => \^stg5_reg_0\,
      I2 => \tx_state_reg[5]_2\,
      I3 => stg5,
      I4 => \tx_state_reg[5]_3\,
      I5 => Q(5),
      O => \tx_state[5]_i_2_n_0\
    );
\tx_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F800000000"
    )
        port map (
      I0 => \tx_state[5]_i_7_n_0\,
      I1 => sel,
      I2 => \tx_state_reg[7]_0\,
      I3 => \out\,
      I4 => \tx_state_reg[5]_1\,
      I5 => Q(5),
      O => \tx_state[5]_i_4_n_0\
    );
\tx_state[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0400FFF0"
    )
        port map (
      I0 => Q(1),
      I1 => \tx_state[5]_i_4_0\,
      I2 => Q(6),
      I3 => \tx_state[5]_i_4_1\,
      I4 => \^stg5_reg_0\,
      I5 => \tx_state[5]_i_4_2\,
      O => \tx_state[5]_i_7_n_0\
    );
\tx_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555700000000"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => Q(7),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      I5 => Q(6),
      O => stg5_reg_1
    );
\tx_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA200A200A200"
    )
        port map (
      I0 => sel,
      I1 => \^stg5_reg_0\,
      I2 => \tx_state_reg[7]\,
      I3 => Q(7),
      I4 => \out\,
      I5 => \tx_state_reg[7]_0\,
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_40\ is
  port (
    time_out_wait_bypass_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    in0 : in STD_LOGIC;
    time_out_wait_bypass_reg_0 : in STD_LOGIC;
    time_out_wait_bypass_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_40\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_40\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_40\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => in0,
      I1 => time_out_wait_bypass_reg_0,
      I2 => stg5_reg_n_0,
      I3 => time_out_wait_bypass_reg_1,
      O => time_out_wait_bypass_reg
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_reg_0,
      I1 => stg5_reg_n_0,
      O => stg5_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_41\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    sync_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_41\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_41\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_41\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_42\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_state_reg[1]\ : out STD_LOGIC;
    time_out_500us_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \tx_state_reg[4]\ : in STD_LOGIC;
    \tx_state_reg[4]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tx_state_reg[4]_1\ : in STD_LOGIC;
    \tx_state_reg[5]\ : in STD_LOGIC;
    \tx_state_reg[5]_0\ : in STD_LOGIC;
    \tx_state_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_42\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_42\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_42\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  signal \^time_out_500us_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
  time_out_500us_reg <= \^time_out_500us_reg\;
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
\tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tx_state_reg[3]\,
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(5),
      I4 => Q(2),
      I5 => \^stg5_reg_0\,
      O => \^time_out_500us_reg\
    );
\tx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080FF808080"
    )
        port map (
      I0 => \tx_state_reg[4]\,
      I1 => \tx_state_reg[4]_0\,
      I2 => \^stg5_reg_0\,
      I3 => sel,
      I4 => Q(2),
      I5 => \tx_state_reg[4]_1\,
      O => D(0)
    );
\tx_state[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F800000000"
    )
        port map (
      I0 => \^time_out_500us_reg\,
      I1 => \tx_state_reg[4]_0\,
      I2 => \tx_state_reg[5]\,
      I3 => Q(1),
      I4 => \tx_state_reg[5]_0\,
      I5 => Q(3),
      O => \tx_state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_43\ is
  port (
    stg5 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    init_clk : in STD_LOGIC;
    \rx_state_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_state_reg[3]_0\ : in STD_LOGIC;
    \rx_state_reg[3]_1\ : in STD_LOGIC;
    \rx_state_reg[3]_2\ : in STD_LOGIC;
    time_tlock_max : in STD_LOGIC;
    \rx_state_reg[3]_3\ : in STD_LOGIC;
    \rx_state_reg[3]_4\ : in STD_LOGIC;
    \rx_state_reg[3]_5\ : in STD_LOGIC;
    \rx_state_reg[4]\ : in STD_LOGIC;
    \rx_state_reg[4]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_43\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_43\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_43\ is
  signal n_0_0 : STD_LOGIC;
  signal \rx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_4_n_0\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal \^stg5\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5 <= \^stg5\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
\rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F070F070F073F070"
    )
        port map (
      I0 => \rx_state[3]_i_2_n_0\,
      I1 => \rx_state_reg[3]\,
      I2 => Q(0),
      I3 => Q(3),
      I4 => \rx_state_reg[3]_0\,
      I5 => \rx_state_reg[3]_1\,
      O => D(0)
    );
\rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEAAFE"
    )
        port map (
      I0 => \rx_state_reg[3]_2\,
      I1 => time_tlock_max,
      I2 => \^stg5\,
      I3 => \rx_state_reg[3]_3\,
      I4 => \rx_state_reg[3]_4\,
      I5 => \rx_state_reg[3]_5\,
      O => \rx_state[3]_i_2_n_0\
    );
\rx_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \rx_state_reg[4]\,
      I3 => \rx_state_reg[4]_0\,
      I4 => \rx_state[4]_i_2_n_0\,
      O => D(1)
    );
\rx_state[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFBFBFA00FBFB"
    )
        port map (
      I0 => time_tlock_max,
      I1 => \^stg5\,
      I2 => \rx_state_reg[3]_3\,
      I3 => \rx_state_reg[3]_5\,
      I4 => Q(1),
      I5 => \rx_state_reg[3]_4\,
      O => \rx_state[4]_i_2_n_0\
    );
\rx_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \rx_state_reg[4]\,
      I3 => \rx_state_reg[4]_0\,
      I4 => \rx_state[5]_i_4_n_0\,
      O => D(2)
    );
\rx_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFF0EFE0FFFF"
    )
        port map (
      I0 => time_tlock_max,
      I1 => \^stg5\,
      I2 => \rx_state_reg[3]_1\,
      I3 => \rx_state_reg[3]_4\,
      I4 => Q(2),
      I5 => \rx_state_reg[3]_5\,
      O => \rx_state[5]_i_4_n_0\
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => n_0_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => \^stg5\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_44\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    time_out_2ms_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg_1 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \reset_time_out_i_2__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5 : in STD_LOGIC;
    \rx_state_reg[0]\ : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_state_reg[2]\ : in STD_LOGIC;
    \rx_state_reg[2]_0\ : in STD_LOGIC;
    \rx_state_reg[1]\ : in STD_LOGIC;
    \rx_state_reg[1]_0\ : in STD_LOGIC;
    \rx_state_reg[1]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_44\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_44\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_44\ is
  signal \rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\reset_time_out_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => stg5_reg_n_0,
      I1 => \reset_time_out_i_2__0\(0),
      I2 => stg5,
      I3 => \reset_time_out_i_2__0\(1),
      O => stg5_reg_0
    );
\rx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F500F5"
    )
        port map (
      I0 => \rx_state_reg[0]\,
      I1 => stg5_reg_n_0,
      I2 => \rx_state_reg[0]_0\,
      I3 => Q(0),
      I4 => \rx_state_reg[2]\,
      I5 => \rx_state_reg[2]_0\,
      O => time_out_2ms_reg
    );
\rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888FF8F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => \rx_state[1]_i_2_n_0\,
      I3 => \rx_state_reg[1]\,
      I4 => \rx_state_reg[1]_0\,
      O => D(0)
    );
\rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3BBBB"
    )
        port map (
      I0 => \rx_state_reg[2]\,
      I1 => Q(1),
      I2 => \rx_state_reg[0]\,
      I3 => stg5_reg_n_0,
      I4 => \rx_state_reg[1]_1\,
      O => \rx_state[1]_i_2_n_0\
    );
\rx_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \rx_state[2]_i_2_n_0\,
      I3 => \rx_state_reg[1]_0\,
      I4 => \rx_state_reg[2]_0\,
      O => D(1)
    );
\rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD0DDDDDDDDDD"
    )
        port map (
      I0 => Q(2),
      I1 => \rx_state_reg[2]\,
      I2 => \rx_state_reg[0]\,
      I3 => stg5_reg_n_0,
      I4 => Q(3),
      I5 => \rx_state_reg[1]_1\,
      O => \rx_state[2]_i_2_n_0\
    );
\rx_state[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF54"
    )
        port map (
      I0 => \rx_state_reg[0]_0\,
      I1 => stg5_reg_n_0,
      I2 => \rx_state_reg[0]\,
      I3 => \rx_state_reg[2]_0\,
      I4 => \rx_state_reg[1]_0\,
      O => stg5_reg_1
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_45\ is
  port (
    clear : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_45\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_45\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_45\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_46\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_3 : in STD_LOGIC;
    \wait_bypass_count_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_46\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_46\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_46\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg5_reg_3,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      O => stg5_reg_0
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \wait_bypass_count_reg[0]\,
      I1 => stg5_reg_n_0,
      I2 => \out\,
      O => stg5_reg_1
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count_reg[0]\,
      I1 => stg5_reg_n_0,
      O => stg5_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_48\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    \rx_state_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_state_reg[0]\ : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    \rx_state_reg[0]_1\ : in STD_LOGIC;
    time_tlock_max : in STD_LOGIC;
    \rx_state_reg[0]_2\ : in STD_LOGIC;
    \rx_state_reg[0]_3\ : in STD_LOGIC;
    \rx_state_reg[0]_4\ : in STD_LOGIC;
    \rx_state[0]_i_2_0\ : in STD_LOGIC;
    \rx_state[0]_i_2_1\ : in STD_LOGIC;
    \rx_state[0]_i_2_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_48\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_48\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_48\ is
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045FFFF00450000"
    )
        port map (
      I0 => \out\(3),
      I1 => reset_time_out_reg,
      I2 => \out\(0),
      I3 => \reset_time_out_i_2__0_n_0\,
      I4 => reset_time_out,
      I5 => reset_time_out_reg_0,
      O => \rx_state_reg[7]\
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \out\(2),
      I1 => \^stg5_reg_0\,
      I2 => \out\(1),
      I3 => reset_time_out_reg_1,
      I4 => reset_time_out_reg_2,
      O => \reset_time_out_i_2__0_n_0\
    );
\rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D0DD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \rx_state[0]_i_2_n_0\,
      I3 => \rx_state_reg[0]\,
      I4 => \rx_state_reg[0]_0\,
      I5 => \rx_state_reg[0]_1\,
      O => D(0)
    );
\rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4554455"
    )
        port map (
      I0 => \rx_state[0]_i_5_n_0\,
      I1 => time_tlock_max,
      I2 => \rx_state_reg[0]_2\,
      I3 => \rx_state_reg[0]_3\,
      I4 => \rx_state_reg[0]_4\,
      I5 => Q(1),
      O => \rx_state[0]_i_2_n_0\
    );
\rx_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777F7F77777777"
    )
        port map (
      I0 => \rx_state[0]_i_2_0\,
      I1 => \rx_state_reg[0]_1\,
      I2 => \rx_state[0]_i_2_1\,
      I3 => \^stg5_reg_0\,
      I4 => Q(0),
      I5 => \rx_state[0]_i_2_2\,
      O => \rx_state[0]_i_5_n_0\
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized1_50\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_state_reg[6]\ : in STD_LOGIC;
    \rx_state_reg[6]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized1_50\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized1_50\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized1_50\ is
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\rx_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A3A0A0"
    )
        port map (
      I0 => Q(0),
      I1 => \rx_state_reg[6]\,
      I2 => Q(1),
      I3 => \^stg5_reg_0\,
      I4 => \rx_state_reg[6]_0\,
      O => D(0)
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized2\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized2\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized2\ is
  signal stg10_reg_srl7_n_0 : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg10_reg_srl7 : label is "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 ";
  attribute shift_extract of stg11_reg : label is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg10_reg_srl7: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"007F"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg10_reg_srl7_n_0
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg10_reg_srl7_n_0,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized3\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized3\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized3\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized3\ is
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      I2 => in0,
      I3 => stg1_aurora_64b66b_0_cdc_to_reg_0,
      O => cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => user_clk,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_rst_sync__parameterized3_56\ is
  port (
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : out STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_rst_sync__parameterized3_56\ : entity is "aurora_64b66b_0_rst_sync";
end \aurora_64b66b_0_rst_sync__parameterized3_56\;

architecture STRUCTURE of \aurora_64b66b_0_rst_sync__parameterized3_56\ is
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal stg1_aurora_64b66b_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_aurora_64b66b_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_aurora_64b66b_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_aurora_64b66b_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_aurora_64b66b_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      I2 => in0,
      I3 => stg1_aurora_64b66b_0_cdc_to_reg_0,
      O => cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg
    );
stg1_aurora_64b66b_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to_reg_0,
      Q => stg1_aurora_64b66b_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_aurora_64b66b_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_AXI_TO_DRP is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPADDR_IN : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI_IN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPADDR_IN_LANE1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI_IN_LANE1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPADDR_IN_LANE2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DRPDI_IN_LANE2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    gt0_drpen_in : out STD_LOGIC;
    gt0_drpwe_in : out STD_LOGIC;
    gt1_drpen_in : out STD_LOGIC;
    gt1_drpwe_in : out STD_LOGIC;
    gt2_drpen_in : out STD_LOGIC;
    gt2_drpwe_in : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    RESET : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    DRPRDY_OUT : in STD_LOGIC;
    s_axi_arvalid_lane1 : in STD_LOGIC;
    DRPRDY_OUT_LANE1 : in STD_LOGIC;
    s_axi_arvalid_lane2 : in STD_LOGIC;
    DRPRDY_OUT_LANE2 : in STD_LOGIC;
    DRPDO_OUT : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPDO_OUT_LANE1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DRPDO_OUT_LANE2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_rready_lane2 : in STD_LOGIC
  );
end aurora_64b66b_0_AXI_TO_DRP;

architecture STRUCTURE of aurora_64b66b_0_AXI_TO_DRP is
  signal \FSM_onehot_AXI_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_AXI_STATE_reg_n_0_[3]\ : STD_LOGIC;
  signal \^drpaddr_in\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \drpaddr_in[8]_i_2_n_0\ : STD_LOGIC;
  signal \^drpaddr_in_lane1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \drpaddr_in_lane1[8]_i_2_n_0\ : STD_LOGIC;
  signal \^drpaddr_in_lane2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \drpaddr_in_lane2[8]_i_2_n_0\ : STD_LOGIC;
  signal \^drpdi_in\ : STD_LOGIC;
  signal \^drpdi_in_lane1\ : STD_LOGIC;
  signal \^drpdi_in_lane2\ : STD_LOGIC;
  signal \^drpdo_out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out_lane1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^drpdo_out_lane2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_in_i_1_n_0 : STD_LOGIC;
  signal drpen_in_lane1_i_1_n_0 : STD_LOGIC;
  signal drpen_in_lane2_i_1_n_0 : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC;
  signal \^drprdy_out_lane1\ : STD_LOGIC;
  signal \^drprdy_out_lane2\ : STD_LOGIC;
  signal drpwe_in_i_1_n_0 : STD_LOGIC;
  signal drpwe_in_lane1_i_1_n_0 : STD_LOGIC;
  signal drpwe_in_lane2_i_1_n_0 : STD_LOGIC;
  signal \^gt0_drpen_in\ : STD_LOGIC;
  signal \^gt0_drpwe_in\ : STD_LOGIC;
  signal \^gt1_drpen_in\ : STD_LOGIC;
  signal \^gt1_drpwe_in\ : STD_LOGIC;
  signal \^gt2_drpen_in\ : STD_LOGIC;
  signal \^gt2_drpwe_in\ : STD_LOGIC;
  signal in10 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal in9 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 to 15 );
  signal p_0_in10_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req0 : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal rd_req_lane1 : STD_LOGIC;
  signal rd_req_lane10 : STD_LOGIC;
  signal rd_req_lane1_i_1_n_0 : STD_LOGIC;
  signal rd_req_lane2 : STD_LOGIC;
  signal rd_req_lane20 : STD_LOGIC;
  signal rd_req_lane2_i_1_n_0 : STD_LOGIC;
  signal ready_det : STD_LOGIC;
  signal ready_det_r_reg_n_0 : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal s_axi_araddr_lane1_13 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal s_axi_araddr_lane2_15 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal s_axi_arvalid_3 : STD_LOGIC;
  signal s_axi_arvalid_lane1_4 : STD_LOGIC;
  signal s_axi_arvalid_lane2_5 : STD_LOGIC;
  signal s_axi_awaddr_lane1_12 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal s_axi_awaddr_lane2_14 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal s_axi_awready_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane1_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane1_reg_n_0 : STD_LOGIC;
  signal s_axi_awready_lane2_i_1_n_0 : STD_LOGIC;
  signal s_axi_awready_lane2_reg_n_0 : STD_LOGIC;
  signal s_axi_awready_reg_n_0 : STD_LOGIC;
  signal s_axi_bvalid_6 : STD_LOGIC;
  signal s_axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_lane1_7 : STD_LOGIC;
  signal s_axi_bvalid_lane1_i_1_n_0 : STD_LOGIC;
  signal s_axi_bvalid_lane2_8 : STD_LOGIC;
  signal s_axi_bvalid_lane2_i_1_n_0 : STD_LOGIC;
  signal s_axi_rdata0 : STD_LOGIC;
  signal s_axi_rdata_lane10 : STD_LOGIC;
  signal s_axi_rdata_lane20 : STD_LOGIC;
  signal s_axi_rvalid_9 : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_lane1_10 : STD_LOGIC;
  signal s_axi_rvalid_lane1_i_1_n_0 : STD_LOGIC;
  signal s_axi_rvalid_lane2_11 : STD_LOGIC;
  signal s_axi_rvalid_lane2_i_1_n_0 : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_lane1_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_lane2_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[10]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[11]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[12]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[13]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[14]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[15]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[3]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[4]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[5]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[6]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[7]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[8]\ : STD_LOGIC;
  signal \s_axi_wdata_reg_n_0_[9]\ : STD_LOGIC;
  signal s_axi_wready_0 : STD_LOGIC;
  signal s_axi_wready_lane1_1 : STD_LOGIC;
  signal s_axi_wready_lane2_2 : STD_LOGIC;
  signal tx_done : STD_LOGIC;
  signal tx_done_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane1 : STD_LOGIC;
  signal tx_done_lane1_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane1_i_2_n_0 : STD_LOGIC;
  signal tx_done_lane1_r : STD_LOGIC;
  signal tx_done_lane2 : STD_LOGIC;
  signal tx_done_lane2_i_1_n_0 : STD_LOGIC;
  signal tx_done_lane2_i_2_n_0 : STD_LOGIC;
  signal tx_done_lane2_r : STD_LOGIC;
  signal tx_done_r : STD_LOGIC;
  signal u_rst_sync_RESET_n_1 : STD_LOGIC;
  signal u_rst_sync_RESET_n_3 : STD_LOGIC;
  signal u_rst_sync_RESET_n_4 : STD_LOGIC;
  signal u_rst_sync_RESET_n_5 : STD_LOGIC;
  signal u_rst_sync_RESET_n_6 : STD_LOGIC;
  signal u_rst_sync_RESET_n_7 : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req0 : STD_LOGIC;
  signal wr_req_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane1 : STD_LOGIC;
  signal wr_req_lane10 : STD_LOGIC;
  signal wr_req_lane1_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane1_reg_n_0 : STD_LOGIC;
  signal wr_req_lane2 : STD_LOGIC;
  signal wr_req_lane20 : STD_LOGIC;
  signal wr_req_lane2_i_1_n_0 : STD_LOGIC;
  signal wr_req_lane2_reg_n_0 : STD_LOGIC;
  signal wr_req_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane1[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane1[4]_i_1\ : label is "soft_lutpair217";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane1_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane2[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \FSM_onehot_AXI_STATE_lane2[4]_i_1\ : label is "soft_lutpair218";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_lane2_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[0]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[1]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[2]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[3]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_AXI_STATE_reg[4]\ : label is "REDE:00100,WRT1:10000,WRT2:01000,WAIT:00010,INIT:00001";
  attribute SOFT_HLUTNM of \drpaddr_in[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \drpaddr_in[1]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \drpaddr_in[2]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \drpaddr_in[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \drpaddr_in[4]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \drpaddr_in[5]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \drpaddr_in[6]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \drpaddr_in[7]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[0]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[1]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[2]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[4]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[5]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[6]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \drpaddr_in_lane1[7]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[2]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[3]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[4]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[5]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[6]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \drpaddr_in_lane2[7]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of s_axi_awready_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of s_axi_awready_lane1_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of s_axi_awready_lane2_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of s_axi_bvalid_INST_0 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane1_INST_0 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane1_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane2_INST_0 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of s_axi_bvalid_lane2_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of s_axi_rvalid_INST_0 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of s_axi_rvalid_i_1 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane1_INST_0 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane1_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane2_INST_0 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of s_axi_rvalid_lane2_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of wr_req_lane1_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of wr_req_lane2_i_1 : label is "soft_lutpair221";
begin
  gt0_drpen_in <= \^gt0_drpen_in\;
  gt0_drpwe_in <= \^gt0_drpwe_in\;
  gt1_drpen_in <= \^gt1_drpen_in\;
  gt1_drpwe_in <= \^gt1_drpwe_in\;
  gt2_drpen_in <= \^gt2_drpen_in\;
  gt2_drpwe_in <= \^gt2_drpwe_in\;
\FSM_onehot_AXI_STATE[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_awvalid,
      I2 => wr_req,
      I3 => tx_done_r,
      I4 => tx_done,
      I5 => p_0_in18_in,
      O => \FSM_onehot_AXI_STATE[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => p_0_in18_in,
      I2 => tx_done,
      I3 => tx_done_r,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_arvalid,
      O => \FSM_onehot_AXI_STATE[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => s_axi_wvalid,
      O => \FSM_onehot_AXI_STATE[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_arvalid,
      I2 => wr_req,
      I3 => s_axi_wvalid,
      I4 => s_axi_wready_0,
      O => \FSM_onehot_AXI_STATE[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid_lane1,
      I1 => s_axi_awvalid_lane1,
      I2 => wr_req_lane1,
      I3 => tx_done_lane1_r,
      I4 => tx_done_lane1,
      I5 => p_0_in14_in,
      O => \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I1 => p_0_in14_in,
      I2 => tx_done_lane1,
      I3 => tx_done_lane1_r,
      I4 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req_lane1,
      I1 => s_axi_arvalid_lane1,
      O => \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_lane1_1,
      I1 => s_axi_wvalid_lane1,
      O => \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid_lane1,
      I1 => s_axi_arvalid_lane1,
      I2 => wr_req_lane1,
      I3 => s_axi_wvalid_lane1,
      I4 => s_axi_wready_lane1_1,
      O => \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[0]_i_1_n_0\,
      Q => wr_req_lane1,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[1]_i_1_n_0\,
      Q => p_0_in14_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane1[4]_i_1_n_0\,
      Q => s_axi_wready_lane1_1,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => s_axi_arvalid_lane2,
      I1 => s_axi_awvalid_lane2,
      I2 => wr_req_lane2,
      I3 => tx_done_lane2_r,
      I4 => tx_done_lane2,
      I5 => p_0_in10_in,
      O => \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAEE"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I1 => p_0_in10_in,
      I2 => tx_done_lane2,
      I3 => tx_done_lane2_r,
      I4 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      O => \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_req_lane2,
      I1 => s_axi_arvalid_lane2,
      O => \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wready_lane2_2,
      I1 => s_axi_wvalid_lane2,
      O => \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => s_axi_awvalid_lane2,
      I1 => s_axi_arvalid_lane2,
      I2 => wr_req_lane2,
      I3 => s_axi_wvalid_lane2,
      I4 => s_axi_wready_lane2_2,
      O => \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0\
    );
\FSM_onehot_AXI_STATE_lane2_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[0]_i_1_n_0\,
      Q => wr_req_lane2,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[1]_i_1_n_0\,
      Q => p_0_in10_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_lane2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE_lane2[4]_i_1_n_0\,
      Q => s_axi_wready_lane2_2,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[0]_i_1_n_0\,
      Q => wr_req,
      S => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[1]_i_1_n_0\,
      Q => p_0_in18_in,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[2]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[3]_i_1_n_0\,
      Q => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      R => \^reset\
    );
\FSM_onehot_AXI_STATE_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drp_clk_in,
      CE => '1',
      D => \FSM_onehot_AXI_STATE[4]_i_1_n_0\,
      Q => s_axi_wready_0,
      R => \^reset\
    );
\drpaddr_in[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(0),
      I1 => s_axi_wready_0,
      I2 => in10(0),
      O => \^drpaddr_in\(0)
    );
\drpaddr_in[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(1),
      I1 => s_axi_wready_0,
      I2 => in10(1),
      O => \^drpaddr_in\(1)
    );
\drpaddr_in[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(2),
      I1 => s_axi_wready_0,
      I2 => in10(2),
      O => \^drpaddr_in\(2)
    );
\drpaddr_in[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(3),
      I1 => s_axi_wready_0,
      I2 => in10(3),
      O => \^drpaddr_in\(3)
    );
\drpaddr_in[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(4),
      I1 => s_axi_wready_0,
      I2 => in10(4),
      O => \^drpaddr_in\(4)
    );
\drpaddr_in[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(5),
      I1 => s_axi_wready_0,
      I2 => in10(5),
      O => \^drpaddr_in\(5)
    );
\drpaddr_in[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(6),
      I1 => s_axi_wready_0,
      I2 => in10(6),
      O => \^drpaddr_in\(6)
    );
\drpaddr_in[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(7),
      I1 => s_axi_wready_0,
      I2 => in10(7),
      O => \^drpaddr_in\(7)
    );
\drpaddr_in[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      O => \drpaddr_in[8]_i_2_n_0\
    );
\drpaddr_in[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in9(8),
      I1 => s_axi_wready_0,
      I2 => in10(8),
      O => \^drpaddr_in\(8)
    );
\drpaddr_in_lane1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(2),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(2),
      O => \^drpaddr_in_lane1\(0)
    );
\drpaddr_in_lane1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(3),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(3),
      O => \^drpaddr_in_lane1\(1)
    );
\drpaddr_in_lane1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(4),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(4),
      O => \^drpaddr_in_lane1\(2)
    );
\drpaddr_in_lane1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(5),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(5),
      O => \^drpaddr_in_lane1\(3)
    );
\drpaddr_in_lane1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(6),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(6),
      O => \^drpaddr_in_lane1\(4)
    );
\drpaddr_in_lane1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(7),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(7),
      O => \^drpaddr_in_lane1\(5)
    );
\drpaddr_in_lane1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(8),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(8),
      O => \^drpaddr_in_lane1\(6)
    );
\drpaddr_in_lane1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(9),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(9),
      O => \^drpaddr_in_lane1\(7)
    );
\drpaddr_in_lane1[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I1 => s_axi_wready_lane1_1,
      O => \drpaddr_in_lane1[8]_i_2_n_0\
    );
\drpaddr_in_lane1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane1_12(10),
      I1 => s_axi_wready_lane1_1,
      I2 => s_axi_araddr_lane1_13(10),
      O => \^drpaddr_in_lane1\(8)
    );
\drpaddr_in_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(0),
      Q => DRPADDR_IN_LANE1(0),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(1),
      Q => DRPADDR_IN_LANE1(1),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(2),
      Q => DRPADDR_IN_LANE1(2),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(3),
      Q => DRPADDR_IN_LANE1(3),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(4),
      Q => DRPADDR_IN_LANE1(4),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(5),
      Q => DRPADDR_IN_LANE1(5),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(6),
      Q => DRPADDR_IN_LANE1(6),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(7),
      Q => DRPADDR_IN_LANE1(7),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane1[8]_i_2_n_0\,
      D => \^drpaddr_in_lane1\(8),
      Q => DRPADDR_IN_LANE1(8),
      R => u_rst_sync_RESET_n_3
    );
\drpaddr_in_lane2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(2),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(2),
      O => \^drpaddr_in_lane2\(0)
    );
\drpaddr_in_lane2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(3),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(3),
      O => \^drpaddr_in_lane2\(1)
    );
\drpaddr_in_lane2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(4),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(4),
      O => \^drpaddr_in_lane2\(2)
    );
\drpaddr_in_lane2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(5),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(5),
      O => \^drpaddr_in_lane2\(3)
    );
\drpaddr_in_lane2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(6),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(6),
      O => \^drpaddr_in_lane2\(4)
    );
\drpaddr_in_lane2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(7),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(7),
      O => \^drpaddr_in_lane2\(5)
    );
\drpaddr_in_lane2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(8),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(8),
      O => \^drpaddr_in_lane2\(6)
    );
\drpaddr_in_lane2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(9),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(9),
      O => \^drpaddr_in_lane2\(7)
    );
\drpaddr_in_lane2[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      O => \drpaddr_in_lane2[8]_i_2_n_0\
    );
\drpaddr_in_lane2[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awaddr_lane2_14(10),
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_araddr_lane2_15(10),
      O => \^drpaddr_in_lane2\(8)
    );
\drpaddr_in_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(0),
      Q => DRPADDR_IN_LANE2(0),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(1),
      Q => DRPADDR_IN_LANE2(1),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(2),
      Q => DRPADDR_IN_LANE2(2),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(3),
      Q => DRPADDR_IN_LANE2(3),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(4),
      Q => DRPADDR_IN_LANE2(4),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(5),
      Q => DRPADDR_IN_LANE2(5),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(6),
      Q => DRPADDR_IN_LANE2(6),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(7),
      Q => DRPADDR_IN_LANE2(7),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in_lane2[8]_i_2_n_0\,
      D => \^drpaddr_in_lane2\(8),
      Q => DRPADDR_IN_LANE2(8),
      R => u_rst_sync_RESET_n_5
    );
\drpaddr_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(0),
      Q => DRPADDR_IN(0),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(1),
      Q => DRPADDR_IN(1),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(2),
      Q => DRPADDR_IN(2),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(3),
      Q => DRPADDR_IN(3),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(4),
      Q => DRPADDR_IN(4),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(5),
      Q => DRPADDR_IN(5),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(6),
      Q => DRPADDR_IN(6),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(7),
      Q => DRPADDR_IN(7),
      R => u_rst_sync_RESET_n_1
    );
\drpaddr_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \drpaddr_in[8]_i_2_n_0\,
      D => \^drpaddr_in\(8),
      Q => DRPADDR_IN(8),
      R => u_rst_sync_RESET_n_1
    );
\drpdi_in[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => s_axi_wready_0,
      O => \^drpdi_in\
    );
\drpdi_in_lane1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I1 => s_axi_wready_lane1_1,
      O => \^drpdi_in_lane1\
    );
\drpdi_in_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[0]\,
      Q => DRPDI_IN_LANE1(0),
      R => \^reset\
    );
\drpdi_in_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[10]\,
      Q => DRPDI_IN_LANE1(10),
      R => \^reset\
    );
\drpdi_in_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[11]\,
      Q => DRPDI_IN_LANE1(11),
      R => \^reset\
    );
\drpdi_in_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[12]\,
      Q => DRPDI_IN_LANE1(12),
      R => \^reset\
    );
\drpdi_in_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[13]\,
      Q => DRPDI_IN_LANE1(13),
      R => \^reset\
    );
\drpdi_in_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[14]\,
      Q => DRPDI_IN_LANE1(14),
      R => \^reset\
    );
\drpdi_in_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[15]\,
      Q => DRPDI_IN_LANE1(15),
      R => \^reset\
    );
\drpdi_in_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[1]\,
      Q => DRPDI_IN_LANE1(1),
      R => \^reset\
    );
\drpdi_in_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[2]\,
      Q => DRPDI_IN_LANE1(2),
      R => \^reset\
    );
\drpdi_in_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[3]\,
      Q => DRPDI_IN_LANE1(3),
      R => \^reset\
    );
\drpdi_in_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[4]\,
      Q => DRPDI_IN_LANE1(4),
      R => \^reset\
    );
\drpdi_in_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[5]\,
      Q => DRPDI_IN_LANE1(5),
      R => \^reset\
    );
\drpdi_in_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[6]\,
      Q => DRPDI_IN_LANE1(6),
      R => \^reset\
    );
\drpdi_in_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[7]\,
      Q => DRPDI_IN_LANE1(7),
      R => \^reset\
    );
\drpdi_in_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[8]\,
      Q => DRPDI_IN_LANE1(8),
      R => \^reset\
    );
\drpdi_in_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane1\,
      D => \s_axi_wdata_lane1_reg_n_0_[9]\,
      Q => DRPDI_IN_LANE1(9),
      R => \^reset\
    );
\drpdi_in_lane2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I1 => s_axi_wready_lane2_2,
      O => \^drpdi_in_lane2\
    );
\drpdi_in_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[0]\,
      Q => DRPDI_IN_LANE2(0),
      R => \^reset\
    );
\drpdi_in_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[10]\,
      Q => DRPDI_IN_LANE2(10),
      R => \^reset\
    );
\drpdi_in_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[11]\,
      Q => DRPDI_IN_LANE2(11),
      R => \^reset\
    );
\drpdi_in_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[12]\,
      Q => DRPDI_IN_LANE2(12),
      R => \^reset\
    );
\drpdi_in_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[13]\,
      Q => DRPDI_IN_LANE2(13),
      R => \^reset\
    );
\drpdi_in_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[14]\,
      Q => DRPDI_IN_LANE2(14),
      R => \^reset\
    );
\drpdi_in_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[15]\,
      Q => DRPDI_IN_LANE2(15),
      R => \^reset\
    );
\drpdi_in_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[1]\,
      Q => DRPDI_IN_LANE2(1),
      R => \^reset\
    );
\drpdi_in_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[2]\,
      Q => DRPDI_IN_LANE2(2),
      R => \^reset\
    );
\drpdi_in_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[3]\,
      Q => DRPDI_IN_LANE2(3),
      R => \^reset\
    );
\drpdi_in_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[4]\,
      Q => DRPDI_IN_LANE2(4),
      R => \^reset\
    );
\drpdi_in_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[5]\,
      Q => DRPDI_IN_LANE2(5),
      R => \^reset\
    );
\drpdi_in_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[6]\,
      Q => DRPDI_IN_LANE2(6),
      R => \^reset\
    );
\drpdi_in_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[7]\,
      Q => DRPDI_IN_LANE2(7),
      R => \^reset\
    );
\drpdi_in_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[8]\,
      Q => DRPDI_IN_LANE2(8),
      R => \^reset\
    );
\drpdi_in_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in_lane2\,
      D => \s_axi_wdata_lane2_reg_n_0_[9]\,
      Q => DRPDI_IN_LANE2(9),
      R => \^reset\
    );
\drpdi_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[0]\,
      Q => DRPDI_IN(0),
      R => \^reset\
    );
\drpdi_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[10]\,
      Q => DRPDI_IN(10),
      R => \^reset\
    );
\drpdi_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[11]\,
      Q => DRPDI_IN(11),
      R => \^reset\
    );
\drpdi_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[12]\,
      Q => DRPDI_IN(12),
      R => \^reset\
    );
\drpdi_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[13]\,
      Q => DRPDI_IN(13),
      R => \^reset\
    );
\drpdi_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[14]\,
      Q => DRPDI_IN(14),
      R => \^reset\
    );
\drpdi_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[15]\,
      Q => DRPDI_IN(15),
      R => \^reset\
    );
\drpdi_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[1]\,
      Q => DRPDI_IN(1),
      R => \^reset\
    );
\drpdi_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[2]\,
      Q => DRPDI_IN(2),
      R => \^reset\
    );
\drpdi_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[3]\,
      Q => DRPDI_IN(3),
      R => \^reset\
    );
\drpdi_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[4]\,
      Q => DRPDI_IN(4),
      R => \^reset\
    );
\drpdi_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[5]\,
      Q => DRPDI_IN(5),
      R => \^reset\
    );
\drpdi_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[6]\,
      Q => DRPDI_IN(6),
      R => \^reset\
    );
\drpdi_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[7]\,
      Q => DRPDI_IN(7),
      R => \^reset\
    );
\drpdi_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[8]\,
      Q => DRPDI_IN(8),
      R => \^reset\
    );
\drpdi_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => \^drpdi_in\,
      D => \s_axi_wdata_reg_n_0_[9]\,
      Q => DRPDI_IN(9),
      R => \^reset\
    );
\drpdo_out_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(0),
      Q => \^drpdo_out_lane1\(0),
      R => \^reset\
    );
\drpdo_out_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(10),
      Q => \^drpdo_out_lane1\(10),
      R => \^reset\
    );
\drpdo_out_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(11),
      Q => \^drpdo_out_lane1\(11),
      R => \^reset\
    );
\drpdo_out_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(12),
      Q => \^drpdo_out_lane1\(12),
      R => \^reset\
    );
\drpdo_out_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(13),
      Q => \^drpdo_out_lane1\(13),
      R => \^reset\
    );
\drpdo_out_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(14),
      Q => \^drpdo_out_lane1\(14),
      R => \^reset\
    );
\drpdo_out_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(15),
      Q => \^drpdo_out_lane1\(15),
      R => \^reset\
    );
\drpdo_out_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(1),
      Q => \^drpdo_out_lane1\(1),
      R => \^reset\
    );
\drpdo_out_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(2),
      Q => \^drpdo_out_lane1\(2),
      R => \^reset\
    );
\drpdo_out_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(3),
      Q => \^drpdo_out_lane1\(3),
      R => \^reset\
    );
\drpdo_out_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(4),
      Q => \^drpdo_out_lane1\(4),
      R => \^reset\
    );
\drpdo_out_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(5),
      Q => \^drpdo_out_lane1\(5),
      R => \^reset\
    );
\drpdo_out_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(6),
      Q => \^drpdo_out_lane1\(6),
      R => \^reset\
    );
\drpdo_out_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(7),
      Q => \^drpdo_out_lane1\(7),
      R => \^reset\
    );
\drpdo_out_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(8),
      Q => \^drpdo_out_lane1\(8),
      R => \^reset\
    );
\drpdo_out_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE1(9),
      Q => \^drpdo_out_lane1\(9),
      R => \^reset\
    );
\drpdo_out_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(0),
      Q => \^drpdo_out_lane2\(0),
      R => \^reset\
    );
\drpdo_out_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(10),
      Q => \^drpdo_out_lane2\(10),
      R => \^reset\
    );
\drpdo_out_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(11),
      Q => \^drpdo_out_lane2\(11),
      R => \^reset\
    );
\drpdo_out_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(12),
      Q => \^drpdo_out_lane2\(12),
      R => \^reset\
    );
\drpdo_out_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(13),
      Q => \^drpdo_out_lane2\(13),
      R => \^reset\
    );
\drpdo_out_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(14),
      Q => \^drpdo_out_lane2\(14),
      R => \^reset\
    );
\drpdo_out_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(15),
      Q => \^drpdo_out_lane2\(15),
      R => \^reset\
    );
\drpdo_out_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(1),
      Q => \^drpdo_out_lane2\(1),
      R => \^reset\
    );
\drpdo_out_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(2),
      Q => \^drpdo_out_lane2\(2),
      R => \^reset\
    );
\drpdo_out_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(3),
      Q => \^drpdo_out_lane2\(3),
      R => \^reset\
    );
\drpdo_out_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(4),
      Q => \^drpdo_out_lane2\(4),
      R => \^reset\
    );
\drpdo_out_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(5),
      Q => \^drpdo_out_lane2\(5),
      R => \^reset\
    );
\drpdo_out_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(6),
      Q => \^drpdo_out_lane2\(6),
      R => \^reset\
    );
\drpdo_out_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(7),
      Q => \^drpdo_out_lane2\(7),
      R => \^reset\
    );
\drpdo_out_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(8),
      Q => \^drpdo_out_lane2\(8),
      R => \^reset\
    );
\drpdo_out_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT_LANE2(9),
      Q => \^drpdo_out_lane2\(9),
      R => \^reset\
    );
\drpdo_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(0),
      Q => \^drpdo_out\(0),
      R => \^reset\
    );
\drpdo_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(10),
      Q => \^drpdo_out\(10),
      R => \^reset\
    );
\drpdo_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(11),
      Q => \^drpdo_out\(11),
      R => \^reset\
    );
\drpdo_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(12),
      Q => \^drpdo_out\(12),
      R => \^reset\
    );
\drpdo_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(13),
      Q => \^drpdo_out\(13),
      R => \^reset\
    );
\drpdo_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(14),
      Q => \^drpdo_out\(14),
      R => \^reset\
    );
\drpdo_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(15),
      Q => \^drpdo_out\(15),
      R => \^reset\
    );
\drpdo_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(1),
      Q => \^drpdo_out\(1),
      R => \^reset\
    );
\drpdo_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(2),
      Q => \^drpdo_out\(2),
      R => \^reset\
    );
\drpdo_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(3),
      Q => \^drpdo_out\(3),
      R => \^reset\
    );
\drpdo_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(4),
      Q => \^drpdo_out\(4),
      R => \^reset\
    );
\drpdo_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(5),
      Q => \^drpdo_out\(5),
      R => \^reset\
    );
\drpdo_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(6),
      Q => \^drpdo_out\(6),
      R => \^reset\
    );
\drpdo_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(7),
      Q => \^drpdo_out\(7),
      R => \^reset\
    );
\drpdo_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(8),
      Q => \^drpdo_out\(8),
      R => \^reset\
    );
\drpdo_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPDO_OUT(9),
      Q => \^drpdo_out\(9),
      R => \^reset\
    );
drpen_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I1 => s_axi_wready_0,
      I2 => tx_done,
      I3 => p_0_in18_in,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I5 => \^gt0_drpen_in\,
      O => drpen_in_i_1_n_0
    );
drpen_in_lane1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I1 => s_axi_wready_lane1_1,
      I2 => tx_done_lane1,
      I3 => p_0_in14_in,
      I4 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I5 => \^gt1_drpen_in\,
      O => drpen_in_lane1_i_1_n_0
    );
drpen_in_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => drpen_in_lane1_i_1_n_0,
      Q => \^gt1_drpen_in\,
      R => \^reset\
    );
drpen_in_lane2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      I2 => tx_done_lane2,
      I3 => p_0_in10_in,
      I4 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I5 => \^gt2_drpen_in\,
      O => drpen_in_lane2_i_1_n_0
    );
drpen_in_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => drpen_in_lane2_i_1_n_0,
      Q => \^gt2_drpen_in\,
      R => \^reset\
    );
drpen_in_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => drpen_in_i_1_n_0,
      Q => \^gt0_drpen_in\,
      R => \^reset\
    );
drprdy_out_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPRDY_OUT_LANE1,
      Q => \^drprdy_out_lane1\,
      R => \^reset\
    );
drprdy_out_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPRDY_OUT_LANE2,
      Q => \^drprdy_out_lane2\,
      R => \^reset\
    );
drprdy_out_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => DRPRDY_OUT,
      Q => \^drprdy_out\,
      R => \^reset\
    );
drpwe_in_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      I1 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I2 => s_axi_wready_0,
      I3 => p_0_in18_in,
      I4 => tx_done,
      I5 => \^gt0_drpwe_in\,
      O => drpwe_in_i_1_n_0
    );
drpwe_in_lane1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      I1 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I2 => s_axi_wready_lane1_1,
      I3 => p_0_in14_in,
      I4 => tx_done_lane1,
      I5 => \^gt1_drpwe_in\,
      O => drpwe_in_lane1_i_1_n_0
    );
drpwe_in_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => drpwe_in_lane1_i_1_n_0,
      Q => \^gt1_drpwe_in\,
      R => \^reset\
    );
drpwe_in_lane2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      I1 => s_axi_wready_lane2_2,
      I2 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I3 => p_0_in10_in,
      I4 => tx_done_lane2,
      I5 => \^gt2_drpwe_in\,
      O => drpwe_in_lane2_i_1_n_0
    );
drpwe_in_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => drpwe_in_lane2_i_1_n_0,
      Q => \^gt2_drpwe_in\,
      R => \^reset\
    );
drpwe_in_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => drpwe_in_i_1_n_0,
      Q => \^gt0_drpwe_in\,
      R => \^reset\
    );
rd_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req0,
      I1 => wr_req,
      I2 => rd_req,
      O => rd_req_i_1_n_0
    );
rd_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I2 => s_axi_awvalid,
      I3 => s_axi_arvalid_3,
      I4 => s_axi_awready_reg_n_0,
      I5 => s_axi_arvalid,
      O => rd_req0
    );
rd_req_lane1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req_lane10,
      I1 => wr_req_lane1,
      I2 => rd_req_lane1,
      O => rd_req_lane1_i_1_n_0
    );
rd_req_lane1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => s_axi_wready_lane1_1,
      I1 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I2 => s_axi_awvalid_lane1,
      I3 => s_axi_arvalid_lane1_4,
      I4 => s_axi_awready_lane1_reg_n_0,
      I5 => s_axi_arvalid_lane1,
      O => rd_req_lane10
    );
rd_req_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => rd_req_lane1_i_1_n_0,
      Q => rd_req_lane1,
      R => \^reset\
    );
rd_req_lane2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rd_req_lane20,
      I1 => wr_req_lane2,
      I2 => rd_req_lane2,
      O => rd_req_lane2_i_1_n_0
    );
rd_req_lane2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_awvalid_lane2,
      I3 => s_axi_arvalid_lane2_5,
      I4 => s_axi_awready_lane2_reg_n_0,
      I5 => s_axi_arvalid_lane2,
      O => rd_req_lane20
    );
rd_req_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => rd_req_lane2_i_1_n_0,
      Q => rd_req_lane2,
      R => \^reset\
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^reset\
    );
ready_det_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s_axi_rready,
      I1 => rd_req,
      I2 => s_axi_bready,
      I3 => wr_req_reg_n_0,
      I4 => ready_det_r_reg_n_0,
      O => ready_det
    );
ready_det_r_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => u_rst_sync_RESET_n_7,
      Q => ready_det_r_reg_n_0,
      R => '0'
    );
\s_axi_araddr_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(8),
      Q => s_axi_araddr_lane1_13(10),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(0),
      Q => s_axi_araddr_lane1_13(2),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(1),
      Q => s_axi_araddr_lane1_13(3),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(2),
      Q => s_axi_araddr_lane1_13(4),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(3),
      Q => s_axi_araddr_lane1_13(5),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(4),
      Q => s_axi_araddr_lane1_13(6),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(5),
      Q => s_axi_araddr_lane1_13(7),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(6),
      Q => s_axi_araddr_lane1_13(8),
      R => \^reset\
    );
\s_axi_araddr_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane1,
      D => s_axi_araddr_lane1(7),
      Q => s_axi_araddr_lane1_13(9),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(8),
      Q => s_axi_araddr_lane2_15(10),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(0),
      Q => s_axi_araddr_lane2_15(2),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(1),
      Q => s_axi_araddr_lane2_15(3),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(2),
      Q => s_axi_araddr_lane2_15(4),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(3),
      Q => s_axi_araddr_lane2_15(5),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(4),
      Q => s_axi_araddr_lane2_15(6),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(5),
      Q => s_axi_araddr_lane2_15(7),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(6),
      Q => s_axi_araddr_lane2_15(8),
      R => \^reset\
    );
\s_axi_araddr_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid_lane2,
      D => s_axi_araddr_lane2(7),
      Q => s_axi_araddr_lane2_15(9),
      R => \^reset\
    );
\s_axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(8),
      Q => in10(8),
      R => \^reset\
    );
\s_axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(0),
      Q => in10(0),
      R => \^reset\
    );
\s_axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(1),
      Q => in10(1),
      R => \^reset\
    );
\s_axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(2),
      Q => in10(2),
      R => \^reset\
    );
\s_axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(3),
      Q => in10(3),
      R => \^reset\
    );
\s_axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(4),
      Q => in10(4),
      R => \^reset\
    );
\s_axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(5),
      Q => in10(5),
      R => \^reset\
    );
\s_axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(6),
      Q => in10(6),
      R => \^reset\
    );
\s_axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_arvalid,
      D => s_axi_araddr(7),
      Q => in10(7),
      R => \^reset\
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_reg_n_0,
      I1 => s_axi_arvalid_3,
      I2 => s_axi_arvalid,
      I3 => s_axi_awvalid,
      I4 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I5 => s_axi_wready_0,
      O => s_axi_arready
    );
s_axi_arready_lane1_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_lane1_reg_n_0,
      I1 => s_axi_arvalid_lane1_4,
      I2 => s_axi_arvalid_lane1,
      I3 => s_axi_awvalid_lane1,
      I4 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I5 => s_axi_wready_lane1_1,
      O => s_axi_arready_lane1
    );
s_axi_arready_lane2_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000080AA"
    )
        port map (
      I0 => s_axi_awready_lane2_reg_n_0,
      I1 => s_axi_arvalid_lane2_5,
      I2 => s_axi_arvalid_lane2,
      I3 => s_axi_awvalid_lane2,
      I4 => s_axi_wready_lane2_2,
      I5 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      O => s_axi_arready_lane2
    );
s_axi_arvalid_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_arvalid_lane1,
      Q => s_axi_arvalid_lane1_4,
      R => \^reset\
    );
s_axi_arvalid_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_arvalid_lane2,
      Q => s_axi_arvalid_lane2_5,
      R => \^reset\
    );
s_axi_arvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_arvalid,
      Q => s_axi_arvalid_3,
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(8),
      Q => s_axi_awaddr_lane1_12(10),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(0),
      Q => s_axi_awaddr_lane1_12(2),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(1),
      Q => s_axi_awaddr_lane1_12(3),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(2),
      Q => s_axi_awaddr_lane1_12(4),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(3),
      Q => s_axi_awaddr_lane1_12(5),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(4),
      Q => s_axi_awaddr_lane1_12(6),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(5),
      Q => s_axi_awaddr_lane1_12(7),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(6),
      Q => s_axi_awaddr_lane1_12(8),
      R => \^reset\
    );
\s_axi_awaddr_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane1,
      D => s_axi_awaddr_lane1(7),
      Q => s_axi_awaddr_lane1_12(9),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(8),
      Q => s_axi_awaddr_lane2_14(10),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(0),
      Q => s_axi_awaddr_lane2_14(2),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(1),
      Q => s_axi_awaddr_lane2_14(3),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(2),
      Q => s_axi_awaddr_lane2_14(4),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(3),
      Q => s_axi_awaddr_lane2_14(5),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(4),
      Q => s_axi_awaddr_lane2_14(6),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(5),
      Q => s_axi_awaddr_lane2_14(7),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(6),
      Q => s_axi_awaddr_lane2_14(8),
      R => \^reset\
    );
\s_axi_awaddr_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid_lane2,
      D => s_axi_awaddr_lane2(7),
      Q => s_axi_awaddr_lane2_14(9),
      R => \^reset\
    );
\s_axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(8),
      Q => in9(8),
      R => \^reset\
    );
\s_axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(0),
      Q => in9(0),
      R => \^reset\
    );
\s_axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(1),
      Q => in9(1),
      R => \^reset\
    );
\s_axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(2),
      Q => in9(2),
      R => \^reset\
    );
\s_axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(3),
      Q => in9(3),
      R => \^reset\
    );
\s_axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(4),
      Q => in9(4),
      R => \^reset\
    );
\s_axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(5),
      Q => in9(5),
      R => \^reset\
    );
\s_axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(6),
      Q => in9(6),
      R => \^reset\
    );
\s_axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_awvalid,
      D => s_axi_awaddr(7),
      Q => in9(7),
      R => \^reset\
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_reg_n_0,
      I1 => s_axi_arvalid,
      I2 => s_axi_arvalid_3,
      I3 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I4 => s_axi_wready_0,
      O => s_axi_awready
    );
s_axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_reg_n_0,
      I1 => rd_req,
      I2 => wr_req,
      I3 => s_axi_awready_reg_n_0,
      O => s_axi_awready_i_1_n_0
    );
s_axi_awready_lane1_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_lane1_reg_n_0,
      I1 => s_axi_arvalid_lane1,
      I2 => s_axi_arvalid_lane1_4,
      I3 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I4 => s_axi_wready_lane1_1,
      O => s_axi_awready_lane1
    );
s_axi_awready_lane1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_lane1_reg_n_0,
      I1 => rd_req_lane1,
      I2 => wr_req_lane1,
      I3 => s_axi_awready_lane1_reg_n_0,
      O => s_axi_awready_lane1_i_1_n_0
    );
s_axi_awready_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_awready_lane1_i_1_n_0,
      Q => s_axi_awready_lane1_reg_n_0,
      R => \^reset\
    );
s_axi_awready_lane2_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => s_axi_awready_lane2_reg_n_0,
      I1 => s_axi_arvalid_lane2_5,
      I2 => s_axi_arvalid_lane2,
      I3 => s_axi_wready_lane2_2,
      I4 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      O => s_axi_awready_lane2
    );
s_axi_awready_lane2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F111"
    )
        port map (
      I0 => wr_req_lane2_reg_n_0,
      I1 => rd_req_lane2,
      I2 => wr_req_lane2,
      I3 => s_axi_awready_lane2_reg_n_0,
      O => s_axi_awready_lane2_i_1_n_0
    );
s_axi_awready_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_awready_lane2_i_1_n_0,
      Q => s_axi_awready_lane2_reg_n_0,
      R => \^reset\
    );
s_axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_awready_i_1_n_0,
      Q => s_axi_awready_reg_n_0,
      R => \^reset\
    );
s_axi_bvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_6,
      I1 => tx_done,
      I2 => tx_done_r,
      O => s_axi_bvalid
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_r,
      I1 => tx_done,
      I2 => s_axi_bvalid_6,
      I3 => wr_req_reg_n_0,
      I4 => \^drprdy_out\,
      O => s_axi_bvalid_i_1_n_0
    );
s_axi_bvalid_lane1_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_lane1_7,
      I1 => tx_done_lane1,
      I2 => tx_done_lane1_r,
      O => s_axi_bvalid_lane1
    );
s_axi_bvalid_lane1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane1_r,
      I1 => tx_done_lane1,
      I2 => s_axi_bvalid_lane1_7,
      I3 => wr_req_lane1_reg_n_0,
      I4 => \^drprdy_out_lane1\,
      O => s_axi_bvalid_lane1_i_1_n_0
    );
s_axi_bvalid_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_bvalid_lane1_i_1_n_0,
      Q => s_axi_bvalid_lane1_7,
      R => \^reset\
    );
s_axi_bvalid_lane2_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_bvalid_lane2_8,
      I1 => tx_done_lane2,
      I2 => tx_done_lane2_r,
      O => s_axi_bvalid_lane2
    );
s_axi_bvalid_lane2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane2_r,
      I1 => tx_done_lane2,
      I2 => s_axi_bvalid_lane2_8,
      I3 => wr_req_lane2_reg_n_0,
      I4 => \^drprdy_out_lane2\,
      O => s_axi_bvalid_lane2_i_1_n_0
    );
s_axi_bvalid_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_bvalid_lane2_i_1_n_0,
      Q => s_axi_bvalid_lane2_8,
      R => \^reset\
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_bvalid_i_1_n_0,
      Q => s_axi_bvalid_6,
      R => \^reset\
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprdy_out\,
      I1 => s_axi_rvalid_9,
      O => s_axi_rdata0
    );
\s_axi_rdata_lane1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprdy_out_lane1\,
      I1 => s_axi_rvalid_lane1_10,
      O => s_axi_rdata_lane10
    );
\s_axi_rdata_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(0),
      Q => s_axi_rdata_lane1(0),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(10),
      Q => s_axi_rdata_lane1(10),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(11),
      Q => s_axi_rdata_lane1(11),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(12),
      Q => s_axi_rdata_lane1(12),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(13),
      Q => s_axi_rdata_lane1(13),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(14),
      Q => s_axi_rdata_lane1(14),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(15),
      Q => s_axi_rdata_lane1(15),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(1),
      Q => s_axi_rdata_lane1(1),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(2),
      Q => s_axi_rdata_lane1(2),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(3),
      Q => s_axi_rdata_lane1(3),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(4),
      Q => s_axi_rdata_lane1(4),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(5),
      Q => s_axi_rdata_lane1(5),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(6),
      Q => s_axi_rdata_lane1(6),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(7),
      Q => s_axi_rdata_lane1(7),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(8),
      Q => s_axi_rdata_lane1(8),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane10,
      D => \^drpdo_out_lane1\(9),
      Q => s_axi_rdata_lane1(9),
      R => u_rst_sync_RESET_n_4
    );
\s_axi_rdata_lane2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprdy_out_lane2\,
      I1 => s_axi_rvalid_lane2_11,
      O => s_axi_rdata_lane20
    );
\s_axi_rdata_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(0),
      Q => s_axi_rdata_lane2(0),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(10),
      Q => s_axi_rdata_lane2(10),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(11),
      Q => s_axi_rdata_lane2(11),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(12),
      Q => s_axi_rdata_lane2(12),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(13),
      Q => s_axi_rdata_lane2(13),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(14),
      Q => s_axi_rdata_lane2(14),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(15),
      Q => s_axi_rdata_lane2(15),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(1),
      Q => s_axi_rdata_lane2(1),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(2),
      Q => s_axi_rdata_lane2(2),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(3),
      Q => s_axi_rdata_lane2(3),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(4),
      Q => s_axi_rdata_lane2(4),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(5),
      Q => s_axi_rdata_lane2(5),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(6),
      Q => s_axi_rdata_lane2(6),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(7),
      Q => s_axi_rdata_lane2(7),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(8),
      Q => s_axi_rdata_lane2(8),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata_lane20,
      D => \^drpdo_out_lane2\(9),
      Q => s_axi_rdata_lane2(9),
      R => u_rst_sync_RESET_n_6
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(0),
      Q => s_axi_rdata(0),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(10),
      Q => s_axi_rdata(10),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(11),
      Q => s_axi_rdata(11),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(12),
      Q => s_axi_rdata(12),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(13),
      Q => s_axi_rdata(13),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(14),
      Q => s_axi_rdata(14),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(15),
      Q => s_axi_rdata(15),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(1),
      Q => s_axi_rdata(1),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(2),
      Q => s_axi_rdata(2),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(3),
      Q => s_axi_rdata(3),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(4),
      Q => s_axi_rdata(4),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(5),
      Q => s_axi_rdata(5),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(6),
      Q => s_axi_rdata(6),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(7),
      Q => s_axi_rdata(7),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(8),
      Q => s_axi_rdata(8),
      R => p_0_in(15)
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_rdata0,
      D => \^drpdo_out\(9),
      Q => s_axi_rdata(9),
      R => p_0_in(15)
    );
s_axi_rvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_9,
      I1 => tx_done,
      I2 => tx_done_r,
      O => s_axi_rvalid
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_r,
      I1 => tx_done,
      I2 => s_axi_rvalid_9,
      I3 => rd_req,
      I4 => \^drprdy_out\,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_lane1_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_lane1_10,
      I1 => tx_done_lane1,
      I2 => tx_done_lane1_r,
      O => s_axi_rvalid_lane1
    );
s_axi_rvalid_lane1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane1_r,
      I1 => tx_done_lane1,
      I2 => s_axi_rvalid_lane1_10,
      I3 => rd_req_lane1,
      I4 => \^drprdy_out_lane1\,
      O => s_axi_rvalid_lane1_i_1_n_0
    );
s_axi_rvalid_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_rvalid_lane1_i_1_n_0,
      Q => s_axi_rvalid_lane1_10,
      R => \^reset\
    );
s_axi_rvalid_lane2_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_rvalid_lane2_11,
      I1 => tx_done_lane2,
      I2 => tx_done_lane2_r,
      O => s_axi_rvalid_lane2
    );
s_axi_rvalid_lane2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => tx_done_lane2_r,
      I1 => tx_done_lane2,
      I2 => s_axi_rvalid_lane2_11,
      I3 => rd_req_lane2,
      I4 => \^drprdy_out_lane2\,
      O => s_axi_rvalid_lane2_i_1_n_0
    );
s_axi_rvalid_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_rvalid_lane2_i_1_n_0,
      Q => s_axi_rvalid_lane2_11,
      R => \^reset\
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => s_axi_rvalid_9,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(0),
      Q => \s_axi_wdata_lane1_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(10),
      Q => \s_axi_wdata_lane1_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(11),
      Q => \s_axi_wdata_lane1_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(12),
      Q => \s_axi_wdata_lane1_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(13),
      Q => \s_axi_wdata_lane1_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(14),
      Q => \s_axi_wdata_lane1_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(15),
      Q => \s_axi_wdata_lane1_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(1),
      Q => \s_axi_wdata_lane1_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(2),
      Q => \s_axi_wdata_lane1_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(3),
      Q => \s_axi_wdata_lane1_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(4),
      Q => \s_axi_wdata_lane1_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(5),
      Q => \s_axi_wdata_lane1_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(6),
      Q => \s_axi_wdata_lane1_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(7),
      Q => \s_axi_wdata_lane1_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(8),
      Q => \s_axi_wdata_lane1_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_lane1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane1,
      D => s_axi_wdata_lane1(9),
      Q => \s_axi_wdata_lane1_reg_n_0_[9]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(0),
      Q => \s_axi_wdata_lane2_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(10),
      Q => \s_axi_wdata_lane2_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(11),
      Q => \s_axi_wdata_lane2_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(12),
      Q => \s_axi_wdata_lane2_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(13),
      Q => \s_axi_wdata_lane2_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(14),
      Q => \s_axi_wdata_lane2_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(15),
      Q => \s_axi_wdata_lane2_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(1),
      Q => \s_axi_wdata_lane2_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(2),
      Q => \s_axi_wdata_lane2_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(3),
      Q => \s_axi_wdata_lane2_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(4),
      Q => \s_axi_wdata_lane2_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(5),
      Q => \s_axi_wdata_lane2_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(6),
      Q => \s_axi_wdata_lane2_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(7),
      Q => \s_axi_wdata_lane2_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(8),
      Q => \s_axi_wdata_lane2_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_lane2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid_lane2,
      D => s_axi_wdata_lane2(9),
      Q => \s_axi_wdata_lane2_reg_n_0_[9]\,
      R => \^reset\
    );
\s_axi_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(0),
      Q => \s_axi_wdata_reg_n_0_[0]\,
      R => \^reset\
    );
\s_axi_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(10),
      Q => \s_axi_wdata_reg_n_0_[10]\,
      R => \^reset\
    );
\s_axi_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(11),
      Q => \s_axi_wdata_reg_n_0_[11]\,
      R => \^reset\
    );
\s_axi_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(12),
      Q => \s_axi_wdata_reg_n_0_[12]\,
      R => \^reset\
    );
\s_axi_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(13),
      Q => \s_axi_wdata_reg_n_0_[13]\,
      R => \^reset\
    );
\s_axi_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(14),
      Q => \s_axi_wdata_reg_n_0_[14]\,
      R => \^reset\
    );
\s_axi_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(15),
      Q => \s_axi_wdata_reg_n_0_[15]\,
      R => \^reset\
    );
\s_axi_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(1),
      Q => \s_axi_wdata_reg_n_0_[1]\,
      R => \^reset\
    );
\s_axi_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(2),
      Q => \s_axi_wdata_reg_n_0_[2]\,
      R => \^reset\
    );
\s_axi_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(3),
      Q => \s_axi_wdata_reg_n_0_[3]\,
      R => \^reset\
    );
\s_axi_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(4),
      Q => \s_axi_wdata_reg_n_0_[4]\,
      R => \^reset\
    );
\s_axi_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(5),
      Q => \s_axi_wdata_reg_n_0_[5]\,
      R => \^reset\
    );
\s_axi_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(6),
      Q => \s_axi_wdata_reg_n_0_[6]\,
      R => \^reset\
    );
\s_axi_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(7),
      Q => \s_axi_wdata_reg_n_0_[7]\,
      R => \^reset\
    );
\s_axi_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(8),
      Q => \s_axi_wdata_reg_n_0_[8]\,
      R => \^reset\
    );
\s_axi_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => s_axi_wvalid,
      D => s_axi_wdata(9),
      Q => \s_axi_wdata_reg_n_0_[9]\,
      R => \^reset\
    );
s_axi_wready_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_wready_lane1_1,
      Q => s_axi_wready_lane1,
      R => \^reset\
    );
s_axi_wready_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_wready_lane2_2,
      Q => s_axi_wready_lane2,
      R => \^reset\
    );
s_axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => s_axi_wready_0,
      Q => s_axi_wready,
      R => \^reset\
    );
tx_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^drprdy_out\,
      I1 => ready_det,
      I2 => tx_done,
      O => tx_done_i_1_n_0
    );
tx_done_lane1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drprdy_out_lane1\,
      I1 => tx_done_lane1_i_2_n_0,
      I2 => tx_done_lane1,
      O => tx_done_lane1_i_1_n_0
    );
tx_done_lane1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \^drprdy_out_lane1\,
      I1 => ready_det_r_reg_n_0,
      I2 => wr_req_lane1_reg_n_0,
      I3 => s_axi_bready_lane1,
      I4 => rd_req_lane1,
      I5 => s_axi_rready_lane1,
      O => tx_done_lane1_i_2_n_0
    );
tx_done_lane1_r_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => tx_done_lane1,
      Q => tx_done_lane1_r,
      R => '0'
    );
tx_done_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => tx_done_lane1_i_1_n_0,
      Q => tx_done_lane1,
      R => \^reset\
    );
tx_done_lane2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^drprdy_out_lane2\,
      I1 => tx_done_lane2_i_2_n_0,
      I2 => tx_done_lane2,
      O => tx_done_lane2_i_1_n_0
    );
tx_done_lane2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => \^drprdy_out_lane2\,
      I1 => ready_det_r_reg_n_0,
      I2 => wr_req_lane2_reg_n_0,
      I3 => s_axi_bready_lane2,
      I4 => rd_req_lane2,
      I5 => s_axi_rready_lane2,
      O => tx_done_lane2_i_2_n_0
    );
tx_done_lane2_r_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => tx_done_lane2,
      Q => tx_done_lane2_r,
      R => '0'
    );
tx_done_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => tx_done_lane2_i_1_n_0,
      Q => tx_done_lane2,
      R => \^reset\
    );
tx_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => tx_done,
      Q => tx_done_r,
      R => '0'
    );
tx_done_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => tx_done_i_1_n_0,
      Q => tx_done,
      R => \^reset\
    );
u_rst_sync_RESET: entity work.aurora_64b66b_0_rst_sync_6
     port map (
      Q(4) => s_axi_wready_0,
      Q(3) => \FSM_onehot_AXI_STATE_reg_n_0_[3]\,
      Q(2) => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      Q(1) => p_0_in18_in,
      Q(0) => wr_req,
      RESET => RESET,
      SR(0) => u_rst_sync_RESET_n_1,
      drp_clk_in => drp_clk_in,
      \drpaddr_in_lane1_reg[0]\(3) => s_axi_wready_lane1_1,
      \drpaddr_in_lane1_reg[0]\(2) => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[3]\,
      \drpaddr_in_lane1_reg[0]\(1) => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      \drpaddr_in_lane1_reg[0]\(0) => p_0_in14_in,
      \drpaddr_in_lane2_reg[0]\(3) => s_axi_wready_lane2_2,
      \drpaddr_in_lane2_reg[0]\(2) => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[3]\,
      \drpaddr_in_lane2_reg[0]\(1) => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      \drpaddr_in_lane2_reg[0]\(0) => p_0_in10_in,
      drprdy_out => \^drprdy_out\,
      drprdy_out_lane1 => \^drprdy_out_lane1\,
      drprdy_out_lane2 => \^drprdy_out_lane2\,
      ready_det => ready_det,
      ready_det_r_reg => ready_det_r_reg_n_0,
      \^reset\ => \^reset\,
      \s_axi_rdata_lane1_reg[15]\ => s_axi_rvalid_lane1_10,
      \s_axi_rdata_lane2_reg[15]\ => s_axi_rvalid_lane2_11,
      \s_axi_rdata_reg[0]\ => s_axi_rvalid_9,
      stg5_reg_0(0) => p_0_in(15),
      stg5_reg_1(0) => u_rst_sync_RESET_n_3,
      stg5_reg_2(0) => u_rst_sync_RESET_n_4,
      stg5_reg_3(0) => u_rst_sync_RESET_n_5,
      stg5_reg_4(0) => u_rst_sync_RESET_n_6,
      stg5_reg_5 => u_rst_sync_RESET_n_7,
      tx_done => tx_done,
      tx_done_lane1 => tx_done_lane1,
      tx_done_lane1_r => tx_done_lane1_r,
      tx_done_lane2 => tx_done_lane2,
      tx_done_lane2_r => tx_done_lane2_r,
      tx_done_r => tx_done_r
    );
wr_req_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req0,
      I1 => wr_req,
      I2 => wr_req_reg_n_0,
      O => wr_req_i_1_n_0
    );
wr_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_wready_0,
      I1 => \FSM_onehot_AXI_STATE_reg_n_0_[2]\,
      I2 => s_axi_arvalid_3,
      I3 => s_axi_arvalid,
      I4 => s_axi_awready_reg_n_0,
      I5 => s_axi_awvalid,
      O => wr_req0
    );
wr_req_lane1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req_lane10,
      I1 => wr_req_lane1,
      I2 => wr_req_lane1_reg_n_0,
      O => wr_req_lane1_i_1_n_0
    );
wr_req_lane1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_wready_lane1_1,
      I1 => \FSM_onehot_AXI_STATE_lane1_reg_n_0_[2]\,
      I2 => s_axi_arvalid_lane1_4,
      I3 => s_axi_arvalid_lane1,
      I4 => s_axi_awready_lane1_reg_n_0,
      I5 => s_axi_awvalid_lane1,
      O => wr_req_lane10
    );
wr_req_lane1_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => wr_req_lane1_i_1_n_0,
      Q => wr_req_lane1_reg_n_0,
      R => \^reset\
    );
wr_req_lane2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => wr_req_lane20,
      I1 => wr_req_lane2,
      I2 => wr_req_lane2_reg_n_0,
      O => wr_req_lane2_i_1_n_0
    );
wr_req_lane2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_onehot_AXI_STATE_lane2_reg_n_0_[2]\,
      I1 => s_axi_wready_lane2_2,
      I2 => s_axi_arvalid_lane2,
      I3 => s_axi_arvalid_lane2_5,
      I4 => s_axi_awready_lane2_reg_n_0,
      I5 => s_axi_awvalid_lane2,
      O => wr_req_lane20
    );
wr_req_lane2_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => wr_req_lane2_i_1_n_0,
      Q => wr_req_lane2_reg_n_0,
      R => \^reset\
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => drp_clk_in,
      CE => '1',
      D => wr_req_i_1_n_0,
      Q => wr_req_reg_n_0,
      R => \^reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    DO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbuferr_out_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_2 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    link_reset_0_c : out STD_LOGIC;
    master_do_rd_en_q : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    allow_block_sync_propagation_reg : out STD_LOGIC;
    p_15_in : out STD_LOGIC;
    cdr_reset_fsm_lnkreset_reg : out STD_LOGIC;
    data_fifo_0 : out STD_LOGIC;
    do_rd_en_i : out STD_LOGIC;
    CB_flag_direct : out STD_LOGIC;
    CB_flag_direct_0 : out STD_LOGIC;
    LINK_RESET_OUT0 : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    any_vld_btf_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    master_do_rd_en_q_reg_0 : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_only_reset_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    valid_btf_detect_c : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    rxchanisaligned_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    allow_block_sync_propagation_reg_0 : in STD_LOGIC;
    allow_block_sync_propagation : in STD_LOGIC;
    allow_block_sync_propagation_reg_1 : in STD_LOGIC;
    cdr_reset_fsm_lnkreset : in STD_LOGIC;
    LINK_RESET_OUT_reg : in STD_LOGIC;
    \wdth_conv_1stage_reg[0]_0\ : in STD_LOGIC;
    CB_flag_flopped_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CB_flag_flopped_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    link_reset_2_c : in STD_LOGIC;
    link_reset_1_c : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal CB_align_ver : STD_LOGIC;
  signal CB_align_ver0 : STD_LOGIC;
  signal CB_align_ver_i_2_n_0 : STD_LOGIC;
  signal CB_align_ver_i_3_n_0 : STD_LOGIC;
  signal CB_align_ver_i_4_n_0 : STD_LOGIC;
  signal CB_align_ver_i_5_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CB_flag_direct_1 : STD_LOGIC;
  signal CB_flag_flopped : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal \^do\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^dop\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal \^any_vld_btf_i\ : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal cb_fifo_din_detect_q_i_2_n_0 : STD_LOGIC;
  signal cb_fifo_din_detect_q_i_3_n_0 : STD_LOGIC;
  signal cb_fifo_din_detect_q_i_4_n_0 : STD_LOGIC;
  signal cb_fifo_din_detect_q_i_5_n_0 : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^data_fifo_0\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal do_rd_en_reg_n_0 : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal enchansync_dlyd_i : STD_LOGIC;
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_5_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal \^link_reset_0_c\ : STD_LOGIC;
  signal \^master_do_rd_en_q\ : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_15_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxchanisaligned : STD_LOGIC;
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wait_for_wr_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_fifo_ALMOSTFULL_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DOP_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_data_fifo_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_fifo_RDCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_data_fifo_WRCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_align_ver_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of CB_flag_flopped_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \CB_flag_flopped_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of SOFT_ERR0_i_1 : label is "soft_lutpair27";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_0 ";
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1\ : label is 11;
  attribute BOX_TYPE of data_fifo : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of hold_reg_i_1 : label is "soft_lutpair29";
  attribute shift_extract : string;
  attribute shift_extract of master_do_rd_en_q_reg : label is "{no}";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_1\ : label is "soft_lutpair28";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2\ : label is "soft_lutpair25";
begin
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  DO(63 downto 0) <= \^do\(63 downto 0);
  DOP(1 downto 0) <= \^dop\(1 downto 0);
  any_vld_btf_i <= \^any_vld_btf_i\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  data_fifo_0 <= \^data_fifo_0\;
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
  link_reset_0_c <= \^link_reset_0_c\;
  master_do_rd_en_q <= \^master_do_rd_en_q\;
  p_15_in <= \^p_15_in\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA0000000000"
    )
        port map (
      I0 => \^any_vld_btf_i\,
      I1 => p_0_in0_in,
      I2 => any_vld_btf_fifo_din_detect_dlyd,
      I3 => wait_for_wr_en_wr4(1),
      I4 => cbcc_fifo_reset_wr_clk,
      I5 => wait_for_wr_en_wr4(0),
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_i\,
      R => '0'
    );
CB_align_ver_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => CB_align_ver_i_2_n_0,
      I1 => CB_align_ver_i_3_n_0,
      I2 => \^do\(56),
      I3 => \^do\(53),
      I4 => \^do\(57),
      O => CB_align_ver0
    );
CB_align_ver_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^do\(61),
      I1 => \^do\(60),
      I2 => \^do\(62),
      I3 => \^do\(54),
      I4 => CB_align_ver_i_4_n_0,
      O => CB_align_ver_i_2_n_0
    );
CB_align_ver_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^do\(49),
      I1 => \^do\(48),
      I2 => \^do\(63),
      I3 => \^do\(52),
      I4 => CB_align_ver_i_5_n_0,
      O => CB_align_ver_i_3_n_0
    );
CB_align_ver_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^dop\(1),
      I1 => \^do\(50),
      I2 => \^do\(59),
      I3 => \^master_do_rd_en_q\,
      O => CB_align_ver_i_4_n_0
    );
CB_align_ver_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^do\(58),
      I1 => \^do\(55),
      I2 => \^do\(51),
      I3 => \^dop\(0),
      O => CB_align_ver_i_5_n_0
    );
CB_align_ver_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_align_ver0,
      Q => CB_align_ver,
      R => cbcc_reset_cbstg2_rd_clk
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => cbcc_fifo_reset_wr_clk
    );
CB_flag_flopped_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_do_rd_en_q\,
      I1 => p_0_in6_in,
      O => CB_flag_direct_1
    );
\CB_flag_flopped_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_do_rd_en_q\,
      I1 => CB_flag_flopped_reg_1(1),
      O => CB_flag_direct
    );
\CB_flag_flopped_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^master_do_rd_en_q\,
      I1 => CB_flag_flopped_reg_0(1),
      O => CB_flag_direct_0
    );
CB_flag_flopped_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_flag_direct_1,
      Q => CB_flag_flopped,
      R => '0'
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i_2,
      S => cbcc_only_reset_rd_clk
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c,
      Q => CC_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => cb_fifo_din_detect_q,
      I1 => \wdth_conv_1stage_reg[0]_0\,
      I2 => p_0_in0_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => cbcc_fifo_reset_wr_clk
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155410000000000"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => new_do_wr_en,
      I4 => \^bit_err_chan_bond_i\,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      I4 => wr_monitor_flag_reg(4),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111554"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(1),
      I4 => wr_monitor_flag_reg(2),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3_n_0\,
      I4 => \LINK_RESET[0]_i_4_n_0\,
      I5 => \LINK_RESET[0]_i_5_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^link_reset_0_c\,
      I1 => link_reset_2_c,
      I2 => link_reset_1_c,
      I3 => LINK_RESET_OUT_reg,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => \^link_reset_0_c\,
      R => '0'
    );
rxchanisaligned_reg_RnM: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxchanisaligned,
      Q => ch_bond_done_i(0),
      R => cbcc_reset_cbstg2_rd_clk
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SOFT_ERR0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => CB_flag_flopped_reg_0(0),
      I1 => \^master_do_rd_en_q\,
      I2 => CB_flag_flopped_reg_1(0),
      I3 => p_0_in8_in,
      O => \^data_fifo_0\
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => user_clk,
      D => EN_CHAN_SYNC,
      Q => enchansync_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
allow_block_sync_propagation_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCCE"
    )
        port map (
      I0 => allow_block_sync_propagation_reg_0,
      I1 => allow_block_sync_propagation,
      I2 => allow_block_sync_propagation_reg_1,
      I3 => cdr_reset_fsm_lnkreset,
      I4 => \^p_15_in\,
      O => allow_block_sync_propagation_reg
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => '0'
    );
cb_fifo_din_detect_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => cb_fifo_din_detect_q_i_2_n_0,
      I4 => cb_fifo_din_detect_q_i_3_n_0,
      O => any_vld_btf_fifo_din_detect
    );
cb_fifo_din_detect_q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => cb_fifo_din_detect_q_i_4_n_0,
      O => cb_fifo_din_detect_q_i_2_n_0
    );
cb_fifo_din_detect_q_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => cb_fifo_din_detect_q_i_5_n_0,
      O => cb_fifo_din_detect_q_i_3_n_0
    );
cb_fifo_din_detect_q_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => cb_fifo_din_detect_q_i_4_n_0
    );
cb_fifo_din_detect_q_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => cb_fifo_din_detect_q_i_5_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => cbcc_fifo_reset_wr_clk
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rst_drp,
      I1 => hard_err_rst_int,
      I2 => \^link_reset_0_c\,
      I3 => link_reset_2_c,
      I4 => link_reset_1_c,
      O => \^p_15_in\
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => LINK_RESET_OUT_reg,
      I1 => allow_block_sync_propagation,
      I2 => allow_block_sync_propagation_reg_1,
      I3 => cdr_reset_fsm_lnkreset,
      I4 => \^p_15_in\,
      O => cdr_reset_fsm_lnkreset_reg
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_7\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_5\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_4\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_7\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_6\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_5\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_4\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_7\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_6\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_5\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_4\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_6\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_7\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(3) => \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_for_reset_r_reg[20]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_6\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_5\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_4\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_5\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_4\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_7\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_6\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_5\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_4\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_7\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_6\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
data_fifo: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0008",
      ALMOST_FULL_OFFSET => X"01C2",
      DATA_WIDTH => 72,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36_72",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => buffer_too_empty_c,
      ALMOSTFULL => NLW_data_fifo_ALMOSTFULL_UNCONNECTED,
      DBITERR => NLW_data_fifo_DBITERR_UNCONNECTED,
      DI(63 downto 32) => en32_fifo_din_i(71 downto 40),
      DI(31 downto 0) => en32_fifo_din_i(31 downto 0),
      DIP(7 downto 0) => en32_fifo_din_i(79 downto 72),
      DO(63 downto 0) => \^do\(63 downto 0),
      DOP(7) => NLW_data_fifo_DOP_UNCONNECTED(7),
      DOP(6) => p_0_in6_in,
      DOP(5) => p_0_in5_in,
      DOP(4) => p_0_in8_in,
      DOP(3) => NLW_data_fifo_DOP_UNCONNECTED(3),
      DOP(2) => p_0_in4_in,
      DOP(1 downto 0) => \^dop\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_fifo_ECCPARITY_UNCONNECTED(7 downto 0),
      EMPTY => underflow_flag_c,
      FULL => overflow_flag_c,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => user_clk,
      RDCOUNT(12 downto 0) => NLW_data_fifo_RDCOUNT_UNCONNECTED(12 downto 0),
      RDEN => master_do_rd_en_q_reg_0,
      RDERR => rd_err_c,
      REGCE => '1',
      RST => cbcc_fifo_reset_to_fifo_rd_clk,
      RSTREG => '0',
      SBITERR => NLW_data_fifo_SBITERR_UNCONNECTED,
      WRCLK => \out\,
      WRCOUNT(12 downto 0) => NLW_data_fifo_WRCOUNT_UNCONNECTED(12 downto 0),
      WREN => new_do_wr_en,
      WRERR => wr_err_c
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c,
      Q => do_rd_en_reg_n_0,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      I3 => p_1_in,
      I4 => overflow_flag_c,
      I5 => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
\err_detect_i/SOFT_ERR0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880880888"
    )
        port map (
      I0 => enable_err_detect_i,
      I1 => \^data_fifo_0\,
      I2 => \^dop\(0),
      I3 => hold_reg,
      I4 => \^dop\(1),
      I5 => illegal_btf_i,
      O => ENABLE_ERR_DETECT_reg
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I4 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => first_cb_to_write_to_fifo_dlyd_i_5_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_5_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => cbcc_fifo_reset_wr_clk
    );
hold_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => do_rd_en_reg_n_0,
      I1 => hold_reg,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => cbcc_only_reset_rd_clk
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => master_do_rd_en_q_reg_0,
      Q => \^master_do_rd_en_q\,
      R => cbcc_fifo_reset_rd_clk
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_i(0),
      R => do_rd_en
    );
\slave.slave\: entity work.aurora_64b66b_0_CH_BOND_SLAVE_66
     port map (
      CB_align_ver => CB_align_ver,
      CB_flag_flopped => CB_flag_flopped,
      DOP(3) => p_0_in6_in,
      DOP(2) => p_0_in5_in,
      DOP(1) => p_0_in8_in,
      DOP(0) => p_0_in4_in,
      \cb_rxdatavalid_cnt_reg[1]_0\ => \^master_do_rd_en_q\,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      do_rd_en_i_inferred_i_1_0 => do_rd_en_reg_n_0,
      do_rd_en_reg => do_rd_en_i,
      enchansync_dlyd_i => enchansync_dlyd_i,
      rxchanisaligned => rxchanisaligned,
      rxchanisaligned_reg_0(1 downto 0) => rxchanisaligned_reg(1 downto 0),
      underflow_flag_c => underflow_flag_c,
      user_clk => user_clk
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\aurora_64b66b_0_cdc_sync__parameterized3_67\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      overflow_flag_c => overflow_flag_c,
      user_clk => user_clk
    );
u_cdc_rxlossofsync_in: entity work.\aurora_64b66b_0_cdc_sync__parameterized1_68\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      user_clk => user_clk
    );
u_cdc_wr_err_rd_clk: entity work.\aurora_64b66b_0_cdc_sync__parameterized3_69\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      user_clk => user_clk,
      wr_err_c => wr_err_c
    );
u_rst_sync_btf_sync: entity work.\aurora_64b66b_0_rst_sync__parameterized0_70\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => buffer_too_empty_c,
      I1 => underflow_flag_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => SR(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => wait_for_rd_en(2),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[2]_i_1_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[0]_i_1_n_0\
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[1]_i_1_n_0\
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[0]_i_1_n_0\,
      Q => wait_for_wr_en(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[1]_i_1_n_0\,
      Q => wait_for_wr_en(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => do_wr_en,
      I1 => p_0_in0_in,
      I2 => cb_fifo_din_detect_q,
      I3 => \wdth_conv_1stage_reg[0]_0\,
      I4 => first_cb_to_write_to_fifo_dlyd,
      I5 => p_1_in,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00600000"
    )
        port map (
      I0 => \wdth_conv_count_reg_n_0_[0]\,
      I1 => mod_do_wr_en,
      I2 => wait_for_wr_en_wr4(1),
      I3 => cbcc_fifo_reset_wr_clk,
      I4 => wait_for_wr_en_wr4(0),
      O => \wdth_conv_count[0]_i_1_n_0\
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => \wdth_conv_count_reg_n_0_[0]\,
      I2 => wait_for_wr_en_wr4(1),
      I3 => cbcc_fifo_reset_wr_clk,
      I4 => wait_for_wr_en_wr4(0),
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[0]_i_1_n_0\,
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => '0'
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[1]_i_1_n_0\,
      Q => bit80_prsnt,
      R => '0'
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__4\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__4\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__4\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__4\(3)
    );
\wr_monitor_flag[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => new_do_wr_en,
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      I5 => wr_monitor_flag_reg(2),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__4\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(0),
      Q => wr_monitor_flag_reg(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(1),
      Q => wr_monitor_flag_reg(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(2),
      Q => wr_monitor_flag_reg(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(3),
      Q => wr_monitor_flag_reg(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__4\(4),
      Q => wr_monitor_flag_reg(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22 is
  port (
    enchansync_dlyd_i : out STD_LOGIC;
    data_fifo_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_lossofsync_i_0 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    final_gater_for_fifo_din_lane2_i : out STD_LOGIC;
    link_reset_2_c : out STD_LOGIC;
    master_stop_prev_cb_r : out STD_LOGIC;
    bit_err_chan_bond_lane2_i : out STD_LOGIC;
    start_cb_writes_lane2_i : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    do_rd_en_lane2_i : out STD_LOGIC;
    rx_hard_err_usr : out STD_LOGIC;
    s_level_out_d5_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    any_vld_btf_lane2_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_lane2_i : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    data_fifo_1 : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_only_reset_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    valid_btf_detect_c : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CB_flag_direct : in STD_LOGIC;
    master_stop_prev_cb_r_reg : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    rxchanisaligned_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wdth_conv_1stage_reg[0]_0\ : in STD_LOGIC;
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC;
    master_do_rd_en_q : in STD_LOGIC;
    rx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbuferr_out_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_usr_reg : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    enable_err_detect_i_0 : in STD_LOGIC;
    rxdatavalid_to_lanes_i : in STD_LOGIC;
    illegal_btf_i_3 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22 : entity is "aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING";
end aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22;

architecture STRUCTURE of aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22 is
  signal \ANY_VLD_BTF_FLAG_i_1__1_n_0\ : STD_LOGIC;
  signal CB_align_ver : STD_LOGIC;
  signal CB_align_ver0 : STD_LOGIC;
  signal \CB_align_ver_i_2__1_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_3__1_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_4__1_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_5__1_n_0\ : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CB_flag_flopped : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal \^dop\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_4__1_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_5__1_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_6__1_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_7__1_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6__1_n_0\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_1__1_n_0\ : STD_LOGIC;
  signal \^any_vld_btf_lane2_i\ : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_lane2_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_2__1_n_0\ : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_3__1_n_0\ : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_4__1_n_0\ : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_5__1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3__1_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \^data_fifo_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal do_rd_en : STD_LOGIC;
  signal do_rd_en_reg_n_0 : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal \do_wr_en_i_1__1_n_0\ : STD_LOGIC;
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^enchansync_dlyd_i\ : STD_LOGIC;
  signal \^final_gater_for_fifo_din_lane2_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_2__1_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_3__1_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_4__1_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_5__1_n_0\ : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal \hold_reg_i_1__1_n_0\ : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal \new_do_wr_en_i_1__1_n_0\ : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_lane2_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchanisaligned : STD_LOGIC;
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal \^start_cb_writes_lane2_i\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1__1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wait_for_wr_en[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_fifo_ALMOSTFULL_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DOP_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_data_fifo_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_fifo_RDCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_data_fifo_WRCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1__1\ : label is "soft_lutpair42";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_0 ";
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/SRLC32E_inst_4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[12]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[20]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1__1\ : label is 11;
  attribute BOX_TYPE of data_fifo : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \hold_reg_i_1__1\ : label is "soft_lutpair42";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute shift_extract : string;
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_1__1\ : label is "soft_lutpair41";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane2_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2__1\ : label is "soft_lutpair40";
begin
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  DOP(3 downto 0) <= \^dop\(3 downto 0);
  any_vld_btf_lane2_i <= \^any_vld_btf_lane2_i\;
  bit_err_chan_bond_lane2_i <= \^bit_err_chan_bond_lane2_i\;
  data_fifo_0(63 downto 0) <= \^data_fifo_0\(63 downto 0);
  enchansync_dlyd_i <= \^enchansync_dlyd_i\;
  final_gater_for_fifo_din_lane2_i <= \^final_gater_for_fifo_din_lane2_i\;
  start_cb_writes_lane2_i <= \^start_cb_writes_lane2_i\;
\ANY_VLD_BTF_FLAG_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA0000000000"
    )
        port map (
      I0 => \^any_vld_btf_lane2_i\,
      I1 => p_0_in0_in,
      I2 => any_vld_btf_fifo_din_detect_dlyd,
      I3 => wait_for_wr_en_wr4(1),
      I4 => cbcc_fifo_reset_wr_clk,
      I5 => wait_for_wr_en_wr4(0),
      O => \ANY_VLD_BTF_FLAG_i_1__1_n_0\
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \ANY_VLD_BTF_FLAG_i_1__1_n_0\,
      Q => \^any_vld_btf_lane2_i\,
      R => '0'
    );
\CB_align_ver_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \CB_align_ver_i_2__1_n_0\,
      I1 => \CB_align_ver_i_3__1_n_0\,
      I2 => \^dop\(0),
      I3 => \^data_fifo_0\(55),
      I4 => \^data_fifo_0\(51),
      O => CB_align_ver0
    );
\CB_align_ver_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^data_fifo_0\(62),
      I1 => \^data_fifo_0\(54),
      I2 => master_do_rd_en_q,
      I3 => \^data_fifo_0\(59),
      I4 => \CB_align_ver_i_4__1_n_0\,
      O => \CB_align_ver_i_2__1_n_0\
    );
\CB_align_ver_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^data_fifo_0\(58),
      I1 => \^data_fifo_0\(61),
      I2 => \^data_fifo_0\(56),
      I3 => \^data_fifo_0\(60),
      I4 => \CB_align_ver_i_5__1_n_0\,
      O => \CB_align_ver_i_3__1_n_0\
    );
\CB_align_ver_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^data_fifo_0\(52),
      I1 => \^data_fifo_0\(63),
      I2 => \^dop\(1),
      I3 => \^data_fifo_0\(50),
      O => \CB_align_ver_i_4__1_n_0\
    );
\CB_align_ver_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_fifo_0\(48),
      I1 => \^data_fifo_0\(49),
      I2 => \^data_fifo_0\(53),
      I3 => \^data_fifo_0\(57),
      O => \CB_align_ver_i_5__1_n_0\
    );
CB_align_ver_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_align_ver0,
      Q => CB_align_ver,
      R => cbcc_reset_cbstg2_rd_clk
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => cbcc_fifo_reset_wr_clk
    );
\CB_detect_dlyd1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => cbcc_fifo_reset_wr_clk
    );
CB_flag_flopped_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_flag_direct,
      Q => CB_flag_flopped,
      R => '0'
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i_0,
      S => cbcc_only_reset_rd_clk
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c,
      Q => CC_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
\FINAL_GATER_FOR_FIFO_DIN_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => cb_fifo_din_detect_q,
      I1 => p_0_in0_in,
      I2 => \wdth_conv_1stage_reg[0]_0\,
      I3 => \^final_gater_for_fifo_din_lane2_i\,
      O => \FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0\
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0\,
      Q => \^final_gater_for_fifo_din_lane2_i\,
      R => cbcc_fifo_reset_wr_clk
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155410000000000"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => \FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0\,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => new_do_wr_en,
      I4 => \^bit_err_chan_bond_lane2_i\,
      I5 => \FIRST_CB_BITERR_CB_RESET_OUT_i_4__1_n_0\,
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      I4 => wr_monitor_flag_reg(4),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_2__1_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => \FIRST_CB_BITERR_CB_RESET_OUT_i_5__1_n_0\,
      I4 => \FIRST_CB_BITERR_CB_RESET_OUT_i_6__1_n_0\,
      I5 => \FIRST_CB_BITERR_CB_RESET_OUT_i_7__1_n_0\,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111554"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(1),
      I4 => wr_monitor_flag_reg(2),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_4__1_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_5__1_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_6__1_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_7__1_n_0\
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FIRST_CB_BITERR_CB_RESET_OUT_i_1__1_n_0\,
      Q => \^bit_err_chan_bond_lane2_i\,
      R => '0'
    );
HARD_ERR_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => hard_err_usr_reg,
      I1 => rxbuferr_out_lane2_i(0),
      I2 => rxbuferr_out_lane2_i(1),
      O => s_level_out_d5_reg(0)
    );
\LINK_RESET[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2__1_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3__1_n_0\,
      I4 => \LINK_RESET[0]_i_4__1_n_0\,
      I5 => \LINK_RESET[0]_i_5__1_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2__1_n_0\
    );
\LINK_RESET[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3__1_n_0\
    );
\LINK_RESET[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6__1_n_0\,
      O => \LINK_RESET[0]_i_4__1_n_0\
    );
\LINK_RESET[0]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5__1_n_0\
    );
\LINK_RESET[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6__1_n_0\
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_2_c,
      R => '0'
    );
rxchanisaligned_reg_RnM: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxchanisaligned,
      Q => ch_bond_done_i(0),
      R => cbcc_reset_cbstg2_rd_clk
    );
\RX_DATA_REG[63]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => user_clk,
      D => EN_CHAN_SYNC,
      Q => \^enchansync_dlyd_i\,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_lane2_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^start_cb_writes_lane2_i\,
      I1 => START_CB_WRITES_OUT_reg_0,
      I2 => cbcc_fifo_reset_wr_clk,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_lane2_i\,
      R => '0'
    );
\any_vld_btf_fifo_din_detect_dlyd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => \any_vld_btf_fifo_din_detect_dlyd_i_1__1_n_0\
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \any_vld_btf_fifo_din_detect_dlyd_i_1__1_n_0\,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => '0'
    );
\cb_fifo_din_detect_q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => \cb_fifo_din_detect_q_i_2__1_n_0\,
      I4 => \cb_fifo_din_detect_q_i_3__1_n_0\,
      O => any_vld_btf_fifo_din_detect
    );
\cb_fifo_din_detect_q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => \cb_fifo_din_detect_q_i_4__1_n_0\,
      O => \cb_fifo_din_detect_q_i_2__1_n_0\
    );
\cb_fifo_din_detect_q_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => \cb_fifo_din_detect_q_i_5__1_n_0\,
      O => \cb_fifo_din_detect_q_i_3__1_n_0\
    );
\cb_fifo_din_detect_q_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => \cb_fifo_din_detect_q_i_4__1_n_0\
    );
\cb_fifo_din_detect_q_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => \cb_fifo_din_detect_q_i_5__1_n_0\
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => cbcc_fifo_reset_wr_clk
    );
\count_for_reset_r[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3__1_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__1_n_7\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_2__1_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_2__1_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_2__1_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_2__1_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_2__1_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_2__1_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_3__1_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__1_n_5\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__1_n_4\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__1_n_7\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1__1_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1__1_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1__1_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1__1_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1__1_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1__1_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1__1_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__1_n_6\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__1_n_5\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__1_n_4\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__1_n_7\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1__1_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1__1_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1__1_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1__1_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1__1_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1__1_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1__1_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__1_n_6\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__1_n_5\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__1_n_4\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__1_n_6\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__1_n_7\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1__1_n_0\,
      CO(3) => \NLW_count_for_reset_r_reg[20]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \count_for_reset_r_reg[20]_i_1__1_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1__1_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1__1_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1__1_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1__1_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__1_n_6\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__1_n_5\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__1_n_4\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__1_n_5\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__1_n_4\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__1_n_7\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_2__1_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1__1_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1__1_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1__1_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1__1_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1__1_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1__1_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__1_n_6\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__1_n_5\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__1_n_4\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__1_n_7\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1__1_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1__1_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1__1_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1__1_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1__1_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1__1_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1__1_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__1_n_6\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
data_fifo: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0008",
      ALMOST_FULL_OFFSET => X"01C2",
      DATA_WIDTH => 72,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36_72",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => buffer_too_empty_c,
      ALMOSTFULL => NLW_data_fifo_ALMOSTFULL_UNCONNECTED,
      DBITERR => NLW_data_fifo_DBITERR_UNCONNECTED,
      DI(63 downto 32) => en32_fifo_din_i(71 downto 40),
      DI(31 downto 0) => en32_fifo_din_i(31 downto 0),
      DIP(7 downto 0) => en32_fifo_din_i(79 downto 72),
      DO(63 downto 0) => \^data_fifo_0\(63 downto 0),
      DOP(7) => NLW_data_fifo_DOP_UNCONNECTED(7),
      DOP(6) => \^dop\(3),
      DOP(5) => p_0_in5_in,
      DOP(4) => \^dop\(2),
      DOP(3) => NLW_data_fifo_DOP_UNCONNECTED(3),
      DOP(2) => p_0_in4_in,
      DOP(1 downto 0) => \^dop\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_fifo_ECCPARITY_UNCONNECTED(7 downto 0),
      EMPTY => underflow_flag_c,
      FULL => overflow_flag_c,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => user_clk,
      RDCOUNT(12 downto 0) => NLW_data_fifo_RDCOUNT_UNCONNECTED(12 downto 0),
      RDEN => data_fifo_1,
      RDERR => rd_err_c,
      REGCE => '1',
      RST => cbcc_fifo_reset_to_fifo_rd_clk,
      RSTREG => '0',
      SBITERR => NLW_data_fifo_SBITERR_UNCONNECTED,
      WRCLK => \out\,
      WRCOUNT(12 downto 0) => NLW_data_fifo_WRCOUNT_UNCONNECTED(12 downto 0),
      WREN => new_do_wr_en,
      WRERR => wr_err_c
    );
\do_rd_en_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c,
      Q => do_rd_en_reg_n_0,
      R => do_rd_en
    );
\do_wr_en_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      I3 => p_1_in,
      I4 => overflow_flag_c,
      I5 => \FINAL_GATER_FOR_FIFO_DIN_i_1__1_n_0\,
      O => \do_wr_en_i_1__1_n_0\
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \do_wr_en_i_1__1_n_0\,
      Q => do_wr_en,
      R => '0'
    );
\err_detect_i/SOFT_ERR0__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880880888"
    )
        port map (
      I0 => enable_err_detect_i_0,
      I1 => rxdatavalid_to_lanes_i,
      I2 => \^dop\(0),
      I3 => hold_reg,
      I4 => \^dop\(1),
      I5 => illegal_btf_i_3,
      O => ENABLE_ERR_DETECT_reg
    );
\first_cb_to_write_to_fifo_dlyd_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => \first_cb_to_write_to_fifo_dlyd_i_2__1_n_0\,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_3__1_n_0\,
      O => first_cb_to_write_to_fifo
    );
\first_cb_to_write_to_fifo_dlyd_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_4__1_n_0\,
      O => \first_cb_to_write_to_fifo_dlyd_i_2__1_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_5__1_n_0\,
      O => \first_cb_to_write_to_fifo_dlyd_i_3__1_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => \first_cb_to_write_to_fifo_dlyd_i_4__1_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => \first_cb_to_write_to_fifo_dlyd_i_5__1_n_0\
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => cbcc_fifo_reset_wr_clk
    );
hard_err_usr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => rxbuferr_out_lane2_i(1),
      I1 => rxbuferr_out_lane2_i(0),
      I2 => rx_buf_err_i(0),
      I3 => rxbuferr_out_i(1),
      I4 => hard_err_usr_reg,
      I5 => rxbuferr_out_i(0),
      O => rx_hard_err_usr
    );
\hold_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => do_rd_en_reg_n_0,
      I1 => hold_reg,
      O => \hold_reg_i_1__1_n_0\
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \hold_reg_i_1__1_n_0\,
      Q => hold_reg,
      R => cbcc_only_reset_rd_clk
    );
\new_do_wr_en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => \new_do_wr_en_i_1__1_n_0\
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \new_do_wr_en_i_1__1_n_0\,
      Q => new_do_wr_en,
      R => '0'
    );
\new_underflow_flag_c_inv_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_lane2_i(0),
      R => do_rd_en
    );
\slave.slave\: entity work.aurora_64b66b_0_CH_BOND_SLAVE
     port map (
      CB_align_ver => CB_align_ver,
      CB_av_s_r_reg_0 => \^enchansync_dlyd_i\,
      CB_flag_flopped => CB_flag_flopped,
      DOP(3) => \^dop\(3),
      DOP(2) => p_0_in5_in,
      DOP(1) => \^dop\(2),
      DOP(0) => p_0_in4_in,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      do_rd_en_lane2_i_inferred_i_1_0 => do_rd_en_reg_n_0,
      do_rd_en_reg => do_rd_en_lane2_i,
      master_do_rd_en_q => master_do_rd_en_q,
      master_stop_prev_cb_r => master_stop_prev_cb_r,
      master_stop_prev_cb_r_reg_0 => master_stop_prev_cb_r_reg,
      rxchanisaligned => rxchanisaligned,
      rxchanisaligned_reg_0(1 downto 0) => rxchanisaligned_reg(1 downto 0),
      underflow_flag_c => underflow_flag_c,
      user_clk => user_clk
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_lane2_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\aurora_64b66b_0_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      overflow_flag_c => overflow_flag_c,
      user_clk => user_clk
    );
u_cdc_rxlossofsync_in: entity work.\aurora_64b66b_0_cdc_sync__parameterized1_59\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      user_clk => user_clk
    );
u_cdc_wr_err_rd_clk: entity work.\aurora_64b66b_0_cdc_sync__parameterized3_60\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      user_clk => user_clk,
      wr_err_c => wr_err_c
    );
u_rst_sync_btf_sync: entity work.\aurora_64b66b_0_rst_sync__parameterized0_61\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
\underflow_flag_r1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => buffer_too_empty_c,
      I1 => underflow_flag_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => SR(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => wait_for_rd_en(2),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1__1_n_0\
    );
\wait_for_rd_en[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[1]_i_1__1_n_0\
    );
\wait_for_rd_en[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1__1_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[0]_i_1__1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[1]_i_1__1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[2]_i_1__1_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[0]_i_1__1_n_0\
    );
\wait_for_wr_en[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[1]_i_1__1_n_0\
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[0]_i_1__1_n_0\,
      Q => wait_for_wr_en(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[1]_i_1__1_n_0\,
      Q => wait_for_wr_en(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => do_wr_en,
      I1 => p_0_in0_in,
      I2 => cb_fifo_din_detect_q,
      I3 => \wdth_conv_1stage_reg[0]_0\,
      I4 => first_cb_to_write_to_fifo_dlyd,
      I5 => p_1_in,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_count[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00600000"
    )
        port map (
      I0 => \wdth_conv_count_reg_n_0_[0]\,
      I1 => mod_do_wr_en,
      I2 => wait_for_wr_en_wr4(1),
      I3 => cbcc_fifo_reset_wr_clk,
      I4 => wait_for_wr_en_wr4(0),
      O => \wdth_conv_count[0]_i_1__1_n_0\
    );
\wdth_conv_count[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => \wdth_conv_count_reg_n_0_[0]\,
      I2 => wait_for_wr_en_wr4(1),
      I3 => cbcc_fifo_reset_wr_clk,
      I4 => wait_for_wr_en_wr4(0),
      O => \wdth_conv_count[1]_i_1__1_n_0\
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[0]_i_1__1_n_0\,
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => '0'
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[1]_i_1__1_n_0\,
      Q => bit80_prsnt,
      R => '0'
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_lane2_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__8\(0)
    );
\wr_monitor_flag[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__8\(1)
    );
\wr_monitor_flag[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__8\(2)
    );
\wr_monitor_flag[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__8\(3)
    );
\wr_monitor_flag[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => new_do_wr_en,
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      I5 => wr_monitor_flag_reg(2),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__8\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__8\(0),
      Q => wr_monitor_flag_reg(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__8\(1),
      Q => wr_monitor_flag_reg(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__8\(2),
      Q => wr_monitor_flag_reg(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__8\(3),
      Q => wr_monitor_flag_reg(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__8\(4),
      Q => wr_monitor_flag_reg(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\ is
  port (
    data_fifo_0 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    rx_lossofsync_i_1 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    start_cb_writes_lane1_i : out STD_LOGIC;
    final_gater_for_fifo_din_lane1_i : out STD_LOGIC;
    link_reset_1_c : out STD_LOGIC;
    bit_err_chan_bond_lane1_i : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    do_rd_en_lane1_i : out STD_LOGIC;
    \CHBONDO_reg[0]_0\ : out STD_LOGIC;
    \CHBONDO_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_err_rd_clk_sync_reg_0 : out STD_LOGIC;
    rx_buf_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxfsm_reset_i : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    any_vld_btf_lane1_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_lane1_i : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    data_fifo_1 : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_only_reset_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    valid_btf_detect_c : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CB_flag_direct : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    enchansync_dlyd_i : in STD_LOGIC;
    master_stop_prev_cb_r : in STD_LOGIC;
    \wdth_conv_1stage_reg[0]_0\ : in STD_LOGIC;
    rxbuferr_out_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    master_do_rd_en_q : in STD_LOGIC;
    link_reset_2_c : in STD_LOGIC;
    link_reset_0_c : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    \rx_state_reg[0]\ : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    enable_err_detect_i_1 : in STD_LOGIC;
    rxdatavalid_to_lanes_i : in STD_LOGIC;
    illegal_btf_i_2 : in STD_LOGIC;
    start_cb_writes_mastr_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\ : entity is "aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING";
end \aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\;

architecture STRUCTURE of \aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\ is
  signal \ANY_VLD_BTF_FLAG_i_1__0_n_0\ : STD_LOGIC;
  signal CB_align_ver : STD_LOGIC;
  signal CB_align_ver0 : STD_LOGIC;
  signal \CB_align_ver_i_2__0_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_3__0_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_4__0_n_0\ : STD_LOGIC;
  signal \CB_align_ver_i_5__0_n_0\ : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CB_flag_flopped : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal \^chbondo_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dop\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0\ : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6__0_n_0\ : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\ : STD_LOGIC;
  signal \^any_vld_btf_lane1_i\ : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_lane1_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_2__0_n_0\ : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_3__0_n_0\ : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_4__0_n_0\ : STD_LOGIC;
  signal \cb_fifo_din_detect_q_i_5__0_n_0\ : STD_LOGIC;
  signal ch_bond_m : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_for_reset_r[0]_i_3__0_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \^data_fifo_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal do_rd_en : STD_LOGIC;
  signal do_rd_en_reg_n_0 : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal \do_wr_en_i_1__0_n_0\ : STD_LOGIC;
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal enchansync_dlyd_i_0 : STD_LOGIC;
  signal \^final_gater_for_fifo_din_lane1_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_2__0_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_3__0_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_4__0_n_0\ : STD_LOGIC;
  signal \first_cb_to_write_to_fifo_dlyd_i_5__0_n_0\ : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal \hold_reg_i_1__0_n_0\ : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal \^link_reset_1_c\ : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal \new_do_wr_en_i_1__0_n_0\ : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in13_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchanisaligned : STD_LOGIC;
  signal rxchanisaligned1_out : STD_LOGIC;
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal start_cb_writes_mastr : STD_LOGIC;
  signal start_cb_writes_mastr_i_1_n_0 : STD_LOGIC;
  signal start_cb_writes_stg1 : STD_LOGIC;
  signal start_cb_writes_stg2 : STD_LOGIC;
  signal start_cb_writes_stg3 : STD_LOGIC;
  signal start_cb_writes_stg4 : STD_LOGIC;
  signal start_cb_writes_stg5 : STD_LOGIC;
  signal start_cb_writes_stg6 : STD_LOGIC;
  signal start_cb_writes_stg7 : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1__0_n_0\ : STD_LOGIC;
  signal wait_for_wr_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wait_for_wr_en[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_fifo_ALMOSTFULL_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_fifo_RDCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_data_fifo_WRCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of HARD_ERR_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1__0\ : label is "soft_lutpair35";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_0 ";
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/SRLC32E_inst_4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1__0\ : label is 11;
  attribute BOX_TYPE of data_fifo : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of hard_err_usr_i_3 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \hold_reg_i_1__0\ : label is "soft_lutpair35";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute shift_extract : string;
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_1__0\ : label is "soft_lutpair34";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/cbcc_gtx0_lane1_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2__0\ : label is "soft_lutpair33";
begin
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  \CHBONDO_reg[1]_0\(1 downto 0) <= \^chbondo_reg[1]_0\(1 downto 0);
  DOP(3 downto 0) <= \^dop\(3 downto 0);
  any_vld_btf_lane1_i <= \^any_vld_btf_lane1_i\;
  bit_err_chan_bond_lane1_i <= \^bit_err_chan_bond_lane1_i\;
  data_fifo_0(63 downto 0) <= \^data_fifo_0\(63 downto 0);
  final_gater_for_fifo_din_lane1_i <= \^final_gater_for_fifo_din_lane1_i\;
  link_reset_1_c <= \^link_reset_1_c\;
\ANY_VLD_BTF_FLAG_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA0000000000"
    )
        port map (
      I0 => \^any_vld_btf_lane1_i\,
      I1 => p_0_in1_in,
      I2 => any_vld_btf_fifo_din_detect_dlyd,
      I3 => wait_for_wr_en_wr4(1),
      I4 => cbcc_fifo_reset_wr_clk,
      I5 => wait_for_wr_en_wr4(0),
      O => \ANY_VLD_BTF_FLAG_i_1__0_n_0\
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \ANY_VLD_BTF_FLAG_i_1__0_n_0\,
      Q => \^any_vld_btf_lane1_i\,
      R => '0'
    );
\CB_align_ver_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \CB_align_ver_i_2__0_n_0\,
      I1 => \CB_align_ver_i_3__0_n_0\,
      I2 => \^data_fifo_0\(51),
      I3 => \^data_fifo_0\(49),
      I4 => \^data_fifo_0\(55),
      O => CB_align_ver0
    );
\CB_align_ver_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^data_fifo_0\(53),
      I1 => \^data_fifo_0\(62),
      I2 => master_do_rd_en_q,
      I3 => \^data_fifo_0\(61),
      I4 => \CB_align_ver_i_4__0_n_0\,
      O => \CB_align_ver_i_2__0_n_0\
    );
\CB_align_ver_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^data_fifo_0\(59),
      I1 => \^data_fifo_0\(60),
      I2 => \^data_fifo_0\(58),
      I3 => \^data_fifo_0\(54),
      I4 => \CB_align_ver_i_5__0_n_0\,
      O => \CB_align_ver_i_3__0_n_0\
    );
\CB_align_ver_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^data_fifo_0\(52),
      I1 => \^data_fifo_0\(63),
      I2 => \^dop\(1),
      I3 => \^dop\(0),
      O => \CB_align_ver_i_4__0_n_0\
    );
\CB_align_ver_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_fifo_0\(57),
      I1 => \^data_fifo_0\(56),
      I2 => \^data_fifo_0\(48),
      I3 => \^data_fifo_0\(50),
      O => \CB_align_ver_i_5__0_n_0\
    );
CB_align_ver_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_align_ver0,
      Q => CB_align_ver,
      R => cbcc_reset_cbstg2_rd_clk
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => cbcc_fifo_reset_wr_clk
    );
\CB_detect_dlyd1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => cbcc_fifo_reset_wr_clk
    );
CB_flag_flopped_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => CB_flag_direct,
      Q => CB_flag_flopped,
      R => '0'
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i_1,
      S => cbcc_only_reset_rd_clk
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c,
      Q => CC_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
\CHBONDO_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_m(0),
      Q => \^chbondo_reg[1]_0\(0),
      R => cbcc_reset_cbstg2_rd_clk
    );
\CHBONDO_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ch_bond_m(1),
      Q => \^chbondo_reg[1]_0\(1),
      R => cbcc_reset_cbstg2_rd_clk
    );
\FINAL_GATER_FOR_FIFO_DIN_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \wdth_conv_1stage_reg[0]_0\,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in1_in,
      I3 => \^final_gater_for_fifo_din_lane1_i\,
      O => \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\,
      Q => \^final_gater_for_fifo_din_lane1_i\,
      R => cbcc_fifo_reset_wr_clk
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4155410000000000"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0\,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => new_do_wr_en,
      I4 => \^bit_err_chan_bond_lane1_i\,
      I5 => \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0\,
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      I4 => wr_monitor_flag_reg(4),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_2__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => \FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0\,
      I4 => \FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0\,
      I5 => \FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0\,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111554"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(1),
      I4 => wr_monitor_flag_reg(2),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_4__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_5__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_6__0_n_0\
    );
\FIRST_CB_BITERR_CB_RESET_OUT_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => \FIRST_CB_BITERR_CB_RESET_OUT_i_7__0_n_0\
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FIRST_CB_BITERR_CB_RESET_OUT_i_1__0_n_0\,
      Q => \^bit_err_chan_bond_lane1_i\,
      R => '0'
    );
HARD_ERR_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rxbuferr_out_lane1_i(1),
      I1 => rxbuferr_out_lane1_i(0),
      I2 => rxbuferr_out_i(0),
      I3 => HARD_ERR_reg,
      I4 => rxbuferr_out_i(1),
      O => wr_err_rd_clk_sync_reg_0
    );
\LINK_RESET[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2__0_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3__0_n_0\,
      I4 => \LINK_RESET[0]_i_4__0_n_0\,
      I5 => \LINK_RESET[0]_i_5__0_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2__0_n_0\
    );
\LINK_RESET[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3__0_n_0\
    );
\LINK_RESET[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6__0_n_0\,
      O => \LINK_RESET[0]_i_4__0_n_0\
    );
\LINK_RESET[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5__0_n_0\
    );
\LINK_RESET[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6__0_n_0\
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => \^link_reset_1_c\,
      R => '0'
    );
RXCHANISALIGNED_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rxchanisaligned,
      Q => ch_bond_done_i(0),
      R => cbcc_reset_cbstg2_rd_clk
    );
\RX_DATA_REG[63]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => user_clk,
      D => EN_CHAN_SYNC,
      Q => enchansync_dlyd_i_0,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_lane1_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg7,
      Q => start_cb_writes_lane1_i,
      R => cbcc_fifo_reset_wr_clk
    );
\any_vld_btf_fifo_din_detect_dlyd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \any_vld_btf_fifo_din_detect_dlyd_i_1__0_n_0\,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => '0'
    );
\cb_fifo_din_detect_q_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => \cb_fifo_din_detect_q_i_2__0_n_0\,
      I4 => \cb_fifo_din_detect_q_i_3__0_n_0\,
      O => any_vld_btf_fifo_din_detect
    );
\cb_fifo_din_detect_q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => \cb_fifo_din_detect_q_i_4__0_n_0\,
      O => \cb_fifo_din_detect_q_i_2__0_n_0\
    );
\cb_fifo_din_detect_q_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in1_in,
      I4 => \cb_fifo_din_detect_q_i_5__0_n_0\,
      O => \cb_fifo_din_detect_q_i_3__0_n_0\
    );
\cb_fifo_din_detect_q_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => \cb_fifo_din_detect_q_i_4__0_n_0\
    );
\cb_fifo_din_detect_q_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => \cb_fifo_din_detect_q_i_5__0_n_0\
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => cbcc_fifo_reset_wr_clk
    );
\count_for_reset_r[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3__0_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_7\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_2__0_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_2__0_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_2__0_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_2__0_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_2__0_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_2__0_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_3__0_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1__0_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1__0_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_6\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1__0_n_0\,
      CO(3) => \NLW_count_for_reset_r_reg[20]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \count_for_reset_r_reg[20]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_5\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2__0_n_4\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_2__0_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_5\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1__0_n_4\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_7\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1__0_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1__0_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1__0_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1__0_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1__0_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1__0_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1__0_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1__0_n_6\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
data_fifo: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000E",
      ALMOST_FULL_OFFSET => X"01C2",
      DATA_WIDTH => 72,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36_72",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => buffer_too_empty_c,
      ALMOSTFULL => NLW_data_fifo_ALMOSTFULL_UNCONNECTED,
      DBITERR => NLW_data_fifo_DBITERR_UNCONNECTED,
      DI(63 downto 32) => en32_fifo_din_i(71 downto 40),
      DI(31 downto 0) => en32_fifo_din_i(31 downto 0),
      DIP(7 downto 0) => en32_fifo_din_i(79 downto 72),
      DO(63 downto 0) => \^data_fifo_0\(63 downto 0),
      DOP(7) => p_11_in,
      DOP(6) => \^dop\(3),
      DOP(5) => p_0_in6_in,
      DOP(4) => \^dop\(2),
      DOP(3) => p_0_in13_in,
      DOP(2) => p_0_in5_in,
      DOP(1 downto 0) => \^dop\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_fifo_ECCPARITY_UNCONNECTED(7 downto 0),
      EMPTY => underflow_flag_c,
      FULL => overflow_flag_c,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => user_clk,
      RDCOUNT(12 downto 0) => NLW_data_fifo_RDCOUNT_UNCONNECTED(12 downto 0),
      RDEN => data_fifo_1,
      RDERR => rd_err_c,
      REGCE => '1',
      RST => cbcc_fifo_reset_to_fifo_rd_clk,
      RSTREG => '0',
      SBITERR => NLW_data_fifo_SBITERR_UNCONNECTED,
      WRCLK => \out\,
      WRCOUNT(12 downto 0) => NLW_data_fifo_WRCOUNT_UNCONNECTED(12 downto 0),
      WREN => new_do_wr_en,
      WRERR => wr_err_c
    );
\do_rd_en_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c,
      Q => do_rd_en_reg_n_0,
      R => do_rd_en
    );
\do_wr_en_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wait_for_wr_en_wr4(0),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(1),
      I3 => p_1_in,
      I4 => overflow_flag_c,
      I5 => \FINAL_GATER_FOR_FIFO_DIN_i_1__0_n_0\,
      O => \do_wr_en_i_1__0_n_0\
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \do_wr_en_i_1__0_n_0\,
      Q => do_wr_en,
      R => '0'
    );
\err_detect_i/SOFT_ERR0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880880888"
    )
        port map (
      I0 => enable_err_detect_i_1,
      I1 => rxdatavalid_to_lanes_i,
      I2 => \^dop\(0),
      I3 => hold_reg,
      I4 => \^dop\(1),
      I5 => illegal_btf_i_2,
      O => ENABLE_ERR_DETECT_reg
    );
\first_cb_to_write_to_fifo_dlyd_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => \first_cb_to_write_to_fifo_dlyd_i_2__0_n_0\,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_3__0_n_0\,
      O => first_cb_to_write_to_fifo
    );
\first_cb_to_write_to_fifo_dlyd_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_4__0_n_0\,
      O => \first_cb_to_write_to_fifo_dlyd_i_2__0_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => \first_cb_to_write_to_fifo_dlyd_i_5__0_n_0\,
      O => \first_cb_to_write_to_fifo_dlyd_i_3__0_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => \first_cb_to_write_to_fifo_dlyd_i_4__0_n_0\
    );
\first_cb_to_write_to_fifo_dlyd_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => \first_cb_to_write_to_fifo_dlyd_i_5__0_n_0\
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => cbcc_fifo_reset_wr_clk
    );
hard_err_usr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rxbuferr_out_lane1_i(0),
      I1 => HARD_ERR_reg,
      I2 => rxbuferr_out_lane1_i(1),
      O => rx_buf_err_i(0)
    );
\hold_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => do_rd_en_reg_n_0,
      I1 => hold_reg,
      O => \hold_reg_i_1__0_n_0\
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \hold_reg_i_1__0_n_0\,
      Q => hold_reg,
      R => cbcc_only_reset_rd_clk
    );
\master.master\: entity work.aurora_64b66b_0_CH_BOND_MASTER
     port map (
      CB_align_ver => CB_align_ver,
      CB_flag_flopped => CB_flag_flopped,
      D(1 downto 0) => ch_bond_m(1 downto 0),
      DOP(3) => \^dop\(3),
      DOP(2) => p_0_in6_in,
      DOP(1) => \^dop\(2),
      DOP(0) => p_0_in5_in,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      do_rd_en_reg => do_rd_en_lane1_i,
      enchansync_dlyd_i_0 => enchansync_dlyd_i_0,
      master_do_rd_en_out_reg => do_rd_en_reg_n_0,
      master_do_rd_en_q => master_do_rd_en_q,
      rxchanisaligned => rxchanisaligned,
      rxchanisaligned1_out => rxchanisaligned1_out,
      user_clk => user_clk
    );
\master_stop_prev_cb_r_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7740"
    )
        port map (
      I0 => \^chbondo_reg[1]_0\(0),
      I1 => \^chbondo_reg[1]_0\(1),
      I2 => enchansync_dlyd_i,
      I3 => master_stop_prev_cb_r,
      O => \CHBONDO_reg[0]_0\
    );
\new_do_wr_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => wait_for_wr_en_wr4(1),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(0),
      O => \new_do_wr_en_i_1__0_n_0\
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \new_do_wr_en_i_1__0_n_0\,
      Q => new_do_wr_en,
      R => '0'
    );
\new_underflow_flag_c_inv_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in,
      Q => p_0_in1_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_lane1_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^link_reset_1_c\,
      I1 => link_reset_2_c,
      I2 => link_reset_0_c,
      I3 => hard_err_rst_int,
      I4 => \rx_state_reg[0]\,
      I5 => rst_drp,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_lane1_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
start_cb_writes_mastr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => start_cb_writes_mastr_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in1_in,
      I3 => start_cb_writes_mastr,
      O => start_cb_writes_mastr_i_1_n_0
    );
start_cb_writes_mastr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_mastr_i_1_n_0,
      Q => start_cb_writes_mastr,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_mastr,
      Q => start_cb_writes_stg1,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg1,
      Q => start_cb_writes_stg2,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg2,
      Q => start_cb_writes_stg3,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg3,
      Q => start_cb_writes_stg4,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg4,
      Q => start_cb_writes_stg5,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg5,
      Q => start_cb_writes_stg6,
      R => cbcc_fifo_reset_wr_clk
    );
start_cb_writes_stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => start_cb_writes_stg6,
      Q => start_cb_writes_stg7,
      R => cbcc_fifo_reset_wr_clk
    );
u_cdc_overflow_flag_c: entity work.\aurora_64b66b_0_cdc_sync__parameterized3_62\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      overflow_flag_c => overflow_flag_c,
      rxchanisaligned1_out => rxchanisaligned1_out,
      underflow_flag_c => underflow_flag_c,
      user_clk => user_clk
    );
u_cdc_rxlossofsync_in: entity work.\aurora_64b66b_0_cdc_sync__parameterized1_63\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      user_clk => user_clk
    );
u_cdc_wr_err_rd_clk: entity work.\aurora_64b66b_0_cdc_sync__parameterized3_64\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      user_clk => user_clk,
      wr_err_c => wr_err_c
    );
u_rst_sync_btf_sync: entity work.\aurora_64b66b_0_rst_sync__parameterized0_65\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg3_reg_0 => u_rst_sync_btf_sync_n_0
    );
\underflow_flag_r1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => SR(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => SR(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => wait_for_rd_en(2),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1__0_n_0\
    );
\wait_for_rd_en[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[1]_i_1__0_n_0\
    );
\wait_for_rd_en[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1__0_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[0]_i_1__0_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[1]_i_1__0_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \wait_for_rd_en[2]_i_1__0_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[0]_i_1__0_n_0\
    );
\wait_for_wr_en[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[1]_i_1__0_n_0\
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[0]_i_1__0_n_0\,
      Q => wait_for_wr_en(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[1]_i_1__0_n_0\,
      Q => wait_for_wr_en(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => do_wr_en,
      I1 => p_0_in1_in,
      I2 => cb_fifo_din_detect_q,
      I3 => \wdth_conv_1stage_reg[0]_0\,
      I4 => first_cb_to_write_to_fifo_dlyd,
      I5 => p_1_in,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => p_0_in1_in,
      Q => wdth_conv_1stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00600000"
    )
        port map (
      I0 => \wdth_conv_count_reg_n_0_[0]\,
      I1 => mod_do_wr_en,
      I2 => wait_for_wr_en_wr4(1),
      I3 => cbcc_fifo_reset_wr_clk,
      I4 => wait_for_wr_en_wr4(0),
      O => \wdth_conv_count[0]_i_1__0_n_0\
    );
\wdth_conv_count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => \wdth_conv_count_reg_n_0_[0]\,
      I2 => wait_for_wr_en_wr4(1),
      I3 => cbcc_fifo_reset_wr_clk,
      I4 => wait_for_wr_en_wr4(0),
      O => \wdth_conv_count[1]_i_1__0_n_0\
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[0]_i_1__0_n_0\,
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => '0'
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[1]_i_1__0_n_0\,
      Q => bit80_prsnt,
      R => '0'
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_lane1_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__6\(0)
    );
\wr_monitor_flag[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__6\(1)
    );
\wr_monitor_flag[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__6\(2)
    );
\wr_monitor_flag[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__6\(3)
    );
\wr_monitor_flag[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404444444"
    )
        port map (
      I0 => wr_monitor_flag_reg(4),
      I1 => new_do_wr_en,
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      I5 => wr_monitor_flag_reg(2),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => wr_monitor_flag_reg(2),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(0),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__6\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(0),
      Q => wr_monitor_flag_reg(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(1),
      Q => wr_monitor_flag_reg(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(2),
      Q => wr_monitor_flag_reg(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(3),
      Q => wr_monitor_flag_reg(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__6\(4),
      Q => wr_monitor_flag_reg(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_GLOBAL_LOGIC is
  port (
    RESET_LANES : out STD_LOGIC;
    EN_CHAN_SYNC : out STD_LOGIC;
    CHAN_BOND_RESET : out STD_LOGIC;
    chan_bond_reset_i : out STD_LOGIC;
    CHANNEL_UP_RX_IF : out STD_LOGIC;
    CHANNEL_UP_TX_IF : out STD_LOGIC;
    GEN_CH_BOND : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    channel_bond_r_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gen_cc_flop_2_i : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC;
    R0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    RX_PE_DATA_V_reg : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    user_clk : in STD_LOGIC;
    ch_bond_done_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    wait_for_lane_up_r0 : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : in STD_LOGIC;
    remote_ready_r_reg : in STD_LOGIC;
    got_idles_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    TXDATAVALID_IN : in STD_LOGIC;
    hard_err_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    rst_pma_init_usrclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_pma_init_usrclk_0 : in STD_LOGIC;
    rst_pma_init_usrclk_1 : in STD_LOGIC;
    reset_lanes_flop_0_i : in STD_LOGIC;
    reset_lanes_flop_0_i_0 : in STD_LOGIC;
    lane_up : in STD_LOGIC_VECTOR ( 0 to 0 );
    \chan_bond_timer_reg[0]\ : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    txdatavalid_symgen_i : in STD_LOGIC
  );
end aurora_64b66b_0_GLOBAL_LOGIC;

architecture STRUCTURE of aurora_64b66b_0_GLOBAL_LOGIC is
  signal \^channel_up_tx_if\ : STD_LOGIC;
  signal \^gen_ch_bond\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal channel_bond_gen_i_n_1 : STD_LOGIC;
  signal channel_bond_gen_i_n_2 : STD_LOGIC;
  signal channel_bond_gen_i_n_3 : STD_LOGIC;
  signal \^channel_bond_r_reg\ : STD_LOGIC;
begin
  CHANNEL_UP_TX_IF <= \^channel_up_tx_if\;
  GEN_CH_BOND(0) <= \^gen_ch_bond\(0);
  channel_bond_r_reg <= \^channel_bond_r_reg\;
channel_bond_gen_i: entity work.aurora_64b66b_0_CHANNEL_BOND_GEN
     port map (
      TXDATAVALID_IN => TXDATAVALID_IN,
      \TX_DATA_reg[59]\ => \^channel_bond_r_reg\,
      \free_count_r_reg[4]_0\ => CHANNEL_UP_RX_IF_reg,
      gen_cc_i(0 to 2) => gen_cc_i(0 to 2),
      gen_ch_bond_int_reg_0 => \^gen_ch_bond\(0),
      gen_ch_bond_int_reg_1 => channel_bond_gen_i_n_1,
      gen_ch_bond_int_reg_2 => channel_bond_gen_i_n_2,
      gen_ch_bond_int_reg_3 => channel_bond_gen_i_n_3,
      gen_ch_bond_int_reg_4 => \^channel_up_tx_if\,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rst_pma_init_usrclk_0 => rst_pma_init_usrclk_0,
      rst_pma_init_usrclk_1 => rst_pma_init_usrclk_1,
      stg5_reg => stg5_reg_0,
      stg5_reg_0 => stg5_reg_2,
      stg5_reg_1 => stg5_reg_4,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
channel_err_detect_i: entity work.aurora_64b66b_0_CHANNEL_ERR_DETECT
     port map (
      hard_err => hard_err,
      hard_err_i(0 to 2) => hard_err_i(0 to 2),
      user_clk => user_clk
    );
channel_init_sm_i: entity work.aurora_64b66b_0_CHANNEL_INIT_SM
     port map (
      CHANNEL_UP_RX_IF_reg_0 => CHANNEL_UP_RX_IF,
      CHANNEL_UP_RX_IF_reg_1 => CHANNEL_UP_RX_IF_reg,
      CHANNEL_UP_TX_IF_reg_0 => \^channel_up_tx_if\,
      CHAN_BOND_RESET => CHAN_BOND_RESET,
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      Q(11 downto 0) => Q(11 downto 0),
      R0 => R0,
      RESET_LANES => RESET_LANES,
      RX_PE_DATA_V_reg => RX_PE_DATA_V_reg,
      SR => SR,
      \TX_DATA_reg[53]\ => channel_bond_gen_i_n_1,
      \TX_DATA_reg[53]_0\ => channel_bond_gen_i_n_2,
      \TX_DATA_reg[53]_1\ => channel_bond_gen_i_n_3,
      \TX_DATA_reg[63]\ => \^gen_ch_bond\(0),
      ch_bond_done_i(0 to 2) => ch_bond_done_i(0 to 2),
      chan_bond_reset_i => chan_bond_reset_i,
      \chan_bond_timer_reg[0]_0\ => \chan_bond_timer_reg[0]\,
      channel_bond_r_reg_0 => \^channel_bond_r_reg\,
      gen_cc_flop_0_i(3 downto 0) => gen_cc_flop_0_i(3 downto 0),
      gen_cc_flop_2_i(3 downto 0) => gen_cc_flop_2_i(3 downto 0),
      gen_cc_i(0 to 2) => gen_cc_i(0 to 2),
      got_idles_i(0 to 2) => got_idles_i(0 to 2),
      lane_up(0) => lane_up(0),
      remote_ready_r_reg_0 => remote_ready_r_reg,
      reset_lanes_flop_0_i_0 => reset_lanes_flop_0_i,
      reset_lanes_flop_0_i_1 => reset_lanes_flop_0_i_0,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rst_pma_init_usrclk_0 => rst_pma_init_usrclk_0,
      rst_pma_init_usrclk_1 => rst_pma_init_usrclk_1,
      rx_pe_data_v_i(0 to 2) => rx_pe_data_v_i(0 to 2),
      stg5_reg => stg5_reg,
      stg5_reg_0 => stg5_reg_1,
      stg5_reg_1 => stg5_reg_3,
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_LANE_INIT_SM is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    lane_up_flop_i_1 : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    prev_rx_polarity_r_reg_0 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i_0 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    \chan_bond_timer_reg[0]\ : in STD_LOGIC;
    \chan_bond_timer_reg[0]_0\ : in STD_LOGIC
  );
end aurora_64b66b_0_LANE_INIT_SM;

architecture STRUCTURE of aurora_64b66b_0_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal \align_r_i_2__1_n_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \check_polarity_r_i_1__1_n_0\ : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^lane_up_flop_i_0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal \next_begin_c__0\ : STD_LOGIC;
  signal next_begin_c_n_0 : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal \prev_rx_polarity_r_i_1__1_n_0\ : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal \ready_r_i_4__1_n_0\ : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal \rst_r_i_2__1_n_0\ : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_lane_2_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_r_i_2__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__1\ : label is "soft_lutpair201";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of next_begin_c : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rst_r_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rst_r_i_2__1\ : label is "soft_lutpair199";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  lane_up_flop_i_0 <= \^lane_up_flop_i_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => user_clk,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
\align_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => \align_r_i_2__1_n_0\,
      I1 => \ready_r_i_4__1_n_0\,
      I2 => ready_r,
      I3 => rx_lossofsync_i_0,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
\align_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => RESET_LANES,
      O => \align_r_i_2__1_n_0\
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \next_begin_c__0\,
      Q => begin_r,
      S => ready_r_reg0
    );
\chan_bond_timer[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^lane_up_flop_i_0\,
      I1 => \chan_bond_timer_reg[0]\,
      I2 => \chan_bond_timer_reg[0]_0\,
      I3 => prev_rx_polarity_r_reg_0,
      O => lane_up_flop_i_1
    );
\check_polarity_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^check_polarity_r_reg_0\,
      O => \check_polarity_r_i_1__1_n_0\
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \check_polarity_r_i_1__1_n_0\,
      Q => \^check_polarity_r_reg_0\,
      R => prev_rx_polarity_r_reg_0
    );
\counter1_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => \^lane_up_flop_i_0\,
      R => prev_rx_polarity_r_reg_0
    );
next_begin_c: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => next_begin_c_n_0
    );
\polarity_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => \ready_r_i_4__1_n_0\,
      I2 => ready_r,
      I3 => rx_lossofsync_i_0,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
\prev_rx_polarity_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => \prev_rx_polarity_r_i_1__1_n_0\
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \prev_rx_polarity_r_i_1__1_n_0\,
      Q => prev_rx_polarity_r,
      R => prev_rx_polarity_r_reg_0
    );
\ready_r_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => RESET_LANES,
      I2 => begin_r,
      O => \ready_r_i_4__1_n_0\
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
\rst_r_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => \rst_r_i_2__1_n_0\,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => RESET_LANES,
      O => next_rst_c
    );
\rst_r_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => \rst_r_i_2__1_n_0\
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.aurora_64b66b_0_cdc_sync
     port map (
      RESET_LANES => RESET_LANES,
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => next_begin_c_n_0,
      next_begin_c => \next_begin_c__0\,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => \ready_r_i_4__1_n_0\,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => prev_rx_polarity_r_reg_0,
      rx_polarity_r_reg_0 => \^rx_polarity_r_reg_0\,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_LANE_INIT_SM_15 is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    prev_rx_polarity_r_reg_0 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i_2 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_LANE_INIT_SM_15 : entity is "aurora_64b66b_0_LANE_INIT_SM";
end aurora_64b66b_0_LANE_INIT_SM_15;

architecture STRUCTURE of aurora_64b66b_0_LANE_INIT_SM_15 is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal \next_begin_c__0\ : STD_LOGIC;
  signal next_begin_c_n_0 : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_4_n_0 : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair180";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of next_begin_c : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair178";
begin
  in0 <= \^in0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => user_clk,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => align_r_i_2_n_0,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i_2,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => RESET_LANES,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \next_begin_c__0\,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^in0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^in0\,
      R => prev_rx_polarity_r_reg_0
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => lane_up_flop_i_0,
      R => prev_rx_polarity_r_reg_0
    );
next_begin_c: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => next_begin_c_n_0
    );
polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i_2,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => prev_rx_polarity_r_reg_0
    );
ready_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => RESET_LANES,
      I2 => begin_r,
      O => ready_r_i_4_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => rst_r_i_2_n_0,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => RESET_LANES,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.aurora_64b66b_0_cdc_sync_19
     port map (
      RESET_LANES => RESET_LANES,
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => next_begin_c_n_0,
      next_begin_c => \next_begin_c__0\,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => ready_r_i_4_n_0,
      rx_lossofsync_i_2 => rx_lossofsync_i_2,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => prev_rx_polarity_r_reg_0,
      rx_polarity_r_reg_0 => \^rx_polarity_r_reg_0\,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_LANE_INIT_SM_9 is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    check_polarity_r_reg_1 : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i_1 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_LANE_INIT_SM_9 : entity is "aurora_64b66b_0_LANE_INIT_SM";
end aurora_64b66b_0_LANE_INIT_SM_9;

architecture STRUCTURE of aurora_64b66b_0_LANE_INIT_SM_9 is
  signal align_r : STD_LOGIC;
  signal \align_r_i_2__0_n_0\ : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \check_polarity_r_i_1__0_n_0\ : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal \next_begin_c__0\ : STD_LOGIC;
  signal next_begin_c_n_0 : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal \prev_rx_polarity_r_i_1__0_n_0\ : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal \ready_r_i_4__0_n_0\ : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal \rst_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\aurora_lane_1_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_r_i_2__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1__0\ : label is "soft_lutpair191";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of next_begin_c : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \rst_r_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \rst_r_i_2__0\ : label is "soft_lutpair189";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => user_clk,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
\align_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => \align_r_i_2__0_n_0\,
      I1 => \ready_r_i_4__0_n_0\,
      I2 => ready_r,
      I3 => rx_lossofsync_i_1,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
\align_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => RESET_LANES,
      O => \align_r_i_2__0_n_0\
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => user_clk,
      CE => '1',
      D => \next_begin_c__0\,
      Q => begin_r,
      S => ready_r_reg0
    );
\check_polarity_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^check_polarity_r_reg_0\,
      O => \check_polarity_r_i_1__0_n_0\
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \check_polarity_r_i_1__0_n_0\,
      Q => \^check_polarity_r_reg_0\,
      R => check_polarity_r_reg_1
    );
\counter1_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => ready_r,
      Q => lane_up_flop_i_0,
      R => check_polarity_r_reg_1
    );
next_begin_c: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => next_begin_c_n_0
    );
\polarity_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => \ready_r_i_4__0_n_0\,
      I2 => ready_r,
      I3 => rx_lossofsync_i_1,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
\prev_rx_polarity_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => \prev_rx_polarity_r_i_1__0_n_0\
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \prev_rx_polarity_r_i_1__0_n_0\,
      Q => prev_rx_polarity_r,
      R => check_polarity_r_reg_1
    );
\ready_r_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => RESET_LANES,
      I2 => begin_r,
      O => \ready_r_i_4__0_n_0\
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
\rst_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => \rst_r_i_2__0_n_0\,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => RESET_LANES,
      O => next_rst_c
    );
\rst_r_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => \rst_r_i_2__0_n_0\
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.aurora_64b66b_0_cdc_sync_13
     port map (
      RESET_LANES => RESET_LANES,
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => next_begin_c_n_0,
      next_begin_c => \next_begin_c__0\,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => \ready_r_i_4__0_n_0\,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => check_polarity_r_reg_1,
      rx_polarity_r_reg_0 => \^rx_polarity_r_reg_0\,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_MULTI_GT is
  port (
    gthe2_i : out STD_LOGIC;
    gthe2_i_0 : out STD_LOGIC;
    gthe2_i_1 : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 2 );
    txp : out STD_LOGIC_VECTOR ( 0 to 2 );
    GT0_RXRESETDONE_OUT : out STD_LOGIC;
    GT0_TXRESETDONE_OUT : out STD_LOGIC;
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT0_RXDATAVALID_OUT : out STD_LOGIC;
    GT0_RXHEADERVALID_OUT : out STD_LOGIC;
    GT0_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RXHEADER_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT0_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt1_drprdy_out : out STD_LOGIC;
    GT1_RXOUTCLK_OUT : out STD_LOGIC;
    GT1_RXRESETDONE_OUT : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    GT1_TXRESETDONE_OUT : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT1_RXDATAVALID_OUT : out STD_LOGIC;
    GT1_RXHEADERVALID_OUT : out STD_LOGIC;
    GT1_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RXHEADER_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT1_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt2_drprdy_out : out STD_LOGIC;
    GT2_RXRESETDONE_OUT : out STD_LOGIC;
    GT2_TXRESETDONE_OUT : out STD_LOGIC;
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    GT2_RXDATAVALID_OUT : out STD_LOGIC;
    GT2_RXHEADERVALID_OUT : out STD_LOGIC;
    GT2_RXBUFSTATUS_OUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RXHEADER_OUT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    GT2_RXDATA_OUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    rx_buf_err_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_err_detect_i : in STD_LOGIC;
    enable_err_detect_i_0 : in STD_LOGIC;
    enable_err_detect_i_1 : in STD_LOGIC;
    CHANNEL_UP_RX_IF : in STD_LOGIC;
    rx_hard_err_usr : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 2 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 2 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_GTTXRESET_IN : in STD_LOGIC;
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT0_RX_POLARITY_IN : in STD_LOGIC;
    GT2_RXUSERRDY_IN : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    GT2_TXUSERRDY_IN : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    gthe2_i_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gthe2_i_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gthe2_i_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gthe2_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT1_RX_POLARITY_IN : in STD_LOGIC;
    gthe2_i_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gthe2_i_7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gthe2_i_8 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gthe2_i_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gthe2_i_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    GT2_RX_POLARITY_IN : in STD_LOGIC;
    gthe2_i_11 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gthe2_i_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gthe2_i_13 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gthe2_i_14 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end aurora_64b66b_0_MULTI_GT;

architecture STRUCTURE of aurora_64b66b_0_MULTI_GT is
  signal tx_buf_err_i : STD_LOGIC_VECTOR ( 0 to 2 );
begin
aurora_64b66b_0_gt_inst: entity work.aurora_64b66b_0_GT
     port map (
      D(0) => D(0),
      GT0_RXBUFSTATUS_OUT(0) => GT0_RXBUFSTATUS_OUT(0),
      GT0_RXDATAVALID_OUT => GT0_RXDATAVALID_OUT,
      GT0_RXDATA_OUT(31 downto 0) => GT0_RXDATA_OUT(31 downto 0),
      GT0_RXHEADERVALID_OUT => GT0_RXHEADERVALID_OUT,
      GT0_RXHEADER_OUT(1 downto 0) => GT0_RXHEADER_OUT(1 downto 0),
      GT0_RXRESETDONE_OUT => GT0_RXRESETDONE_OUT,
      GT0_RX_POLARITY_IN => GT0_RX_POLARITY_IN,
      GT0_TXRESETDONE_OUT => GT0_TXRESETDONE_OUT,
      GT2_GTTXRESET_IN => GT2_GTTXRESET_IN,
      GT2_RXUSERRDY_IN => GT2_RXUSERRDY_IN,
      GT2_TXUSERRDY_IN => GT2_TXUSERRDY_IN,
      Q(1 downto 0) => Q(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      SR(0) => SR(0),
      drp_clk_in => drp_clk_in,
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt0_txbufstatus_out(0) => tx_buf_err_i(0),
      gt_qpllclk_quad5_in => gt_qpllclk_quad5_in,
      gt_qpllrefclk_quad5_in => gt_qpllrefclk_quad5_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gthe2_i_0(15 downto 0) => gthe2_i_2(15 downto 0),
      gthe2_i_1(6 downto 0) => gthe2_i_3(6 downto 0),
      gthe2_i_2(8 downto 0) => gthe2_i_4(8 downto 0),
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => \out\,
      rxn(0) => rxn(0),
      rxp(0) => rxp(0),
      sync_clk => sync_clk,
      txn(0) => txn(0),
      txp(0) => txp(0),
      user_clk => user_clk
    );
aurora_64b66b_0_gt_inst_lane1: entity work.aurora_64b66b_0_GT_71
     port map (
      GT1_RXBUFSTATUS_OUT(0) => GT1_RXBUFSTATUS_OUT(0),
      GT1_RXDATAVALID_OUT => GT1_RXDATAVALID_OUT,
      GT1_RXDATA_OUT(31 downto 0) => GT1_RXDATA_OUT(31 downto 0),
      GT1_RXHEADERVALID_OUT => GT1_RXHEADERVALID_OUT,
      GT1_RXHEADER_OUT(1 downto 0) => GT1_RXHEADER_OUT(1 downto 0),
      GT1_RXOUTCLK_OUT => GT1_RXOUTCLK_OUT,
      GT1_RXRESETDONE_OUT => GT1_RXRESETDONE_OUT,
      GT1_RX_POLARITY_IN => GT1_RX_POLARITY_IN,
      GT1_TXRESETDONE_OUT => GT1_TXRESETDONE_OUT,
      GT2_GTTXRESET_IN => GT2_GTTXRESET_IN,
      GT2_RXUSERRDY_IN => GT2_RXUSERRDY_IN,
      GT2_TXUSERRDY_IN => GT2_TXUSERRDY_IN,
      HARD_ERR_reg => HARD_ERR_reg,
      SR(0) => SR(0),
      TXBUFSTATUS(0) => tx_buf_err_i(1),
      drp_clk_in => drp_clk_in,
      enable_err_detect_i => enable_err_detect_i,
      enable_err_detect_i_0 => enable_err_detect_i_0,
      enable_err_detect_i_1 => enable_err_detect_i_1,
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt_qpllclk_quad5_in => gt_qpllclk_quad5_in,
      gt_qpllrefclk_quad5_in => gt_qpllrefclk_quad5_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gthe2_i_0 => gthe2_i,
      gthe2_i_1 => gthe2_i_0,
      gthe2_i_2 => gthe2_i_1,
      gthe2_i_3(0) => gthe2_i_5(0),
      gthe2_i_4(15 downto 0) => gthe2_i_6(15 downto 0),
      gthe2_i_5(1 downto 0) => gthe2_i_7(1 downto 0),
      gthe2_i_6(63 downto 0) => gthe2_i_8(63 downto 0),
      gthe2_i_7(6 downto 0) => gthe2_i_3(6 downto 0),
      gthe2_i_8(8 downto 0) => gthe2_i_9(8 downto 0),
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => \out\,
      rx_buf_err_i(0) => rx_buf_err_i(0),
      rxn(0) => rxn(1),
      rxp(0) => rxp(1),
      sync_clk => sync_clk,
      tx_buf_err_i(1) => tx_buf_err_i(0),
      tx_buf_err_i(0) => tx_buf_err_i(2),
      tx_out_clk => tx_out_clk,
      txn(0) => txn(1),
      txp(0) => txp(1),
      user_clk => user_clk
    );
aurora_64b66b_0_gt_inst_lane2: entity work.aurora_64b66b_0_GT_72
     port map (
      CHANNEL_UP_RX_IF => CHANNEL_UP_RX_IF,
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      GT2_GTTXRESET_IN => GT2_GTTXRESET_IN,
      GT2_RXBUFSTATUS_OUT(0) => GT2_RXBUFSTATUS_OUT(0),
      GT2_RXDATAVALID_OUT => GT2_RXDATAVALID_OUT,
      GT2_RXDATA_OUT(31 downto 0) => GT2_RXDATA_OUT(31 downto 0),
      GT2_RXHEADERVALID_OUT => GT2_RXHEADERVALID_OUT,
      GT2_RXHEADER_OUT(1 downto 0) => GT2_RXHEADER_OUT(1 downto 0),
      GT2_RXRESETDONE_OUT => GT2_RXRESETDONE_OUT,
      GT2_RXUSERRDY_IN => GT2_RXUSERRDY_IN,
      GT2_RX_POLARITY_IN => GT2_RX_POLARITY_IN,
      GT2_TXRESETDONE_OUT => GT2_TXRESETDONE_OUT,
      GT2_TXUSERRDY_IN => GT2_TXUSERRDY_IN,
      SR(0) => SR(0),
      drp_clk_in => drp_clk_in,
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt_qpllclk_quad5_in => gt_qpllclk_quad5_in,
      gt_qpllrefclk_quad5_in => gt_qpllrefclk_quad5_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gthe2_i_0(0) => gthe2_i_10(0),
      gthe2_i_1(15 downto 0) => gthe2_i_11(15 downto 0),
      gthe2_i_2(1 downto 0) => gthe2_i_12(1 downto 0),
      gthe2_i_3(63 downto 0) => gthe2_i_13(63 downto 0),
      gthe2_i_4(6 downto 0) => gthe2_i_3(6 downto 0),
      gthe2_i_5(8 downto 0) => gthe2_i_14(8 downto 0),
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr_reg(1) => tx_buf_err_i(0),
      hard_err_usr_reg(0) => tx_buf_err_i(1),
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => \out\,
      rx_hard_err_usr => rx_hard_err_usr,
      rxn(0) => rxn(2),
      rxp(0) => rxp(2),
      sync_clk => sync_clk,
      tx_buf_err_i(0) => tx_buf_err_i(2),
      txn(0) => txn(2),
      txp(0) => txp(2),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_RESET_LOGIC is
  port (
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    ready_r_reg0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    ready_r_reg0_0 : out STD_LOGIC;
    reset_count_r0_1 : out STD_LOGIC;
    ready_r_reg0_2 : out STD_LOGIC;
    reset_count_r0_3 : out STD_LOGIC;
    wait_for_lane_up_r0 : out STD_LOGIC;
    fsm_resetdone : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_to_core_sync : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    hard_err_i : in STD_LOGIC_VECTOR ( 0 to 2 );
    rx_reset_i_2 : in STD_LOGIC;
    rx_reset_i_1 : in STD_LOGIC;
    rx_reset_i_0 : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC;
    wait_for_lane_up_r_reg_0 : in STD_LOGIC;
    lane_up : in STD_LOGIC_VECTOR ( 0 to 0 );
    chan_bond_reset_i : in STD_LOGIC
  );
end aurora_64b66b_0_RESET_LOGIC;

architecture STRUCTURE of aurora_64b66b_0_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal \^system_reset_reg_0\ : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ready_r_i_1 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ready_r_i_1__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \ready_r_i_1__1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of reset_count_r_i_1 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \reset_count_r_i_1__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \reset_count_r_i_1__1\ : label is "soft_lutpair236";
begin
  SYSTEM_RESET_reg_0 <= \^system_reset_reg_0\;
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_to_core_sync,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^system_reset_reg_0\,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => hard_err_i(0),
      O => ready_r_reg0
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => hard_err_i(1),
      O => ready_r_reg0_0
    );
\ready_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => hard_err_i(2),
      O => ready_r_reg0_2
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => rx_reset_i_2,
      O => reset_count_r0
    );
\reset_count_r_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => rx_reset_i_1,
      O => reset_count_r0_1
    );
\reset_count_r_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => rx_reset_i_0,
      O => reset_count_r0_3
    );
u_link_rst_sync: entity work.aurora_64b66b_0_rst_sync_3
     port map (
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync,
      user_clk => user_clk
    );
u_pd_sync: entity work.aurora_64b66b_0_rst_sync_4
     port map (
      power_down => power_down,
      power_down_sync => power_down_sync,
      user_clk => user_clk
    );
u_rst_done_sync: entity work.aurora_64b66b_0_rst_sync_5
     port map (
      fsm_resetdone => fsm_resetdone,
      fsm_resetdone_sync => fsm_resetdone_sync,
      user_clk => user_clk
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \^system_reset_reg_0\,
      I1 => wait_for_lane_up_r_reg,
      I2 => wait_for_lane_up_r_reg_0,
      I3 => lane_up(0),
      I4 => chan_bond_reset_i,
      O => wait_for_lane_up_r0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_RX_STARTUP_FSM is
  port (
    rx_fsm_resetdone_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_clk_locked_i : out STD_LOGIC;
    GT2_RXUSERRDY_IN : out STD_LOGIC;
    new_gtx_rx_pcsreset_comb0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    stg4_reg : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    fsm_resetdone_to_new_gtx_rx_comb : in STD_LOGIC
  );
end aurora_64b66b_0_RX_STARTUP_FSM;

architecture STRUCTURE of aurora_64b66b_0_RX_STARTUP_FSM is
  signal \^gt2_rxuserrdy_in\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal RXUSERRDY_i_2_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_i_2_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal \init_wait_count[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_done_i_2__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_time_out : STD_LOGIC;
  signal \reset_time_out_i_5__0_n_0\ : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_i_2_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[15]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[16]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[17]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[18]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[19]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[20]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[21]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[22]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[23]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[24]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[25]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[26]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[27]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[28]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[29]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[30]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[31]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rx_cdrlock_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal \^rx_clk_locked_i\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_fsm_reset_done_int : signal is "true";
  signal rx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_2_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_reset_r3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of rx_state : signal is "true";
  signal \rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_5_n_0\ : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of time_out_wait_bypass : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of time_out_wait_bypass : signal is "{no}";
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal u_rst_sync_plllock_n_0 : STD_LOGIC;
  signal u_rst_sync_plllock_n_1 : STD_LOGIC;
  signal u_rst_sync_plllock_n_4 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_0 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_1 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_2 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_1 : STD_LOGIC;
  signal u_rst_sync_system_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_3_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair91";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rx_cdrlock_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \rx_cdrlock_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair89";
  attribute KEEP : string;
  attribute KEEP of rx_fsm_reset_done_int_reg : label is "yes";
  attribute SOFT_HLUTNM of \rx_state[3]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \rx_state[6]_i_2\ : label is "soft_lutpair92";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \rx_state_reg[0]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[1]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[2]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[3]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[4]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[5]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[6]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \rx_state_reg[7]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,VERIFY_RECCLK_STABLE:00000100,RELEASE_MMCM_RESET:00001000,WAIT_RESET_DONE:00010000,DO_PHASE_ALIGNMENT:00100000,MONITOR_DATA_VALID:01000000,FSM_DONE:10000000";
  attribute KEEP of \rx_state_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of time_out_1us_i_5 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of time_out_2ms_i_4 : label is "soft_lutpair94";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of time_out_wait_bypass_reg : label is std.standard.true;
  attribute KEEP of time_out_wait_bypass_reg : label is "yes";
  attribute shift_extract of time_out_wait_bypass_reg : label is "{no}";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
begin
  GT2_RXUSERRDY_IN <= \^gt2_rxuserrdy_in\;
  SR(0) <= \^sr\(0);
  rx_clk_locked_i <= \^rx_clk_locked_i\;
  rx_fsm_resetdone_i <= rx_fsm_reset_done_int;
FABRIC_PCS_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => stg4_reg,
      CE => '1',
      D => u_rst_sync_system_reset_n_0,
      Q => gtx_rx_pcsreset_comb,
      R => '0'
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAF00000008"
    )
        port map (
      I0 => rx_state(4),
      I1 => time_out_1us_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_fsm_reset_done_int_i_2_n_0,
      I4 => RXUSERRDY_i_2_n_0,
      I5 => \^gt2_rxuserrdy_in\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(6),
      I2 => rx_state(7),
      O => RXUSERRDY_i_2_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt2_rxuserrdy_in\
    );
check_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000008"
    )
        port map (
      I0 => check_tlock_max_i_2_n_0,
      I1 => rx_state(3),
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(7),
      I2 => rx_state(6),
      I3 => rx_state(5),
      O => check_tlock_max_i_2_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70020"
    )
        port map (
      I0 => \rx_state[7]_i_4_n_0\,
      I1 => rx_state(2),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => \^sr\(0),
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => gtrxreset_i_i_1_n_0,
      Q => \^sr\(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \p_0_in__1\(0)
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__1\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(2),
      O => \p_0_in__1\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__1\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      O => \p_0_in__1\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__1\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count[7]_i_4__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(6),
      O => \p_0_in__1\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \init_wait_count[7]_i_1__0_n_0\
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count[7]_i_4__0_n_0\,
      I1 => init_wait_count_reg(6),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(7),
      O => \p_0_in__1\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(2),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(0),
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1__0_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__1\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => \init_wait_done_i_2__0_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
\init_wait_done_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(7),
      I5 => init_wait_count_reg(6),
      O => \init_wait_done_i_2__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gtx_rx_pcsreset_comb,
      I1 => fsm_resetdone_to_new_gtx_rx_comb,
      O => new_gtx_rx_pcsreset_comb0
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00030000023F0202"
    )
        port map (
      I0 => \reset_time_out_i_5__0_n_0\,
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => check_tlock_max_i_2_n_0,
      I5 => rx_state(3),
      O => reset_time_out
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000020003033F"
    )
        port map (
      I0 => \^rx_clk_locked_i\,
      I1 => rx_state(4),
      I2 => rx_state(5),
      I3 => rx_state(7),
      I4 => rx_state(6),
      I5 => rx_state(2),
      O => \reset_time_out_i_5__0_n_0\
    );
reset_time_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_rxresetdone_n_1,
      PRE => \rx_state_reg[0]_0\,
      Q => reset_time_out_reg_n_0
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000100"
    )
        port map (
      I0 => rx_fsm_reset_done_int_i_2_n_0,
      I1 => run_phase_alignment_int_i_2_n_0,
      I2 => rx_state(0),
      I3 => rx_state(5),
      I4 => rx_state(4),
      I5 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_state(7),
      I1 => rx_state(6),
      O => run_phase_alignment_int_i_2_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0
    );
rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_cdrlock_counter0_carry_n_0,
      CO(2) => rx_cdrlock_counter0_carry_n_1,
      CO(1) => rx_cdrlock_counter0_carry_n_2,
      CO(0) => rx_cdrlock_counter0_carry_n_3,
      CYINIT => \rx_cdrlock_counter_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \rx_cdrlock_counter_reg_n_0_[4]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[3]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[2]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[1]\
    );
\rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_cdrlock_counter0_carry_n_0,
      CO(3) => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \rx_cdrlock_counter_reg_n_0_[8]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[7]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[6]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[5]\
    );
\rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \rx_cdrlock_counter_reg_n_0_[12]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[11]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[10]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[9]\
    );
\rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \rx_cdrlock_counter_reg_n_0_[16]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[15]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[14]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[13]\
    );
\rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \rx_cdrlock_counter_reg_n_0_[20]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[19]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[18]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[17]\
    );
\rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \rx_cdrlock_counter_reg_n_0_[24]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[23]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[22]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[21]\
    );
\rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \rx_cdrlock_counter_reg_n_0_[28]\,
      S(2) => \rx_cdrlock_counter_reg_n_0_[27]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[26]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[25]\
    );
\rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \rx_cdrlock_counter_reg_n_0_[31]\,
      S(1) => \rx_cdrlock_counter_reg_n_0_[30]\,
      S(0) => \rx_cdrlock_counter_reg_n_0_[29]\
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      O => rx_cdrlock_counter(0)
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(10),
      O => rx_cdrlock_counter(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(11),
      O => rx_cdrlock_counter(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(12),
      O => rx_cdrlock_counter(12)
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(13),
      O => rx_cdrlock_counter(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(14),
      O => rx_cdrlock_counter(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(15),
      O => rx_cdrlock_counter(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(16),
      O => rx_cdrlock_counter(16)
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(17),
      O => rx_cdrlock_counter(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(18),
      O => rx_cdrlock_counter(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(19),
      O => rx_cdrlock_counter(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(1),
      O => rx_cdrlock_counter(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(20),
      O => rx_cdrlock_counter(20)
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(21),
      O => rx_cdrlock_counter(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(22),
      O => rx_cdrlock_counter(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(23),
      O => rx_cdrlock_counter(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(24),
      O => rx_cdrlock_counter(24)
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(25),
      O => rx_cdrlock_counter(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(26),
      O => rx_cdrlock_counter(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(27),
      O => rx_cdrlock_counter(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(28),
      O => rx_cdrlock_counter(28)
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(29),
      O => rx_cdrlock_counter(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(2),
      O => rx_cdrlock_counter(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(30),
      O => rx_cdrlock_counter(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(31),
      O => rx_cdrlock_counter(31)
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_6_n_0\,
      I2 => \rx_cdrlock_counter_reg_n_0_[31]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[30]\,
      I4 => \rx_cdrlock_counter_reg_n_0_[1]\,
      I5 => \rx_cdrlock_counter[31]_i_7_n_0\,
      O => \rx_cdrlock_counter[31]_i_2_n_0\
    );
\rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[4]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[5]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[3]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[2]\,
      I4 => \rx_cdrlock_counter[31]_i_8_n_0\,
      O => \rx_cdrlock_counter[31]_i_3_n_0\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[12]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[13]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[10]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[11]\,
      I4 => \rx_cdrlock_counter[31]_i_9_n_0\,
      O => \rx_cdrlock_counter[31]_i_4_n_0\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[23]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[22]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[25]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[24]\,
      O => \rx_cdrlock_counter[31]_i_5_n_0\
    );
\rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[18]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[19]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[21]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[20]\,
      O => \rx_cdrlock_counter[31]_i_6_n_0\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[27]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[26]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[29]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[28]\,
      O => \rx_cdrlock_counter[31]_i_7_n_0\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[7]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[6]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[9]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[8]\,
      O => \rx_cdrlock_counter[31]_i_8_n_0\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \rx_cdrlock_counter_reg_n_0_[15]\,
      I1 => \rx_cdrlock_counter_reg_n_0_[14]\,
      I2 => \rx_cdrlock_counter_reg_n_0_[17]\,
      I3 => \rx_cdrlock_counter_reg_n_0_[16]\,
      O => \rx_cdrlock_counter[31]_i_9_n_0\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(3),
      O => rx_cdrlock_counter(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(4),
      O => rx_cdrlock_counter(4)
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(5),
      O => rx_cdrlock_counter(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(6),
      O => rx_cdrlock_counter(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(7),
      O => rx_cdrlock_counter(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(8),
      O => rx_cdrlock_counter(8)
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => data0(9),
      O => rx_cdrlock_counter(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(0),
      Q => \rx_cdrlock_counter_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(10),
      Q => \rx_cdrlock_counter_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(11),
      Q => \rx_cdrlock_counter_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(12),
      Q => \rx_cdrlock_counter_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(13),
      Q => \rx_cdrlock_counter_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(14),
      Q => \rx_cdrlock_counter_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(15),
      Q => \rx_cdrlock_counter_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(16),
      Q => \rx_cdrlock_counter_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(17),
      Q => \rx_cdrlock_counter_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(18),
      Q => \rx_cdrlock_counter_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(19),
      Q => \rx_cdrlock_counter_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(1),
      Q => \rx_cdrlock_counter_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(20),
      Q => \rx_cdrlock_counter_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(21),
      Q => \rx_cdrlock_counter_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(22),
      Q => \rx_cdrlock_counter_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(23),
      Q => \rx_cdrlock_counter_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(24),
      Q => \rx_cdrlock_counter_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(25),
      Q => \rx_cdrlock_counter_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(26),
      Q => \rx_cdrlock_counter_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(27),
      Q => \rx_cdrlock_counter_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(28),
      Q => \rx_cdrlock_counter_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(29),
      Q => \rx_cdrlock_counter_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(2),
      Q => \rx_cdrlock_counter_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(30),
      Q => \rx_cdrlock_counter_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(31),
      Q => \rx_cdrlock_counter_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(3),
      Q => \rx_cdrlock_counter_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(4),
      Q => \rx_cdrlock_counter_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(5),
      Q => \rx_cdrlock_counter_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(6),
      Q => \rx_cdrlock_counter_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(7),
      Q => \rx_cdrlock_counter_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(8),
      Q => \rx_cdrlock_counter_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter(9),
      Q => \rx_cdrlock_counter_reg_n_0_[9]\,
      R => \^sr\(0)
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter_reg_n_0_[0]\,
      I4 => \^rx_clk_locked_i\,
      O => rx_cdrlocked_i_1_n_0
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlocked_i_1_n_0,
      Q => \^rx_clk_locked_i\,
      R => \^sr\(0)
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8000000A8"
    )
        port map (
      I0 => rx_state(7),
      I1 => time_out_1us_reg_n_0,
      I2 => rx_fsm_reset_done_int,
      I3 => rx_fsm_reset_done_int_i_2_n_0,
      I4 => rx_fsm_reset_done_int_i_3_n_0,
      I5 => rx_fsm_reset_done_int,
      O => rx_fsm_reset_done_int_i_1_n_0
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(3),
      I2 => rx_state(2),
      O => rx_fsm_reset_done_int_i_2_n_0
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFF"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(5),
      I2 => rx_state(0),
      I3 => rx_state(7),
      I4 => rx_state(6),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \rx_state_reg[0]_0\,
      D => rx_fsm_reset_done_int_i_1_n_0,
      Q => rx_fsm_reset_done_int
    );
\rx_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D000D0D0"
    )
        port map (
      I0 => init_wait_done_reg_n_0,
      I1 => \rx_state[6]_i_2_n_0\,
      I2 => \rx_state[5]_i_3_n_0\,
      I3 => time_out_1us_reg_n_0,
      I4 => rx_state(0),
      O => \rx_state[0]_i_3_n_0\
    );
\rx_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \rx_state[5]_i_3_n_0\,
      I1 => time_out_1us_reg_n_0,
      I2 => \rx_state[6]_i_2_n_0\,
      I3 => rx_state(7),
      O => \rx_state[1]_i_3_n_0\
    );
\rx_state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(6),
      I1 => rx_state(4),
      I2 => rx_state(2),
      I3 => rx_state(0),
      O => \rx_state[3]_i_4_n_0\
    );
\rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(4),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => rx_state(5),
      I5 => rx_state(6),
      O => \rx_state[3]_i_5_n_0\
    );
\rx_state[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(3),
      I2 => rx_state(6),
      I3 => rx_state(4),
      O => \rx_state[5]_i_2_n_0\
    );
\rx_state[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(6),
      I1 => rx_state(5),
      I2 => rx_state(2),
      I3 => rx_state(1),
      O => \rx_state[5]_i_3_n_0\
    );
\rx_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(4),
      I3 => rx_state(6),
      O => \rx_state[6]_i_2_n_0\
    );
\rx_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000808AA"
    )
        port map (
      I0 => \rx_state[7]_i_3_n_0\,
      I1 => \rx_state[7]_i_4_n_0\,
      I2 => rx_state(2),
      I3 => rx_state(1),
      I4 => rx_state(0),
      O => \rx_state[7]_i_1_n_0\
    );
\rx_state[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => rx_state(7),
      I1 => rx_state(6),
      I2 => rx_state(4),
      I3 => rx_state(2),
      I4 => rx_state(0),
      I5 => \rx_state[7]_i_5_n_0\,
      O => \p_0_in__0\(7)
    );
\rx_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010117"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(4),
      I2 => rx_state(7),
      I3 => rx_state(6),
      I4 => rx_state(5),
      I5 => rx_state(3),
      O => \rx_state[7]_i_3_n_0\
    );
\rx_state[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(6),
      I2 => rx_state(7),
      I3 => rx_state(4),
      I4 => rx_state(3),
      O => \rx_state[7]_i_4_n_0\
    );
\rx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEE0"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => rx_state(5),
      I5 => rx_state(6),
      O => \rx_state[7]_i_5_n_0\
    );
\rx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(0),
      Q => rx_state(0)
    );
\rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(1),
      Q => rx_state(1)
    );
\rx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(2),
      Q => rx_state(2)
    );
\rx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(3),
      Q => rx_state(3)
    );
\rx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(4),
      Q => rx_state(4)
    );
\rx_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(5),
      Q => rx_state(5)
    );
\rx_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(6),
      Q => rx_state(6)
    );
\rx_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state[7]_i_1_n_0\,
      CLR => \rx_state_reg[0]_0\,
      D => \p_0_in__0\(7),
      Q => rx_state(7)
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => time_out_1us_reg_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_1us_i_3_n_0,
      I3 => time_out_1us_i_4_n_0,
      I4 => time_out_1us_i_5_n_0,
      I5 => reset_time_out_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(11),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(9),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(12),
      I5 => time_out_counter_reg(7),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(15),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => '0'
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BAAA"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => \time_out_2ms_i_2__0_n_0\,
      I3 => \time_out_2ms_i_3__0_n_0\,
      I4 => reset_time_out_reg_n_0,
      O => \time_out_2ms_i_1__0_n_0\
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(18),
      O => \time_out_2ms_i_2__0_n_0\
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => time_out_2ms_i_4_n_0,
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(5),
      O => \time_out_2ms_i_3__0_n_0\
    );
time_out_2ms_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_out_2ms_i_4_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => \time_out_counter[0]_i_3__0_n_0\,
      I3 => \time_out_counter[0]_i_4_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(16),
      I4 => time_out_counter_reg(14),
      I5 => time_out_counter_reg(12),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => time_out_1us_i_2_n_0,
      I1 => time_out_counter_reg(7),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_5__0_n_0\,
      I1 => wait_bypass_count_reg(2),
      I2 => wait_bypass_count_reg(10),
      I3 => wait_bypass_count_reg(1),
      I4 => wait_bypass_count_reg(0),
      I5 => time_out_wait_bypass_i_6_n_0,
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
\time_out_wait_bypass_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(8),
      I3 => wait_bypass_count_reg(4),
      O => \time_out_wait_bypass_i_5__0_n_0\
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(6),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(9),
      I4 => wait_bypass_count_reg(11),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => u_rst_sync_rx_fsm_reset_done_n_1,
      Q => time_out_wait_bypass,
      R => clear
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEEE"
    )
        port map (
      I0 => time_tlock_max,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => check_tlock_max_reg_n_0,
      I3 => time_out_1us_i_4_n_0,
      I4 => reset_time_out_reg_n_0,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8888888"
    )
        port map (
      I0 => \time_tlock_max_i_3__0_n_0\,
      I1 => \time_tlock_max_i_4__0_n_0\,
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(6),
      I4 => \time_tlock_max_i_5__0_n_0\,
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      I2 => check_tlock_max_reg_n_0,
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(10),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAA8880"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(5),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max,
      R => '0'
    );
u_rst_sync_mmcm_lock: entity work.\aurora_64b66b_0_rst_sync__parameterized1_43\
     port map (
      D(2 downto 0) => \p_0_in__0\(5 downto 3),
      Q(3) => rx_state(7),
      Q(2 downto 0) => rx_state(5 downto 3),
      init_clk => init_clk,
      \rx_state_reg[3]\ => u_rst_sync_plllock_n_4,
      \rx_state_reg[3]_0\ => \^rx_clk_locked_i\,
      \rx_state_reg[3]_1\ => \rx_state[3]_i_4_n_0\,
      \rx_state_reg[3]_2\ => \rx_state[3]_i_5_n_0\,
      \rx_state_reg[3]_3\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[3]_4\ => time_out_2ms_reg_n_0,
      \rx_state_reg[3]_5\ => u_rst_sync_rxresetdone_n_0,
      \rx_state_reg[4]\ => \rx_state[5]_i_2_n_0\,
      \rx_state_reg[4]_0\ => \rx_state[5]_i_3_n_0\,
      stg5 => stg5,
      time_tlock_max => time_tlock_max
    );
u_rst_sync_plllock: entity work.\aurora_64b66b_0_rst_sync__parameterized1_44\
     port map (
      D(1 downto 0) => \p_0_in__0\(2 downto 1),
      Q(3) => rx_state(7),
      Q(2 downto 0) => rx_state(2 downto 0),
      init_clk => init_clk,
      \out\ => \out\,
      \reset_time_out_i_2__0\(1) => rx_state(3),
      \reset_time_out_i_2__0\(0) => rx_state(1),
      \rx_state_reg[0]\ => time_out_2ms_reg_n_0,
      \rx_state_reg[0]_0\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[1]\ => \rx_state[1]_i_3_n_0\,
      \rx_state_reg[1]_0\ => \rx_state[5]_i_2_n_0\,
      \rx_state_reg[1]_1\ => \rx_state[3]_i_4_n_0\,
      \rx_state_reg[2]\ => \^rx_clk_locked_i\,
      \rx_state_reg[2]_0\ => \rx_state[5]_i_3_n_0\,
      stg5 => stg5,
      stg5_reg_0 => u_rst_sync_plllock_n_0,
      stg5_reg_1 => u_rst_sync_plllock_n_4,
      time_out_2ms_reg => u_rst_sync_plllock_n_1
    );
u_rst_sync_run_phase_align: entity work.\aurora_64b66b_0_rst_sync__parameterized1_45\
     port map (
      clear => clear,
      in0 => run_phase_alignment_int_reg_n_0,
      stg5_reg_0 => stg4_reg
    );
u_rst_sync_rx_fsm_reset_done: entity work.\aurora_64b66b_0_rst_sync__parameterized1_46\
     port map (
      \out\ => time_out_wait_bypass,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => rx_fsm_reset_done_int,
      stg5_reg_0 => u_rst_sync_rx_fsm_reset_done_n_0,
      stg5_reg_1 => u_rst_sync_rx_fsm_reset_done_n_1,
      stg5_reg_2 => u_rst_sync_rx_fsm_reset_done_n_2,
      stg5_reg_3 => stg4_reg,
      \wait_bypass_count_reg[0]\ => \time_out_wait_bypass_i_4__0_n_0\
    );
u_rst_sync_rx_reset: entity work.aurora_64b66b_0_rst_sync_47
     port map (
      rx_reset_r3 => rx_reset_r3,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg,
      stg5_reg_0 => stg4_reg
    );
u_rst_sync_rxresetdone: entity work.\aurora_64b66b_0_rst_sync__parameterized1_48\
     port map (
      D(0) => \p_0_in__0\(0),
      Q(1) => rx_state(7),
      Q(0) => rx_state(0),
      in0 => in0,
      init_clk => init_clk,
      \out\(3) => rx_state(7),
      \out\(2) => rx_state(4),
      \out\(1) => rx_state(2),
      \out\(0) => rx_state(0),
      reset_time_out => reset_time_out,
      reset_time_out_reg => time_out_1us_reg_n_0,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => \^rx_clk_locked_i\,
      reset_time_out_reg_2 => u_rst_sync_plllock_n_0,
      \rx_state[0]_i_2_0\ => \rx_state[5]_i_3_n_0\,
      \rx_state[0]_i_2_1\ => time_out_2ms_reg_n_0,
      \rx_state[0]_i_2_2\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[0]\ => \rx_state[0]_i_3_n_0\,
      \rx_state_reg[0]_0\ => u_rst_sync_plllock_n_1,
      \rx_state_reg[0]_1\ => \rx_state[5]_i_2_n_0\,
      \rx_state_reg[0]_2\ => \rx_state[7]_i_5_n_0\,
      \rx_state_reg[0]_3\ => \rx_state[3]_i_4_n_0\,
      \rx_state_reg[0]_4\ => u_rst_sync_time_out_wait_bypass_n_0,
      \rx_state_reg[7]\ => u_rst_sync_rxresetdone_n_1,
      stg5_reg_0 => u_rst_sync_rxresetdone_n_0,
      time_tlock_max => time_tlock_max
    );
u_rst_sync_system_reset: entity work.aurora_64b66b_0_rst_sync_49
     port map (
      rx_reset_r3 => rx_reset_r3,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg_0,
      stg4_reg_0 => stg4_reg,
      stg5_reg_0 => u_rst_sync_system_reset_n_0
    );
u_rst_sync_time_out_wait_bypass: entity work.\aurora_64b66b_0_rst_sync__parameterized1_50\
     port map (
      D(0) => \p_0_in__0\(6),
      Q(1 downto 0) => rx_state(7 downto 6),
      init_clk => init_clk,
      \out\ => time_out_wait_bypass,
      \rx_state_reg[6]\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[6]_0\ => \rx_state[7]_i_5_n_0\,
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_0
    );
\wait_bypass_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_3_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_2_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_2_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_2_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_2_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_2_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_2_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_3_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[0]_i_2_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_2_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => stg4_reg,
      CE => u_rst_sync_rx_fsm_reset_done_n_2,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_RX_STREAM is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 191 );
    RX_SRC_RDY_N_reg_inv : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 191 downto 0 )
  );
end aurora_64b66b_0_RX_STREAM;

architecture STRUCTURE of aurora_64b66b_0_RX_STREAM is
begin
rx_stream_datapath_i: entity work.aurora_64b66b_0_RX_STREAM_DATAPATH
     port map (
      D(191 downto 0) => D(191 downto 0),
      E(0) => E(0),
      RESET_LANES => RESET_LANES,
      RX_SRC_RDY_N_reg_inv_0 => RX_SRC_RDY_N_reg_inv,
      m_axi_rx_tdata(0 to 191) => m_axi_rx_tdata(0 to 191),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SYM_GEN is
  port (
    stg5_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
end aurora_64b66b_0_SYM_GEN;

architecture STRUCTURE of aurora_64b66b_0_SYM_GEN is
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_data_i_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
  signal u_pma_init_data_sync_n_6 : STD_LOGIC;
  signal u_pma_init_data_sync_n_7 : STD_LOGIC;
begin
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(52),
      Q => tx_data_i_0(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(48),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(49),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(50),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(51),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(53),
      Q => tx_data_i_0(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(40),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(41),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(42),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(43),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(54),
      Q => tx_data_i_0(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(55),
      Q => tx_data_i_0(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(56),
      Q => tx_data_i_0(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(0),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(1),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(2),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(3),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(52),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_3,
      Q => \^tx_data_reg[63]_0\(53),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(57),
      Q => tx_data_i_0(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_data_reg[63]_0\(54),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_5,
      Q => \^tx_data_reg[63]_0\(55),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_6,
      Q => \^tx_data_reg[63]_0\(56),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(58),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(59),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(44),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(45),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_7,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
\scrambler[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(0),
      I2 => tx_data_i_0(0),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(1),
      I2 => tx_data_i_0(1),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(2),
      I2 => tx_data_i_0(2),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(3),
      I2 => tx_data_i_0(3),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(4),
      I2 => tx_data_i_0(4),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(5),
      I2 => tx_data_i_0(5),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.aurora_64b66b_0_rst_sync_7
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      GEN_CH_BOND(0) => GEN_CH_BOND(0),
      Q(3 downto 0) => Q(6 downto 3),
      RESET => RESET,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_7,
      TX_HEADER_1_reg_0(1 downto 0) => \^tx_header_1_reg_0\(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_1,
      gen_cc_i(0) => gen_cc_i(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_1,
      stg5_reg_2 => u_pma_init_data_sync_n_2,
      stg5_reg_3 => u_pma_init_data_sync_n_3,
      stg5_reg_4 => u_pma_init_data_sync_n_4,
      stg5_reg_5 => u_pma_init_data_sync_n_5,
      stg5_reg_6 => u_pma_init_data_sync_n_6,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SYM_GEN_11 is
  port (
    stg5_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_1 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_SYM_GEN_11 : entity is "aurora_64b66b_0_SYM_GEN";
end aurora_64b66b_0_SYM_GEN_11;

architecture STRUCTURE of aurora_64b66b_0_SYM_GEN_11 is
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^tx_header_1_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_data_i_64 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
  signal u_pma_init_data_sync_n_6 : STD_LOGIC;
  signal u_pma_init_data_sync_n_7 : STD_LOGIC;
begin
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  TX_HEADER_1_reg_0(1 downto 0) <= \^tx_header_1_reg_0\(1 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(52),
      Q => tx_data_i_64(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(48),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(49),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(50),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(51),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(53),
      Q => tx_data_i_64(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(40),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(41),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(42),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(43),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(54),
      Q => tx_data_i_64(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(55),
      Q => tx_data_i_64(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(56),
      Q => tx_data_i_64(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(0),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(1),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(2),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => D(3),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(52),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_3,
      Q => \^tx_data_reg[63]_0\(53),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(57),
      Q => tx_data_i_64(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_data_reg[63]_0\(54),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_5,
      Q => \^tx_data_reg[63]_0\(55),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_6,
      Q => \^tx_data_reg[63]_0\(56),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(58),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(59),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(44),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(45),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^tx_header_1_reg_0\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_7,
      Q => \^tx_header_1_reg_0\(1),
      R => '0'
    );
\scrambler[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(0),
      I2 => tx_data_i_64(0),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(1),
      I2 => tx_data_i_64(1),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(2),
      I2 => tx_data_i_64(2),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(3),
      I2 => tx_data_i_64(3),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(4),
      I2 => tx_data_i_64(4),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(5),
      I2 => tx_data_i_64(5),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.aurora_64b66b_0_rst_sync_12
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      GEN_CH_BOND(0) => GEN_CH_BOND(0),
      Q(3 downto 0) => Q(6 downto 3),
      RESET => RESET,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_7,
      TX_HEADER_1_reg_0(1 downto 0) => \^tx_header_1_reg_0\(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_1,
      gen_cc_i(0) => gen_cc_i(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_1,
      stg5_reg_2 => u_pma_init_data_sync_n_2,
      stg5_reg_3 => u_pma_init_data_sync_n_3,
      stg5_reg_4 => u_pma_init_data_sync_n_4,
      stg5_reg_5 => u_pma_init_data_sync_n_5,
      stg5_reg_6 => u_pma_init_data_sync_n_6,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_SYM_GEN_17 is
  port (
    stg5_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tempData : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    scrambler : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    \TX_DATA_reg[59]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_SYM_GEN_17 : entity is "aurora_64b66b_0_SYM_GEN";
end aurora_64b66b_0_SYM_GEN_17;

architecture STRUCTURE of aurora_64b66b_0_SYM_GEN_17 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal tx_data_i_128 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
  signal u_pma_init_data_sync_n_6 : STD_LOGIC;
  signal u_pma_init_data_sync_n_7 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(52),
      Q => tx_data_i_128(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(48),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(49),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(50),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(51),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(53),
      Q => tx_data_i_128(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(40),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(41),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(42),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(43),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(54),
      Q => tx_data_i_128(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(55),
      Q => tx_data_i_128(3),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(56),
      Q => tx_data_i_128(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[55]_0\(0),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[55]_0\(1),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[55]_0\(2),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => \TX_DATA_reg[55]_0\(3),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(52),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_3,
      Q => \^tx_data_reg[63]_0\(53),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(57),
      Q => tx_data_i_128(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_data_reg[63]_0\(54),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_5,
      Q => \^tx_data_reg[63]_0\(55),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => u_pma_init_data_sync_n_6,
      Q => \^tx_data_reg[63]_0\(56),
      S => \TX_DATA_reg[59]_0\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(58),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(59),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(44),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => u_pma_init_data_sync_n_2,
      D => Q(45),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^d\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_pma_init_data_sync_n_7,
      Q => \^d\(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => scrambler(0),
      I2 => tx_data_i_128(0),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => scrambler(6),
      O => tempData(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => scrambler(1),
      I2 => tx_data_i_128(1),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => scrambler(7),
      O => tempData(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => scrambler(2),
      I2 => tx_data_i_128(2),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => scrambler(8),
      O => tempData(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => scrambler(3),
      I2 => tx_data_i_128(3),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => scrambler(9),
      O => tempData(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => scrambler(4),
      I2 => tx_data_i_128(4),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => scrambler(10),
      O => tempData(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => scrambler(5),
      I2 => tx_data_i_128(5),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => scrambler(11),
      O => tempData(5)
    );
u_pma_init_data_sync: entity work.aurora_64b66b_0_rst_sync_18
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      D(1 downto 0) => \^d\(1 downto 0),
      GEN_CH_BOND(0) => GEN_CH_BOND(0),
      Q(3 downto 0) => Q(6 downto 3),
      RESET => RESET,
      TX_HEADER_1_reg => u_pma_init_data_sync_n_7,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      stg5_reg_0 => stg5_reg,
      stg5_reg_1 => u_pma_init_data_sync_n_1,
      stg5_reg_2 => u_pma_init_data_sync_n_2,
      stg5_reg_3 => u_pma_init_data_sync_n_3,
      stg5_reg_4 => u_pma_init_data_sync_n_4,
      stg5_reg_5 => u_pma_init_data_sync_n_5,
      stg5_reg_6 => u_pma_init_data_sync_n_6,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_TX_STARTUP_FSM is
  port (
    tx_fsm_resetdone_i : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    GT2_GTTXRESET_IN : out STD_LOGIC;
    mmcm_reset_i : out STD_LOGIC;
    gt_to_common_qpllreset_out : out STD_LOGIC;
    GT2_TXUSERRDY_IN : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    mmcm_not_locked : in STD_LOGIC
  );
end aurora_64b66b_0_TX_STARTUP_FSM;

architecture STRUCTURE of aurora_64b66b_0_TX_STARTUP_FSM is
  signal \^gt2_gttxreset_in\ : STD_LOGIC;
  signal \^gt2_txuserrdy_in\ : STD_LOGIC;
  signal GTTXRESET_i_1_n_0 : STD_LOGIC;
  signal GTTXRESET_i_2_n_0 : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal QPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal QPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt_to_common_qpllreset_out\ : STD_LOGIC;
  signal \init_wait_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_i_2_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal mmcm_lock_r2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of mmcm_lock_r2 : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of mmcm_lock_r2 : signal is "{no}";
  signal mmcm_lock_sync : STD_LOGIC;
  attribute async_reg of mmcm_lock_sync : signal is "true";
  attribute shift_extract of mmcm_lock_sync : signal is "{no}";
  signal mmcm_lock_sync1 : STD_LOGIC;
  attribute async_reg of mmcm_lock_sync1 : signal is "true";
  attribute shift_extract of mmcm_lock_sync1 : signal is "{no}";
  signal \^mmcm_reset_i\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_2_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_fsm_reset_done_int : signal is "true";
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int : STD_LOGIC;
  attribute RTL_KEEP of tx_seq_scramb_reset_int : signal is "true";
  signal \tx_seq_scramb_reset_int__0\ : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_1_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_3_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_4_n_0 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of tx_state : signal is "true";
  signal \tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_10_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_6_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_8_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_9_n_0\ : STD_LOGIC;
  signal \tx_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_7_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_8_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_9_n_0\ : STD_LOGIC;
  signal txclk_locked_c : STD_LOGIC;
  signal u_rst_sync_plllock_n_1 : STD_LOGIC;
  signal u_rst_sync_run_phase_align_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_6 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_7 : STD_LOGIC;
  signal u_rst_sync_tx_fsm_rst_done_n_0 : STD_LOGIC;
  signal u_rst_sync_tx_fsm_rst_done_n_1 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_2 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_12_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_13_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair161";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of mmcm_lock_r2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of mmcm_lock_r2_reg : label is "yes";
  attribute shift_extract of mmcm_lock_r2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of mmcm_lock_sync1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_sync1_reg : label is "yes";
  attribute shift_extract of mmcm_lock_sync1_reg : label is "{no}";
  attribute ASYNC_REG_boolean of mmcm_lock_sync_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_sync_reg : label is "yes";
  attribute shift_extract of mmcm_lock_sync_reg : label is "{no}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute KEEP of tx_fsm_reset_done_int_reg : label is "yes";
  attribute KEEP of tx_seq_scramb_reset_int_reg : label is "yes";
  attribute SOFT_HLUTNM of \tx_state[0]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tx_state[0]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \tx_state[1]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \tx_state[3]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tx_state[3]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \tx_state[4]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tx_state[4]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tx_state[5]_i_6\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_state[5]_i_9\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \tx_state[6]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tx_state[7]_i_7\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tx_state[7]_i_8\ : label is "soft_lutpair157";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \tx_state_reg[0]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[1]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[2]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[3]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[4]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[5]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[5]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[6]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[6]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \tx_state_reg[7]\ : label is "INIT:00000000,ASSERT_ALL_RESETS:00000001,RELEASE_PLL_RESET:00000010,DELAY4_RELEASE_MMCM_RESET:01000000,RELEASE_MMCM_RESET:00000100,DELAY4_WAIT_RESET_DONE:10000000,WAIT_RESET_DONE:00001000,DO_PHASE_ALIGNMENT:00010000,RESET_FSM_DONE:00100000";
  attribute KEEP of \tx_state_reg[7]\ : label is "yes";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  GT2_GTTXRESET_IN <= \^gt2_gttxreset_in\;
  GT2_TXUSERRDY_IN <= \^gt2_txuserrdy_in\;
  gt_to_common_qpllreset_out <= \^gt_to_common_qpllreset_out\;
  mmcm_reset_i <= \^mmcm_reset_i\;
  tx_fsm_resetdone_i <= tx_fsm_reset_done_int;
GTTXRESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"119F9F9F11000000"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(6),
      I2 => \wait_time_cnt[0]_i_5_n_0\,
      I3 => tx_state(0),
      I4 => GTTXRESET_i_2_n_0,
      I5 => \^gt2_gttxreset_in\,
      O => GTTXRESET_i_1_n_0
    );
GTTXRESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => QPLL_RESET_i_2_n_0,
      I1 => tx_state(4),
      O => GTTXRESET_i_2_n_0
    );
GTTXRESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => GTTXRESET_i_1_n_0,
      Q => \^gt2_gttxreset_in\
    );
MMCM_LOCK_inferred_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_not_locked,
      O => txclk_locked_c
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F5F74444F544"
    )
        port map (
      I0 => tx_state(2),
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => tx_state(6),
      I3 => QPLL_RESET_i_2_n_0,
      I4 => tx_state(4),
      I5 => \^mmcm_reset_i\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset_i\
    );
QPLL_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0070"
    )
        port map (
      I0 => pll_reset_asserted_reg_n_0,
      I1 => tx_state(0),
      I2 => QPLL_RESET_i_2_n_0,
      I3 => tx_state(4),
      I4 => \^gt_to_common_qpllreset_out\,
      O => QPLL_RESET_i_1_n_0
    );
QPLL_RESET_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_state(5),
      I1 => tx_state(7),
      I2 => tx_state(2),
      I3 => tx_state(6),
      I4 => tx_state(3),
      I5 => tx_state(1),
      O => QPLL_RESET_i_2_n_0
    );
QPLL_RESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => QPLL_RESET_i_1_n_0,
      Q => \^gt_to_common_qpllreset_out\
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEF00000020"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => pll_reset_asserted_i_2_n_0,
      I3 => tx_state(4),
      I4 => tx_state(0),
      I5 => \^gt2_txuserrdy_in\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      PRE => rst_drp,
      Q => \^gt2_txuserrdy_in\
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \p_0_in__0\(0)
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(0),
      I1 => init_wait_count_reg(1),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(2),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(3),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count[7]_i_4_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(6),
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \init_wait_count[7]_i_1_n_0\
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \init_wait_count[7]_i_4_n_0\,
      I1 => init_wait_count_reg(6),
      I2 => init_wait_count_reg(5),
      I3 => init_wait_count_reg(4),
      I4 => init_wait_count_reg(7),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(4),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(2),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(0),
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \init_wait_count[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0\(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => init_wait_done_i_2_n_0,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(5),
      I2 => init_wait_count_reg(3),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(7),
      I5 => init_wait_count_reg(6),
      O => init_wait_done_i_2_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
mmcm_lock_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => mmcm_lock_sync1,
      Q => mmcm_lock_r2,
      R => '0'
    );
mmcm_lock_sync1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => mmcm_lock_sync,
      Q => mmcm_lock_sync1,
      R => '0'
    );
mmcm_lock_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => txclk_locked_c,
      Q => mmcm_lock_sync,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100020"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(4),
      I2 => pll_reset_asserted_i_2_n_0,
      I3 => tx_state(3),
      I4 => tx_state(1),
      I5 => pll_reset_asserted_reg_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(2),
      I2 => tx_state(7),
      I3 => tx_state(5),
      O => pll_reset_asserted_i_2_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0
    );
reset_time_out_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mmcm_lock_r2,
      I1 => tx_state(2),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => tx_state(4),
      I1 => QPLL_RESET_i_2_n_0,
      I2 => tx_state(6),
      I3 => \wait_time_cnt[0]_i_5_n_0\,
      O => reset_time_out_i_5_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => u_rst_sync_plllock_n_1,
      Q => reset_time_out_reg_n_0
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF08"
    )
        port map (
      I0 => QPLL_RESET_i_2_n_0,
      I1 => tx_state(4),
      I2 => tx_state(0),
      I3 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms_i_2_n_0,
      I2 => time_out_2ms_i_3_n_0,
      I3 => reset_time_out_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(13),
      I4 => time_tlock_max_i_3_n_0,
      O => time_out_2ms_i_2_n_0
    );
time_out_2ms_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => time_out_counter_reg(14),
      I2 => time_out_counter_reg(15),
      I3 => time_tlock_max_i_2_n_0,
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAEA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(4),
      I4 => time_out_2ms_i_3_n_0,
      I5 => reset_time_out_reg_n_0,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_counter_reg(17),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(16),
      I4 => time_tlock_max_i_3_n_0,
      I5 => time_out_counter_reg(2),
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(6),
      I4 => time_out_wait_bypass_i_3_n_0,
      I5 => time_out_wait_bypass_i_4_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => time_out_wait_bypass_i_5_n_0,
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(13),
      I3 => wait_bypass_count_reg(14),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => '1',
      D => u_rst_sync_tx_fsm_rst_done_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => time_out_counter_reg(2),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_tlock_max_i_4_n_0,
      I5 => reset_time_out_reg_n_0,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => time_tlock_max_i_5_n_0,
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(10),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(16),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(18),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => \tx_state[7]_i_4_n_0\,
      I1 => tx_state(5),
      I2 => tx_state(7),
      I3 => tx_fsm_reset_done_int,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => rst_drp,
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => tx_fsm_reset_done_int
    );
tx_seq_scramb_reset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => tx_state(5),
      I1 => tx_state(4),
      I2 => tx_state(3),
      I3 => \tx_seq_scramb_reset_int__0\,
      I4 => tx_seq_scramb_reset_int,
      O => tx_seq_scramb_reset_int_i_1_n_0
    );
tx_seq_scramb_reset_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFFEAEAEAEAEA"
    )
        port map (
      I0 => tx_seq_scramb_reset_int_i_3_n_0,
      I1 => tx_seq_scramb_reset_int_i_4_n_0,
      I2 => tx_state(3),
      I3 => tx_state(5),
      I4 => tx_state(7),
      I5 => \tx_state[7]_i_4_n_0\,
      O => \tx_seq_scramb_reset_int__0\
    );
tx_seq_scramb_reset_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => QPLL_RESET_i_2_n_0,
      I1 => tx_state(4),
      I2 => tx_state(0),
      I3 => \wait_time_cnt[0]_i_5_n_0\,
      I4 => tx_state(2),
      I5 => tx_state(6),
      O => tx_seq_scramb_reset_int_i_3_n_0
    );
tx_seq_scramb_reset_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \tx_state[7]_i_9_n_0\,
      I1 => tx_state(6),
      I2 => tx_state(2),
      I3 => tx_state(7),
      I4 => tx_state(5),
      I5 => tx_state(1),
      O => tx_seq_scramb_reset_int_i_4_n_0
    );
tx_seq_scramb_reset_int_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => tx_seq_scramb_reset_int_i_1_n_0,
      PRE => rst_drp,
      Q => tx_seq_scramb_reset_int
    );
\tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => \tx_state[5]_i_8_n_0\,
      I1 => init_wait_done_reg_n_0,
      I2 => tx_state(1),
      I3 => \tx_state[7]_i_8_n_0\,
      I4 => time_tlock_max_reg_n_0,
      I5 => mmcm_lock_r2,
      O => \tx_state[0]_i_2_n_0\
    );
\tx_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA80"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => \tx_state[3]_i_2_n_0\,
      O => \tx_state[0]_i_3_n_0\
    );
\tx_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(2),
      I3 => \tx_state[3]_i_2_n_0\,
      I4 => time_out_2ms_reg_n_0,
      O => \tx_state[0]_i_4_n_0\
    );
\tx_state[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(2),
      I2 => tx_state(4),
      I3 => tx_state(3),
      O => \tx_state[1]_i_5_n_0\
    );
\tx_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => mmcm_lock_r2,
      I1 => time_tlock_max_reg_n_0,
      I2 => \tx_state[3]_i_2_n_0\,
      I3 => tx_state(2),
      I4 => tx_state(3),
      I5 => tx_state(1),
      O => \tx_state[2]_i_3_n_0\
    );
\tx_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA00"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => \tx_state[1]_i_5_n_0\,
      O => \tx_state[2]_i_4_n_0\
    );
\tx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000000000000"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(7),
      I2 => tx_state(1),
      I3 => tx_state(6),
      I4 => tx_state(2),
      I5 => \tx_state[3]_i_5_n_0\,
      O => \tx_state[2]_i_5_n_0\
    );
\tx_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(0),
      I2 => tx_state(7),
      I3 => tx_state(4),
      O => \tx_state[3]_i_2_n_0\
    );
\tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002000200"
    )
        port map (
      I0 => \tx_state[3]_i_5_n_0\,
      I1 => tx_state(1),
      I2 => tx_state(6),
      I3 => tx_state(7),
      I4 => tx_state(0),
      I5 => tx_state(2),
      O => \tx_state[3]_i_3_n_0\
    );
\tx_state[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(4),
      O => \tx_state[3]_i_5_n_0\
    );
\tx_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(7),
      I2 => tx_state(0),
      I3 => tx_state(6),
      I4 => time_out_500us_reg_n_0,
      O => \tx_state[4]_i_2_n_0\
    );
\tx_state[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(3),
      O => \tx_state[4]_i_3_n_0\
    );
\tx_state[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(4),
      I2 => tx_state(2),
      I3 => tx_state(7),
      I4 => tx_state(6),
      I5 => tx_state(0),
      O => \tx_state[5]_i_10_n_0\
    );
\tx_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEAAAA"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(6),
      I2 => tx_state(0),
      I3 => tx_state(7),
      I4 => tx_state(3),
      I5 => \tx_state[5]_i_6_n_0\,
      O => \tx_state[5]_i_3_n_0\
    );
\tx_state[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0AA80"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => tx_state(2),
      I3 => tx_state(7),
      I4 => tx_state(6),
      O => \tx_state[5]_i_6_n_0\
    );
\tx_state[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(4),
      I3 => tx_state(7),
      I4 => tx_state(0),
      I5 => tx_state(6),
      O => \tx_state[5]_i_8_n_0\
    );
\tx_state[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(7),
      O => \tx_state[5]_i_9_n_0\
    );
\tx_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \tx_state[3]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(1),
      O => \tx_state[6]_i_2_n_0\
    );
\tx_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBA"
    )
        port map (
      I0 => \tx_state[7]_i_3_n_0\,
      I1 => tx_state(5),
      I2 => \tx_state[7]_i_4_n_0\,
      I3 => \tx_state[7]_i_5_n_0\,
      I4 => \tx_state[7]_i_6_n_0\,
      O => \tx_state[7]_i_1_n_0\
    );
\tx_state[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001030"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      I2 => pll_reset_asserted_i_2_n_0,
      I3 => tx_state(4),
      I4 => tx_state(0),
      O => \tx_state[7]_i_3_n_0\
    );
\tx_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(4),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => tx_state(6),
      I5 => tx_state(2),
      O => \tx_state[7]_i_4_n_0\
    );
\tx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \tx_state[7]_i_9_n_0\,
      I1 => tx_state(6),
      I2 => tx_state(2),
      I3 => tx_state(7),
      I4 => tx_state(5),
      I5 => tx_state(3),
      O => \tx_state[7]_i_5_n_0\
    );
\tx_state[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4C4CFF4C"
    )
        port map (
      I0 => tx_state(2),
      I1 => \wait_time_cnt[0]_i_5_n_0\,
      I2 => tx_state(6),
      I3 => QPLL_RESET_i_2_n_0,
      I4 => tx_state(4),
      O => \tx_state[7]_i_6_n_0\
    );
\tx_state[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(1),
      I2 => tx_state(4),
      I3 => tx_state(3),
      O => \tx_state[7]_i_7_n_0\
    );
\tx_state[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(2),
      I3 => \tx_state[3]_i_2_n_0\,
      O => \tx_state[7]_i_8_n_0\
    );
\tx_state[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(4),
      O => \tx_state[7]_i_9_n_0\
    );
\tx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(0),
      Q => tx_state(0)
    );
\tx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(1),
      Q => tx_state(1)
    );
\tx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(2),
      Q => tx_state(2)
    );
\tx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(3),
      Q => tx_state(3)
    );
\tx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(4),
      Q => tx_state(4)
    );
\tx_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(5),
      Q => tx_state(5)
    );
\tx_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(6),
      Q => tx_state(6)
    );
\tx_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state[7]_i_1_n_0\,
      CLR => rst_drp,
      D => \p_0_in__0_0\(7),
      Q => tx_state(7)
    );
u_rst_sync_plllock: entity work.\aurora_64b66b_0_rst_sync__parameterized1\
     port map (
      D(1) => \p_0_in__0_0\(6),
      D(0) => \p_0_in__0_0\(1),
      Q(2 downto 0) => tx_state(3 downto 1),
      init_clk => init_clk,
      \out\ => \out\,
      reset_time_out_reg => u_rst_sync_plllock_n_1,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      reset_time_out_reg_1 => \tx_state[7]_i_5_n_0\,
      reset_time_out_reg_2 => \tx_state[7]_i_4_n_0\,
      reset_time_out_reg_3(2) => tx_state(7),
      reset_time_out_reg_3(1) => tx_state(3),
      reset_time_out_reg_3(0) => tx_state(1),
      reset_time_out_reg_4 => reset_time_out_i_5_n_0,
      reset_time_out_reg_5 => \tx_state[7]_i_3_n_0\,
      reset_time_out_reg_6 => u_rst_sync_txresetdone_n_0,
      reset_time_out_reg_7 => reset_time_out_i_4_n_0,
      reset_time_out_reg_8 => \tx_state[7]_i_9_n_0\,
      sel => sel,
      stg5 => stg5,
      \tx_state_reg[1]\ => u_rst_sync_txresetdone_n_3,
      \tx_state_reg[1]_0\ => u_rst_sync_time_out_wait_bypass_n_6,
      \tx_state_reg[1]_1\ => \tx_state[3]_i_2_n_0\,
      \tx_state_reg[6]\ => \tx_state[6]_i_2_n_0\,
      \tx_state_reg[6]_0\ => time_out_2ms_reg_n_0,
      \tx_state_reg[6]_1\ => u_rst_sync_time_out_wait_bypass_n_7
    );
u_rst_sync_run_phase_align: entity work.\aurora_64b66b_0_rst_sync__parameterized1_38\
     port map (
      clear => clear,
      in0 => run_phase_alignment_int_reg_n_0,
      stg5_reg_0 => u_rst_sync_run_phase_align_n_0,
      sync_clk => sync_clk
    );
u_rst_sync_time_out_wait_bypass: entity work.\aurora_64b66b_0_rst_sync__parameterized1_39\
     port map (
      D(4) => \p_0_in__0_0\(7),
      D(3) => \p_0_in__0_0\(5),
      D(2 downto 1) => \p_0_in__0_0\(3 downto 2),
      D(0) => \p_0_in__0_0\(0),
      Q(7 downto 0) => tx_state(7 downto 0),
      in0 => time_out_wait_bypass_reg_n_0,
      init_clk => init_clk,
      \out\ => mmcm_lock_r2,
      sel => sel,
      stg5 => stg5,
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_0,
      stg5_reg_1 => u_rst_sync_time_out_wait_bypass_n_7,
      \tx_state[5]_i_4_0\ => \tx_state[3]_i_5_n_0\,
      \tx_state[5]_i_4_1\ => \tx_state[5]_i_9_n_0\,
      \tx_state[5]_i_4_2\ => \tx_state[5]_i_10_n_0\,
      \tx_state_reg[0]\ => u_rst_sync_time_out_wait_bypass_n_6,
      \tx_state_reg[0]_0\ => \tx_state[0]_i_2_n_0\,
      \tx_state_reg[0]_1\ => \tx_state[0]_i_3_n_0\,
      \tx_state_reg[0]_2\ => \tx_state[0]_i_4_n_0\,
      \tx_state_reg[1]\ => \tx_state[1]_i_5_n_0\,
      \tx_state_reg[2]\ => \tx_state[2]_i_3_n_0\,
      \tx_state_reg[2]_0\ => \tx_state[2]_i_4_n_0\,
      \tx_state_reg[2]_1\ => \tx_state[2]_i_5_n_0\,
      \tx_state_reg[3]\ => \tx_state[3]_i_2_n_0\,
      \tx_state_reg[3]_0\ => \tx_state[3]_i_3_n_0\,
      \tx_state_reg[3]_1\ => u_rst_sync_txresetdone_n_3,
      \tx_state_reg[5]\ => \tx_state[5]_i_3_n_0\,
      \tx_state_reg[5]_0\ => u_rst_sync_txresetdone_n_2,
      \tx_state_reg[5]_1\ => time_tlock_max_reg_n_0,
      \tx_state_reg[5]_2\ => \tx_state[6]_i_2_n_0\,
      \tx_state_reg[5]_3\ => time_out_2ms_reg_n_0,
      \tx_state_reg[7]\ => \tx_state[7]_i_7_n_0\,
      \tx_state_reg[7]_0\ => \tx_state[7]_i_8_n_0\
    );
u_rst_sync_tx_fsm_rst_done: entity work.\aurora_64b66b_0_rst_sync__parameterized1_40\
     port map (
      in0 => time_out_wait_bypass_reg_n_0,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => tx_fsm_reset_done_int,
      stg5_reg_0 => u_rst_sync_tx_fsm_rst_done_n_1,
      sync_clk => sync_clk,
      time_out_wait_bypass_reg => u_rst_sync_tx_fsm_rst_done_n_0,
      time_out_wait_bypass_reg_0 => time_out_wait_bypass_i_2_n_0,
      time_out_wait_bypass_reg_1 => u_rst_sync_run_phase_align_n_0
    );
u_rst_sync_tx_seq_scram_rst: entity work.\aurora_64b66b_0_rst_sync__parameterized1_41\
     port map (
      \out\ => tx_seq_scramb_reset_int,
      stg5_reg_0 => stg5_reg,
      sync_clk => sync_clk
    );
u_rst_sync_txresetdone: entity work.\aurora_64b66b_0_rst_sync__parameterized1_42\
     port map (
      D(0) => \p_0_in__0_0\(4),
      Q(5 downto 2) => tx_state(7 downto 4),
      Q(1 downto 0) => tx_state(1 downto 0),
      in0 => in0,
      init_clk => init_clk,
      sel => sel,
      stg5_reg_0 => u_rst_sync_txresetdone_n_0,
      time_out_500us_reg => u_rst_sync_txresetdone_n_3,
      \tx_state_reg[1]\ => u_rst_sync_txresetdone_n_2,
      \tx_state_reg[3]\ => time_out_500us_reg_n_0,
      \tx_state_reg[4]\ => \tx_state[4]_i_2_n_0\,
      \tx_state_reg[4]_0\ => \tx_state[4]_i_3_n_0\,
      \tx_state_reg[4]_1\ => u_rst_sync_time_out_wait_bypass_n_0,
      \tx_state_reg[5]\ => \tx_state[5]_i_8_n_0\,
      \tx_state_reg[5]_0\ => init_wait_done_reg_n_0
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => sync_clk,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A2A"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4_n_0\,
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(6),
      I4 => \wait_time_cnt[0]_i_5_n_0\,
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_12_n_0\
    );
\wait_time_cnt[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_13_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_6_n_0\,
      I1 => \wait_time_cnt[0]_i_7_n_0\,
      I2 => \wait_time_cnt[0]_i_8_n_0\,
      I3 => \wait_time_cnt[0]_i_9_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_state(5),
      I1 => tx_state(7),
      I2 => tx_state(2),
      I3 => tx_state(6),
      I4 => tx_state(4),
      I5 => tx_state(0),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(4),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => tx_state(7),
      I5 => tx_state(5),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(15),
      I3 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      I1 => wait_time_cnt_reg(8),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_10_n_0\,
      S(2) => \wait_time_cnt[0]_i_11_n_0\,
      S(1) => \wait_time_cnt[0]_i_12_n_0\,
      S(0) => \wait_time_cnt[0]_i_13_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC_VECTOR ( 0 to 2 );
    tx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    extend_cc_r : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    \TX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 191 downto 0 );
    R0 : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    TXDATAVALID_IN : in STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 191 )
  );
end aurora_64b66b_0_TX_STREAM;

architecture STRUCTURE of aurora_64b66b_0_TX_STREAM is
  signal tx_stream_control_sm_i_n_5 : STD_LOGIC;
begin
tx_stream_control_sm_i: entity work.aurora_64b66b_0_TX_STREAM_CONTROL_SM
     port map (
      Q => Q,
      R0 => R0,
      TXDATAVALID_IN => TXDATAVALID_IN,
      do_cc_r_reg0 => do_cc_r_reg0,
      extend_cc_r => extend_cc_r,
      gen_cc_i(0 to 2) => gen_cc_i(0 to 2),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_tx_tvalid_0 => tx_stream_control_sm_i_n_5,
      user_clk => user_clk
    );
tx_stream_datapath_i: entity work.aurora_64b66b_0_TX_STREAM_DATAPATH
     port map (
      \TX_PE_DATA_V_reg[0]_0\ => tx_stream_control_sm_i_n_5,
      \TX_PE_DATA_reg[0]_0\(191 downto 0) => \TX_PE_DATA_reg[0]\(191 downto 0),
      s_axi_tx_tdata(0 to 191) => s_axi_tx_tdata(0 to 191),
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_common_reset_cbcc is
  port (
    cbcc_only_reset_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    FINAL_GATER_FOR_FIFO_DIN_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CHAN_BOND_RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[3]\ : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[3]_0\ : in STD_LOGIC;
    \first_cb_to_fifo_wr_window_reg[3]_1\ : in STD_LOGIC;
    cb_bit_err_i : in STD_LOGIC
  );
end aurora_64b66b_0_common_reset_cbcc;

architecture STRUCTURE of aurora_64b66b_0_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_fifo_reset_wr_clk\ : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal fifo_reset_rd_i_1_n_0 : STD_LOGIC;
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_rd_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_wr_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair45";
  attribute shift_extract : string;
  attribute shift_extract of cbc_rd_if_reset_reg : label is "{no}";
  attribute shift_extract of cbc_wr_if_reset_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_reset_cbstg2_rd_clk_reg : label is "{no}";
  attribute shift_extract of rd_stg1_reg : label is "{no}";
  attribute shift_extract of reset_cbcc_comb_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
  cbcc_fifo_reset_wr_clk <= \^cbcc_fifo_reset_wr_clk\;
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_i,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => SR(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => SR(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => SR(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => SR(0)
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => \^cbcc_fifo_reset_wr_clk\,
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
fifo_reset_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fifo_reset_rd,
      I1 => EN_CHAN_SYNC,
      O => fifo_reset_rd_i_1_n_0
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => fifo_reset_rd_i_1_n_0,
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
\first_cb_to_fifo_wr_window[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \first_cb_to_fifo_wr_window_reg[3]\,
      I1 => \first_cb_to_fifo_wr_window_reg[3]_0\,
      I2 => \first_cb_to_fifo_wr_window_reg[3]_1\,
      I3 => \^cbcc_fifo_reset_wr_clk\,
      O => FINAL_GATER_FOR_FIFO_DIN_reg(0)
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => stg5,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\aurora_64b66b_0_cdc_sync__parameterized1_51\
     port map (
      CHAN_BOND_RESET => CHAN_BOND_RESET,
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      SR(0) => SR(0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      \out\ => \out\
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized0_52\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg5_reg_0 => fifo_reset_comb_read_clk,
      user_clk => user_clk
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized0_53\
     port map (
      SR(0) => SR(0),
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      user_clk => user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized2\
     port map (
      in0 => fifo_reset_comb,
      \out\ => \out\,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\aurora_64b66b_0_rst_sync__parameterized0_54\
     port map (
      in0 => fifo_reset_rd,
      \out\ => \out\,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized0_55\
     port map (
      in0 => cbc_rd_if_reset,
      stg3_reg_0 => u_rst_sync_reset_rd_clk_n_0,
      user_clk => user_clk
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized3\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      in0 => cbc_rd_if_reset,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      user_clk => user_clk
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized3_56\
     port map (
      cbcc_fifo_reset_to_fifo_wr_clk => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      in0 => cbc_wr_if_reset,
      \out\ => \out\,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_reset_wr_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized0_57\
     port map (
      in0 => cbc_wr_if_reset,
      \out\ => \out\,
      stg3_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\aurora_64b66b_0_rst_sync__parameterized0_58\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5 => stg5,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_AURORA_LANE is
  port (
    lane_up_flop_i : out STD_LOGIC;
    rx_reset_i_2 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    soft_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : out STD_LOGIC;
    in0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXDATAVALID_IN_REG : out STD_LOGIC;
    \remote_rdy_cntr_reg[1]\ : out STD_LOGIC;
    tempData : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ILLEGAL_BTF_reg : in STD_LOGIC;
    RESET : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    SOFT_ERR_reg : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    rxdatavalid_to_lanes_i : in STD_LOGIC;
    rx_lossofsync_i_2 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    scrambler : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end aurora_64b66b_0_AURORA_LANE;

architecture STRUCTURE of aurora_64b66b_0_AURORA_LANE is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.aurora_64b66b_0_ERR_DETECT_14
     port map (
      HARD_ERR_reg_0 => HARD_ERR_reg,
      SOFT_ERR_reg_0 => SOFT_ERR_reg,
      hard_err_i(0) => hard_err_i(0),
      soft_err_i(0) => soft_err_i(0),
      user_clk => user_clk
    );
lane_init_sm_i: entity work.aurora_64b66b_0_LANE_INIT_SM_15
     port map (
      RESET_LANES => RESET_LANES,
      enable_err_detect_i => enable_err_detect_i,
      in0 => in0,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      prev_rx_polarity_r_reg_0 => ILLEGAL_BTF_reg,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      rst_r_reg_0 => rx_reset_i_2,
      rx_lossofsync_i_2 => rx_lossofsync_i_2,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
sym_dec_i: entity work.aurora_64b66b_0_SYM_DEC_16
     port map (
      DO(63 downto 0) => DO(63 downto 0),
      DOP(1 downto 0) => DOP(1 downto 0),
      ILLEGAL_BTF_reg_0 => ILLEGAL_BTF_reg,
      RXDATAVALID_IN_REG_reg_0 => RXDATAVALID_IN_REG,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      got_idles_i(0) => got_idles_i(0),
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[1]_0\ => \remote_rdy_cntr_reg[1]\,
      \rx_na_idles_cntr_reg[0]_0\ => \^lane_up_flop_i\,
      rx_pe_data_v_i(0) => rx_pe_data_v_i(0),
      rxdatavalid_to_lanes_i => rxdatavalid_to_lanes_i,
      user_clk => user_clk
    );
sym_gen_i: entity work.aurora_64b66b_0_SYM_GEN_17
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      D(1 downto 0) => D(1 downto 0),
      GEN_CH_BOND(0) => GEN_CH_BOND(0),
      Q(59 downto 0) => Q(59 downto 0),
      RESET => RESET,
      \TX_DATA_reg[55]_0\(3 downto 0) => \TX_DATA_reg[55]\(3 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg,
      gen_cc_i(0) => gen_cc_i(0),
      scrambler(11 downto 0) => scrambler(11 downto 0),
      stg5_reg => rst_pma_init_usrclk,
      tempData(5 downto 0) => tempData(5 downto 0),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_AURORA_LANE_0 is
  port (
    lane_up_flop_i : out STD_LOGIC;
    rx_reset_i_1 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \^soft_err_reg\ : out STD_LOGIC;
    \remote_rdy_cntr_reg[1]\ : out STD_LOGIC;
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    RX_IDLE_reg : in STD_LOGIC;
    RESET : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    soft_err_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    RX_HEADER_1_REG_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    RXDATAVALID_IN_REG : in STD_LOGIC;
    rx_lossofsync_i_1 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    remote_ready_r_reg : in STD_LOGIC;
    remote_ready_r_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    \RX_DATA_REG_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_AURORA_LANE_0 : entity is "aurora_64b66b_0_AURORA_LANE";
end aurora_64b66b_0_AURORA_LANE_0;

architecture STRUCTURE of aurora_64b66b_0_AURORA_LANE_0 is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.aurora_64b66b_0_ERR_DETECT_8
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      HARD_ERR_reg_0 => HARD_ERR_reg,
      SOFT_ERR_reg_0 => \^soft_err_reg\,
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      hard_err_i(0) => hard_err_i(0),
      soft_err_reg(1 downto 0) => soft_err_reg(1 downto 0),
      user_clk => user_clk
    );
lane_init_sm_i: entity work.aurora_64b66b_0_LANE_INIT_SM_9
     port map (
      RESET_LANES => RESET_LANES,
      check_polarity_r_reg_0 => check_polarity_r_reg,
      check_polarity_r_reg_1 => RX_IDLE_reg,
      enable_err_detect_i => enable_err_detect_i,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      rst_r_reg_0 => rx_reset_i_1,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
sym_dec_i: entity work.aurora_64b66b_0_SYM_DEC_10
     port map (
      RXDATAVALID_IN_REG => RXDATAVALID_IN_REG,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      \RX_DATA_REG_reg[63]_0\(63 downto 0) => \RX_DATA_REG_reg[63]\(63 downto 0),
      RX_HEADER_1_REG_reg_0(1 downto 0) => RX_HEADER_1_REG_reg(1 downto 0),
      RX_IDLE_reg_0 => RX_IDLE_reg,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      got_idles_i(0) => got_idles_i(0),
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[1]_0\ => \remote_rdy_cntr_reg[1]\,
      remote_ready_r_reg => remote_ready_r_reg,
      remote_ready_r_reg_0 => remote_ready_r_reg_0,
      \rx_na_idles_cntr_reg[0]_0\ => \^lane_up_flop_i\,
      rx_pe_data_v_i(0) => rx_pe_data_v_i(0),
      user_clk => user_clk
    );
sym_gen_i: entity work.aurora_64b66b_0_SYM_GEN_11
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      D(3 downto 0) => D(3 downto 0),
      GEN_CH_BOND(0) => GEN_CH_BOND(0),
      Q(59 downto 0) => Q(59 downto 0),
      RESET => RESET,
      \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0),
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      stg5_reg => rst_pma_init_usrclk,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_AURORA_LANE_1 is
  port (
    lane_up_flop_i : out STD_LOGIC;
    rx_reset_i_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    illegal_btf_i : out STD_LOGIC;
    got_idles_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    SOFT_ERR_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    hard_err_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remote_rdy_cntr_reg[1]\ : out STD_LOGIC;
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    lane_up_flop_i_0 : out STD_LOGIC;
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    ILLEGAL_BTF_reg : in STD_LOGIC;
    RESET : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    RX_HEADER_1_REG_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    RXDATAVALID_IN_REG : in STD_LOGIC;
    rx_lossofsync_i_0 : in STD_LOGIC;
    RESET_LANES : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    GEN_CH_BOND : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \chan_bond_timer_reg[0]\ : in STD_LOGIC;
    \chan_bond_timer_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    \RX_DATA_REG_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of aurora_64b66b_0_AURORA_LANE_1 : entity is "aurora_64b66b_0_AURORA_LANE";
end aurora_64b66b_0_AURORA_LANE_1;

architecture STRUCTURE of aurora_64b66b_0_AURORA_LANE_1 is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.aurora_64b66b_0_ERR_DETECT
     port map (
      HARD_ERR_reg_0 => HARD_ERR_reg,
      SOFT_ERR_reg_0(0) => SOFT_ERR_reg(0),
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      hard_err_i(0) => hard_err_i(0),
      user_clk => user_clk
    );
lane_init_sm_i: entity work.aurora_64b66b_0_LANE_INIT_SM
     port map (
      RESET_LANES => RESET_LANES,
      \chan_bond_timer_reg[0]\ => \chan_bond_timer_reg[0]\,
      \chan_bond_timer_reg[0]_0\ => \chan_bond_timer_reg[0]_0\,
      check_polarity_r_reg_0 => check_polarity_r_reg,
      enable_err_detect_i => enable_err_detect_i,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      lane_up_flop_i_1 => lane_up_flop_i_0,
      prev_rx_polarity_r_reg_0 => ILLEGAL_BTF_reg,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      rst_r_reg_0 => rx_reset_i_0,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_polarity_r_reg_0 => rx_polarity_r_reg,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      user_clk => user_clk
    );
sym_dec_i: entity work.aurora_64b66b_0_SYM_DEC
     port map (
      ILLEGAL_BTF_reg_0 => ILLEGAL_BTF_reg,
      RXDATAVALID_IN_REG => RXDATAVALID_IN_REG,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      \RX_DATA_REG_reg[63]_0\(63 downto 0) => \RX_DATA_REG_reg[63]\(63 downto 0),
      RX_HEADER_1_REG_reg_0(1 downto 0) => RX_HEADER_1_REG_reg(1 downto 0),
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      got_idles_i(0) => got_idles_i(0),
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[1]_0\ => \remote_rdy_cntr_reg[1]\,
      \rx_na_idles_cntr_reg[0]_0\ => \^lane_up_flop_i\,
      rx_pe_data_v_i(0) => rx_pe_data_v_i(0),
      user_clk => user_clk
    );
sym_gen_i: entity work.aurora_64b66b_0_SYM_GEN
     port map (
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      D(3 downto 0) => D(3 downto 0),
      GEN_CH_BOND(0) => GEN_CH_BOND(0),
      Q(59 downto 0) => Q(59 downto 0),
      RESET => RESET,
      \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0),
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_1_reg_0(1 downto 0) => TX_HEADER_1_reg(1 downto 0),
      TX_HEADER_1_reg_1 => TX_HEADER_1_reg_0,
      gen_cc_i(0) => gen_cc_i(0),
      stg5_reg => rst_pma_init_usrclk,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_WRAPPER is
  port (
    fsm_resetdone : out STD_LOGIC;
    DO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_2 : out STD_LOGIC;
    ch_bond_done_i : out STD_LOGIC_VECTOR ( 0 to 2 );
    data_fifo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_fifo_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_1 : out STD_LOGIC;
    data_fifo_1 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    data_fifo_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rx_lossofsync_i_0 : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_to_common_qpllreset_out : out STD_LOGIC;
    RX_NEG_OUT_reg_0 : out STD_LOGIC;
    RX_NEG_OUT_LANE1_reg_0 : out STD_LOGIC;
    RX_NEG_OUT_LANE2_reg_0 : out STD_LOGIC;
    hold_reg_reg : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    hold_reg_reg_1 : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \scrambler_reg[57]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    gt_pll_lock : out STD_LOGIC;
    rxdatavalid_to_lanes_i : out STD_LOGIC;
    gthe2_i : out STD_LOGIC;
    gthe2_i_0 : out STD_LOGIC;
    gthe2_i_1 : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg_0 : out STD_LOGIC;
    ENABLE_ERR_DETECT_reg_1 : out STD_LOGIC;
    gt0_drprdy_out : out STD_LOGIC;
    txn : out STD_LOGIC_VECTOR ( 0 to 2 );
    txp : out STD_LOGIC_VECTOR ( 0 to 2 );
    gt0_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drprdy_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    gt1_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drprdy_out : out STD_LOGIC;
    gt2_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    TXDATAVALID_IN : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    gt_qplllock_in : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    stg1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    CHAN_BOND_RESET : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg : in STD_LOGIC;
    EN_CHAN_SYNC : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1 : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2 : in STD_LOGIC;
    s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3 : in STD_LOGIC;
    rx_reset_i_1 : in STD_LOGIC;
    rx_reset_i_0 : in STD_LOGIC;
    rx_reset_i_2 : in STD_LOGIC;
    rst_drp : in STD_LOGIC;
    tx_data_i_128 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    tx_data_i_64 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    tx_data_i_0 : in STD_LOGIC_VECTOR ( 57 downto 0 );
    mmcm_not_locked : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    enable_err_detect_i_0 : in STD_LOGIC;
    enable_err_detect_i_1 : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    illegal_btf_i_2 : in STD_LOGIC;
    illegal_btf_i_3 : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt0_drpen_in : in STD_LOGIC;
    gt0_drpwe_in : in STD_LOGIC;
    rxn : in STD_LOGIC_VECTOR ( 0 to 2 );
    rxp : in STD_LOGIC_VECTOR ( 0 to 2 );
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gthe2_i_2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gthe2_i_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpen_in : in STD_LOGIC;
    gt1_drpwe_in : in STD_LOGIC;
    gthe2_i_4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gthe2_i_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpen_in : in STD_LOGIC;
    gt2_drpwe_in : in STD_LOGIC;
    gthe2_i_6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gthe2_i_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_hdr_lane1_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_hdr_lane2_r_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CHANNEL_UP_RX_IF : in STD_LOGIC;
    CHANNEL_UP_TX_IF : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end aurora_64b66b_0_WRAPPER;

architecture STRUCTURE of aurora_64b66b_0_WRAPPER is
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect0_10 : STD_LOGIC;
  signal CB_detect0_15 : STD_LOGIC;
  signal CB_detect_12 : STD_LOGIC;
  signal CB_detect_17 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CB_detect_dlyd0p5_4 : STD_LOGIC;
  signal CB_detect_dlyd0p5_7 : STD_LOGIC;
  signal CB_flag_direct : STD_LOGIC;
  signal CB_flag_direct_2 : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_dlyd1_5 : STD_LOGIC;
  signal CC_detect_dlyd1_8 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal CC_detect_pulse_i_13 : STD_LOGIC;
  signal CC_detect_pulse_i_18 : STD_LOGIC;
  signal FSM_RESETDONE0 : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal \^rx_neg_out_lane1_reg_0\ : STD_LOGIC;
  signal \^rx_neg_out_lane2_reg_0\ : STD_LOGIC;
  signal \^rx_neg_out_reg_0\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal any_vld_btf_i : STD_LOGIC;
  signal any_vld_btf_lane1_i : STD_LOGIC;
  signal any_vld_btf_lane2_i : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal bit_err_chan_bond_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_lane1_i : signal is "true";
  signal bit_err_chan_bond_lane2_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_lane2_i : signal is "true";
  signal blocksync_all_lanes_inrxclk : STD_LOGIC;
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal blocksync_out_lane1_i : STD_LOGIC;
  signal blocksync_out_lane2_i : STD_LOGIC;
  signal cb_bit_err_i : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_gtx0_i_n_78 : STD_LOGIC;
  signal cbcc_gtx0_i_n_80 : STD_LOGIC;
  signal cbcc_gtx0_lane1_i_n_79 : STD_LOGIC;
  signal cbcc_gtx0_lane1_i_n_82 : STD_LOGIC;
  signal cbcc_only_reset_rd_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal chbondi : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal common_reset_cbcc_i_n_6 : STD_LOGIC;
  signal data_v_r_i_2_n_0 : STD_LOGIC;
  signal data_valid_i : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_36 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_lane1_i_n_36 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_lane2_i_n_36 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal do_rd_en_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_lane1_i : signal is "true";
  signal do_rd_en_lane2_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_lane2_i : signal is "true";
  signal enchansync_dlyd_i : STD_LOGIC;
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal final_gater_for_fifo_din_lane1_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_lane1_i : signal is "true";
  signal final_gater_for_fifo_din_lane2_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_lane2_i : signal is "true";
  signal \^fsm_resetdone\ : STD_LOGIC;
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal gtpll_locked_out_i : STD_LOGIC;
  signal gtrxreset_t : STD_LOGIC;
  signal gttxreset_t : STD_LOGIC;
  signal gtx_reset_comb : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal hard_err_cntr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int_i_3_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal int_rxbufstatus_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal int_rxbufstatus_lane1_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal int_rxbufstatus_lane2_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal link_reset_0_c : STD_LOGIC;
  signal link_reset_1_c : STD_LOGIC;
  signal link_reset_2_c : STD_LOGIC;
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal master_do_rd_en_q : STD_LOGIC;
  signal mmcm_reset_i : STD_LOGIC;
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal new_gtx_rx_pcsreset_comb0 : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal poly_14 : STD_LOGIC_VECTOR ( 52 to 52 );
  signal poly_9 : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdata_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxdatavalid_lane1_i : STD_LOGIC;
  signal pos_rxdatavalid_lane2_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pos_rxheader_from_gtx_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \pos_rxheader_from_gtx_i[1]_i_1_n_0\ : STD_LOGIC;
  signal pos_rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0\ : STD_LOGIC;
  signal pos_rxheader_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pos_rxheader_from_gtx_lane2_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \pos_rxheader_from_gtx_lane2_i[1]_i_1_n_0\ : STD_LOGIC;
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pos_rxheadervalid_lane1_i : STD_LOGIC;
  signal pos_rxheadervalid_lane2_i : STD_LOGIC;
  signal pre_r3_rxdatavalid_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r3_rxdatavalid_lane2_i_reg_srl3_n_0 : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal pre_r3_rxheadervalid_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r3_rxheadervalid_lane2_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r4_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r4_rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r4_rxdata_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r4_rxdatavalid_i : STD_LOGIC;
  signal pre_r4_rxdatavalid_lane1_i : STD_LOGIC;
  signal pre_r4_rxdatavalid_lane2_i : STD_LOGIC;
  signal pre_r4_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r4_rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r4_rxheader_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r4_rxheadervalid_i : STD_LOGIC;
  signal pre_r4_rxheadervalid_lane1_i : STD_LOGIC;
  signal pre_r4_rxheadervalid_lane2_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdata_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxdatavalid_lane1_i : STD_LOGIC;
  signal pre_rxdatavalid_lane2_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheader_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal pre_rxheadervalid_lane1_i : STD_LOGIC;
  signal pre_rxheadervalid_lane2_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_buf_err_i : STD_LOGIC_VECTOR ( 1 to 2 );
  signal rx_clk_locked_i : STD_LOGIC;
  attribute RTL_KEEP of rx_clk_locked_i : signal is "true";
  signal rx_elastic_buf_err : STD_LOGIC;
  signal \rx_elastic_buf_err_int__0\ : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_hard_err_usr : STD_LOGIC;
  signal rx_resetdone_i : STD_LOGIC;
  signal rx_resetdone_lane1_i : STD_LOGIC;
  signal rx_resetdone_lane2_i : STD_LOGIC;
  signal \rx_resetdone_t__0\ : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_lane1_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_lane2_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i : STD_LOGIC;
  signal rxdatavalid_lane1_i : STD_LOGIC;
  signal rxdatavalid_lane2_i : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxdatavalid_to_fifo_lane1_i : STD_LOGIC;
  signal rxdatavalid_to_fifo_lane2_i : STD_LOGIC;
  signal \^rxdatavalid_to_lanes_i\ : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxgearboxslip_lane1_i : STD_LOGIC;
  signal rxgearboxslip_lane2_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_from_gtx_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_from_gtx_lane2_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_lane1_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_lane2_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxheadervalid_lane1_i : STD_LOGIC;
  signal rxheadervalid_lane2_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_lane1_i : STD_LOGIC;
  signal rxlossofsync_out_lane1_q : STD_LOGIC;
  signal rxlossofsync_out_lane2_i : STD_LOGIC;
  signal rxlossofsync_out_lane2_q : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxrecclk_from_gtx_lane1_i : STD_LOGIC;
  signal rxrecclk_to_fabric_i : STD_LOGIC;
  attribute RTL_KEEP of rxrecclk_to_fabric_i : signal is "true";
  signal \rxreset_for_lanes__0\ : STD_LOGIC;
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal rxuserrdy_t : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambled_data_lane1_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambled_data_lane2_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_lane2_i_n_12 : STD_LOGIC;
  signal \slave.slave/master_stop_prev_cb_r\ : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal start_cb_writes_lane1_i : STD_LOGIC;
  signal start_cb_writes_lane2_i : STD_LOGIC;
  signal sync_rx_polarity_lane1_r : STD_LOGIC;
  signal sync_rx_polarity_lane2_r : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_hdr_lane1_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_hdr_lane2_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tx_resetdone_i : STD_LOGIC;
  signal tx_resetdone_lane1_i : STD_LOGIC;
  signal tx_resetdone_lane2_i : STD_LOGIC;
  signal \tx_resetdone_t__0\ : STD_LOGIC;
  signal txseq_counter_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[6]\ : STD_LOGIC;
  signal txuserrdy_t : STD_LOGIC;
  signal txusrclk_gtx_reset_comb : STD_LOGIC;
  signal \u_cdc__check_polarity_n_0\ : STD_LOGIC;
  signal \u_cdc__lane1_check_polarity_n_0\ : STD_LOGIC;
  signal \u_cdc__lane2_check_polarity_n_0\ : STD_LOGIC;
  signal u_cdc_hard_err_init_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_1 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_2 : STD_LOGIC;
  signal u_rst_sync_reset_initclk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_initclk_n_2 : STD_LOGIC;
  signal u_rst_sync_reset_initclk_n_3 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal unscrambled_data_i052_out_0 : STD_LOGIC;
  signal unscrambled_data_i052_out_1 : STD_LOGIC;
  signal valid_btf_detect_c : STD_LOGIC;
  signal valid_btf_detect_c_11 : STD_LOGIC;
  signal valid_btf_detect_c_16 : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  signal valid_btf_detect_dlyd1_3 : STD_LOGIC;
  signal valid_btf_detect_dlyd1_6 : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[0]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_4\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair175";
  attribute shift_extract : string;
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane1_i_reg[9]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_lane2_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_lane2_i_reg : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_lane2_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_lane2_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_lane2_i_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of pre_r3_rxdatavalid_i_reg_srl3 : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3 ";
  attribute srl_name of pre_r3_rxdatavalid_lane1_i_reg_srl3 : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxdatavalid_lane1_i_reg_srl3 ";
  attribute srl_name of pre_r3_rxdatavalid_lane2_i_reg_srl3 : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxdatavalid_lane2_i_reg_srl3 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_i_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_i_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_i_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_i_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3 ";
  attribute srl_name of pre_r3_rxheadervalid_i_reg_srl3 : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3 ";
  attribute srl_name of pre_r3_rxheadervalid_lane1_i_reg_srl3 : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheadervalid_lane1_i_reg_srl3 ";
  attribute srl_name of pre_r3_rxheadervalid_lane2_i_reg_srl3 : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r3_rxheadervalid_lane2_i_reg_srl3 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[0]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[0]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[10]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[10]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[11]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[11]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[12]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[12]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[13]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[13]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[14]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[14]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[15]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[15]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[16]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[16]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[17]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[17]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[17]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[18]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[18]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[19]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[19]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[1]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[1]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[20]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[20]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[20]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[21]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[21]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[21]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[22]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[22]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[22]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[23]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[23]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[23]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[24]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[24]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[25]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[25]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[26]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[26]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[27]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[27]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[28]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[28]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[29]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[29]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[2]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[2]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[30]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[30]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[31]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[31]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[3]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[3]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[4]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[4]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[5]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[5]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[6]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[6]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[7]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[7]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[8]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[8]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[8]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[9]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[9]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[9]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[0]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[0]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[0]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[10]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[10]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[10]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[11]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[11]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[11]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[12]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[12]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[12]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[13]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[13]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[13]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[14]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[14]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[14]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[15]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[15]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[15]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[16]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[16]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[16]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[17]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[17]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[17]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[18]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[18]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[18]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[19]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[19]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[19]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[1]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[1]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[1]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[20]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[20]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[20]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[21]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[21]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[21]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[22]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[22]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[22]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[23]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[23]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[23]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[24]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[24]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[24]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[25]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[25]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[25]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[26]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[26]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[26]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[27]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[27]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[27]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[28]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[28]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[28]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[29]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[29]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[29]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[2]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[2]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[2]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[30]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[30]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[30]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[31]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[31]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[31]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[3]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[3]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[3]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[4]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[4]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[4]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[5]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[5]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[5]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[6]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[6]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[6]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[7]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[7]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[7]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[8]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[8]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[8]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[9]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_lane2_i_reg[9]_srl4\ : label is "inst/\aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_lane2_i_reg[9]_srl4 ";
  attribute shift_extract of pre_r4_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of pre_r4_rxdatavalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of pre_r4_rxdatavalid_lane2_i_reg : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_lane2_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_lane2_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pre_r4_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of pre_r4_rxheadervalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of pre_r4_rxheadervalid_lane2_i_reg : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane1_i_reg[9]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_lane2_i_reg[9]\ : label is "{no}";
  attribute shift_extract of rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of rxdatavalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of rxdatavalid_lane2_i_reg : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_lane1_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_lane1_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_lane2_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_lane2_i_reg[1]\ : label is "{no}";
  attribute shift_extract of rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of rxheadervalid_lane1_i_reg : label is "{no}";
  attribute shift_extract of rxheadervalid_lane2_i_reg : label is "{no}";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rxrecclk_bufg_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of rxrecclk_bufg_i : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of rxrecclk_bufg_i : label is "CE:CE0 I:I0 GND:S1,IGNORE0,CE1 VCC:S0,IGNORE1,I1";
  attribute SOFT_HLUTNM of \txseq_counter_i[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \txseq_counter_i[5]_i_3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \txseq_counter_i[6]_i_1\ : label is "soft_lutpair173";
begin
  RX_NEG_OUT_LANE1_reg_0 <= \^rx_neg_out_lane1_reg_0\;
  RX_NEG_OUT_LANE2_reg_0 <= \^rx_neg_out_lane2_reg_0\;
  RX_NEG_OUT_reg_0 <= \^rx_neg_out_reg_0\;
  fsm_resetdone <= \^fsm_resetdone\;
  rxdatavalid_to_lanes_i <= \^rxdatavalid_to_lanes_i\;
FSM_RESETDONE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tx_fsm_resetdone_i,
      I1 => rx_fsm_resetdone_i,
      O => FSM_RESETDONE0
    );
FSM_RESETDONE_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => FSM_RESETDONE0,
      Q => \^fsm_resetdone\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_0,
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_1,
      Q => cdr_reset_fsm_lnkreset,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_2,
      Q => allow_block_sync_propagation,
      R => '0'
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
RX_NEG_OUT_LANE1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \u_cdc__lane1_check_polarity_n_0\,
      Q => \^rx_neg_out_lane1_reg_0\,
      R => '0'
    );
RX_NEG_OUT_LANE2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \u_cdc__lane2_check_polarity_n_0\,
      Q => \^rx_neg_out_lane2_reg_0\,
      R => '0'
    );
RX_NEG_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \u_cdc__check_polarity_n_0\,
      Q => \^rx_neg_out_reg_0\,
      R => '0'
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => data_v_r_i_2_n_0,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      I5 => \txseq_counter_i_reg_n_0_[1]\,
      O => txdatavalid_symgen_i
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => cbcc_gtx0_i_n_78,
      Q => allow_block_sync_propagation_reg_n_0,
      R => '0'
    );
aurora_64b66b_0_multi_gt_i: entity work.aurora_64b66b_0_MULTI_GT
     port map (
      CHANNEL_UP_RX_IF => CHANNEL_UP_RX_IF,
      CHANNEL_UP_TX_IF => CHANNEL_UP_TX_IF,
      D(0) => rxgearboxslip_i,
      GT0_RXBUFSTATUS_OUT(0) => int_rxbufstatus_i(2),
      GT0_RXDATAVALID_OUT => pre_rxdatavalid_i,
      GT0_RXDATA_OUT(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      GT0_RXHEADERVALID_OUT => pre_rxheadervalid_i,
      GT0_RXHEADER_OUT(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      GT0_RXRESETDONE_OUT => rx_resetdone_i,
      GT0_RX_POLARITY_IN => sync_rx_polarity_r,
      GT0_TXRESETDONE_OUT => tx_resetdone_i,
      GT1_RXBUFSTATUS_OUT(0) => int_rxbufstatus_lane1_i(2),
      GT1_RXDATAVALID_OUT => pre_rxdatavalid_lane1_i,
      GT1_RXDATA_OUT(31 downto 0) => pre_rxdata_from_gtx_lane1_i(31 downto 0),
      GT1_RXHEADERVALID_OUT => pre_rxheadervalid_lane1_i,
      GT1_RXHEADER_OUT(1 downto 0) => pre_rxheader_from_gtx_lane1_i(1 downto 0),
      GT1_RXOUTCLK_OUT => rxrecclk_from_gtx_lane1_i,
      GT1_RXRESETDONE_OUT => rx_resetdone_lane1_i,
      GT1_RX_POLARITY_IN => sync_rx_polarity_lane1_r,
      GT1_TXRESETDONE_OUT => tx_resetdone_lane1_i,
      GT2_GTTXRESET_IN => gttxreset_t,
      GT2_RXBUFSTATUS_OUT(0) => int_rxbufstatus_lane2_i(2),
      GT2_RXDATAVALID_OUT => pre_rxdatavalid_lane2_i,
      GT2_RXDATA_OUT(31 downto 0) => pre_rxdata_from_gtx_lane2_i(31 downto 0),
      GT2_RXHEADERVALID_OUT => pre_rxheadervalid_lane2_i,
      GT2_RXHEADER_OUT(1 downto 0) => pre_rxheader_from_gtx_lane2_i(1 downto 0),
      GT2_RXRESETDONE_OUT => rx_resetdone_lane2_i,
      GT2_RXUSERRDY_IN => rxuserrdy_t,
      GT2_RX_POLARITY_IN => sync_rx_polarity_lane2_r,
      GT2_TXRESETDONE_OUT => tx_resetdone_lane2_i,
      GT2_TXUSERRDY_IN => txuserrdy_t,
      HARD_ERR_reg => cbcc_gtx0_lane1_i_n_82,
      Q(1 downto 0) => tx_hdr_r(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_i(63 downto 0),
      SR(0) => gtrxreset_t,
      drp_clk_in => drp_clk_in,
      enable_err_detect_i => enable_err_detect_i,
      enable_err_detect_i_0 => enable_err_detect_i_0,
      enable_err_detect_i_1 => enable_err_detect_i_1,
      gt0_drpdo_out(15 downto 0) => gt0_drpdo_out(15 downto 0),
      gt0_drpen_in => gt0_drpen_in,
      gt0_drprdy_out => gt0_drprdy_out,
      gt0_drpwe_in => gt0_drpwe_in,
      gt1_drpdo_out(15 downto 0) => gt1_drpdo_out(15 downto 0),
      gt1_drpen_in => gt1_drpen_in,
      gt1_drprdy_out => gt1_drprdy_out,
      gt1_drpwe_in => gt1_drpwe_in,
      gt2_drpdo_out(15 downto 0) => gt2_drpdo_out(15 downto 0),
      gt2_drpen_in => gt2_drpen_in,
      gt2_drprdy_out => gt2_drprdy_out,
      gt2_drpwe_in => gt2_drpwe_in,
      gt_qpllclk_quad5_in => gt_qpllclk_quad5_in,
      gt_qpllrefclk_quad5_in => gt_qpllrefclk_quad5_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gthe2_i => gthe2_i,
      gthe2_i_0 => gthe2_i_0,
      gthe2_i_1 => gthe2_i_1,
      gthe2_i_10(0) => rxgearboxslip_lane2_i,
      gthe2_i_11(15 downto 0) => gthe2_i_6(15 downto 0),
      gthe2_i_12(1 downto 0) => tx_hdr_lane2_r(1 downto 0),
      gthe2_i_13(63 downto 0) => scrambled_data_lane2_i(63 downto 0),
      gthe2_i_14(8 downto 0) => gthe2_i_7(8 downto 0),
      gthe2_i_2(15 downto 0) => gthe2_i_2(15 downto 0),
      gthe2_i_3(6) => \txseq_counter_i_reg_n_0_[6]\,
      gthe2_i_3(5) => \txseq_counter_i_reg_n_0_[5]\,
      gthe2_i_3(4) => \txseq_counter_i_reg_n_0_[4]\,
      gthe2_i_3(3) => \txseq_counter_i_reg_n_0_[3]\,
      gthe2_i_3(2) => \txseq_counter_i_reg_n_0_[2]\,
      gthe2_i_3(1) => \txseq_counter_i_reg_n_0_[1]\,
      gthe2_i_3(0) => \txseq_counter_i_reg_n_0_[0]\,
      gthe2_i_4(8 downto 0) => gthe2_i_3(8 downto 0),
      gthe2_i_5(0) => rxgearboxslip_lane1_i,
      gthe2_i_6(15 downto 0) => gthe2_i_4(15 downto 0),
      gthe2_i_7(1 downto 0) => tx_hdr_lane1_r(1 downto 0),
      gthe2_i_8(63 downto 0) => scrambled_data_lane1_i(63 downto 0),
      gthe2_i_9(8 downto 0) => gthe2_i_5(8 downto 0),
      hard_err_usr0 => hard_err_usr0,
      loopback(2 downto 0) => loopback(2 downto 0),
      \out\ => rxrecclk_to_fabric_i,
      rx_buf_err_i(0) => rx_buf_err_i(2),
      rx_hard_err_usr => rx_hard_err_usr,
      rxn(0 to 2) => rxn(0 to 2),
      rxp(0 to 2) => rxp(0 to 2),
      sync_clk => sync_clk,
      tx_out_clk => tx_out_clk,
      txn(0 to 2) => txn(0 to 2),
      txp(0 to 2) => txp(0 to 2),
      user_clk => user_clk
    );
block_sync_sm_gtx0_i: entity work.aurora_64b66b_0_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      blocksync_all_lanes_inrxclk => blocksync_all_lanes_inrxclk,
      blocksync_out_i => blocksync_out_i,
      blocksync_out_lane1_i => blocksync_out_lane1_i,
      blocksync_out_lane2_i => blocksync_out_lane2_i,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_i => rxheadervalid_i,
      system_reset_r2 => system_reset_r2
    );
block_sync_sm_gtx0_lane1_i: entity work.aurora_64b66b_0_BLOCK_SYNC_SM_20
     port map (
      D(0) => rxgearboxslip_lane1_i,
      Q(1 downto 0) => rxheader_from_gtx_lane1_i(1 downto 0),
      blocksync_out_lane1_i => blocksync_out_lane1_i,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_lane1_i => rxheadervalid_lane1_i,
      system_reset_r2 => system_reset_r2
    );
block_sync_sm_gtx0_lane2_i: entity work.aurora_64b66b_0_BLOCK_SYNC_SM_21
     port map (
      D(0) => rxgearboxslip_lane2_i,
      Q(1 downto 0) => rxheader_from_gtx_lane2_i(1 downto 0),
      blocksync_out_lane2_i => blocksync_out_lane2_i,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_lane2_i => rxheadervalid_lane2_i,
      system_reset_r2 => system_reset_r2
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => blocksync_all_lanes_inrxclk,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CB_flag_direct => CB_flag_direct_2,
      CB_flag_direct_0 => CB_flag_direct,
      CB_flag_flopped_reg_0(1) => p_0_in6_in,
      CB_flag_flopped_reg_0(0) => p_0_in8_in,
      CB_flag_flopped_reg_1(1) => p_0_in7_in,
      CB_flag_flopped_reg_1(0) => p_0_in9_in,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      DO(63 downto 0) => DO(63 downto 0),
      DOP(1 downto 0) => DOP(1 downto 0),
      ENABLE_ERR_DETECT_reg => ENABLE_ERR_DETECT_reg,
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      LINK_RESET_OUT_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      allow_block_sync_propagation => allow_block_sync_propagation,
      allow_block_sync_propagation_reg => cbcc_gtx0_i_n_78,
      allow_block_sync_propagation_reg_0 => allow_block_sync_propagation_reg_n_0,
      allow_block_sync_propagation_reg_1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      any_vld_btf_i => any_vld_btf_i,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      cdr_reset_fsm_lnkreset => cdr_reset_fsm_lnkreset,
      cdr_reset_fsm_lnkreset_reg => cbcc_gtx0_i_n_80,
      ch_bond_done_i(0) => ch_bond_done_i(0),
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_reset_initclk_n_1,
      data_fifo_0 => \^rxdatavalid_to_lanes_i\,
      do_rd_en_i => do_rd_en_i,
      enable_err_detect_i => enable_err_detect_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      hard_err_rst_int => hard_err_rst_int,
      hold_reg_reg_0 => hold_reg_reg,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      link_reset_0_c => link_reset_0_c,
      link_reset_1_c => link_reset_1_c,
      link_reset_2_c => link_reset_2_c,
      master_do_rd_en_q => master_do_rd_en_q,
      master_do_rd_en_q_reg_0 => master_do_rd_en_i,
      \out\ => rxrecclk_to_fabric_i,
      p_15_in => p_15_in,
      rst_drp => rst_drp,
      rx_lossofsync_i_2 => rx_lossofsync_i_2,
      rxbuferr_out_i(1 downto 0) => rxbuferr_out_i(1 downto 0),
      rxchanisaligned_reg(1 downto 0) => chbondi(1 downto 0),
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      user_clk => user_clk,
      valid_btf_detect_c => valid_btf_detect_c,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      \wdth_conv_1stage_reg[0]_0\ => all_start_cb_writes_i
    );
cbcc_gtx0_lane1_i: entity work.\aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING__parameterized0\
     port map (
      CB_detect0 => CB_detect0_10,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5_4,
      CB_flag_direct => CB_flag_direct_2,
      CC_detect_dlyd1 => CC_detect_dlyd1_5,
      \CHBONDO_reg[0]_0\ => cbcc_gtx0_lane1_i_n_79,
      \CHBONDO_reg[1]_0\(1 downto 0) => chbondi(1 downto 0),
      D(1) => CC_detect_pulse_i_13,
      D(0) => CB_detect_12,
      DOP(3) => p_0_in7_in,
      DOP(2) => p_0_in9_in,
      DOP(1 downto 0) => data_fifo_0(1 downto 0),
      ENABLE_ERR_DETECT_reg => ENABLE_ERR_DETECT_reg_0,
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      HARD_ERR_reg => rx_elastic_buf_err,
      Q(1 downto 0) => rxheader_to_fifo_lane1_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_lane1_i(31 downto 0),
      any_vld_btf_lane1_i => any_vld_btf_lane1_i,
      bit_err_chan_bond_lane1_i => bit_err_chan_bond_lane1_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      ch_bond_done_i(0) => ch_bond_done_i(1),
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_reset_initclk_n_2,
      data_fifo_0(63 downto 0) => data_fifo(63 downto 0),
      data_fifo_1 => master_do_rd_en_i,
      do_rd_en_lane1_i => do_rd_en_lane1_i,
      enable_err_detect_i_1 => enable_err_detect_i_1,
      enchansync_dlyd_i => enchansync_dlyd_i,
      final_gater_for_fifo_din_lane1_i => final_gater_for_fifo_din_lane1_i,
      hard_err_rst_int => hard_err_rst_int,
      hold_reg_reg_0 => hold_reg_reg_0,
      illegal_btf_i_2 => illegal_btf_i_2,
      in0 => rxlossofsync_out_lane1_q,
      init_clk => init_clk,
      link_reset_0_c => link_reset_0_c,
      link_reset_1_c => link_reset_1_c,
      link_reset_2_c => link_reset_2_c,
      master_do_rd_en_q => master_do_rd_en_q,
      master_stop_prev_cb_r => \slave.slave/master_stop_prev_cb_r\,
      \out\ => rxrecclk_to_fabric_i,
      rst_drp => rst_drp,
      rx_buf_err_i(0) => rx_buf_err_i(1),
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      \rx_state_reg[0]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      rxbuferr_out_i(1 downto 0) => rxbuferr_out_i(1 downto 0),
      rxdatavalid_to_fifo_lane1_i => rxdatavalid_to_fifo_lane1_i,
      rxdatavalid_to_lanes_i => \^rxdatavalid_to_lanes_i\,
      rxfsm_reset_i => rxfsm_reset_i,
      start_cb_writes_lane1_i => start_cb_writes_lane1_i,
      start_cb_writes_mastr_reg_0 => all_vld_btf_flag_i,
      user_clk => user_clk,
      valid_btf_detect_c => valid_btf_detect_c_11,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1_3,
      \wdth_conv_1stage_reg[0]_0\ => all_start_cb_writes_i,
      wr_err_rd_clk_sync_reg_0 => cbcc_gtx0_lane1_i_n_82
    );
cbcc_gtx0_lane2_i: entity work.aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING_22
     port map (
      CB_detect0 => CB_detect0_15,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5_7,
      CB_flag_direct => CB_flag_direct,
      CC_detect_dlyd1 => CC_detect_dlyd1_8,
      D(1) => CC_detect_pulse_i_18,
      D(0) => CB_detect_17,
      DOP(3) => p_0_in6_in,
      DOP(2) => p_0_in8_in,
      DOP(1 downto 0) => data_fifo_2(1 downto 0),
      ENABLE_ERR_DETECT_reg => ENABLE_ERR_DETECT_reg_1,
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      Q(1 downto 0) => rxheader_to_fifo_lane2_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_lane2_i(31 downto 0),
      any_vld_btf_lane2_i => any_vld_btf_lane2_i,
      bit_err_chan_bond_lane2_i => bit_err_chan_bond_lane2_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      ch_bond_done_i(0) => ch_bond_done_i(2),
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_reset_initclk_n_3,
      data_fifo_0(63 downto 0) => data_fifo_1(63 downto 0),
      data_fifo_1 => master_do_rd_en_i,
      do_rd_en_lane2_i => do_rd_en_lane2_i,
      enable_err_detect_i_0 => enable_err_detect_i_0,
      enchansync_dlyd_i => enchansync_dlyd_i,
      final_gater_for_fifo_din_lane2_i => final_gater_for_fifo_din_lane2_i,
      hard_err_usr_reg => rx_elastic_buf_err,
      hold_reg_reg_0 => hold_reg_reg_1,
      illegal_btf_i_3 => illegal_btf_i_3,
      in0 => rxlossofsync_out_lane2_q,
      init_clk => init_clk,
      link_reset_2_c => link_reset_2_c,
      master_do_rd_en_q => master_do_rd_en_q,
      master_stop_prev_cb_r => \slave.slave/master_stop_prev_cb_r\,
      master_stop_prev_cb_r_reg => cbcc_gtx0_lane1_i_n_79,
      \out\ => rxrecclk_to_fabric_i,
      rx_buf_err_i(0) => rx_buf_err_i(1),
      rx_hard_err_usr => rx_hard_err_usr,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rxbuferr_out_i(1 downto 0) => rxbuferr_out_i(1 downto 0),
      rxchanisaligned_reg(1 downto 0) => chbondi(1 downto 0),
      rxdatavalid_to_fifo_lane2_i => rxdatavalid_to_fifo_lane2_i,
      rxdatavalid_to_lanes_i => \^rxdatavalid_to_lanes_i\,
      s_level_out_d5_reg(0) => rx_buf_err_i(2),
      start_cb_writes_lane2_i => start_cb_writes_lane2_i,
      user_clk => user_clk,
      valid_btf_detect_c => valid_btf_detect_c_16,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1_6,
      \wdth_conv_1stage_reg[0]_0\ => all_start_cb_writes_i
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_5_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_15_in
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_15_in
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => cbcc_gtx0_i_n_80,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => '0'
    );
common_logic_cbcc_i: entity work.aurora_64b66b_0_common_logic_cbcc
     port map (
      SR(0) => common_reset_cbcc_i_n_6,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      all_vld_btf_out_reg_0 => rxrecclk_to_fabric_i,
      any_vld_btf_i => any_vld_btf_i,
      any_vld_btf_lane1_i => any_vld_btf_lane1_i,
      any_vld_btf_lane2_i => any_vld_btf_lane2_i,
      cb_bit_err_i => cb_bit_err_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      \first_cb_to_fifo_wr_window_reg[0]_0\ => final_gater_for_fifo_din_lane1_i,
      \first_cb_to_fifo_wr_window_reg[0]_1\ => final_gater_for_fifo_din_lane2_i,
      \first_cb_to_fifo_wr_window_reg[0]_2\ => final_gater_for_fifo_din_i,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_lane1_i,
      \out\ => bit_err_chan_bond_i,
      second_cb_write_failed_reg_0 => bit_err_chan_bond_lane1_i,
      second_cb_write_failed_reg_1 => bit_err_chan_bond_lane2_i,
      start_cb_writes_lane1_i => start_cb_writes_lane1_i,
      start_cb_writes_lane2_i => start_cb_writes_lane2_i,
      user_clk => user_clk
    );
common_reset_cbcc_i: entity work.aurora_64b66b_0_common_reset_cbcc
     port map (
      CHAN_BOND_RESET => CHAN_BOND_RESET,
      EN_CHAN_SYNC => EN_CHAN_SYNC,
      FINAL_GATER_FOR_FIFO_DIN_reg(0) => common_reset_cbcc_i_n_6,
      SR(0) => new_gtx_rx_pcsreset_comb,
      cb_bit_err_i => cb_bit_err_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_only_reset_rd_clk => cbcc_only_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      \first_cb_to_fifo_wr_window_reg[3]\ => final_gater_for_fifo_din_i,
      \first_cb_to_fifo_wr_window_reg[3]_0\ => final_gater_for_fifo_din_lane2_i,
      \first_cb_to_fifo_wr_window_reg[3]_1\ => final_gater_for_fifo_din_lane1_i,
      \out\ => rxrecclk_to_fabric_i,
      user_clk => user_clk
    );
data_v_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => data_v_r_i_2_n_0,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      I5 => \txseq_counter_i_reg_n_0_[1]\,
      O => TXDATAVALID_IN
    );
data_v_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[5]\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      O => data_v_r_i_2_n_0
    );
descrambler_64b66b_gtx0_i: entity work.aurora_64b66b_0_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      CC_detect_dlyd1_i_2_0(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      E(0) => rxdatavalid_i,
      Q(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      \descrambler_reg[39]_0\(1) => descrambler_64b66b_gtx0_i_n_36,
      \descrambler_reg[39]_0\(0) => poly(52),
      in0 => rxlossofsync_out_q,
      \out\ => rxrecclk_to_fabric_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      \unscrambled_data_i_reg[13]_0\(0) => unscrambled_data_i052_out,
      valid_btf_detect_c => valid_btf_detect_c
    );
descrambler_64b66b_gtx0_lane1_i: entity work.aurora_64b66b_0_DESCRAMBLER_64B66B_23
     port map (
      CB_detect0 => CB_detect0_10,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5_4,
      CC_detect_dlyd1 => CC_detect_dlyd1_5,
      \CC_detect_dlyd1_i_2__0_0\(1 downto 0) => rxheader_to_fifo_lane1_i(1 downto 0),
      D(1) => CC_detect_pulse_i_13,
      D(0) => CB_detect_12,
      E(0) => rxdatavalid_lane1_i,
      Q(31 downto 0) => rxdata_to_fifo_lane1_i(31 downto 0),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_lane1_i(31 downto 0),
      \descrambler_reg[39]_0\(1) => descrambler_64b66b_gtx0_lane1_i_n_36,
      \descrambler_reg[39]_0\(0) => poly_9(52),
      in0 => rxlossofsync_out_lane1_q,
      \out\ => rxrecclk_to_fabric_i,
      rxdatavalid_to_fifo_lane1_i => rxdatavalid_to_fifo_lane1_i,
      \unscrambled_data_i_reg[13]_0\(0) => unscrambled_data_i052_out_0,
      valid_btf_detect_c => valid_btf_detect_c_11
    );
descrambler_64b66b_gtx0_lane2_i: entity work.aurora_64b66b_0_DESCRAMBLER_64B66B_24
     port map (
      CB_detect0 => CB_detect0_15,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5_7,
      CC_detect_dlyd1 => CC_detect_dlyd1_8,
      D(1) => CC_detect_pulse_i_18,
      D(0) => CB_detect_17,
      E(0) => rxdatavalid_lane2_i,
      Q(1 downto 0) => rxheader_to_fifo_lane2_i(1 downto 0),
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_lane2_i(31 downto 0),
      descrambler(1) => descrambler_64b66b_gtx0_lane2_i_n_36,
      descrambler(0) => poly_14(52),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_lane2_i(31 downto 0),
      in0 => rxlossofsync_out_lane2_q,
      \out\ => rxrecclk_to_fabric_i,
      rxdatavalid_to_fifo_lane2_i => rxdatavalid_to_fifo_lane2_i,
      tempData(0) => unscrambled_data_i052_out_1,
      valid_btf_detect_c => valid_btf_detect_c_16
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      O => \p_0_in__2\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(1),
      O => \p_0_in__2\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \p_0_in__2\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(2),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(3),
      O => \p_0_in__2\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(1),
      I2 => hard_err_cntr_r_reg(2),
      I3 => hard_err_cntr_r_reg(0),
      I4 => hard_err_cntr_r_reg(4),
      O => \p_0_in__2\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(2),
      I4 => hard_err_cntr_r_reg(0),
      I5 => hard_err_cntr_r_reg(5),
      O => \p_0_in__2\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(4),
      I1 => hard_err_cntr_r_reg(3),
      I2 => hard_err_cntr_r_reg(5),
      I3 => \hard_err_cntr_r[7]_i_6_n_0\,
      I4 => hard_err_cntr_r_reg(6),
      O => \p_0_in__2\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(5),
      I1 => hard_err_cntr_r_reg(3),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(6),
      I4 => \hard_err_cntr_r[7]_i_6_n_0\,
      I5 => hard_err_cntr_r_reg(7),
      O => \p_0_in__2\(7)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => hard_err_cntr_r_reg(6),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(7),
      O => \hard_err_cntr_r[7]_i_4_n_0\
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(7),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(4),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(2),
      I2 => hard_err_cntr_r_reg(0),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(0),
      Q => hard_err_cntr_r_reg(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(1),
      Q => hard_err_cntr_r_reg(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(2),
      Q => hard_err_cntr_r_reg(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(3),
      Q => hard_err_cntr_r_reg(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(4),
      Q => hard_err_cntr_r_reg(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(5),
      Q => hard_err_cntr_r_reg(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(6),
      Q => hard_err_cntr_r_reg(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__2\(7),
      Q => hard_err_cntr_r_reg(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(5),
      I5 => hard_err_cntr_r_reg(7),
      O => hard_err_rst_int_i_3_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_0,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => user_clk,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => new_gtx_rx_pcsreset_comb0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(0),
      Q => pos_rxdata_from_gtx_lane1_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(10),
      Q => pos_rxdata_from_gtx_lane1_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(11),
      Q => pos_rxdata_from_gtx_lane1_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(12),
      Q => pos_rxdata_from_gtx_lane1_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(13),
      Q => pos_rxdata_from_gtx_lane1_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(14),
      Q => pos_rxdata_from_gtx_lane1_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(15),
      Q => pos_rxdata_from_gtx_lane1_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(16),
      Q => pos_rxdata_from_gtx_lane1_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(17),
      Q => pos_rxdata_from_gtx_lane1_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(18),
      Q => pos_rxdata_from_gtx_lane1_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(19),
      Q => pos_rxdata_from_gtx_lane1_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(1),
      Q => pos_rxdata_from_gtx_lane1_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(20),
      Q => pos_rxdata_from_gtx_lane1_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(21),
      Q => pos_rxdata_from_gtx_lane1_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(22),
      Q => pos_rxdata_from_gtx_lane1_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(23),
      Q => pos_rxdata_from_gtx_lane1_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(24),
      Q => pos_rxdata_from_gtx_lane1_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(25),
      Q => pos_rxdata_from_gtx_lane1_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(26),
      Q => pos_rxdata_from_gtx_lane1_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(27),
      Q => pos_rxdata_from_gtx_lane1_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(28),
      Q => pos_rxdata_from_gtx_lane1_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(29),
      Q => pos_rxdata_from_gtx_lane1_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(2),
      Q => pos_rxdata_from_gtx_lane1_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(30),
      Q => pos_rxdata_from_gtx_lane1_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(31),
      Q => pos_rxdata_from_gtx_lane1_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(3),
      Q => pos_rxdata_from_gtx_lane1_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(4),
      Q => pos_rxdata_from_gtx_lane1_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(5),
      Q => pos_rxdata_from_gtx_lane1_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(6),
      Q => pos_rxdata_from_gtx_lane1_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(7),
      Q => pos_rxdata_from_gtx_lane1_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(8),
      Q => pos_rxdata_from_gtx_lane1_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_lane1_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane1_i,
      D => pre_r4_rxdata_from_gtx_lane1_i(9),
      Q => pos_rxdata_from_gtx_lane1_i(9),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(0),
      Q => pos_rxdata_from_gtx_lane2_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(10),
      Q => pos_rxdata_from_gtx_lane2_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(11),
      Q => pos_rxdata_from_gtx_lane2_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(12),
      Q => pos_rxdata_from_gtx_lane2_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(13),
      Q => pos_rxdata_from_gtx_lane2_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(14),
      Q => pos_rxdata_from_gtx_lane2_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(15),
      Q => pos_rxdata_from_gtx_lane2_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(16),
      Q => pos_rxdata_from_gtx_lane2_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(17),
      Q => pos_rxdata_from_gtx_lane2_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(18),
      Q => pos_rxdata_from_gtx_lane2_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(19),
      Q => pos_rxdata_from_gtx_lane2_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(1),
      Q => pos_rxdata_from_gtx_lane2_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(20),
      Q => pos_rxdata_from_gtx_lane2_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(21),
      Q => pos_rxdata_from_gtx_lane2_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(22),
      Q => pos_rxdata_from_gtx_lane2_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(23),
      Q => pos_rxdata_from_gtx_lane2_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(24),
      Q => pos_rxdata_from_gtx_lane2_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(25),
      Q => pos_rxdata_from_gtx_lane2_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(26),
      Q => pos_rxdata_from_gtx_lane2_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(27),
      Q => pos_rxdata_from_gtx_lane2_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(28),
      Q => pos_rxdata_from_gtx_lane2_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(29),
      Q => pos_rxdata_from_gtx_lane2_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(2),
      Q => pos_rxdata_from_gtx_lane2_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(30),
      Q => pos_rxdata_from_gtx_lane2_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(31),
      Q => pos_rxdata_from_gtx_lane2_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(3),
      Q => pos_rxdata_from_gtx_lane2_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(4),
      Q => pos_rxdata_from_gtx_lane2_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(5),
      Q => pos_rxdata_from_gtx_lane2_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(6),
      Q => pos_rxdata_from_gtx_lane2_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(7),
      Q => pos_rxdata_from_gtx_lane2_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(8),
      Q => pos_rxdata_from_gtx_lane2_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_lane2_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_lane2_i,
      D => pre_r4_rxdata_from_gtx_lane2_i(9),
      Q => pos_rxdata_from_gtx_lane2_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
pos_rxdatavalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxdatavalid_lane1_i,
      Q => pos_rxdatavalid_lane1_i,
      R => '0'
    );
pos_rxdatavalid_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxdatavalid_lane2_i,
      Q => pos_rxdatavalid_lane2_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_i(0),
      I1 => pre_r4_rxheadervalid_i,
      I2 => pos_rxheader_from_gtx_i(0),
      O => \pos_rxheader_from_gtx_i[0]_i_1_n_0\
    );
\pos_rxheader_from_gtx_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_i(1),
      I1 => pre_r4_rxheadervalid_i,
      I2 => pos_rxheader_from_gtx_i(1),
      O => \pos_rxheader_from_gtx_i[1]_i_1_n_0\
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_i[0]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_i[1]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
\pos_rxheader_from_gtx_lane1_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_lane1_i(0),
      I1 => pre_r4_rxheadervalid_lane1_i,
      I2 => pos_rxheader_from_gtx_lane1_i(0),
      O => \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0\
    );
\pos_rxheader_from_gtx_lane1_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_lane1_i(1),
      I1 => pre_r4_rxheadervalid_lane1_i,
      I2 => pos_rxheader_from_gtx_lane1_i(1),
      O => \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0\
    );
\pos_rxheader_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_lane1_i[0]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_lane1_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_lane1_i[1]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_lane1_i(1),
      R => '0'
    );
\pos_rxheader_from_gtx_lane2_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_lane2_i(0),
      I1 => pre_r4_rxheadervalid_lane2_i,
      I2 => pos_rxheader_from_gtx_lane2_i(0),
      O => \pos_rxheader_from_gtx_lane2_i[0]_i_1_n_0\
    );
\pos_rxheader_from_gtx_lane2_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_lane2_i(1),
      I1 => pre_r4_rxheadervalid_lane2_i,
      I2 => pos_rxheader_from_gtx_lane2_i(1),
      O => \pos_rxheader_from_gtx_lane2_i[1]_i_1_n_0\
    );
\pos_rxheader_from_gtx_lane2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_lane2_i[0]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_lane2_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_lane2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_lane2_i[1]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_lane2_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
pos_rxheadervalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxheadervalid_lane1_i,
      Q => pos_rxheadervalid_lane1_i,
      R => '0'
    );
pos_rxheadervalid_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxheadervalid_lane2_i,
      Q => pos_rxheadervalid_lane2_i,
      R => '0'
    );
pre_r3_rxdatavalid_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdatavalid_i,
      Q => pre_r3_rxdatavalid_i_reg_srl3_n_0
    );
pre_r3_rxdatavalid_lane1_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdatavalid_lane1_i,
      Q => pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0
    );
pre_r3_rxdatavalid_lane2_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdatavalid_lane2_i,
      Q => pre_r3_rxdatavalid_lane2_i_reg_srl3_n_0
    );
\pre_r3_rxheader_from_gtx_i_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_i(0),
      Q => \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_i_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_i(1),
      Q => \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_lane1_i(0),
      Q => \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_lane1_i(1),
      Q => \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_lane2_i(0),
      Q => \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_lane2_i(1),
      Q => \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3_n_0\
    );
pre_r3_rxheadervalid_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheadervalid_i,
      Q => pre_r3_rxheadervalid_i_reg_srl3_n_0
    );
pre_r3_rxheadervalid_lane1_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheadervalid_lane1_i,
      Q => pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0
    );
pre_r3_rxheadervalid_lane2_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheadervalid_lane2_i,
      Q => pre_r3_rxheadervalid_lane2_i_reg_srl3_n_0
    );
\pre_r4_rxdata_from_gtx_i_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r4_rxdata_from_gtx_i(0)
    );
\pre_r4_rxdata_from_gtx_i_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r4_rxdata_from_gtx_i(10)
    );
\pre_r4_rxdata_from_gtx_i_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r4_rxdata_from_gtx_i(11)
    );
\pre_r4_rxdata_from_gtx_i_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r4_rxdata_from_gtx_i(12)
    );
\pre_r4_rxdata_from_gtx_i_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r4_rxdata_from_gtx_i(13)
    );
\pre_r4_rxdata_from_gtx_i_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r4_rxdata_from_gtx_i(14)
    );
\pre_r4_rxdata_from_gtx_i_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r4_rxdata_from_gtx_i(15)
    );
\pre_r4_rxdata_from_gtx_i_reg[16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r4_rxdata_from_gtx_i(16)
    );
\pre_r4_rxdata_from_gtx_i_reg[17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r4_rxdata_from_gtx_i(17)
    );
\pre_r4_rxdata_from_gtx_i_reg[18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r4_rxdata_from_gtx_i(18)
    );
\pre_r4_rxdata_from_gtx_i_reg[19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r4_rxdata_from_gtx_i(19)
    );
\pre_r4_rxdata_from_gtx_i_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r4_rxdata_from_gtx_i(1)
    );
\pre_r4_rxdata_from_gtx_i_reg[20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r4_rxdata_from_gtx_i(20)
    );
\pre_r4_rxdata_from_gtx_i_reg[21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r4_rxdata_from_gtx_i(21)
    );
\pre_r4_rxdata_from_gtx_i_reg[22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r4_rxdata_from_gtx_i(22)
    );
\pre_r4_rxdata_from_gtx_i_reg[23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r4_rxdata_from_gtx_i(23)
    );
\pre_r4_rxdata_from_gtx_i_reg[24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r4_rxdata_from_gtx_i(24)
    );
\pre_r4_rxdata_from_gtx_i_reg[25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r4_rxdata_from_gtx_i(25)
    );
\pre_r4_rxdata_from_gtx_i_reg[26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r4_rxdata_from_gtx_i(26)
    );
\pre_r4_rxdata_from_gtx_i_reg[27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r4_rxdata_from_gtx_i(27)
    );
\pre_r4_rxdata_from_gtx_i_reg[28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r4_rxdata_from_gtx_i(28)
    );
\pre_r4_rxdata_from_gtx_i_reg[29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r4_rxdata_from_gtx_i(29)
    );
\pre_r4_rxdata_from_gtx_i_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r4_rxdata_from_gtx_i(2)
    );
\pre_r4_rxdata_from_gtx_i_reg[30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r4_rxdata_from_gtx_i(30)
    );
\pre_r4_rxdata_from_gtx_i_reg[31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r4_rxdata_from_gtx_i(31)
    );
\pre_r4_rxdata_from_gtx_i_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r4_rxdata_from_gtx_i(3)
    );
\pre_r4_rxdata_from_gtx_i_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r4_rxdata_from_gtx_i(4)
    );
\pre_r4_rxdata_from_gtx_i_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r4_rxdata_from_gtx_i(5)
    );
\pre_r4_rxdata_from_gtx_i_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r4_rxdata_from_gtx_i(6)
    );
\pre_r4_rxdata_from_gtx_i_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r4_rxdata_from_gtx_i(7)
    );
\pre_r4_rxdata_from_gtx_i_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r4_rxdata_from_gtx_i(8)
    );
\pre_r4_rxdata_from_gtx_i_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r4_rxdata_from_gtx_i(9)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(0),
      Q => pre_r4_rxdata_from_gtx_lane1_i(0)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(10),
      Q => pre_r4_rxdata_from_gtx_lane1_i(10)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(11),
      Q => pre_r4_rxdata_from_gtx_lane1_i(11)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(12),
      Q => pre_r4_rxdata_from_gtx_lane1_i(12)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(13),
      Q => pre_r4_rxdata_from_gtx_lane1_i(13)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(14),
      Q => pre_r4_rxdata_from_gtx_lane1_i(14)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(15),
      Q => pre_r4_rxdata_from_gtx_lane1_i(15)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(16),
      Q => pre_r4_rxdata_from_gtx_lane1_i(16)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(17),
      Q => pre_r4_rxdata_from_gtx_lane1_i(17)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(18),
      Q => pre_r4_rxdata_from_gtx_lane1_i(18)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(19),
      Q => pre_r4_rxdata_from_gtx_lane1_i(19)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(1),
      Q => pre_r4_rxdata_from_gtx_lane1_i(1)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(20),
      Q => pre_r4_rxdata_from_gtx_lane1_i(20)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(21),
      Q => pre_r4_rxdata_from_gtx_lane1_i(21)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(22),
      Q => pre_r4_rxdata_from_gtx_lane1_i(22)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(23),
      Q => pre_r4_rxdata_from_gtx_lane1_i(23)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(24),
      Q => pre_r4_rxdata_from_gtx_lane1_i(24)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(25),
      Q => pre_r4_rxdata_from_gtx_lane1_i(25)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(26),
      Q => pre_r4_rxdata_from_gtx_lane1_i(26)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(27),
      Q => pre_r4_rxdata_from_gtx_lane1_i(27)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(28),
      Q => pre_r4_rxdata_from_gtx_lane1_i(28)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(29),
      Q => pre_r4_rxdata_from_gtx_lane1_i(29)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(2),
      Q => pre_r4_rxdata_from_gtx_lane1_i(2)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(30),
      Q => pre_r4_rxdata_from_gtx_lane1_i(30)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(31),
      Q => pre_r4_rxdata_from_gtx_lane1_i(31)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(3),
      Q => pre_r4_rxdata_from_gtx_lane1_i(3)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(4),
      Q => pre_r4_rxdata_from_gtx_lane1_i(4)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(5),
      Q => pre_r4_rxdata_from_gtx_lane1_i(5)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(6),
      Q => pre_r4_rxdata_from_gtx_lane1_i(6)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(7),
      Q => pre_r4_rxdata_from_gtx_lane1_i(7)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(8),
      Q => pre_r4_rxdata_from_gtx_lane1_i(8)
    );
\pre_r4_rxdata_from_gtx_lane1_i_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane1_i(9),
      Q => pre_r4_rxdata_from_gtx_lane1_i(9)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(0),
      Q => pre_r4_rxdata_from_gtx_lane2_i(0)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(10),
      Q => pre_r4_rxdata_from_gtx_lane2_i(10)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(11),
      Q => pre_r4_rxdata_from_gtx_lane2_i(11)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(12),
      Q => pre_r4_rxdata_from_gtx_lane2_i(12)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(13),
      Q => pre_r4_rxdata_from_gtx_lane2_i(13)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(14),
      Q => pre_r4_rxdata_from_gtx_lane2_i(14)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(15),
      Q => pre_r4_rxdata_from_gtx_lane2_i(15)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(16),
      Q => pre_r4_rxdata_from_gtx_lane2_i(16)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(17),
      Q => pre_r4_rxdata_from_gtx_lane2_i(17)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(18),
      Q => pre_r4_rxdata_from_gtx_lane2_i(18)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(19),
      Q => pre_r4_rxdata_from_gtx_lane2_i(19)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(1),
      Q => pre_r4_rxdata_from_gtx_lane2_i(1)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(20),
      Q => pre_r4_rxdata_from_gtx_lane2_i(20)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(21),
      Q => pre_r4_rxdata_from_gtx_lane2_i(21)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(22),
      Q => pre_r4_rxdata_from_gtx_lane2_i(22)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(23),
      Q => pre_r4_rxdata_from_gtx_lane2_i(23)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(24),
      Q => pre_r4_rxdata_from_gtx_lane2_i(24)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(25),
      Q => pre_r4_rxdata_from_gtx_lane2_i(25)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(26),
      Q => pre_r4_rxdata_from_gtx_lane2_i(26)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(27),
      Q => pre_r4_rxdata_from_gtx_lane2_i(27)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(28),
      Q => pre_r4_rxdata_from_gtx_lane2_i(28)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(29),
      Q => pre_r4_rxdata_from_gtx_lane2_i(29)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(2),
      Q => pre_r4_rxdata_from_gtx_lane2_i(2)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(30),
      Q => pre_r4_rxdata_from_gtx_lane2_i(30)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(31),
      Q => pre_r4_rxdata_from_gtx_lane2_i(31)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(3),
      Q => pre_r4_rxdata_from_gtx_lane2_i(3)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(4),
      Q => pre_r4_rxdata_from_gtx_lane2_i(4)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(5),
      Q => pre_r4_rxdata_from_gtx_lane2_i(5)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(6),
      Q => pre_r4_rxdata_from_gtx_lane2_i(6)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(7),
      Q => pre_r4_rxdata_from_gtx_lane2_i(7)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(8),
      Q => pre_r4_rxdata_from_gtx_lane2_i(8)
    );
\pre_r4_rxdata_from_gtx_lane2_i_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_lane2_i(9),
      Q => pre_r4_rxdata_from_gtx_lane2_i(9)
    );
pre_r4_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxdatavalid_i_reg_srl3_n_0,
      Q => pre_r4_rxdatavalid_i,
      R => '0'
    );
pre_r4_rxdatavalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxdatavalid_lane1_i_reg_srl3_n_0,
      Q => pre_r4_rxdatavalid_lane1_i,
      R => '0'
    );
pre_r4_rxdatavalid_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxdatavalid_lane2_i_reg_srl3_n_0,
      Q => pre_r4_rxdatavalid_lane2_i,
      R => '0'
    );
\pre_r4_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_i(1),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_lane1_i_reg[0]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_lane1_i(0),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_lane1_i_reg[1]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_lane1_i(1),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_lane2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_lane2_i_reg[0]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_lane2_i(0),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_lane2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_lane2_i_reg[1]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_lane2_i(1),
      R => '0'
    );
pre_r4_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxheadervalid_i_reg_srl3_n_0,
      Q => pre_r4_rxheadervalid_i,
      R => '0'
    );
pre_r4_rxheadervalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxheadervalid_lane1_i_reg_srl3_n_0,
      Q => pre_r4_rxheadervalid_lane1_i,
      R => '0'
    );
pre_r4_rxheadervalid_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxheadervalid_lane2_i_reg_srl3_n_0,
      Q => pre_r4_rxheadervalid_lane2_i,
      R => '0'
    );
rx_elastic_buf_err_int: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => int_rxbufstatus_lane1_i(2),
      I1 => int_rxbufstatus_lane2_i(2),
      I2 => int_rxbufstatus_i(2),
      O => \rx_elastic_buf_err_int__0\
    );
rx_resetdone_t: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_resetdone_i,
      I1 => rx_resetdone_lane1_i,
      I2 => rx_resetdone_lane2_i,
      O => \rx_resetdone_t__0\
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(0),
      Q => rxdata_from_gtx_lane1_i(0),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(10),
      Q => rxdata_from_gtx_lane1_i(10),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(11),
      Q => rxdata_from_gtx_lane1_i(11),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(12),
      Q => rxdata_from_gtx_lane1_i(12),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(13),
      Q => rxdata_from_gtx_lane1_i(13),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(14),
      Q => rxdata_from_gtx_lane1_i(14),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(15),
      Q => rxdata_from_gtx_lane1_i(15),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(16),
      Q => rxdata_from_gtx_lane1_i(16),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(17),
      Q => rxdata_from_gtx_lane1_i(17),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(18),
      Q => rxdata_from_gtx_lane1_i(18),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(19),
      Q => rxdata_from_gtx_lane1_i(19),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(1),
      Q => rxdata_from_gtx_lane1_i(1),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(20),
      Q => rxdata_from_gtx_lane1_i(20),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(21),
      Q => rxdata_from_gtx_lane1_i(21),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(22),
      Q => rxdata_from_gtx_lane1_i(22),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(23),
      Q => rxdata_from_gtx_lane1_i(23),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(24),
      Q => rxdata_from_gtx_lane1_i(24),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(25),
      Q => rxdata_from_gtx_lane1_i(25),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(26),
      Q => rxdata_from_gtx_lane1_i(26),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(27),
      Q => rxdata_from_gtx_lane1_i(27),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(28),
      Q => rxdata_from_gtx_lane1_i(28),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(29),
      Q => rxdata_from_gtx_lane1_i(29),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(2),
      Q => rxdata_from_gtx_lane1_i(2),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(30),
      Q => rxdata_from_gtx_lane1_i(30),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(31),
      Q => rxdata_from_gtx_lane1_i(31),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(3),
      Q => rxdata_from_gtx_lane1_i(3),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(4),
      Q => rxdata_from_gtx_lane1_i(4),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(5),
      Q => rxdata_from_gtx_lane1_i(5),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(6),
      Q => rxdata_from_gtx_lane1_i(6),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(7),
      Q => rxdata_from_gtx_lane1_i(7),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(8),
      Q => rxdata_from_gtx_lane1_i(8),
      R => '0'
    );
\rxdata_from_gtx_lane1_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane1_i(9),
      Q => rxdata_from_gtx_lane1_i(9),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(0),
      Q => rxdata_from_gtx_lane2_i(0),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(10),
      Q => rxdata_from_gtx_lane2_i(10),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(11),
      Q => rxdata_from_gtx_lane2_i(11),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(12),
      Q => rxdata_from_gtx_lane2_i(12),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(13),
      Q => rxdata_from_gtx_lane2_i(13),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(14),
      Q => rxdata_from_gtx_lane2_i(14),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(15),
      Q => rxdata_from_gtx_lane2_i(15),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(16),
      Q => rxdata_from_gtx_lane2_i(16),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(17),
      Q => rxdata_from_gtx_lane2_i(17),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(18),
      Q => rxdata_from_gtx_lane2_i(18),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(19),
      Q => rxdata_from_gtx_lane2_i(19),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(1),
      Q => rxdata_from_gtx_lane2_i(1),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(20),
      Q => rxdata_from_gtx_lane2_i(20),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(21),
      Q => rxdata_from_gtx_lane2_i(21),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(22),
      Q => rxdata_from_gtx_lane2_i(22),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(23),
      Q => rxdata_from_gtx_lane2_i(23),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(24),
      Q => rxdata_from_gtx_lane2_i(24),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(25),
      Q => rxdata_from_gtx_lane2_i(25),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(26),
      Q => rxdata_from_gtx_lane2_i(26),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(27),
      Q => rxdata_from_gtx_lane2_i(27),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(28),
      Q => rxdata_from_gtx_lane2_i(28),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(29),
      Q => rxdata_from_gtx_lane2_i(29),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(2),
      Q => rxdata_from_gtx_lane2_i(2),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(30),
      Q => rxdata_from_gtx_lane2_i(30),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(31),
      Q => rxdata_from_gtx_lane2_i(31),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(3),
      Q => rxdata_from_gtx_lane2_i(3),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(4),
      Q => rxdata_from_gtx_lane2_i(4),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(5),
      Q => rxdata_from_gtx_lane2_i(5),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(6),
      Q => rxdata_from_gtx_lane2_i(6),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(7),
      Q => rxdata_from_gtx_lane2_i(7),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(8),
      Q => rxdata_from_gtx_lane2_i(8),
      R => '0'
    );
\rxdata_from_gtx_lane2_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_lane2_i(9),
      Q => rxdata_from_gtx_lane2_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i,
      R => '0'
    );
rxdatavalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdatavalid_lane1_i,
      Q => rxdatavalid_lane1_i,
      R => '0'
    );
rxdatavalid_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdatavalid_lane2_i,
      Q => rxdatavalid_lane2_i,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxdatavalid_i,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
rxdatavalid_to_fifo_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxdatavalid_lane1_i,
      Q => rxdatavalid_to_fifo_lane1_i,
      R => '0'
    );
rxdatavalid_to_fifo_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxdatavalid_lane2_i,
      Q => rxdatavalid_to_fifo_lane2_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_from_gtx_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_lane1_i(0),
      Q => rxheader_from_gtx_lane1_i(0),
      R => '0'
    );
\rxheader_from_gtx_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_lane1_i(1),
      Q => rxheader_from_gtx_lane1_i(1),
      R => '0'
    );
\rxheader_from_gtx_lane2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_lane2_i(0),
      Q => rxheader_from_gtx_lane2_i(0),
      R => '0'
    );
\rxheader_from_gtx_lane2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_lane2_i(1),
      Q => rxheader_from_gtx_lane2_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
\rxheader_to_fifo_lane1_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_lane1_i(0),
      Q => rxheader_to_fifo_lane1_i(0),
      R => '0'
    );
\rxheader_to_fifo_lane1_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_lane1_i(1),
      Q => rxheader_to_fifo_lane1_i(1),
      R => '0'
    );
\rxheader_to_fifo_lane2_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_lane2_i(0),
      Q => rxheader_to_fifo_lane2_i(0),
      R => '0'
    );
\rxheader_to_fifo_lane2_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_lane2_i(1),
      Q => rxheader_to_fifo_lane2_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxheadervalid_lane1_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheadervalid_lane1_i,
      Q => rxheadervalid_lane1_i,
      R => '0'
    );
rxheadervalid_lane2_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheadervalid_lane2_i,
      Q => rxheadervalid_lane2_i,
      R => '0'
    );
rxlossofsync_out_lane1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxlossofsync_out_lane1_i,
      Q => rxlossofsync_out_lane1_q,
      R => '0'
    );
rxlossofsync_out_lane2_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxlossofsync_out_lane2_i,
      Q => rxlossofsync_out_lane2_q,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxrecclk_bufg_i: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE0 => rx_clk_locked_i,
      CE1 => '0',
      I0 => rxrecclk_from_gtx_lane1_i,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => rxrecclk_to_fabric_i,
      S0 => '1',
      S1 => '0'
    );
rxreset_for_lanes: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rx_reset_i_1,
      I1 => rx_reset_i_0,
      I2 => rx_reset_i_2,
      O => \rxreset_for_lanes__0\
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \rxreset_for_lanes__0\,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
rxresetfsm_i: entity work.aurora_64b66b_0_RX_STARTUP_FSM
     port map (
      GT2_RXUSERRDY_IN => rxuserrdy_t,
      SR(0) => gtrxreset_t,
      fsm_resetdone_to_new_gtx_rx_comb => fsm_resetdone_to_new_gtx_rx_comb,
      in0 => \rx_resetdone_t__0\,
      init_clk => init_clk,
      new_gtx_rx_pcsreset_comb0 => new_gtx_rx_pcsreset_comb0,
      \out\ => gtpll_locked_out_i,
      rx_clk_locked_i => rx_clk_locked_i,
      rx_fsm_resetdone_i => rx_fsm_resetdone_i,
      \rx_state_reg[0]_0\ => rxfsm_reset_i,
      stg1_aurora_64b66b_0_cdc_to_reg => rxreset_for_lanes_q,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg,
      stg4_reg => rxrecclk_to_fabric_i
    );
scrambler_64b66b_gtx0_i: entity work.aurora_64b66b_0_SCRAMBLER_64B66B
     port map (
      E(0) => data_valid_i,
      Q(63 downto 0) => scrambled_data_i(63 downto 0),
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      tx_data_i_128(57 downto 0) => tx_data_i_128(57 downto 0),
      user_clk => user_clk
    );
scrambler_64b66b_gtx0_lane1_i: entity work.aurora_64b66b_0_SCRAMBLER_64B66B_25
     port map (
      E(0) => data_valid_i,
      Q(63 downto 0) => scrambled_data_lane1_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]_0\(5 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(5 downto 0),
      \scrambler_reg[57]_0\(11 downto 0) => \scrambler_reg[57]\(11 downto 0),
      tx_data_i_64(57 downto 0) => tx_data_i_64(57 downto 0),
      user_clk => user_clk
    );
scrambler_64b66b_gtx0_lane2_i: entity work.aurora_64b66b_0_SCRAMBLER_64B66B_26
     port map (
      E(0) => data_valid_i,
      Q(11 downto 0) => Q(11 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_lane2_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]_0\(5 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]_0\(5 downto 0),
      \scrambler_reg[0]_0\(6) => \txseq_counter_i_reg_n_0_[6]\,
      \scrambler_reg[0]_0\(5) => \txseq_counter_i_reg_n_0_[5]\,
      \scrambler_reg[0]_0\(4) => \txseq_counter_i_reg_n_0_[4]\,
      \scrambler_reg[0]_0\(3) => \txseq_counter_i_reg_n_0_[3]\,
      \scrambler_reg[0]_0\(2) => \txseq_counter_i_reg_n_0_[2]\,
      \scrambler_reg[0]_0\(1) => \txseq_counter_i_reg_n_0_[1]\,
      \scrambler_reg[0]_0\(0) => \txseq_counter_i_reg_n_0_[0]\,
      tx_data_i_0(57 downto 0) => tx_data_i_0(57 downto 0),
      \txseq_counter_i_reg[3]\ => scrambler_64b66b_gtx0_lane2_i_n_12,
      user_clk => user_clk
    );
\tx_hdr_lane1_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_hdr_lane1_r_reg[1]_0\(0),
      Q => tx_hdr_lane1_r(0),
      R => '0'
    );
\tx_hdr_lane1_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_hdr_lane1_r_reg[1]_0\(1),
      Q => tx_hdr_lane1_r(1),
      R => '0'
    );
\tx_hdr_lane2_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_hdr_lane2_r_reg[1]_0\(0),
      Q => tx_hdr_lane2_r(0),
      R => '0'
    );
\tx_hdr_lane2_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \tx_hdr_lane2_r_reg[1]_0\(1),
      Q => tx_hdr_lane2_r(1),
      R => '0'
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
tx_resetdone_t: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tx_resetdone_i,
      I1 => tx_resetdone_lane1_i,
      I2 => tx_resetdone_lane2_i,
      O => \tx_resetdone_t__0\
    );
txresetfsm_i: entity work.aurora_64b66b_0_TX_STARTUP_FSM
     port map (
      GT2_GTTXRESET_IN => gttxreset_t,
      GT2_TXUSERRDY_IN => txuserrdy_t,
      gt_to_common_qpllreset_out => gt_to_common_qpllreset_out,
      in0 => \tx_resetdone_t__0\,
      init_clk => init_clk,
      mmcm_not_locked => mmcm_not_locked,
      mmcm_reset_i => mmcm_reset_i,
      \out\ => gtpll_locked_out_i,
      rst_drp => rst_drp,
      stg5_reg => txusrclk_gtx_reset_comb,
      sync_clk => sync_clk,
      tx_fsm_resetdone_i => tx_fsm_resetdone_i
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \txseq_counter_i[5]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(0)
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      O => txseq_counter_i(1)
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[2]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      O => txseq_counter_i(2)
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[2]\,
      O => txseq_counter_i(3)
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[4]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => \txseq_counter_i_reg_n_0_[0]\,
      I4 => \txseq_counter_i_reg_n_0_[1]\,
      O => \txseq_counter_i[4]_i_1_n_0\
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \txseq_counter_i[5]_i_2_n_0\,
      I1 => scrambler_64b66b_gtx0_lane2_i_n_12,
      I2 => \txseq_counter_i_reg_n_0_[5]\,
      O => txseq_counter_i(5)
    );
\txseq_counter_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i[5]_i_3_n_0\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      I4 => \txseq_counter_i_reg_n_0_[6]\,
      I5 => \txseq_counter_i_reg_n_0_[5]\,
      O => \txseq_counter_i[5]_i_2_n_0\
    );
\txseq_counter_i[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[0]\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      O => \txseq_counter_i[5]_i_3_n_0\
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[6]\,
      I1 => scrambler_64b66b_gtx0_lane2_i_n_12,
      I2 => \txseq_counter_i_reg_n_0_[5]\,
      O => txseq_counter_i(6)
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(0),
      Q => \txseq_counter_i_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(1),
      Q => \txseq_counter_i_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(2),
      Q => \txseq_counter_i_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(3),
      Q => \txseq_counter_i_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => \txseq_counter_i[4]_i_1_n_0\,
      Q => \txseq_counter_i_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(5),
      Q => \txseq_counter_i_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => txseq_counter_i(6),
      Q => \txseq_counter_i_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\u_cdc__check_polarity\: entity work.aurora_64b66b_0_cdc_sync_27
     port map (
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      RX_NEG_OUT_reg => \^rx_neg_out_reg_0\,
      in0 => in0,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_i => rxheadervalid_i,
      rxheadervalid_i_reg => \u_cdc__check_polarity_n_0\
    );
\u_cdc__lane1_check_polarity\: entity work.aurora_64b66b_0_cdc_sync_28
     port map (
      Q(1 downto 0) => rxheader_from_gtx_lane1_i(1 downto 0),
      RX_NEG_OUT_LANE1_reg => \^rx_neg_out_lane1_reg_0\,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_lane1_i => rxheadervalid_lane1_i,
      rxheadervalid_lane1_i_reg => \u_cdc__lane1_check_polarity_n_0\,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0
    );
\u_cdc__lane2_check_polarity\: entity work.aurora_64b66b_0_cdc_sync_29
     port map (
      Q(1 downto 0) => rxheader_from_gtx_lane2_i(1 downto 0),
      RX_NEG_OUT_LANE2_reg => \^rx_neg_out_lane2_reg_0\,
      \out\ => rxrecclk_to_fabric_i,
      rxheadervalid_lane2_i => rxheadervalid_lane2_i,
      rxheadervalid_lane2_i_reg => \u_cdc__lane2_check_polarity_n_0\,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2
    );
u_cdc_gt_qplllock_i: entity work.\aurora_64b66b_0_cdc_sync__parameterized1\
     port map (
      gt_pll_lock => gt_pll_lock,
      gt_qplllock_in => gt_qplllock_in,
      init_clk => init_clk,
      mmcm_reset_i => mmcm_reset_i,
      \out\ => gtpll_locked_out_i
    );
u_cdc_hard_err_init: entity work.\aurora_64b66b_0_cdc_sync__parameterized1_30\
     port map (
      E(0) => hard_err_cntr_r,
      Q(2 downto 0) => hard_err_cntr_r_reg(2 downto 0),
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_4_n_0\,
      \hard_err_cntr_r_reg[0]_0\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int_reg => \^fsm_resetdone\,
      hard_err_rst_int_reg_0 => cdr_reset_fsm_lnkreset_reg_n_0,
      hard_err_rst_int_reg_1 => hard_err_rst_int_i_3_n_0,
      in0 => hard_err_usr,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      rst_drp => rst_drp,
      stg5_reg => u_cdc_hard_err_init_n_0
    );
u_cdc_rx_elastic_buferr: entity work.\aurora_64b66b_0_cdc_sync__parameterized0\
     port map (
      \out\ => rx_elastic_buf_err,
      p_level_in_d1_cdc_from_reg_0 => rxrecclk_to_fabric_i,
      rx_elastic_buf_err_int => \rx_elastic_buf_err_int__0\,
      user_clk => user_clk
    );
\u_cdc_rxpolarity_\: entity work.\aurora_64b66b_0_cdc_sync__parameterized2\
     port map (
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg,
      s_level_out_d6_reg_0 => rxrecclk_to_fabric_i
    );
\u_cdc_rxpolarity__LANE1\: entity work.\aurora_64b66b_0_cdc_sync__parameterized2_31\
     port map (
      \out\ => sync_rx_polarity_lane1_r,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1,
      s_level_out_d6_reg_0 => rxrecclk_to_fabric_i
    );
\u_cdc_rxpolarity__LANE2\: entity work.\aurora_64b66b_0_cdc_sync__parameterized2_32\
     port map (
      \out\ => sync_rx_polarity_lane2_r,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3,
      s_level_out_d6_reg_0 => rxrecclk_to_fabric_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\aurora_64b66b_0_rst_sync__parameterized0\
     port map (
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_2_n_0\,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]_0\ => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      \FSM_onehot_cdr_reset_fsm_r_reg[1]\ => u_rst_sync_blocksyncall_initclk_sync_n_0,
      \FSM_onehot_cdr_reset_fsm_r_reg[1]_0\ => u_rst_sync_blocksyncall_initclk_sync_n_1,
      \FSM_onehot_cdr_reset_fsm_r_reg[1]_1\ => u_rst_sync_blocksyncall_initclk_sync_n_2,
      allow_block_sync_propagation => allow_block_sync_propagation,
      cdr_reset_fsm_lnkreset => cdr_reset_fsm_lnkreset,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk,
      p_15_in => p_15_in
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\aurora_64b66b_0_rst_sync__parameterized0_33\
     port map (
      blocksync_out_i => blocksync_out_i,
      blocksync_out_lane1_i => blocksync_out_lane1_i,
      blocksync_out_lane2_i => blocksync_out_lane2_i,
      \out\ => rxrecclk_to_fabric_i,
      rxlossofsync_out_i => rxlossofsync_out_i,
      rxlossofsync_out_lane1_i => rxlossofsync_out_lane1_i,
      rxlossofsync_out_lane2_i => rxlossofsync_out_lane2_i,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => allow_block_sync_propagation_reg_n_0
    );
u_rst_sync_fsm_resetdone: entity work.\aurora_64b66b_0_rst_sync__parameterized0_34\
     port map (
      fsm_resetdone_to_new_gtx_rx_comb => fsm_resetdone_to_new_gtx_rx_comb,
      \out\ => rxrecclk_to_fabric_i,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => \^fsm_resetdone\
    );
u_rst_sync_gtx_reset_comb: entity work.\aurora_64b66b_0_rst_sync__parameterized0_35\
     port map (
      SR(0) => gtx_reset_comb,
      in0 => stableclk_gtx_reset_comb,
      user_clk => user_clk
    );
u_rst_sync_reset_initclk: entity work.\aurora_64b66b_0_rst_sync__parameterized0_36\
     port map (
      SR(0) => HPCNT_RESET_IN,
      \count_for_reset_r_reg[23]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \hard_err_cntr_r_reg[7]\ => \^fsm_resetdone\,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      rst_drp => rst_drp,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => stg1_aurora_64b66b_0_cdc_to_reg,
      stg5_reg_0 => u_rst_sync_reset_initclk_n_1,
      stg5_reg_1 => u_rst_sync_reset_initclk_n_2,
      stg5_reg_2 => u_rst_sync_reset_initclk_n_3,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      valid_btf_detect_dlyd1_0 => valid_btf_detect_dlyd1_3,
      valid_btf_detect_dlyd1_1 => valid_btf_detect_dlyd1_6
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\aurora_64b66b_0_rst_sync__parameterized0_37\
     port map (
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk,
      stg1_aurora_64b66b_0_cdc_to_reg_0 => txusrclk_gtx_reset_comb
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(52),
      I1 => rxdata_from_gtx_i(13),
      I2 => descrambler_64b66b_gtx0_i_n_36,
      O => unscrambled_data_i052_out
    );
\unscrambled_data_i[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly_9(52),
      I1 => rxdata_from_gtx_lane1_i(13),
      I2 => descrambler_64b66b_gtx0_lane1_i_n_36,
      O => unscrambled_data_i052_out_0
    );
\unscrambled_data_i[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly_14(52),
      I1 => rxdata_from_gtx_lane2_i(13),
      I2 => descrambler_64b66b_gtx0_lane2_i_n_36,
      O => unscrambled_data_i052_out_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0_core is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 191 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 191 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 2 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 2 );
    txp : out STD_LOGIC_VECTOR ( 0 to 2 );
    txn : out STD_LOGIC_VECTOR ( 0 to 2 );
    gt_refclk1 : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 2 );
    mmcm_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    sysreset_to_core : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_to_common_qpllreset_out : out STD_LOGIC;
    gt_qplllock_in : in STD_LOGIC;
    gt_qpllrefclklost_in : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_bresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_bresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane1 : in STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane2 : in STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_rresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_rresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane2 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute BACKWARD_COMP_MODE1 : string;
  attribute BACKWARD_COMP_MODE1 of aurora_64b66b_0_core : entity is "1'b0";
  attribute BACKWARD_COMP_MODE2 : string;
  attribute BACKWARD_COMP_MODE2 of aurora_64b66b_0_core : entity is "1'b0";
  attribute BACKWARD_COMP_MODE3 : string;
  attribute BACKWARD_COMP_MODE3 of aurora_64b66b_0_core : entity is "1'b0";
  attribute CC_FREQ_FACTOR : string;
  attribute CC_FREQ_FACTOR of aurora_64b66b_0_core : entity is "5'b11000";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_0_core : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of aurora_64b66b_0_core : entity is 0;
  attribute INTER_CB_GAP : string;
  attribute INTER_CB_GAP of aurora_64b66b_0_core : entity is "5'b01001";
  attribute SIM_GTXRESET_SPEEDUP : string;
  attribute SIM_GTXRESET_SPEEDUP of aurora_64b66b_0_core : entity is "TRUE";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of aurora_64b66b_0_core : entity is 8;
end aurora_64b66b_0_core;

architecture STRUCTURE of aurora_64b66b_0_core is
  signal \<const0>\ : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_210 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_211 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_212 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_213 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_214 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_215 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_216 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_217 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_218 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_225 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_226 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_227 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_228 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_229 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_230 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_237 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_238 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_239 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_240 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_241 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_242 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_251 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_252 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_253 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_254 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_255 : STD_LOGIC;
  signal aurora_64b66b_0_wrapper_i_n_256 : STD_LOGIC;
  signal aurora_lane_0_i_n_14 : STD_LOGIC;
  signal aurora_lane_1_i_n_76 : STD_LOGIC;
  signal aurora_lane_1_i_n_77 : STD_LOGIC;
  signal aurora_lane_2_i_n_13 : STD_LOGIC;
  signal aurora_lane_2_i_n_78 : STD_LOGIC;
  signal \cbcc_gtx0_i/fifo_dout_i_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \cbcc_gtx0_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cbcc_gtx0_lane1_i/fifo_dout_i_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \cbcc_gtx0_lane1_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cbcc_gtx0_lane2_i/fifo_dout_i_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \cbcc_gtx0_lane2_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch_bond_done_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal chan_bond_reset_i : STD_LOGIC;
  signal \channel_init_sm_i/chan_bond_reset_i\ : STD_LOGIC;
  signal \channel_init_sm_i/wait_for_lane_up_r0\ : STD_LOGIC;
  signal \^channel_up\ : STD_LOGIC;
  signal channel_up_tx_if : STD_LOGIC;
  signal check_polarity_i_0 : STD_LOGIC;
  signal check_polarity_i_1 : STD_LOGIC;
  signal check_polarity_i_2 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal drpaddr_in_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpaddr_in_lane1_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpaddr_in_lane2_i : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal drpdi_in_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_in_lane1_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdi_in_lane2_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane1_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_out_lane2_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_in_i : STD_LOGIC;
  signal drpen_in_lane1_i : STD_LOGIC;
  signal drpen_in_lane2_i : STD_LOGIC;
  signal drprdy_out_i : STD_LOGIC;
  signal drprdy_out_lane1_i : STD_LOGIC;
  signal drprdy_out_lane2_i : STD_LOGIC;
  signal drpwe_in_i : STD_LOGIC;
  signal drpwe_in_lane1_i : STD_LOGIC;
  signal drpwe_in_lane2_i : STD_LOGIC;
  signal en_chan_sync_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal enable_err_detect_i_2 : STD_LOGIC;
  signal enable_err_detect_i_5 : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal gen_ch_bond_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal global_logic_i_n_12 : STD_LOGIC;
  signal global_logic_i_n_24 : STD_LOGIC;
  signal global_logic_i_n_25 : STD_LOGIC;
  signal global_logic_i_n_26 : STD_LOGIC;
  signal global_logic_i_n_27 : STD_LOGIC;
  signal global_logic_i_n_28 : STD_LOGIC;
  signal global_logic_i_n_29 : STD_LOGIC;
  signal global_logic_i_n_30 : STD_LOGIC;
  signal got_idles_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal hard_err_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal illegal_btf_i : STD_LOGIC;
  signal illegal_btf_i_0 : STD_LOGIC;
  signal illegal_btf_i_3 : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0\ : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0_7\ : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0_9\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0_6\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0_8\ : STD_LOGIC;
  signal \^lane_up\ : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \^link_reset_out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal p_1_in_10 : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal p_1_in_11 : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal reset_lanes_i : STD_LOGIC;
  signal rst_drp : STD_LOGIC;
  signal rx_lossofsync_i_0 : STD_LOGIC;
  signal rx_lossofsync_i_1 : STD_LOGIC;
  signal rx_lossofsync_i_2 : STD_LOGIC;
  signal rx_neg_i_0 : STD_LOGIC;
  signal rx_neg_i_1 : STD_LOGIC;
  signal rx_neg_i_2 : STD_LOGIC;
  signal rx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 191 );
  signal rx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal rx_polarity_i_0 : STD_LOGIC;
  signal rx_polarity_i_1 : STD_LOGIC;
  signal rx_polarity_i_2 : STD_LOGIC;
  signal rx_reset_i_0 : STD_LOGIC;
  signal rx_reset_i_1 : STD_LOGIC;
  signal rx_reset_i_2 : STD_LOGIC;
  signal \rx_stream_datapath_i/RX_D0\ : STD_LOGIC;
  signal rxdatavalid_to_lanes_i : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane1_i/tempData08_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_lane2_i/tempData08_out\ : STD_LOGIC;
  signal soft_err_i : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \sym_dec_i/RXDATAVALID_IN_REG\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk_1\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk_4\ : STD_LOGIC;
  signal \^sys_reset_out\ : STD_LOGIC;
  signal sysreset_to_core_sync : STD_LOGIC;
  signal tx_data_i_0 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal tx_data_i_128 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal tx_data_i_64 : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal tx_header_0_i_0 : STD_LOGIC;
  signal tx_header_0_i_1 : STD_LOGIC;
  signal tx_header_0_i_2 : STD_LOGIC;
  signal tx_header_1_i_0 : STD_LOGIC;
  signal tx_header_1_i_1 : STD_LOGIC;
  signal tx_header_1_i_2 : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 191 );
  signal tx_pe_data_v_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_stream_control_sm_i/R0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal txdatavalid_i : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
begin
  channel_up <= \^channel_up\;
  lane_up(0 to 2) <= \^lane_up\(0 to 2);
  link_reset_out <= \^link_reset_out\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bresp_lane1(1) <= \<const0>\;
  s_axi_bresp_lane1(0) <= \<const0>\;
  s_axi_bresp_lane2(1) <= \<const0>\;
  s_axi_bresp_lane2(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15 downto 0) <= \^s_axi_rdata\(15 downto 0);
  s_axi_rdata_lane1(31) <= \<const0>\;
  s_axi_rdata_lane1(30) <= \<const0>\;
  s_axi_rdata_lane1(29) <= \<const0>\;
  s_axi_rdata_lane1(28) <= \<const0>\;
  s_axi_rdata_lane1(27) <= \<const0>\;
  s_axi_rdata_lane1(26) <= \<const0>\;
  s_axi_rdata_lane1(25) <= \<const0>\;
  s_axi_rdata_lane1(24) <= \<const0>\;
  s_axi_rdata_lane1(23) <= \<const0>\;
  s_axi_rdata_lane1(22) <= \<const0>\;
  s_axi_rdata_lane1(21) <= \<const0>\;
  s_axi_rdata_lane1(20) <= \<const0>\;
  s_axi_rdata_lane1(19) <= \<const0>\;
  s_axi_rdata_lane1(18) <= \<const0>\;
  s_axi_rdata_lane1(17) <= \<const0>\;
  s_axi_rdata_lane1(16) <= \<const0>\;
  s_axi_rdata_lane1(15 downto 0) <= \^s_axi_rdata_lane1\(15 downto 0);
  s_axi_rdata_lane2(31) <= \<const0>\;
  s_axi_rdata_lane2(30) <= \<const0>\;
  s_axi_rdata_lane2(29) <= \<const0>\;
  s_axi_rdata_lane2(28) <= \<const0>\;
  s_axi_rdata_lane2(27) <= \<const0>\;
  s_axi_rdata_lane2(26) <= \<const0>\;
  s_axi_rdata_lane2(25) <= \<const0>\;
  s_axi_rdata_lane2(24) <= \<const0>\;
  s_axi_rdata_lane2(23) <= \<const0>\;
  s_axi_rdata_lane2(22) <= \<const0>\;
  s_axi_rdata_lane2(21) <= \<const0>\;
  s_axi_rdata_lane2(20) <= \<const0>\;
  s_axi_rdata_lane2(19) <= \<const0>\;
  s_axi_rdata_lane2(18) <= \<const0>\;
  s_axi_rdata_lane2(17) <= \<const0>\;
  s_axi_rdata_lane2(16) <= \<const0>\;
  s_axi_rdata_lane2(15 downto 0) <= \^s_axi_rdata_lane2\(15 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rresp_lane1(1) <= \<const0>\;
  s_axi_rresp_lane1(0) <= \<const0>\;
  s_axi_rresp_lane2(1) <= \<const0>\;
  s_axi_rresp_lane2(0) <= \<const0>\;
  sys_reset_out <= \^sys_reset_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
aurora_64b66b_0_wrapper_i: entity work.aurora_64b66b_0_WRAPPER
     port map (
      CHANNEL_UP_RX_IF => \^channel_up\,
      CHANNEL_UP_TX_IF => channel_up_tx_if,
      CHAN_BOND_RESET => chan_bond_reset_i,
      D(1) => tx_header_1_i_2,
      D(0) => tx_header_0_i_2,
      DO(63 downto 0) => \cbcc_gtx0_i/fifo_dout_i_0\(63 downto 0),
      DOP(1 downto 0) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      ENABLE_ERR_DETECT_reg => aurora_64b66b_0_wrapper_i_n_254,
      ENABLE_ERR_DETECT_reg_0 => aurora_64b66b_0_wrapper_i_n_255,
      ENABLE_ERR_DETECT_reg_1 => aurora_64b66b_0_wrapper_i_n_256,
      EN_CHAN_SYNC => en_chan_sync_i,
      Q(11) => aurora_64b66b_0_wrapper_i_n_237,
      Q(10) => aurora_64b66b_0_wrapper_i_n_238,
      Q(9) => aurora_64b66b_0_wrapper_i_n_239,
      Q(8) => aurora_64b66b_0_wrapper_i_n_240,
      Q(7) => aurora_64b66b_0_wrapper_i_n_241,
      Q(6) => aurora_64b66b_0_wrapper_i_n_242,
      Q(5) => \scrambler_64b66b_gtx0_lane2_i/p_173_in\,
      Q(4) => \scrambler_64b66b_gtx0_lane2_i/p_169_in\,
      Q(3) => \scrambler_64b66b_gtx0_lane2_i/p_165_in\,
      Q(2) => \scrambler_64b66b_gtx0_lane2_i/p_161_in\,
      Q(1) => \scrambler_64b66b_gtx0_lane2_i/p_157_in\,
      Q(0) => \scrambler_64b66b_gtx0_lane2_i/p_153_in\,
      RX_NEG_OUT_LANE1_reg_0 => rx_neg_i_1,
      RX_NEG_OUT_LANE2_reg_0 => rx_neg_i_0,
      RX_NEG_OUT_reg_0 => rx_neg_i_2,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_lane1_i/tempData020_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_lane1_i/tempData016_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_lane1_i/tempData012_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_lane1_i/tempData08_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_lane1_i/tempData04_out\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_lane1_i/tempData0\,
      \SCRAMBLED_DATA_OUT_reg[5]_0\(5) => \scrambler_64b66b_gtx0_lane2_i/tempData020_out\,
      \SCRAMBLED_DATA_OUT_reg[5]_0\(4) => \scrambler_64b66b_gtx0_lane2_i/tempData016_out\,
      \SCRAMBLED_DATA_OUT_reg[5]_0\(3) => \scrambler_64b66b_gtx0_lane2_i/tempData012_out\,
      \SCRAMBLED_DATA_OUT_reg[5]_0\(2) => \scrambler_64b66b_gtx0_lane2_i/tempData08_out\,
      \SCRAMBLED_DATA_OUT_reg[5]_0\(1) => \scrambler_64b66b_gtx0_lane2_i/tempData04_out\,
      \SCRAMBLED_DATA_OUT_reg[5]_0\(0) => \scrambler_64b66b_gtx0_lane2_i/tempData0\,
      TXDATAVALID_IN => txdatavalid_i,
      ch_bond_done_i(0 to 2) => ch_bond_done_i(0 to 2),
      data_fifo(63 downto 0) => \cbcc_gtx0_lane1_i/fifo_dout_i_0\(63 downto 0),
      data_fifo_0(1 downto 0) => \cbcc_gtx0_lane1_i/p_0_in\(1 downto 0),
      data_fifo_1(63 downto 0) => \cbcc_gtx0_lane2_i/fifo_dout_i_0\(63 downto 0),
      data_fifo_2(1 downto 0) => \cbcc_gtx0_lane2_i/p_0_in\(1 downto 0),
      drp_clk_in => drp_clk_in,
      enable_err_detect_i => enable_err_detect_i,
      enable_err_detect_i_0 => enable_err_detect_i_5,
      enable_err_detect_i_1 => enable_err_detect_i_2,
      fsm_resetdone => fsm_resetdone,
      gt0_drpdo_out(15 downto 0) => drpdo_out_i(15 downto 0),
      gt0_drpen_in => drpen_in_i,
      gt0_drprdy_out => drprdy_out_i,
      gt0_drpwe_in => drpwe_in_i,
      gt1_drpdo_out(15 downto 0) => drpdo_out_lane1_i(15 downto 0),
      gt1_drpen_in => drpen_in_lane1_i,
      gt1_drprdy_out => drprdy_out_lane1_i,
      gt1_drpwe_in => drpwe_in_lane1_i,
      gt2_drpdo_out(15 downto 0) => drpdo_out_lane2_i(15 downto 0),
      gt2_drpen_in => drpen_in_lane2_i,
      gt2_drprdy_out => drprdy_out_lane2_i,
      gt2_drpwe_in => drpwe_in_lane2_i,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad5_in => gt_qpllclk_quad5_in,
      gt_qplllock_in => gt_qplllock_in,
      gt_qpllrefclk_quad5_in => gt_qpllrefclk_quad5_in,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_to_common_qpllreset_out => gt_to_common_qpllreset_out,
      gthe2_i => aurora_64b66b_0_wrapper_i_n_251,
      gthe2_i_0 => aurora_64b66b_0_wrapper_i_n_252,
      gthe2_i_1 => aurora_64b66b_0_wrapper_i_n_253,
      gthe2_i_2(15 downto 0) => drpdi_in_i(15 downto 0),
      gthe2_i_3(8 downto 0) => drpaddr_in_i(8 downto 0),
      gthe2_i_4(15 downto 0) => drpdi_in_lane1_i(15 downto 0),
      gthe2_i_5(8 downto 0) => drpaddr_in_lane1_i(8 downto 0),
      gthe2_i_6(15 downto 0) => drpdi_in_lane2_i(15 downto 0),
      gthe2_i_7(8 downto 0) => drpaddr_in_lane2_i(8 downto 0),
      hold_reg_reg => aurora_64b66b_0_wrapper_i_n_210,
      hold_reg_reg_0 => aurora_64b66b_0_wrapper_i_n_211,
      hold_reg_reg_1 => aurora_64b66b_0_wrapper_i_n_212,
      illegal_btf_i => illegal_btf_i,
      illegal_btf_i_2 => illegal_btf_i_0,
      illegal_btf_i_3 => illegal_btf_i_3,
      in0 => check_polarity_i_2,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      loopback(2 downto 0) => loopback(2 downto 0),
      mmcm_not_locked => mmcm_not_locked,
      rst_drp => rst_drp,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rx_lossofsync_i_2 => rx_lossofsync_i_2,
      rx_reset_i_0 => rx_reset_i_0,
      rx_reset_i_1 => rx_reset_i_1,
      rx_reset_i_2 => rx_reset_i_2,
      rxdatavalid_to_lanes_i => rxdatavalid_to_lanes_i,
      rxn(0 to 2) => rxn(0 to 2),
      rxp(0 to 2) => rxp(0 to 2),
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => rx_polarity_i_2,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_0 => check_polarity_i_1,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_1 => rx_polarity_i_1,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_2 => check_polarity_i_0,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg_3 => rx_polarity_i_0,
      scrambler(11) => aurora_64b66b_0_wrapper_i_n_213,
      scrambler(10) => aurora_64b66b_0_wrapper_i_n_214,
      scrambler(9) => aurora_64b66b_0_wrapper_i_n_215,
      scrambler(8) => aurora_64b66b_0_wrapper_i_n_216,
      scrambler(7) => aurora_64b66b_0_wrapper_i_n_217,
      scrambler(6) => aurora_64b66b_0_wrapper_i_n_218,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      \scrambler_reg[57]\(11) => aurora_64b66b_0_wrapper_i_n_225,
      \scrambler_reg[57]\(10) => aurora_64b66b_0_wrapper_i_n_226,
      \scrambler_reg[57]\(9) => aurora_64b66b_0_wrapper_i_n_227,
      \scrambler_reg[57]\(8) => aurora_64b66b_0_wrapper_i_n_228,
      \scrambler_reg[57]\(7) => aurora_64b66b_0_wrapper_i_n_229,
      \scrambler_reg[57]\(6) => aurora_64b66b_0_wrapper_i_n_230,
      \scrambler_reg[57]\(5) => \scrambler_64b66b_gtx0_lane1_i/p_173_in\,
      \scrambler_reg[57]\(4) => \scrambler_64b66b_gtx0_lane1_i/p_169_in\,
      \scrambler_reg[57]\(3) => \scrambler_64b66b_gtx0_lane1_i/p_165_in\,
      \scrambler_reg[57]\(2) => \scrambler_64b66b_gtx0_lane1_i/p_161_in\,
      \scrambler_reg[57]\(1) => \scrambler_64b66b_gtx0_lane1_i/p_157_in\,
      \scrambler_reg[57]\(0) => \scrambler_64b66b_gtx0_lane1_i/p_153_in\,
      stg1_aurora_64b66b_0_cdc_to_reg => \^sys_reset_out\,
      sync_clk => sync_clk,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_data_i_0(57 downto 0) => tx_data_i_0(63 downto 6),
      tx_data_i_128(57 downto 0) => tx_data_i_128(63 downto 6),
      tx_data_i_64(57 downto 0) => tx_data_i_64(63 downto 6),
      \tx_hdr_lane1_r_reg[1]_0\(1) => tx_header_1_i_1,
      \tx_hdr_lane1_r_reg[1]_0\(0) => tx_header_0_i_1,
      \tx_hdr_lane2_r_reg[1]_0\(1) => tx_header_1_i_0,
      \tx_hdr_lane2_r_reg[1]_0\(0) => tx_header_0_i_0,
      tx_out_clk => tx_out_clk,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn(0 to 2) => txn(0 to 2),
      txp(0 to 2) => txp(0 to 2),
      user_clk => user_clk
    );
aurora_lane_0_i: entity work.aurora_64b66b_0_AURORA_LANE
     port map (
      CHANNEL_UP_TX_IF => channel_up_tx_if,
      D(1) => tx_header_1_i_2,
      D(0) => tx_header_0_i_2,
      DO(63 downto 0) => \cbcc_gtx0_i/fifo_dout_i_0\(63 downto 0),
      DOP(1 downto 0) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      GEN_CH_BOND(0) => gen_ch_bond_i(0),
      HARD_ERR_reg => aurora_64b66b_0_wrapper_i_n_251,
      ILLEGAL_BTF_reg => \^sys_reset_out\,
      Q(59) => tx_pe_data_i(0),
      Q(58) => tx_pe_data_i(1),
      Q(57) => tx_pe_data_i(2),
      Q(56) => tx_pe_data_i(3),
      Q(55) => tx_pe_data_i(4),
      Q(54) => tx_pe_data_i(5),
      Q(53) => tx_pe_data_i(6),
      Q(52) => tx_pe_data_i(7),
      Q(51) => tx_pe_data_i(8),
      Q(50) => tx_pe_data_i(9),
      Q(49) => tx_pe_data_i(10),
      Q(48) => tx_pe_data_i(11),
      Q(47) => tx_pe_data_i(12),
      Q(46) => tx_pe_data_i(13),
      Q(45) => tx_pe_data_i(14),
      Q(44) => tx_pe_data_i(15),
      Q(43) => tx_pe_data_i(16),
      Q(42) => tx_pe_data_i(17),
      Q(41) => tx_pe_data_i(18),
      Q(40) => tx_pe_data_i(19),
      Q(39) => tx_pe_data_i(20),
      Q(38) => tx_pe_data_i(21),
      Q(37) => tx_pe_data_i(22),
      Q(36) => tx_pe_data_i(23),
      Q(35) => tx_pe_data_i(24),
      Q(34) => tx_pe_data_i(25),
      Q(33) => tx_pe_data_i(26),
      Q(32) => tx_pe_data_i(27),
      Q(31) => tx_pe_data_i(28),
      Q(30) => tx_pe_data_i(29),
      Q(29) => tx_pe_data_i(30),
      Q(28) => tx_pe_data_i(31),
      Q(27) => tx_pe_data_i(32),
      Q(26) => tx_pe_data_i(33),
      Q(25) => tx_pe_data_i(34),
      Q(24) => tx_pe_data_i(35),
      Q(23) => tx_pe_data_i(36),
      Q(22) => tx_pe_data_i(37),
      Q(21) => tx_pe_data_i(38),
      Q(20) => tx_pe_data_i(39),
      Q(19) => tx_pe_data_i(40),
      Q(18) => tx_pe_data_i(41),
      Q(17) => tx_pe_data_i(42),
      Q(16) => tx_pe_data_i(43),
      Q(15) => tx_pe_data_i(44),
      Q(14) => tx_pe_data_i(45),
      Q(13) => tx_pe_data_i(46),
      Q(12) => tx_pe_data_i(47),
      Q(11) => tx_pe_data_i(52),
      Q(10) => tx_pe_data_i(53),
      Q(9) => tx_pe_data_i(54),
      Q(8) => tx_pe_data_i(55),
      Q(7) => tx_pe_data_i(56),
      Q(6) => tx_pe_data_i(57),
      Q(5) => tx_pe_data_i(58),
      Q(4) => tx_pe_data_i(59),
      Q(3) => tx_pe_data_i(60),
      Q(2) => tx_pe_data_i(61),
      Q(1) => tx_pe_data_i(62),
      Q(0) => tx_pe_data_i(63),
      RESET => rst_drp,
      RESET_LANES => reset_lanes_i,
      RXDATAVALID_IN_REG => \sym_dec_i/RXDATAVALID_IN_REG\,
      \RX_DATA_REG_reg[0]\ => aurora_64b66b_0_wrapper_i_n_210,
      \RX_PE_DATA_reg[0]\(63) => rx_pe_data_i(0),
      \RX_PE_DATA_reg[0]\(62) => rx_pe_data_i(1),
      \RX_PE_DATA_reg[0]\(61) => rx_pe_data_i(2),
      \RX_PE_DATA_reg[0]\(60) => rx_pe_data_i(3),
      \RX_PE_DATA_reg[0]\(59) => rx_pe_data_i(4),
      \RX_PE_DATA_reg[0]\(58) => rx_pe_data_i(5),
      \RX_PE_DATA_reg[0]\(57) => rx_pe_data_i(6),
      \RX_PE_DATA_reg[0]\(56) => rx_pe_data_i(7),
      \RX_PE_DATA_reg[0]\(55) => rx_pe_data_i(8),
      \RX_PE_DATA_reg[0]\(54) => rx_pe_data_i(9),
      \RX_PE_DATA_reg[0]\(53) => rx_pe_data_i(10),
      \RX_PE_DATA_reg[0]\(52) => rx_pe_data_i(11),
      \RX_PE_DATA_reg[0]\(51) => rx_pe_data_i(12),
      \RX_PE_DATA_reg[0]\(50) => rx_pe_data_i(13),
      \RX_PE_DATA_reg[0]\(49) => rx_pe_data_i(14),
      \RX_PE_DATA_reg[0]\(48) => rx_pe_data_i(15),
      \RX_PE_DATA_reg[0]\(47) => rx_pe_data_i(16),
      \RX_PE_DATA_reg[0]\(46) => rx_pe_data_i(17),
      \RX_PE_DATA_reg[0]\(45) => rx_pe_data_i(18),
      \RX_PE_DATA_reg[0]\(44) => rx_pe_data_i(19),
      \RX_PE_DATA_reg[0]\(43) => rx_pe_data_i(20),
      \RX_PE_DATA_reg[0]\(42) => rx_pe_data_i(21),
      \RX_PE_DATA_reg[0]\(41) => rx_pe_data_i(22),
      \RX_PE_DATA_reg[0]\(40) => rx_pe_data_i(23),
      \RX_PE_DATA_reg[0]\(39) => rx_pe_data_i(24),
      \RX_PE_DATA_reg[0]\(38) => rx_pe_data_i(25),
      \RX_PE_DATA_reg[0]\(37) => rx_pe_data_i(26),
      \RX_PE_DATA_reg[0]\(36) => rx_pe_data_i(27),
      \RX_PE_DATA_reg[0]\(35) => rx_pe_data_i(28),
      \RX_PE_DATA_reg[0]\(34) => rx_pe_data_i(29),
      \RX_PE_DATA_reg[0]\(33) => rx_pe_data_i(30),
      \RX_PE_DATA_reg[0]\(32) => rx_pe_data_i(31),
      \RX_PE_DATA_reg[0]\(31) => rx_pe_data_i(32),
      \RX_PE_DATA_reg[0]\(30) => rx_pe_data_i(33),
      \RX_PE_DATA_reg[0]\(29) => rx_pe_data_i(34),
      \RX_PE_DATA_reg[0]\(28) => rx_pe_data_i(35),
      \RX_PE_DATA_reg[0]\(27) => rx_pe_data_i(36),
      \RX_PE_DATA_reg[0]\(26) => rx_pe_data_i(37),
      \RX_PE_DATA_reg[0]\(25) => rx_pe_data_i(38),
      \RX_PE_DATA_reg[0]\(24) => rx_pe_data_i(39),
      \RX_PE_DATA_reg[0]\(23) => rx_pe_data_i(40),
      \RX_PE_DATA_reg[0]\(22) => rx_pe_data_i(41),
      \RX_PE_DATA_reg[0]\(21) => rx_pe_data_i(42),
      \RX_PE_DATA_reg[0]\(20) => rx_pe_data_i(43),
      \RX_PE_DATA_reg[0]\(19) => rx_pe_data_i(44),
      \RX_PE_DATA_reg[0]\(18) => rx_pe_data_i(45),
      \RX_PE_DATA_reg[0]\(17) => rx_pe_data_i(46),
      \RX_PE_DATA_reg[0]\(16) => rx_pe_data_i(47),
      \RX_PE_DATA_reg[0]\(15) => rx_pe_data_i(48),
      \RX_PE_DATA_reg[0]\(14) => rx_pe_data_i(49),
      \RX_PE_DATA_reg[0]\(13) => rx_pe_data_i(50),
      \RX_PE_DATA_reg[0]\(12) => rx_pe_data_i(51),
      \RX_PE_DATA_reg[0]\(11) => rx_pe_data_i(52),
      \RX_PE_DATA_reg[0]\(10) => rx_pe_data_i(53),
      \RX_PE_DATA_reg[0]\(9) => rx_pe_data_i(54),
      \RX_PE_DATA_reg[0]\(8) => rx_pe_data_i(55),
      \RX_PE_DATA_reg[0]\(7) => rx_pe_data_i(56),
      \RX_PE_DATA_reg[0]\(6) => rx_pe_data_i(57),
      \RX_PE_DATA_reg[0]\(5) => rx_pe_data_i(58),
      \RX_PE_DATA_reg[0]\(4) => rx_pe_data_i(59),
      \RX_PE_DATA_reg[0]\(3) => rx_pe_data_i(60),
      \RX_PE_DATA_reg[0]\(2) => rx_pe_data_i(61),
      \RX_PE_DATA_reg[0]\(1) => rx_pe_data_i(62),
      \RX_PE_DATA_reg[0]\(0) => rx_pe_data_i(63),
      SOFT_ERR_reg => aurora_64b66b_0_wrapper_i_n_254,
      \TX_DATA_reg[55]\(3 downto 0) => p_1_in_11(55 downto 52),
      \TX_DATA_reg[59]\ => global_logic_i_n_26,
      \TX_DATA_reg[63]\(57 downto 0) => tx_data_i_128(63 downto 6),
      \TX_DATA_reg[63]_0\ => global_logic_i_n_25,
      TX_HEADER_1_reg => global_logic_i_n_12,
      enable_err_detect_i => enable_err_detect_i,
      gen_cc_i(0) => gen_cc_i(0),
      got_idles_i(0) => got_idles_i(0),
      hard_err_i(0) => hard_err_i(0),
      illegal_btf_i => illegal_btf_i,
      in0 => check_polarity_i_2,
      lane_up_flop_i => \^lane_up\(0),
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0_9\,
      \remote_rdy_cntr_reg[1]\ => aurora_lane_0_i_n_14,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0_8\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i_2 => rx_lossofsync_i_2,
      rx_pe_data_v_i(0) => rx_pe_data_v_i(0),
      rx_polarity_r_reg => rx_polarity_i_2,
      rx_reset_i_2 => rx_reset_i_2,
      rxdatavalid_to_lanes_i => rxdatavalid_to_lanes_i,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => rx_neg_i_2,
      scrambler(11) => aurora_64b66b_0_wrapper_i_n_213,
      scrambler(10) => aurora_64b66b_0_wrapper_i_n_214,
      scrambler(9) => aurora_64b66b_0_wrapper_i_n_215,
      scrambler(8) => aurora_64b66b_0_wrapper_i_n_216,
      scrambler(7) => aurora_64b66b_0_wrapper_i_n_217,
      scrambler(6) => aurora_64b66b_0_wrapper_i_n_218,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      soft_err_i(0) => soft_err_i(0),
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
aurora_lane_1_i: entity work.aurora_64b66b_0_AURORA_LANE_0
     port map (
      CHANNEL_UP_TX_IF => channel_up_tx_if,
      D(3 downto 0) => p_1_in_10(55 downto 52),
      GEN_CH_BOND(0) => gen_ch_bond_i(0),
      HARD_ERR_reg => aurora_64b66b_0_wrapper_i_n_253,
      Q(59) => tx_pe_data_i(64),
      Q(58) => tx_pe_data_i(65),
      Q(57) => tx_pe_data_i(66),
      Q(56) => tx_pe_data_i(67),
      Q(55) => tx_pe_data_i(68),
      Q(54) => tx_pe_data_i(69),
      Q(53) => tx_pe_data_i(70),
      Q(52) => tx_pe_data_i(71),
      Q(51) => tx_pe_data_i(72),
      Q(50) => tx_pe_data_i(73),
      Q(49) => tx_pe_data_i(74),
      Q(48) => tx_pe_data_i(75),
      Q(47) => tx_pe_data_i(76),
      Q(46) => tx_pe_data_i(77),
      Q(45) => tx_pe_data_i(78),
      Q(44) => tx_pe_data_i(79),
      Q(43) => tx_pe_data_i(80),
      Q(42) => tx_pe_data_i(81),
      Q(41) => tx_pe_data_i(82),
      Q(40) => tx_pe_data_i(83),
      Q(39) => tx_pe_data_i(84),
      Q(38) => tx_pe_data_i(85),
      Q(37) => tx_pe_data_i(86),
      Q(36) => tx_pe_data_i(87),
      Q(35) => tx_pe_data_i(88),
      Q(34) => tx_pe_data_i(89),
      Q(33) => tx_pe_data_i(90),
      Q(32) => tx_pe_data_i(91),
      Q(31) => tx_pe_data_i(92),
      Q(30) => tx_pe_data_i(93),
      Q(29) => tx_pe_data_i(94),
      Q(28) => tx_pe_data_i(95),
      Q(27) => tx_pe_data_i(96),
      Q(26) => tx_pe_data_i(97),
      Q(25) => tx_pe_data_i(98),
      Q(24) => tx_pe_data_i(99),
      Q(23) => tx_pe_data_i(100),
      Q(22) => tx_pe_data_i(101),
      Q(21) => tx_pe_data_i(102),
      Q(20) => tx_pe_data_i(103),
      Q(19) => tx_pe_data_i(104),
      Q(18) => tx_pe_data_i(105),
      Q(17) => tx_pe_data_i(106),
      Q(16) => tx_pe_data_i(107),
      Q(15) => tx_pe_data_i(108),
      Q(14) => tx_pe_data_i(109),
      Q(13) => tx_pe_data_i(110),
      Q(12) => tx_pe_data_i(111),
      Q(11) => tx_pe_data_i(116),
      Q(10) => tx_pe_data_i(117),
      Q(9) => tx_pe_data_i(118),
      Q(8) => tx_pe_data_i(119),
      Q(7) => tx_pe_data_i(120),
      Q(6) => tx_pe_data_i(121),
      Q(5) => tx_pe_data_i(122),
      Q(4) => tx_pe_data_i(123),
      Q(3) => tx_pe_data_i(124),
      Q(2) => tx_pe_data_i(125),
      Q(1) => tx_pe_data_i(126),
      Q(0) => tx_pe_data_i(127),
      RESET => rst_drp,
      RESET_LANES => reset_lanes_i,
      RXDATAVALID_IN_REG => \sym_dec_i/RXDATAVALID_IN_REG\,
      \RX_DATA_REG_reg[0]\ => aurora_64b66b_0_wrapper_i_n_211,
      \RX_DATA_REG_reg[63]\(63 downto 0) => \cbcc_gtx0_lane1_i/fifo_dout_i_0\(63 downto 0),
      RX_HEADER_1_REG_reg(1 downto 0) => \cbcc_gtx0_lane1_i/p_0_in\(1 downto 0),
      RX_IDLE_reg => \^sys_reset_out\,
      \RX_PE_DATA_reg[0]\(63) => rx_pe_data_i(64),
      \RX_PE_DATA_reg[0]\(62) => rx_pe_data_i(65),
      \RX_PE_DATA_reg[0]\(61) => rx_pe_data_i(66),
      \RX_PE_DATA_reg[0]\(60) => rx_pe_data_i(67),
      \RX_PE_DATA_reg[0]\(59) => rx_pe_data_i(68),
      \RX_PE_DATA_reg[0]\(58) => rx_pe_data_i(69),
      \RX_PE_DATA_reg[0]\(57) => rx_pe_data_i(70),
      \RX_PE_DATA_reg[0]\(56) => rx_pe_data_i(71),
      \RX_PE_DATA_reg[0]\(55) => rx_pe_data_i(72),
      \RX_PE_DATA_reg[0]\(54) => rx_pe_data_i(73),
      \RX_PE_DATA_reg[0]\(53) => rx_pe_data_i(74),
      \RX_PE_DATA_reg[0]\(52) => rx_pe_data_i(75),
      \RX_PE_DATA_reg[0]\(51) => rx_pe_data_i(76),
      \RX_PE_DATA_reg[0]\(50) => rx_pe_data_i(77),
      \RX_PE_DATA_reg[0]\(49) => rx_pe_data_i(78),
      \RX_PE_DATA_reg[0]\(48) => rx_pe_data_i(79),
      \RX_PE_DATA_reg[0]\(47) => rx_pe_data_i(80),
      \RX_PE_DATA_reg[0]\(46) => rx_pe_data_i(81),
      \RX_PE_DATA_reg[0]\(45) => rx_pe_data_i(82),
      \RX_PE_DATA_reg[0]\(44) => rx_pe_data_i(83),
      \RX_PE_DATA_reg[0]\(43) => rx_pe_data_i(84),
      \RX_PE_DATA_reg[0]\(42) => rx_pe_data_i(85),
      \RX_PE_DATA_reg[0]\(41) => rx_pe_data_i(86),
      \RX_PE_DATA_reg[0]\(40) => rx_pe_data_i(87),
      \RX_PE_DATA_reg[0]\(39) => rx_pe_data_i(88),
      \RX_PE_DATA_reg[0]\(38) => rx_pe_data_i(89),
      \RX_PE_DATA_reg[0]\(37) => rx_pe_data_i(90),
      \RX_PE_DATA_reg[0]\(36) => rx_pe_data_i(91),
      \RX_PE_DATA_reg[0]\(35) => rx_pe_data_i(92),
      \RX_PE_DATA_reg[0]\(34) => rx_pe_data_i(93),
      \RX_PE_DATA_reg[0]\(33) => rx_pe_data_i(94),
      \RX_PE_DATA_reg[0]\(32) => rx_pe_data_i(95),
      \RX_PE_DATA_reg[0]\(31) => rx_pe_data_i(96),
      \RX_PE_DATA_reg[0]\(30) => rx_pe_data_i(97),
      \RX_PE_DATA_reg[0]\(29) => rx_pe_data_i(98),
      \RX_PE_DATA_reg[0]\(28) => rx_pe_data_i(99),
      \RX_PE_DATA_reg[0]\(27) => rx_pe_data_i(100),
      \RX_PE_DATA_reg[0]\(26) => rx_pe_data_i(101),
      \RX_PE_DATA_reg[0]\(25) => rx_pe_data_i(102),
      \RX_PE_DATA_reg[0]\(24) => rx_pe_data_i(103),
      \RX_PE_DATA_reg[0]\(23) => rx_pe_data_i(104),
      \RX_PE_DATA_reg[0]\(22) => rx_pe_data_i(105),
      \RX_PE_DATA_reg[0]\(21) => rx_pe_data_i(106),
      \RX_PE_DATA_reg[0]\(20) => rx_pe_data_i(107),
      \RX_PE_DATA_reg[0]\(19) => rx_pe_data_i(108),
      \RX_PE_DATA_reg[0]\(18) => rx_pe_data_i(109),
      \RX_PE_DATA_reg[0]\(17) => rx_pe_data_i(110),
      \RX_PE_DATA_reg[0]\(16) => rx_pe_data_i(111),
      \RX_PE_DATA_reg[0]\(15) => rx_pe_data_i(112),
      \RX_PE_DATA_reg[0]\(14) => rx_pe_data_i(113),
      \RX_PE_DATA_reg[0]\(13) => rx_pe_data_i(114),
      \RX_PE_DATA_reg[0]\(12) => rx_pe_data_i(115),
      \RX_PE_DATA_reg[0]\(11) => rx_pe_data_i(116),
      \RX_PE_DATA_reg[0]\(10) => rx_pe_data_i(117),
      \RX_PE_DATA_reg[0]\(9) => rx_pe_data_i(118),
      \RX_PE_DATA_reg[0]\(8) => rx_pe_data_i(119),
      \RX_PE_DATA_reg[0]\(7) => rx_pe_data_i(120),
      \RX_PE_DATA_reg[0]\(6) => rx_pe_data_i(121),
      \RX_PE_DATA_reg[0]\(5) => rx_pe_data_i(122),
      \RX_PE_DATA_reg[0]\(4) => rx_pe_data_i(123),
      \RX_PE_DATA_reg[0]\(3) => rx_pe_data_i(124),
      \RX_PE_DATA_reg[0]\(2) => rx_pe_data_i(125),
      \RX_PE_DATA_reg[0]\(1) => rx_pe_data_i(126),
      \RX_PE_DATA_reg[0]\(0) => rx_pe_data_i(127),
      \SCRAMBLED_DATA_OUT_reg[5]\(11) => aurora_64b66b_0_wrapper_i_n_225,
      \SCRAMBLED_DATA_OUT_reg[5]\(10) => aurora_64b66b_0_wrapper_i_n_226,
      \SCRAMBLED_DATA_OUT_reg[5]\(9) => aurora_64b66b_0_wrapper_i_n_227,
      \SCRAMBLED_DATA_OUT_reg[5]\(8) => aurora_64b66b_0_wrapper_i_n_228,
      \SCRAMBLED_DATA_OUT_reg[5]\(7) => aurora_64b66b_0_wrapper_i_n_229,
      \SCRAMBLED_DATA_OUT_reg[5]\(6) => aurora_64b66b_0_wrapper_i_n_230,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_lane1_i/p_173_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_lane1_i/p_169_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_lane1_i/p_165_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_lane1_i/p_161_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_lane1_i/p_157_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_lane1_i/p_153_in\,
      \^soft_err_reg\ => aurora_lane_1_i_n_76,
      SOFT_ERR_reg_0 => aurora_64b66b_0_wrapper_i_n_255,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_lane1_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_lane1_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_lane1_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_lane1_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_lane1_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_lane1_i/tempData0\,
      \TX_DATA_reg[59]\ => global_logic_i_n_28,
      \TX_DATA_reg[63]\(57 downto 0) => tx_data_i_64(63 downto 6),
      \TX_DATA_reg[63]_0\ => global_logic_i_n_27,
      TX_HEADER_1_reg(1) => tx_header_1_i_1,
      TX_HEADER_1_reg(0) => tx_header_0_i_1,
      TX_HEADER_1_reg_0 => global_logic_i_n_12,
      check_polarity_r_reg => check_polarity_i_1,
      enable_err_detect_i => enable_err_detect_i_2,
      gen_cc_i(0) => gen_cc_i(1),
      got_idles_i(0) => got_idles_i(1),
      hard_err_i(0) => hard_err_i(1),
      illegal_btf_i => illegal_btf_i_0,
      lane_up_flop_i => \^lane_up\(1),
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0_7\,
      \remote_rdy_cntr_reg[1]\ => aurora_lane_1_i_n_77,
      remote_ready_r_reg => aurora_lane_0_i_n_14,
      remote_ready_r_reg_0 => aurora_lane_2_i_n_13,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0_6\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_1\,
      rx_lossofsync_i_1 => rx_lossofsync_i_1,
      rx_pe_data_v_i(0) => rx_pe_data_v_i(1),
      rx_polarity_r_reg => rx_polarity_i_1,
      rx_reset_i_1 => rx_reset_i_1,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => rx_neg_i_1,
      soft_err_reg(1) => soft_err_i(0),
      soft_err_reg(0) => soft_err_i(2),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
aurora_lane_2_i: entity work.aurora_64b66b_0_AURORA_LANE_1
     port map (
      CHANNEL_UP_TX_IF => channel_up_tx_if,
      D(3 downto 0) => p_1_in(55 downto 52),
      GEN_CH_BOND(0) => gen_ch_bond_i(0),
      HARD_ERR_reg => aurora_64b66b_0_wrapper_i_n_252,
      ILLEGAL_BTF_reg => \^sys_reset_out\,
      Q(59) => tx_pe_data_i(128),
      Q(58) => tx_pe_data_i(129),
      Q(57) => tx_pe_data_i(130),
      Q(56) => tx_pe_data_i(131),
      Q(55) => tx_pe_data_i(132),
      Q(54) => tx_pe_data_i(133),
      Q(53) => tx_pe_data_i(134),
      Q(52) => tx_pe_data_i(135),
      Q(51) => tx_pe_data_i(136),
      Q(50) => tx_pe_data_i(137),
      Q(49) => tx_pe_data_i(138),
      Q(48) => tx_pe_data_i(139),
      Q(47) => tx_pe_data_i(140),
      Q(46) => tx_pe_data_i(141),
      Q(45) => tx_pe_data_i(142),
      Q(44) => tx_pe_data_i(143),
      Q(43) => tx_pe_data_i(144),
      Q(42) => tx_pe_data_i(145),
      Q(41) => tx_pe_data_i(146),
      Q(40) => tx_pe_data_i(147),
      Q(39) => tx_pe_data_i(148),
      Q(38) => tx_pe_data_i(149),
      Q(37) => tx_pe_data_i(150),
      Q(36) => tx_pe_data_i(151),
      Q(35) => tx_pe_data_i(152),
      Q(34) => tx_pe_data_i(153),
      Q(33) => tx_pe_data_i(154),
      Q(32) => tx_pe_data_i(155),
      Q(31) => tx_pe_data_i(156),
      Q(30) => tx_pe_data_i(157),
      Q(29) => tx_pe_data_i(158),
      Q(28) => tx_pe_data_i(159),
      Q(27) => tx_pe_data_i(160),
      Q(26) => tx_pe_data_i(161),
      Q(25) => tx_pe_data_i(162),
      Q(24) => tx_pe_data_i(163),
      Q(23) => tx_pe_data_i(164),
      Q(22) => tx_pe_data_i(165),
      Q(21) => tx_pe_data_i(166),
      Q(20) => tx_pe_data_i(167),
      Q(19) => tx_pe_data_i(168),
      Q(18) => tx_pe_data_i(169),
      Q(17) => tx_pe_data_i(170),
      Q(16) => tx_pe_data_i(171),
      Q(15) => tx_pe_data_i(172),
      Q(14) => tx_pe_data_i(173),
      Q(13) => tx_pe_data_i(174),
      Q(12) => tx_pe_data_i(175),
      Q(11) => tx_pe_data_i(180),
      Q(10) => tx_pe_data_i(181),
      Q(9) => tx_pe_data_i(182),
      Q(8) => tx_pe_data_i(183),
      Q(7) => tx_pe_data_i(184),
      Q(6) => tx_pe_data_i(185),
      Q(5) => tx_pe_data_i(186),
      Q(4) => tx_pe_data_i(187),
      Q(3) => tx_pe_data_i(188),
      Q(2) => tx_pe_data_i(189),
      Q(1) => tx_pe_data_i(190),
      Q(0) => tx_pe_data_i(191),
      RESET => rst_drp,
      RESET_LANES => reset_lanes_i,
      RXDATAVALID_IN_REG => \sym_dec_i/RXDATAVALID_IN_REG\,
      \RX_DATA_REG_reg[0]\ => aurora_64b66b_0_wrapper_i_n_212,
      \RX_DATA_REG_reg[63]\(63 downto 0) => \cbcc_gtx0_lane2_i/fifo_dout_i_0\(63 downto 0),
      RX_HEADER_1_REG_reg(1 downto 0) => \cbcc_gtx0_lane2_i/p_0_in\(1 downto 0),
      \RX_PE_DATA_reg[0]\(63) => rx_pe_data_i(128),
      \RX_PE_DATA_reg[0]\(62) => rx_pe_data_i(129),
      \RX_PE_DATA_reg[0]\(61) => rx_pe_data_i(130),
      \RX_PE_DATA_reg[0]\(60) => rx_pe_data_i(131),
      \RX_PE_DATA_reg[0]\(59) => rx_pe_data_i(132),
      \RX_PE_DATA_reg[0]\(58) => rx_pe_data_i(133),
      \RX_PE_DATA_reg[0]\(57) => rx_pe_data_i(134),
      \RX_PE_DATA_reg[0]\(56) => rx_pe_data_i(135),
      \RX_PE_DATA_reg[0]\(55) => rx_pe_data_i(136),
      \RX_PE_DATA_reg[0]\(54) => rx_pe_data_i(137),
      \RX_PE_DATA_reg[0]\(53) => rx_pe_data_i(138),
      \RX_PE_DATA_reg[0]\(52) => rx_pe_data_i(139),
      \RX_PE_DATA_reg[0]\(51) => rx_pe_data_i(140),
      \RX_PE_DATA_reg[0]\(50) => rx_pe_data_i(141),
      \RX_PE_DATA_reg[0]\(49) => rx_pe_data_i(142),
      \RX_PE_DATA_reg[0]\(48) => rx_pe_data_i(143),
      \RX_PE_DATA_reg[0]\(47) => rx_pe_data_i(144),
      \RX_PE_DATA_reg[0]\(46) => rx_pe_data_i(145),
      \RX_PE_DATA_reg[0]\(45) => rx_pe_data_i(146),
      \RX_PE_DATA_reg[0]\(44) => rx_pe_data_i(147),
      \RX_PE_DATA_reg[0]\(43) => rx_pe_data_i(148),
      \RX_PE_DATA_reg[0]\(42) => rx_pe_data_i(149),
      \RX_PE_DATA_reg[0]\(41) => rx_pe_data_i(150),
      \RX_PE_DATA_reg[0]\(40) => rx_pe_data_i(151),
      \RX_PE_DATA_reg[0]\(39) => rx_pe_data_i(152),
      \RX_PE_DATA_reg[0]\(38) => rx_pe_data_i(153),
      \RX_PE_DATA_reg[0]\(37) => rx_pe_data_i(154),
      \RX_PE_DATA_reg[0]\(36) => rx_pe_data_i(155),
      \RX_PE_DATA_reg[0]\(35) => rx_pe_data_i(156),
      \RX_PE_DATA_reg[0]\(34) => rx_pe_data_i(157),
      \RX_PE_DATA_reg[0]\(33) => rx_pe_data_i(158),
      \RX_PE_DATA_reg[0]\(32) => rx_pe_data_i(159),
      \RX_PE_DATA_reg[0]\(31) => rx_pe_data_i(160),
      \RX_PE_DATA_reg[0]\(30) => rx_pe_data_i(161),
      \RX_PE_DATA_reg[0]\(29) => rx_pe_data_i(162),
      \RX_PE_DATA_reg[0]\(28) => rx_pe_data_i(163),
      \RX_PE_DATA_reg[0]\(27) => rx_pe_data_i(164),
      \RX_PE_DATA_reg[0]\(26) => rx_pe_data_i(165),
      \RX_PE_DATA_reg[0]\(25) => rx_pe_data_i(166),
      \RX_PE_DATA_reg[0]\(24) => rx_pe_data_i(167),
      \RX_PE_DATA_reg[0]\(23) => rx_pe_data_i(168),
      \RX_PE_DATA_reg[0]\(22) => rx_pe_data_i(169),
      \RX_PE_DATA_reg[0]\(21) => rx_pe_data_i(170),
      \RX_PE_DATA_reg[0]\(20) => rx_pe_data_i(171),
      \RX_PE_DATA_reg[0]\(19) => rx_pe_data_i(172),
      \RX_PE_DATA_reg[0]\(18) => rx_pe_data_i(173),
      \RX_PE_DATA_reg[0]\(17) => rx_pe_data_i(174),
      \RX_PE_DATA_reg[0]\(16) => rx_pe_data_i(175),
      \RX_PE_DATA_reg[0]\(15) => rx_pe_data_i(176),
      \RX_PE_DATA_reg[0]\(14) => rx_pe_data_i(177),
      \RX_PE_DATA_reg[0]\(13) => rx_pe_data_i(178),
      \RX_PE_DATA_reg[0]\(12) => rx_pe_data_i(179),
      \RX_PE_DATA_reg[0]\(11) => rx_pe_data_i(180),
      \RX_PE_DATA_reg[0]\(10) => rx_pe_data_i(181),
      \RX_PE_DATA_reg[0]\(9) => rx_pe_data_i(182),
      \RX_PE_DATA_reg[0]\(8) => rx_pe_data_i(183),
      \RX_PE_DATA_reg[0]\(7) => rx_pe_data_i(184),
      \RX_PE_DATA_reg[0]\(6) => rx_pe_data_i(185),
      \RX_PE_DATA_reg[0]\(5) => rx_pe_data_i(186),
      \RX_PE_DATA_reg[0]\(4) => rx_pe_data_i(187),
      \RX_PE_DATA_reg[0]\(3) => rx_pe_data_i(188),
      \RX_PE_DATA_reg[0]\(2) => rx_pe_data_i(189),
      \RX_PE_DATA_reg[0]\(1) => rx_pe_data_i(190),
      \RX_PE_DATA_reg[0]\(0) => rx_pe_data_i(191),
      \SCRAMBLED_DATA_OUT_reg[5]\(11) => aurora_64b66b_0_wrapper_i_n_237,
      \SCRAMBLED_DATA_OUT_reg[5]\(10) => aurora_64b66b_0_wrapper_i_n_238,
      \SCRAMBLED_DATA_OUT_reg[5]\(9) => aurora_64b66b_0_wrapper_i_n_239,
      \SCRAMBLED_DATA_OUT_reg[5]\(8) => aurora_64b66b_0_wrapper_i_n_240,
      \SCRAMBLED_DATA_OUT_reg[5]\(7) => aurora_64b66b_0_wrapper_i_n_241,
      \SCRAMBLED_DATA_OUT_reg[5]\(6) => aurora_64b66b_0_wrapper_i_n_242,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_lane2_i/p_173_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_lane2_i/p_169_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_lane2_i/p_165_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_lane2_i/p_161_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_lane2_i/p_157_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_lane2_i/p_153_in\,
      SOFT_ERR_reg(0) => soft_err_i(2),
      SOFT_ERR_reg_0 => aurora_64b66b_0_wrapper_i_n_256,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_lane2_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_lane2_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_lane2_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_lane2_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_lane2_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_lane2_i/tempData0\,
      \TX_DATA_reg[59]\ => global_logic_i_n_30,
      \TX_DATA_reg[63]\(57 downto 0) => tx_data_i_0(63 downto 6),
      \TX_DATA_reg[63]_0\ => global_logic_i_n_29,
      TX_HEADER_1_reg(1) => tx_header_1_i_0,
      TX_HEADER_1_reg(0) => tx_header_0_i_0,
      TX_HEADER_1_reg_0 => global_logic_i_n_12,
      \chan_bond_timer_reg[0]\ => \^lane_up\(1),
      \chan_bond_timer_reg[0]_0\ => \^lane_up\(0),
      check_polarity_r_reg => check_polarity_i_0,
      enable_err_detect_i => enable_err_detect_i_5,
      gen_cc_i(0) => gen_cc_i(2),
      got_idles_i(0) => got_idles_i(2),
      hard_err_i(0) => hard_err_i(2),
      illegal_btf_i => illegal_btf_i_3,
      lane_up_flop_i => \^lane_up\(2),
      lane_up_flop_i_0 => aurora_lane_2_i_n_78,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      \remote_rdy_cntr_reg[1]\ => aurora_lane_2_i_n_13,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk_4\,
      rx_lossofsync_i_0 => rx_lossofsync_i_0,
      rx_pe_data_v_i(0) => rx_pe_data_v_i(2),
      rx_polarity_r_reg => rx_polarity_i_0,
      rx_reset_i_0 => rx_reset_i_0,
      s_level_out_d1_aurora_64b66b_0_cdc_to_reg => rx_neg_i_0,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk
    );
axi_to_drp_i: entity work.aurora_64b66b_0_AXI_TO_DRP
     port map (
      DRPADDR_IN(8 downto 0) => drpaddr_in_i(8 downto 0),
      DRPADDR_IN_LANE1(8 downto 0) => drpaddr_in_lane1_i(8 downto 0),
      DRPADDR_IN_LANE2(8 downto 0) => drpaddr_in_lane2_i(8 downto 0),
      DRPDI_IN(15 downto 0) => drpdi_in_i(15 downto 0),
      DRPDI_IN_LANE1(15 downto 0) => drpdi_in_lane1_i(15 downto 0),
      DRPDI_IN_LANE2(15 downto 0) => drpdi_in_lane2_i(15 downto 0),
      DRPDO_OUT(15 downto 0) => drpdo_out_i(15 downto 0),
      DRPDO_OUT_LANE1(15 downto 0) => drpdo_out_lane1_i(15 downto 0),
      DRPDO_OUT_LANE2(15 downto 0) => drpdo_out_lane2_i(15 downto 0),
      DRPRDY_OUT => drprdy_out_i,
      DRPRDY_OUT_LANE1 => drprdy_out_lane1_i,
      DRPRDY_OUT_LANE2 => drprdy_out_lane2_i,
      RESET => rst_drp,
      drp_clk_in => drp_clk_in,
      gt0_drpen_in => drpen_in_i,
      gt0_drpwe_in => drpwe_in_i,
      gt1_drpen_in => drpen_in_lane1_i,
      gt1_drpwe_in => drpwe_in_lane1_i,
      gt2_drpen_in => drpen_in_lane2_i,
      gt2_drpwe_in => drpwe_in_lane2_i,
      s_axi_araddr(8 downto 0) => s_axi_araddr(10 downto 2),
      s_axi_araddr_lane1(8 downto 0) => s_axi_araddr_lane1(10 downto 2),
      s_axi_araddr_lane2(8 downto 0) => s_axi_araddr_lane2(10 downto 2),
      s_axi_arready => s_axi_arready,
      s_axi_arready_lane1 => s_axi_arready_lane1,
      s_axi_arready_lane2 => s_axi_arready_lane2,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_lane1 => s_axi_arvalid_lane1,
      s_axi_arvalid_lane2 => s_axi_arvalid_lane2,
      s_axi_awaddr(8 downto 0) => s_axi_awaddr(10 downto 2),
      s_axi_awaddr_lane1(8 downto 0) => s_axi_awaddr_lane1(10 downto 2),
      s_axi_awaddr_lane2(8 downto 0) => s_axi_awaddr_lane2(10 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awready_lane1 => s_axi_awready_lane1,
      s_axi_awready_lane2 => s_axi_awready_lane2,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_lane1 => s_axi_awvalid_lane1,
      s_axi_awvalid_lane2 => s_axi_awvalid_lane2,
      s_axi_bready => s_axi_bready,
      s_axi_bready_lane1 => s_axi_bready_lane1,
      s_axi_bready_lane2 => s_axi_bready_lane2,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_lane1 => s_axi_bvalid_lane1,
      s_axi_bvalid_lane2 => s_axi_bvalid_lane2,
      s_axi_rdata(15 downto 0) => \^s_axi_rdata\(15 downto 0),
      s_axi_rdata_lane1(15 downto 0) => \^s_axi_rdata_lane1\(15 downto 0),
      s_axi_rdata_lane2(15 downto 0) => \^s_axi_rdata_lane2\(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_lane1 => s_axi_rready_lane1,
      s_axi_rready_lane2 => s_axi_rready_lane2,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_lane1 => s_axi_rvalid_lane1,
      s_axi_rvalid_lane2 => s_axi_rvalid_lane2,
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wdata_lane1(15 downto 0) => s_axi_wdata_lane1(15 downto 0),
      s_axi_wdata_lane2(15 downto 0) => s_axi_wdata_lane2(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_lane1 => s_axi_wready_lane1,
      s_axi_wready_lane2 => s_axi_wready_lane2,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_lane1 => s_axi_wvalid_lane1,
      s_axi_wvalid_lane2 => s_axi_wvalid_lane2
    );
core_reset_logic_i: entity work.aurora_64b66b_0_RESET_LOGIC
     port map (
      SYSTEM_RESET_reg_0 => \^sys_reset_out\,
      chan_bond_reset_i => \channel_init_sm_i/chan_bond_reset_i\,
      fsm_resetdone => fsm_resetdone,
      hard_err_i(0 to 2) => hard_err_i(0 to 2),
      lane_up(0) => \^lane_up\(2),
      link_reset_out => \^link_reset_out\,
      power_down => power_down,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0_9\,
      ready_r_reg0_0 => \lane_init_sm_i/ready_r_reg0_7\,
      ready_r_reg0_2 => \lane_init_sm_i/ready_r_reg0\,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0_8\,
      reset_count_r0_1 => \lane_init_sm_i/reset_count_r0_6\,
      reset_count_r0_3 => \lane_init_sm_i/reset_count_r0\,
      rx_reset_i_0 => rx_reset_i_0,
      rx_reset_i_1 => rx_reset_i_1,
      rx_reset_i_2 => rx_reset_i_2,
      sysreset_to_core_sync => sysreset_to_core_sync,
      user_clk => user_clk,
      wait_for_lane_up_r0 => \channel_init_sm_i/wait_for_lane_up_r0\,
      wait_for_lane_up_r_reg => \^lane_up\(0),
      wait_for_lane_up_r_reg_0 => \^lane_up\(1)
    );
global_logic_i: entity work.aurora_64b66b_0_GLOBAL_LOGIC
     port map (
      CHANNEL_UP_RX_IF => \^channel_up\,
      CHANNEL_UP_RX_IF_reg => \^sys_reset_out\,
      CHANNEL_UP_TX_IF => channel_up_tx_if,
      CHAN_BOND_RESET => chan_bond_reset_i,
      D(3 downto 0) => p_1_in_10(55 downto 52),
      E(0) => \rx_stream_datapath_i/RX_D0\,
      EN_CHAN_SYNC => en_chan_sync_i,
      GEN_CH_BOND(0) => gen_ch_bond_i(0),
      Q(11) => tx_pe_data_i(48),
      Q(10) => tx_pe_data_i(49),
      Q(9) => tx_pe_data_i(50),
      Q(8) => tx_pe_data_i(51),
      Q(7) => tx_pe_data_i(112),
      Q(6) => tx_pe_data_i(113),
      Q(5) => tx_pe_data_i(114),
      Q(4) => tx_pe_data_i(115),
      Q(3) => tx_pe_data_i(176),
      Q(2) => tx_pe_data_i(177),
      Q(1) => tx_pe_data_i(178),
      Q(0) => tx_pe_data_i(179),
      R0 => \tx_stream_control_sm_i/R0\,
      RESET_LANES => reset_lanes_i,
      RX_PE_DATA_V_reg => global_logic_i_n_24,
      SR => p_0_in,
      TXDATAVALID_IN => txdatavalid_i,
      ch_bond_done_i(0 to 2) => ch_bond_done_i(0 to 2),
      chan_bond_reset_i => \channel_init_sm_i/chan_bond_reset_i\,
      \chan_bond_timer_reg[0]\ => aurora_lane_2_i_n_78,
      channel_bond_r_reg => global_logic_i_n_12,
      gen_cc_flop_0_i(3 downto 0) => p_1_in_11(55 downto 52),
      gen_cc_flop_2_i(3 downto 0) => p_1_in(55 downto 52),
      gen_cc_i(0 to 2) => gen_cc_i(0 to 2),
      got_idles_i(0 to 2) => got_idles_i(0 to 2),
      hard_err => hard_err,
      hard_err_i(0 to 2) => hard_err_i(0 to 2),
      lane_up(0) => \^lane_up\(2),
      remote_ready_r_reg => aurora_lane_1_i_n_77,
      reset_lanes_flop_0_i => \^lane_up\(0),
      reset_lanes_flop_0_i_0 => \^lane_up\(1),
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rst_pma_init_usrclk_0 => \sym_gen_i/rst_pma_init_usrclk_1\,
      rst_pma_init_usrclk_1 => \sym_gen_i/rst_pma_init_usrclk_4\,
      rx_pe_data_v_i(0 to 2) => rx_pe_data_v_i(0 to 2),
      stg5_reg => global_logic_i_n_25,
      stg5_reg_0 => global_logic_i_n_26,
      stg5_reg_1 => global_logic_i_n_27,
      stg5_reg_2 => global_logic_i_n_28,
      stg5_reg_3 => global_logic_i_n_29,
      stg5_reg_4 => global_logic_i_n_30,
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      user_clk => user_clk,
      wait_for_lane_up_r0 => \channel_init_sm_i/wait_for_lane_up_r0\
    );
gt_reset_sync: entity work.aurora_64b66b_0_rst_sync
     port map (
      RESET => rst_drp,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.aurora_64b66b_0_rst_sync_2
     port map (
      sysreset_to_core => sysreset_to_core,
      sysreset_to_core_sync => sysreset_to_core_sync,
      user_clk => user_clk
    );
rx_stream_i: entity work.aurora_64b66b_0_RX_STREAM
     port map (
      D(191) => rx_pe_data_i(0),
      D(190) => rx_pe_data_i(1),
      D(189) => rx_pe_data_i(2),
      D(188) => rx_pe_data_i(3),
      D(187) => rx_pe_data_i(4),
      D(186) => rx_pe_data_i(5),
      D(185) => rx_pe_data_i(6),
      D(184) => rx_pe_data_i(7),
      D(183) => rx_pe_data_i(8),
      D(182) => rx_pe_data_i(9),
      D(181) => rx_pe_data_i(10),
      D(180) => rx_pe_data_i(11),
      D(179) => rx_pe_data_i(12),
      D(178) => rx_pe_data_i(13),
      D(177) => rx_pe_data_i(14),
      D(176) => rx_pe_data_i(15),
      D(175) => rx_pe_data_i(16),
      D(174) => rx_pe_data_i(17),
      D(173) => rx_pe_data_i(18),
      D(172) => rx_pe_data_i(19),
      D(171) => rx_pe_data_i(20),
      D(170) => rx_pe_data_i(21),
      D(169) => rx_pe_data_i(22),
      D(168) => rx_pe_data_i(23),
      D(167) => rx_pe_data_i(24),
      D(166) => rx_pe_data_i(25),
      D(165) => rx_pe_data_i(26),
      D(164) => rx_pe_data_i(27),
      D(163) => rx_pe_data_i(28),
      D(162) => rx_pe_data_i(29),
      D(161) => rx_pe_data_i(30),
      D(160) => rx_pe_data_i(31),
      D(159) => rx_pe_data_i(32),
      D(158) => rx_pe_data_i(33),
      D(157) => rx_pe_data_i(34),
      D(156) => rx_pe_data_i(35),
      D(155) => rx_pe_data_i(36),
      D(154) => rx_pe_data_i(37),
      D(153) => rx_pe_data_i(38),
      D(152) => rx_pe_data_i(39),
      D(151) => rx_pe_data_i(40),
      D(150) => rx_pe_data_i(41),
      D(149) => rx_pe_data_i(42),
      D(148) => rx_pe_data_i(43),
      D(147) => rx_pe_data_i(44),
      D(146) => rx_pe_data_i(45),
      D(145) => rx_pe_data_i(46),
      D(144) => rx_pe_data_i(47),
      D(143) => rx_pe_data_i(48),
      D(142) => rx_pe_data_i(49),
      D(141) => rx_pe_data_i(50),
      D(140) => rx_pe_data_i(51),
      D(139) => rx_pe_data_i(52),
      D(138) => rx_pe_data_i(53),
      D(137) => rx_pe_data_i(54),
      D(136) => rx_pe_data_i(55),
      D(135) => rx_pe_data_i(56),
      D(134) => rx_pe_data_i(57),
      D(133) => rx_pe_data_i(58),
      D(132) => rx_pe_data_i(59),
      D(131) => rx_pe_data_i(60),
      D(130) => rx_pe_data_i(61),
      D(129) => rx_pe_data_i(62),
      D(128) => rx_pe_data_i(63),
      D(127) => rx_pe_data_i(64),
      D(126) => rx_pe_data_i(65),
      D(125) => rx_pe_data_i(66),
      D(124) => rx_pe_data_i(67),
      D(123) => rx_pe_data_i(68),
      D(122) => rx_pe_data_i(69),
      D(121) => rx_pe_data_i(70),
      D(120) => rx_pe_data_i(71),
      D(119) => rx_pe_data_i(72),
      D(118) => rx_pe_data_i(73),
      D(117) => rx_pe_data_i(74),
      D(116) => rx_pe_data_i(75),
      D(115) => rx_pe_data_i(76),
      D(114) => rx_pe_data_i(77),
      D(113) => rx_pe_data_i(78),
      D(112) => rx_pe_data_i(79),
      D(111) => rx_pe_data_i(80),
      D(110) => rx_pe_data_i(81),
      D(109) => rx_pe_data_i(82),
      D(108) => rx_pe_data_i(83),
      D(107) => rx_pe_data_i(84),
      D(106) => rx_pe_data_i(85),
      D(105) => rx_pe_data_i(86),
      D(104) => rx_pe_data_i(87),
      D(103) => rx_pe_data_i(88),
      D(102) => rx_pe_data_i(89),
      D(101) => rx_pe_data_i(90),
      D(100) => rx_pe_data_i(91),
      D(99) => rx_pe_data_i(92),
      D(98) => rx_pe_data_i(93),
      D(97) => rx_pe_data_i(94),
      D(96) => rx_pe_data_i(95),
      D(95) => rx_pe_data_i(96),
      D(94) => rx_pe_data_i(97),
      D(93) => rx_pe_data_i(98),
      D(92) => rx_pe_data_i(99),
      D(91) => rx_pe_data_i(100),
      D(90) => rx_pe_data_i(101),
      D(89) => rx_pe_data_i(102),
      D(88) => rx_pe_data_i(103),
      D(87) => rx_pe_data_i(104),
      D(86) => rx_pe_data_i(105),
      D(85) => rx_pe_data_i(106),
      D(84) => rx_pe_data_i(107),
      D(83) => rx_pe_data_i(108),
      D(82) => rx_pe_data_i(109),
      D(81) => rx_pe_data_i(110),
      D(80) => rx_pe_data_i(111),
      D(79) => rx_pe_data_i(112),
      D(78) => rx_pe_data_i(113),
      D(77) => rx_pe_data_i(114),
      D(76) => rx_pe_data_i(115),
      D(75) => rx_pe_data_i(116),
      D(74) => rx_pe_data_i(117),
      D(73) => rx_pe_data_i(118),
      D(72) => rx_pe_data_i(119),
      D(71) => rx_pe_data_i(120),
      D(70) => rx_pe_data_i(121),
      D(69) => rx_pe_data_i(122),
      D(68) => rx_pe_data_i(123),
      D(67) => rx_pe_data_i(124),
      D(66) => rx_pe_data_i(125),
      D(65) => rx_pe_data_i(126),
      D(64) => rx_pe_data_i(127),
      D(63) => rx_pe_data_i(128),
      D(62) => rx_pe_data_i(129),
      D(61) => rx_pe_data_i(130),
      D(60) => rx_pe_data_i(131),
      D(59) => rx_pe_data_i(132),
      D(58) => rx_pe_data_i(133),
      D(57) => rx_pe_data_i(134),
      D(56) => rx_pe_data_i(135),
      D(55) => rx_pe_data_i(136),
      D(54) => rx_pe_data_i(137),
      D(53) => rx_pe_data_i(138),
      D(52) => rx_pe_data_i(139),
      D(51) => rx_pe_data_i(140),
      D(50) => rx_pe_data_i(141),
      D(49) => rx_pe_data_i(142),
      D(48) => rx_pe_data_i(143),
      D(47) => rx_pe_data_i(144),
      D(46) => rx_pe_data_i(145),
      D(45) => rx_pe_data_i(146),
      D(44) => rx_pe_data_i(147),
      D(43) => rx_pe_data_i(148),
      D(42) => rx_pe_data_i(149),
      D(41) => rx_pe_data_i(150),
      D(40) => rx_pe_data_i(151),
      D(39) => rx_pe_data_i(152),
      D(38) => rx_pe_data_i(153),
      D(37) => rx_pe_data_i(154),
      D(36) => rx_pe_data_i(155),
      D(35) => rx_pe_data_i(156),
      D(34) => rx_pe_data_i(157),
      D(33) => rx_pe_data_i(158),
      D(32) => rx_pe_data_i(159),
      D(31) => rx_pe_data_i(160),
      D(30) => rx_pe_data_i(161),
      D(29) => rx_pe_data_i(162),
      D(28) => rx_pe_data_i(163),
      D(27) => rx_pe_data_i(164),
      D(26) => rx_pe_data_i(165),
      D(25) => rx_pe_data_i(166),
      D(24) => rx_pe_data_i(167),
      D(23) => rx_pe_data_i(168),
      D(22) => rx_pe_data_i(169),
      D(21) => rx_pe_data_i(170),
      D(20) => rx_pe_data_i(171),
      D(19) => rx_pe_data_i(172),
      D(18) => rx_pe_data_i(173),
      D(17) => rx_pe_data_i(174),
      D(16) => rx_pe_data_i(175),
      D(15) => rx_pe_data_i(176),
      D(14) => rx_pe_data_i(177),
      D(13) => rx_pe_data_i(178),
      D(12) => rx_pe_data_i(179),
      D(11) => rx_pe_data_i(180),
      D(10) => rx_pe_data_i(181),
      D(9) => rx_pe_data_i(182),
      D(8) => rx_pe_data_i(183),
      D(7) => rx_pe_data_i(184),
      D(6) => rx_pe_data_i(185),
      D(5) => rx_pe_data_i(186),
      D(4) => rx_pe_data_i(187),
      D(3) => rx_pe_data_i(188),
      D(2) => rx_pe_data_i(189),
      D(1) => rx_pe_data_i(190),
      D(0) => rx_pe_data_i(191),
      E(0) => \rx_stream_datapath_i/RX_D0\,
      RESET_LANES => reset_lanes_i,
      RX_SRC_RDY_N_reg_inv => global_logic_i_n_24,
      m_axi_rx_tdata(0 to 191) => m_axi_rx_tdata(0 to 191),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      user_clk => user_clk
    );
soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => user_clk,
      CE => '1',
      D => aurora_lane_1_i_n_76,
      Q => soft_err,
      R => \^sys_reset_out\
    );
standard_cc_module_i: entity work.aurora_64b66b_0_STANDARD_CC_MODULE
     port map (
      CHANNEL_UP_RX_IF => \^channel_up\,
      Q => do_cc_i,
      SR => p_0_in,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      user_clk => user_clk
    );
tx_stream_i: entity work.aurora_64b66b_0_TX_STREAM
     port map (
      Q => do_cc_i,
      R0 => \tx_stream_control_sm_i/R0\,
      TXDATAVALID_IN => txdatavalid_i,
      \TX_PE_DATA_reg[0]\(191) => tx_pe_data_i(0),
      \TX_PE_DATA_reg[0]\(190) => tx_pe_data_i(1),
      \TX_PE_DATA_reg[0]\(189) => tx_pe_data_i(2),
      \TX_PE_DATA_reg[0]\(188) => tx_pe_data_i(3),
      \TX_PE_DATA_reg[0]\(187) => tx_pe_data_i(4),
      \TX_PE_DATA_reg[0]\(186) => tx_pe_data_i(5),
      \TX_PE_DATA_reg[0]\(185) => tx_pe_data_i(6),
      \TX_PE_DATA_reg[0]\(184) => tx_pe_data_i(7),
      \TX_PE_DATA_reg[0]\(183) => tx_pe_data_i(8),
      \TX_PE_DATA_reg[0]\(182) => tx_pe_data_i(9),
      \TX_PE_DATA_reg[0]\(181) => tx_pe_data_i(10),
      \TX_PE_DATA_reg[0]\(180) => tx_pe_data_i(11),
      \TX_PE_DATA_reg[0]\(179) => tx_pe_data_i(12),
      \TX_PE_DATA_reg[0]\(178) => tx_pe_data_i(13),
      \TX_PE_DATA_reg[0]\(177) => tx_pe_data_i(14),
      \TX_PE_DATA_reg[0]\(176) => tx_pe_data_i(15),
      \TX_PE_DATA_reg[0]\(175) => tx_pe_data_i(16),
      \TX_PE_DATA_reg[0]\(174) => tx_pe_data_i(17),
      \TX_PE_DATA_reg[0]\(173) => tx_pe_data_i(18),
      \TX_PE_DATA_reg[0]\(172) => tx_pe_data_i(19),
      \TX_PE_DATA_reg[0]\(171) => tx_pe_data_i(20),
      \TX_PE_DATA_reg[0]\(170) => tx_pe_data_i(21),
      \TX_PE_DATA_reg[0]\(169) => tx_pe_data_i(22),
      \TX_PE_DATA_reg[0]\(168) => tx_pe_data_i(23),
      \TX_PE_DATA_reg[0]\(167) => tx_pe_data_i(24),
      \TX_PE_DATA_reg[0]\(166) => tx_pe_data_i(25),
      \TX_PE_DATA_reg[0]\(165) => tx_pe_data_i(26),
      \TX_PE_DATA_reg[0]\(164) => tx_pe_data_i(27),
      \TX_PE_DATA_reg[0]\(163) => tx_pe_data_i(28),
      \TX_PE_DATA_reg[0]\(162) => tx_pe_data_i(29),
      \TX_PE_DATA_reg[0]\(161) => tx_pe_data_i(30),
      \TX_PE_DATA_reg[0]\(160) => tx_pe_data_i(31),
      \TX_PE_DATA_reg[0]\(159) => tx_pe_data_i(32),
      \TX_PE_DATA_reg[0]\(158) => tx_pe_data_i(33),
      \TX_PE_DATA_reg[0]\(157) => tx_pe_data_i(34),
      \TX_PE_DATA_reg[0]\(156) => tx_pe_data_i(35),
      \TX_PE_DATA_reg[0]\(155) => tx_pe_data_i(36),
      \TX_PE_DATA_reg[0]\(154) => tx_pe_data_i(37),
      \TX_PE_DATA_reg[0]\(153) => tx_pe_data_i(38),
      \TX_PE_DATA_reg[0]\(152) => tx_pe_data_i(39),
      \TX_PE_DATA_reg[0]\(151) => tx_pe_data_i(40),
      \TX_PE_DATA_reg[0]\(150) => tx_pe_data_i(41),
      \TX_PE_DATA_reg[0]\(149) => tx_pe_data_i(42),
      \TX_PE_DATA_reg[0]\(148) => tx_pe_data_i(43),
      \TX_PE_DATA_reg[0]\(147) => tx_pe_data_i(44),
      \TX_PE_DATA_reg[0]\(146) => tx_pe_data_i(45),
      \TX_PE_DATA_reg[0]\(145) => tx_pe_data_i(46),
      \TX_PE_DATA_reg[0]\(144) => tx_pe_data_i(47),
      \TX_PE_DATA_reg[0]\(143) => tx_pe_data_i(48),
      \TX_PE_DATA_reg[0]\(142) => tx_pe_data_i(49),
      \TX_PE_DATA_reg[0]\(141) => tx_pe_data_i(50),
      \TX_PE_DATA_reg[0]\(140) => tx_pe_data_i(51),
      \TX_PE_DATA_reg[0]\(139) => tx_pe_data_i(52),
      \TX_PE_DATA_reg[0]\(138) => tx_pe_data_i(53),
      \TX_PE_DATA_reg[0]\(137) => tx_pe_data_i(54),
      \TX_PE_DATA_reg[0]\(136) => tx_pe_data_i(55),
      \TX_PE_DATA_reg[0]\(135) => tx_pe_data_i(56),
      \TX_PE_DATA_reg[0]\(134) => tx_pe_data_i(57),
      \TX_PE_DATA_reg[0]\(133) => tx_pe_data_i(58),
      \TX_PE_DATA_reg[0]\(132) => tx_pe_data_i(59),
      \TX_PE_DATA_reg[0]\(131) => tx_pe_data_i(60),
      \TX_PE_DATA_reg[0]\(130) => tx_pe_data_i(61),
      \TX_PE_DATA_reg[0]\(129) => tx_pe_data_i(62),
      \TX_PE_DATA_reg[0]\(128) => tx_pe_data_i(63),
      \TX_PE_DATA_reg[0]\(127) => tx_pe_data_i(64),
      \TX_PE_DATA_reg[0]\(126) => tx_pe_data_i(65),
      \TX_PE_DATA_reg[0]\(125) => tx_pe_data_i(66),
      \TX_PE_DATA_reg[0]\(124) => tx_pe_data_i(67),
      \TX_PE_DATA_reg[0]\(123) => tx_pe_data_i(68),
      \TX_PE_DATA_reg[0]\(122) => tx_pe_data_i(69),
      \TX_PE_DATA_reg[0]\(121) => tx_pe_data_i(70),
      \TX_PE_DATA_reg[0]\(120) => tx_pe_data_i(71),
      \TX_PE_DATA_reg[0]\(119) => tx_pe_data_i(72),
      \TX_PE_DATA_reg[0]\(118) => tx_pe_data_i(73),
      \TX_PE_DATA_reg[0]\(117) => tx_pe_data_i(74),
      \TX_PE_DATA_reg[0]\(116) => tx_pe_data_i(75),
      \TX_PE_DATA_reg[0]\(115) => tx_pe_data_i(76),
      \TX_PE_DATA_reg[0]\(114) => tx_pe_data_i(77),
      \TX_PE_DATA_reg[0]\(113) => tx_pe_data_i(78),
      \TX_PE_DATA_reg[0]\(112) => tx_pe_data_i(79),
      \TX_PE_DATA_reg[0]\(111) => tx_pe_data_i(80),
      \TX_PE_DATA_reg[0]\(110) => tx_pe_data_i(81),
      \TX_PE_DATA_reg[0]\(109) => tx_pe_data_i(82),
      \TX_PE_DATA_reg[0]\(108) => tx_pe_data_i(83),
      \TX_PE_DATA_reg[0]\(107) => tx_pe_data_i(84),
      \TX_PE_DATA_reg[0]\(106) => tx_pe_data_i(85),
      \TX_PE_DATA_reg[0]\(105) => tx_pe_data_i(86),
      \TX_PE_DATA_reg[0]\(104) => tx_pe_data_i(87),
      \TX_PE_DATA_reg[0]\(103) => tx_pe_data_i(88),
      \TX_PE_DATA_reg[0]\(102) => tx_pe_data_i(89),
      \TX_PE_DATA_reg[0]\(101) => tx_pe_data_i(90),
      \TX_PE_DATA_reg[0]\(100) => tx_pe_data_i(91),
      \TX_PE_DATA_reg[0]\(99) => tx_pe_data_i(92),
      \TX_PE_DATA_reg[0]\(98) => tx_pe_data_i(93),
      \TX_PE_DATA_reg[0]\(97) => tx_pe_data_i(94),
      \TX_PE_DATA_reg[0]\(96) => tx_pe_data_i(95),
      \TX_PE_DATA_reg[0]\(95) => tx_pe_data_i(96),
      \TX_PE_DATA_reg[0]\(94) => tx_pe_data_i(97),
      \TX_PE_DATA_reg[0]\(93) => tx_pe_data_i(98),
      \TX_PE_DATA_reg[0]\(92) => tx_pe_data_i(99),
      \TX_PE_DATA_reg[0]\(91) => tx_pe_data_i(100),
      \TX_PE_DATA_reg[0]\(90) => tx_pe_data_i(101),
      \TX_PE_DATA_reg[0]\(89) => tx_pe_data_i(102),
      \TX_PE_DATA_reg[0]\(88) => tx_pe_data_i(103),
      \TX_PE_DATA_reg[0]\(87) => tx_pe_data_i(104),
      \TX_PE_DATA_reg[0]\(86) => tx_pe_data_i(105),
      \TX_PE_DATA_reg[0]\(85) => tx_pe_data_i(106),
      \TX_PE_DATA_reg[0]\(84) => tx_pe_data_i(107),
      \TX_PE_DATA_reg[0]\(83) => tx_pe_data_i(108),
      \TX_PE_DATA_reg[0]\(82) => tx_pe_data_i(109),
      \TX_PE_DATA_reg[0]\(81) => tx_pe_data_i(110),
      \TX_PE_DATA_reg[0]\(80) => tx_pe_data_i(111),
      \TX_PE_DATA_reg[0]\(79) => tx_pe_data_i(112),
      \TX_PE_DATA_reg[0]\(78) => tx_pe_data_i(113),
      \TX_PE_DATA_reg[0]\(77) => tx_pe_data_i(114),
      \TX_PE_DATA_reg[0]\(76) => tx_pe_data_i(115),
      \TX_PE_DATA_reg[0]\(75) => tx_pe_data_i(116),
      \TX_PE_DATA_reg[0]\(74) => tx_pe_data_i(117),
      \TX_PE_DATA_reg[0]\(73) => tx_pe_data_i(118),
      \TX_PE_DATA_reg[0]\(72) => tx_pe_data_i(119),
      \TX_PE_DATA_reg[0]\(71) => tx_pe_data_i(120),
      \TX_PE_DATA_reg[0]\(70) => tx_pe_data_i(121),
      \TX_PE_DATA_reg[0]\(69) => tx_pe_data_i(122),
      \TX_PE_DATA_reg[0]\(68) => tx_pe_data_i(123),
      \TX_PE_DATA_reg[0]\(67) => tx_pe_data_i(124),
      \TX_PE_DATA_reg[0]\(66) => tx_pe_data_i(125),
      \TX_PE_DATA_reg[0]\(65) => tx_pe_data_i(126),
      \TX_PE_DATA_reg[0]\(64) => tx_pe_data_i(127),
      \TX_PE_DATA_reg[0]\(63) => tx_pe_data_i(128),
      \TX_PE_DATA_reg[0]\(62) => tx_pe_data_i(129),
      \TX_PE_DATA_reg[0]\(61) => tx_pe_data_i(130),
      \TX_PE_DATA_reg[0]\(60) => tx_pe_data_i(131),
      \TX_PE_DATA_reg[0]\(59) => tx_pe_data_i(132),
      \TX_PE_DATA_reg[0]\(58) => tx_pe_data_i(133),
      \TX_PE_DATA_reg[0]\(57) => tx_pe_data_i(134),
      \TX_PE_DATA_reg[0]\(56) => tx_pe_data_i(135),
      \TX_PE_DATA_reg[0]\(55) => tx_pe_data_i(136),
      \TX_PE_DATA_reg[0]\(54) => tx_pe_data_i(137),
      \TX_PE_DATA_reg[0]\(53) => tx_pe_data_i(138),
      \TX_PE_DATA_reg[0]\(52) => tx_pe_data_i(139),
      \TX_PE_DATA_reg[0]\(51) => tx_pe_data_i(140),
      \TX_PE_DATA_reg[0]\(50) => tx_pe_data_i(141),
      \TX_PE_DATA_reg[0]\(49) => tx_pe_data_i(142),
      \TX_PE_DATA_reg[0]\(48) => tx_pe_data_i(143),
      \TX_PE_DATA_reg[0]\(47) => tx_pe_data_i(144),
      \TX_PE_DATA_reg[0]\(46) => tx_pe_data_i(145),
      \TX_PE_DATA_reg[0]\(45) => tx_pe_data_i(146),
      \TX_PE_DATA_reg[0]\(44) => tx_pe_data_i(147),
      \TX_PE_DATA_reg[0]\(43) => tx_pe_data_i(148),
      \TX_PE_DATA_reg[0]\(42) => tx_pe_data_i(149),
      \TX_PE_DATA_reg[0]\(41) => tx_pe_data_i(150),
      \TX_PE_DATA_reg[0]\(40) => tx_pe_data_i(151),
      \TX_PE_DATA_reg[0]\(39) => tx_pe_data_i(152),
      \TX_PE_DATA_reg[0]\(38) => tx_pe_data_i(153),
      \TX_PE_DATA_reg[0]\(37) => tx_pe_data_i(154),
      \TX_PE_DATA_reg[0]\(36) => tx_pe_data_i(155),
      \TX_PE_DATA_reg[0]\(35) => tx_pe_data_i(156),
      \TX_PE_DATA_reg[0]\(34) => tx_pe_data_i(157),
      \TX_PE_DATA_reg[0]\(33) => tx_pe_data_i(158),
      \TX_PE_DATA_reg[0]\(32) => tx_pe_data_i(159),
      \TX_PE_DATA_reg[0]\(31) => tx_pe_data_i(160),
      \TX_PE_DATA_reg[0]\(30) => tx_pe_data_i(161),
      \TX_PE_DATA_reg[0]\(29) => tx_pe_data_i(162),
      \TX_PE_DATA_reg[0]\(28) => tx_pe_data_i(163),
      \TX_PE_DATA_reg[0]\(27) => tx_pe_data_i(164),
      \TX_PE_DATA_reg[0]\(26) => tx_pe_data_i(165),
      \TX_PE_DATA_reg[0]\(25) => tx_pe_data_i(166),
      \TX_PE_DATA_reg[0]\(24) => tx_pe_data_i(167),
      \TX_PE_DATA_reg[0]\(23) => tx_pe_data_i(168),
      \TX_PE_DATA_reg[0]\(22) => tx_pe_data_i(169),
      \TX_PE_DATA_reg[0]\(21) => tx_pe_data_i(170),
      \TX_PE_DATA_reg[0]\(20) => tx_pe_data_i(171),
      \TX_PE_DATA_reg[0]\(19) => tx_pe_data_i(172),
      \TX_PE_DATA_reg[0]\(18) => tx_pe_data_i(173),
      \TX_PE_DATA_reg[0]\(17) => tx_pe_data_i(174),
      \TX_PE_DATA_reg[0]\(16) => tx_pe_data_i(175),
      \TX_PE_DATA_reg[0]\(15) => tx_pe_data_i(176),
      \TX_PE_DATA_reg[0]\(14) => tx_pe_data_i(177),
      \TX_PE_DATA_reg[0]\(13) => tx_pe_data_i(178),
      \TX_PE_DATA_reg[0]\(12) => tx_pe_data_i(179),
      \TX_PE_DATA_reg[0]\(11) => tx_pe_data_i(180),
      \TX_PE_DATA_reg[0]\(10) => tx_pe_data_i(181),
      \TX_PE_DATA_reg[0]\(9) => tx_pe_data_i(182),
      \TX_PE_DATA_reg[0]\(8) => tx_pe_data_i(183),
      \TX_PE_DATA_reg[0]\(7) => tx_pe_data_i(184),
      \TX_PE_DATA_reg[0]\(6) => tx_pe_data_i(185),
      \TX_PE_DATA_reg[0]\(5) => tx_pe_data_i(186),
      \TX_PE_DATA_reg[0]\(4) => tx_pe_data_i(187),
      \TX_PE_DATA_reg[0]\(3) => tx_pe_data_i(188),
      \TX_PE_DATA_reg[0]\(2) => tx_pe_data_i(189),
      \TX_PE_DATA_reg[0]\(1) => tx_pe_data_i(190),
      \TX_PE_DATA_reg[0]\(0) => tx_pe_data_i(191),
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      gen_cc_i(0 to 2) => gen_cc_i(0 to 2),
      s_axi_tx_tdata(0 to 191) => s_axi_tx_tdata(0 to 191),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_pe_data_v_i(0) => tx_pe_data_v_i(0),
      user_clk => user_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity aurora_64b66b_0 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 191 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 191 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 2 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 2 );
    txp : out STD_LOGIC_VECTOR ( 0 to 2 );
    txn : out STD_LOGIC_VECTOR ( 0 to 2 );
    refclk1_in : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 2 );
    mmcm_not_locked : in STD_LOGIC;
    user_clk : in STD_LOGIC;
    sync_clk : in STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt_qpllclk_quad5_in : in STD_LOGIC;
    gt_qpllrefclk_quad5_in : in STD_LOGIC;
    gt_to_common_qpllreset_out : out STD_LOGIC;
    gt_qpllrefclklost_in : in STD_LOGIC;
    gt_qplllock_in : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awaddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane1 : in STD_LOGIC;
    s_axi_awready_lane1 : out STD_LOGIC;
    s_axi_awaddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awvalid_lane2 : in STD_LOGIC;
    s_axi_awready_lane2 : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_wdata_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane1 : in STD_LOGIC;
    s_axi_wready_lane1 : out STD_LOGIC;
    s_axi_bvalid_lane1 : out STD_LOGIC;
    s_axi_bresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane1 : in STD_LOGIC;
    s_axi_wdata_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_lane2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_lane2 : in STD_LOGIC;
    s_axi_wready_lane2 : out STD_LOGIC;
    s_axi_bvalid_lane2 : out STD_LOGIC;
    s_axi_bresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready_lane2 : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_araddr_lane1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane1 : in STD_LOGIC;
    s_axi_arready_lane1 : out STD_LOGIC;
    s_axi_araddr_lane2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arvalid_lane2 : in STD_LOGIC;
    s_axi_arready_lane2 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rdata_lane1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane1 : out STD_LOGIC;
    s_axi_rresp_lane1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane1 : in STD_LOGIC;
    s_axi_rdata_lane2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid_lane2 : out STD_LOGIC;
    s_axi_rresp_lane2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready_lane2 : in STD_LOGIC;
    qpll_drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll_drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll_drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    qpll_drprdy_out : out STD_LOGIC;
    qpll_drpen_in : in STD_LOGIC;
    qpll_drpwe_in : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of aurora_64b66b_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of aurora_64b66b_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of aurora_64b66b_0 : entity is "aurora_64b66b_v12_0_8, Coregen v14.3_ip3, Number of lanes = 3, Line rate is double10.0Gbps, Reference Clock is double125.0MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration";
end aurora_64b66b_0;

architecture STRUCTURE of aurora_64b66b_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_rdata_lane2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_bresp_lane1_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_bresp_lane2_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rdata_lane1_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rdata_lane2_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_lane1_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_lane2_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute BACKWARD_COMP_MODE1 : string;
  attribute BACKWARD_COMP_MODE1 of inst : label is "1'b0";
  attribute BACKWARD_COMP_MODE2 : string;
  attribute BACKWARD_COMP_MODE2 of inst : label is "1'b0";
  attribute BACKWARD_COMP_MODE3 : string;
  attribute BACKWARD_COMP_MODE3 of inst : label is "1'b0";
  attribute CC_FREQ_FACTOR : string;
  attribute CC_FREQ_FACTOR of inst : label is "5'b11000";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute INTER_CB_GAP : string;
  attribute INTER_CB_GAP of inst : label is "5'b01001";
  attribute SIM_GTXRESET_SPEEDUP : string;
  attribute SIM_GTXRESET_SPEEDUP of inst : label is "TRUE";
  attribute STABLE_CLOCK_PERIOD : integer;
  attribute STABLE_CLOCK_PERIOD of inst : label is 8;
begin
  qpll_drpdo_out(15) <= \<const0>\;
  qpll_drpdo_out(14) <= \<const0>\;
  qpll_drpdo_out(13) <= \<const0>\;
  qpll_drpdo_out(12) <= \<const0>\;
  qpll_drpdo_out(11) <= \<const0>\;
  qpll_drpdo_out(10) <= \<const0>\;
  qpll_drpdo_out(9) <= \<const0>\;
  qpll_drpdo_out(8) <= \<const0>\;
  qpll_drpdo_out(7) <= \<const0>\;
  qpll_drpdo_out(6) <= \<const0>\;
  qpll_drpdo_out(5) <= \<const0>\;
  qpll_drpdo_out(4) <= \<const0>\;
  qpll_drpdo_out(3) <= \<const0>\;
  qpll_drpdo_out(2) <= \<const0>\;
  qpll_drpdo_out(1) <= \<const0>\;
  qpll_drpdo_out(0) <= \<const0>\;
  qpll_drprdy_out <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bresp_lane1(1) <= \<const0>\;
  s_axi_bresp_lane1(0) <= \<const0>\;
  s_axi_bresp_lane2(1) <= \<const0>\;
  s_axi_bresp_lane2(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15 downto 0) <= \^s_axi_rdata\(15 downto 0);
  s_axi_rdata_lane1(31) <= \<const0>\;
  s_axi_rdata_lane1(30) <= \<const0>\;
  s_axi_rdata_lane1(29) <= \<const0>\;
  s_axi_rdata_lane1(28) <= \<const0>\;
  s_axi_rdata_lane1(27) <= \<const0>\;
  s_axi_rdata_lane1(26) <= \<const0>\;
  s_axi_rdata_lane1(25) <= \<const0>\;
  s_axi_rdata_lane1(24) <= \<const0>\;
  s_axi_rdata_lane1(23) <= \<const0>\;
  s_axi_rdata_lane1(22) <= \<const0>\;
  s_axi_rdata_lane1(21) <= \<const0>\;
  s_axi_rdata_lane1(20) <= \<const0>\;
  s_axi_rdata_lane1(19) <= \<const0>\;
  s_axi_rdata_lane1(18) <= \<const0>\;
  s_axi_rdata_lane1(17) <= \<const0>\;
  s_axi_rdata_lane1(16) <= \<const0>\;
  s_axi_rdata_lane1(15 downto 0) <= \^s_axi_rdata_lane1\(15 downto 0);
  s_axi_rdata_lane2(31) <= \<const0>\;
  s_axi_rdata_lane2(30) <= \<const0>\;
  s_axi_rdata_lane2(29) <= \<const0>\;
  s_axi_rdata_lane2(28) <= \<const0>\;
  s_axi_rdata_lane2(27) <= \<const0>\;
  s_axi_rdata_lane2(26) <= \<const0>\;
  s_axi_rdata_lane2(25) <= \<const0>\;
  s_axi_rdata_lane2(24) <= \<const0>\;
  s_axi_rdata_lane2(23) <= \<const0>\;
  s_axi_rdata_lane2(22) <= \<const0>\;
  s_axi_rdata_lane2(21) <= \<const0>\;
  s_axi_rdata_lane2(20) <= \<const0>\;
  s_axi_rdata_lane2(19) <= \<const0>\;
  s_axi_rdata_lane2(18) <= \<const0>\;
  s_axi_rdata_lane2(17) <= \<const0>\;
  s_axi_rdata_lane2(16) <= \<const0>\;
  s_axi_rdata_lane2(15 downto 0) <= \^s_axi_rdata_lane2\(15 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rresp_lane1(1) <= \<const0>\;
  s_axi_rresp_lane1(0) <= \<const0>\;
  s_axi_rresp_lane2(1) <= \<const0>\;
  s_axi_rresp_lane2(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.aurora_64b66b_0_core
     port map (
      channel_up => channel_up,
      drp_clk_in => drp_clk_in,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad5_in => gt_qpllclk_quad5_in,
      gt_qplllock_in => gt_qplllock_in,
      gt_qpllrefclk_quad5_in => gt_qpllrefclk_quad5_in,
      gt_qpllrefclklost_in => '0',
      gt_refclk1 => '0',
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_to_common_qpllreset_out => gt_to_common_qpllreset_out,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up(0 to 2) => lane_up(0 to 2),
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 191) => m_axi_rx_tdata(0 to 191),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked => mmcm_not_locked,
      pma_init => pma_init,
      power_down => power_down,
      rxn(0 to 2) => rxn(0 to 2),
      rxp(0 to 2) => rxp(0 to 2),
      s_axi_araddr(31 downto 11) => B"000000000000000000000",
      s_axi_araddr(10 downto 2) => s_axi_araddr(10 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_araddr_lane1(31 downto 11) => B"000000000000000000000",
      s_axi_araddr_lane1(10 downto 2) => s_axi_araddr_lane1(10 downto 2),
      s_axi_araddr_lane1(1 downto 0) => B"00",
      s_axi_araddr_lane2(31 downto 11) => B"000000000000000000000",
      s_axi_araddr_lane2(10 downto 2) => s_axi_araddr_lane2(10 downto 2),
      s_axi_araddr_lane2(1 downto 0) => B"00",
      s_axi_arready => s_axi_arready,
      s_axi_arready_lane1 => s_axi_arready_lane1,
      s_axi_arready_lane2 => s_axi_arready_lane2,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_lane1 => s_axi_arvalid_lane1,
      s_axi_arvalid_lane2 => s_axi_arvalid_lane2,
      s_axi_awaddr(31 downto 11) => B"000000000000000000000",
      s_axi_awaddr(10 downto 2) => s_axi_awaddr(10 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awaddr_lane1(31 downto 11) => B"000000000000000000000",
      s_axi_awaddr_lane1(10 downto 2) => s_axi_awaddr_lane1(10 downto 2),
      s_axi_awaddr_lane1(1 downto 0) => B"00",
      s_axi_awaddr_lane2(31 downto 11) => B"000000000000000000000",
      s_axi_awaddr_lane2(10 downto 2) => s_axi_awaddr_lane2(10 downto 2),
      s_axi_awaddr_lane2(1 downto 0) => B"00",
      s_axi_awready => s_axi_awready,
      s_axi_awready_lane1 => s_axi_awready_lane1,
      s_axi_awready_lane2 => s_axi_awready_lane2,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_lane1 => s_axi_awvalid_lane1,
      s_axi_awvalid_lane2 => s_axi_awvalid_lane2,
      s_axi_bready => s_axi_bready,
      s_axi_bready_lane1 => s_axi_bready_lane1,
      s_axi_bready_lane2 => s_axi_bready_lane2,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bresp_lane1(1 downto 0) => NLW_inst_s_axi_bresp_lane1_UNCONNECTED(1 downto 0),
      s_axi_bresp_lane2(1 downto 0) => NLW_inst_s_axi_bresp_lane2_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_lane1 => s_axi_bvalid_lane1,
      s_axi_bvalid_lane2 => s_axi_bvalid_lane2,
      s_axi_rdata(31 downto 16) => NLW_inst_s_axi_rdata_UNCONNECTED(31 downto 16),
      s_axi_rdata(15 downto 0) => \^s_axi_rdata\(15 downto 0),
      s_axi_rdata_lane1(31 downto 16) => NLW_inst_s_axi_rdata_lane1_UNCONNECTED(31 downto 16),
      s_axi_rdata_lane1(15 downto 0) => \^s_axi_rdata_lane1\(15 downto 0),
      s_axi_rdata_lane2(31 downto 16) => NLW_inst_s_axi_rdata_lane2_UNCONNECTED(31 downto 16),
      s_axi_rdata_lane2(15 downto 0) => \^s_axi_rdata_lane2\(15 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rready_lane1 => s_axi_rready_lane1,
      s_axi_rready_lane2 => s_axi_rready_lane2,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rresp_lane1(1 downto 0) => NLW_inst_s_axi_rresp_lane1_UNCONNECTED(1 downto 0),
      s_axi_rresp_lane2(1 downto 0) => NLW_inst_s_axi_rresp_lane2_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_lane1 => s_axi_rvalid_lane1,
      s_axi_rvalid_lane2 => s_axi_rvalid_lane2,
      s_axi_tx_tdata(0 to 191) => s_axi_tx_tdata(0 to 191),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_wdata(31 downto 16) => B"0000000000000000",
      s_axi_wdata(15 downto 0) => s_axi_wdata(15 downto 0),
      s_axi_wdata_lane1(31 downto 16) => B"0000000000000000",
      s_axi_wdata_lane1(15 downto 0) => s_axi_wdata_lane1(15 downto 0),
      s_axi_wdata_lane2(31 downto 16) => B"0000000000000000",
      s_axi_wdata_lane2(15 downto 0) => s_axi_wdata_lane2(15 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wready_lane1 => s_axi_wready_lane1,
      s_axi_wready_lane2 => s_axi_wready_lane2,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wstrb_lane1(3 downto 0) => B"0000",
      s_axi_wstrb_lane2(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_lane1 => s_axi_wvalid_lane1,
      s_axi_wvalid_lane2 => s_axi_wvalid_lane2,
      soft_err => soft_err,
      sync_clk => sync_clk,
      sys_reset_out => sys_reset_out,
      sysreset_to_core => reset_pb,
      tx_out_clk => tx_out_clk,
      txn(0 to 2) => txn(0 to 2),
      txp(0 to 2) => txp(0 to 2),
      user_clk => user_clk
    );
end STRUCTURE;
