
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000016                       # Number of seconds simulated
sim_ticks                                    15652000                       # Number of ticks simulated
final_tick                                   15652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73368                       # Simulator instruction rate (inst/s)
host_op_rate                                    73362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              178783967                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680768                       # Number of bytes of host memory used
host_seconds                                     0.09                       # Real time elapsed on the host
sim_insts                                        6422                       # Number of instructions simulated
sim_ops                                          6422                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 489                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1292103246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          707385638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1999488883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1292103246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1292103246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1292103246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         707385638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1999488883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  31296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   31360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      15619000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           86                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.906977                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.109429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.176089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           23     26.74%     26.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     24.42%     51.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     13.95%     65.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      8.14%     73.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4      4.65%     77.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      2.33%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.16%     81.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      4.65%     86.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           12     13.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           86                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      4242000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                13410750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8657.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4989.80                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27368.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1999.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2003.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      403                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31875.51                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE          12000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF          260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT        15314250                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   1999488883                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 417                       # Transaction distribution
system.membus.trans_dist::ReadResp                416                       # Transaction distribution
system.membus.trans_dist::ReadExReq                73                       # Transaction distribution
system.membus.trans_dist::ReadExResp               73                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    979                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  31296                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              578000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2960997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1607000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.3                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                    2828                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1673                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               508                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2177                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     739                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             33.945797                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 75                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         2050                       # DTB read hits
system.cpu.dtb.read_misses                         46                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     2096                       # DTB read accesses
system.cpu.dtb.write_hits                        1074                       # DTB write hits
system.cpu.dtb.write_misses                        27                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                    1101                       # DTB write accesses
system.cpu.dtb.data_hits                         3124                       # DTB hits
system.cpu.dtb.data_misses                         73                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     3197                       # DTB accesses
system.cpu.itb.fetch_hits                        2324                       # ITB hits
system.cpu.itb.fetch_misses                        39                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    2363                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.cpu.numCycles                            31305                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               8424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          16357                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        2828                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1139                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          2910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1878                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                   1159                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           708                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                      2324                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              14516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.126826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.527827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    11606     79.95%     79.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      313      2.16%     82.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      220      1.52%     83.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      211      1.45%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      248      1.71%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      220      1.52%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      262      1.80%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      181      1.25%     91.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     1255      8.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                14516                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090337                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.522504                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     9259                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  1244                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      2722                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                    82                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1209                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  236                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    84                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  15220                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   223                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1209                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     9455                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     463                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            468                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      2587                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   334                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  14510                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      5                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                   290                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands               10906                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 18206                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            18197                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                 8                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  4616                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     6290                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 30                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       837                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2721                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1352                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      12969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     10739                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                50                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            6206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         3628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         14516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.739804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.381195                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               10038     69.15%     69.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1610     11.09%     80.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1179      8.12%     88.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 727      5.01%     93.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 491      3.38%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 264      1.82%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 156      1.07%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  38      0.26%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  13      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           14516                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      14     12.28%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     62     54.39%     66.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    38     33.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  7248     67.49%     67.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.01%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.02%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2341     21.80%     89.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1145     10.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  10739                       # Type of FU issued
system.cpu.iq.rate                           0.343044                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         114                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010616                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              36137                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             19212                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         9642                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  21                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 10                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           10                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  10840                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      11                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               68                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1533                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          487                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1209                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                      73                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     5                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               13086                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               167                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2721                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1352                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          378                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  503                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 10090                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  2108                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               649                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            87                       # number of nop insts executed
system.cpu.iew.exec_refs                         3215                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1590                       # Number of branches executed
system.cpu.iew.exec_stores                       1107                       # Number of stores executed
system.cpu.iew.exec_rate                     0.322313                       # Inst execution rate
system.cpu.iew.wb_sent                           9798                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          9652                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      5121                       # num instructions producing a value
system.cpu.iew.wb_consumers                      6931                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.308321                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.738854                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            6638                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              17                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               427                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        13307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.483881                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.298385                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        10493     78.85%     78.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1514     11.38%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          527      3.96%     94.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          217      1.63%     95.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          162      1.22%     97.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          106      0.80%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          114      0.86%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.26%     98.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          140      1.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        13307                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 6439                       # Number of instructions committed
system.cpu.commit.committedOps                   6439                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2053                       # Number of memory references committed
system.cpu.commit.loads                          1188                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1054                       # Number of branches committed
system.cpu.commit.fp_insts                         10                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      6358                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  127                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           19      0.30%      0.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             4364     67.77%     68.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.02%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     68.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.03%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1188     18.45%     86.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            865     13.43%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              6439                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   140                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        25893                       # The number of ROB reads
system.cpu.rob.rob_writes                       27372                       # The number of ROB writes
system.cpu.timesIdled                             259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           16789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        6422                       # Number of Instructions Simulated
system.cpu.committedOps                          6422                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.874650                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.874650                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.205143                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.205143                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    12849                       # number of integer regfile reads
system.cpu.int_regfile_writes                    7298                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        2                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.icache.tags.replacements                28                       # number of replacements
system.cpu.icache.tags.tagsinuse           154.797734                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               316                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.876582                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   154.797734                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.302339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.302339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4964                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         1857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1857                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1857                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1857                       # number of overall hits
system.cpu.icache.overall_hits::total            1857                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          467                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           467                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          467                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            467                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          467                       # number of overall misses
system.cpu.icache.overall_misses::total           467                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     20432740                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     20432740                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     20432740                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     20432740                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     20432740                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     20432740                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         2324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2324                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         2324                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2324                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         2324                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2324                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.200947                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.200947                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.200947                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.200947                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.200947                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.200947                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43753.190578                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43753.190578                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43753.190578                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43753.190578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43753.190578                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43753.190578                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          150                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          150                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          317                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          317                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     14535003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14535003                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     14535003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14535003                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     14535003                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14535003                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.136403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.136403                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.136403                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.136403                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.136403                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.136403                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45851.744479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45851.744479                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45851.744479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45851.744479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45851.744479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45851.744479                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           107.912284                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2259                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.057803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   107.912284                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.105383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.105383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5717                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         1749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1749                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            510                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          2259                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2259                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2259                       # number of overall hits
system.cpu.dcache.overall_hits::total            2259                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           158                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          513                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            513                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          513                       # number of overall misses
system.cpu.dcache.overall_misses::total           513                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8388500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8388500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     18289491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18289491                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     26677991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26677991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     26677991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26677991                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          865                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2772                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2772                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2772                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2772                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.082853                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082853                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.410405                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.410405                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.185065                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.185065                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.185065                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.185065                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53091.772152                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53091.772152                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51519.692958                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51519.692958                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52003.881092                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52003.881092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52003.881092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52003.881092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          899                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.950000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           57                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           57                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          283                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          340                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5740750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5740750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3925250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3925250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9666000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9666000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.052963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052963                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.083237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.083237                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.062410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.062410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062410                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56839.108911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56839.108911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54517.361111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54517.361111                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55872.832370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55872.832370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55872.832370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55872.832370                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
