#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016fbd3961d0 .scope module, "neuron_2input_baseline" "neuron_2input_baseline" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "x1";
    .port_info 1 /INPUT 32 "x2";
    .port_info 2 /INPUT 32 "w1";
    .port_info 3 /INPUT 32 "w2";
    .port_info 4 /INPUT 32 "b";
    .port_info 5 /OUTPUT 32 "f";
L_0000016fbd3dfcd0 .functor BUFZ 32, v0000016fbd4aa100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0000016fbd398098 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016fbd3964f0_0 .net/s "b", 31 0, o0000016fbd398098;  0 drivers
v0000016fbd396590_0 .net/s "f", 31 0, L_0000016fbd3dfcd0;  1 drivers
v0000016fbd3df030_0 .net/s "output_before_bias", 31 0, L_0000016fbd393b70;  1 drivers
v0000016fbd3df0d0_0 .net/s "output_bias", 31 0, L_0000016fbd393df0;  1 drivers
v0000016fbd3df170_0 .net/s "output_relu", 31 0, v0000016fbd4aa100_0;  1 drivers
o0000016fbd398128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016fbd3df210_0 .net/s "w1", 31 0, o0000016fbd398128;  0 drivers
v0000016fbd3df2b0_0 .net/s "w1x1", 31 0, L_0000016fbd393cb0;  1 drivers
o0000016fbd398188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016fbd3df350_0 .net/s "w2", 31 0, o0000016fbd398188;  0 drivers
v0000016fbd3df3f0_0 .net/s "w2x2", 31 0, L_0000016fbd393f30;  1 drivers
o0000016fbd3981e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016fbd3df520_0 .net/s "x1", 31 0, o0000016fbd3981e8;  0 drivers
o0000016fbd398218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000016fbd3df5c0_0 .net/s "x2", 31 0, o0000016fbd398218;  0 drivers
L_0000016fbd393cb0 .arith/mult 32, o0000016fbd398128, o0000016fbd3981e8;
L_0000016fbd393f30 .arith/mult 32, o0000016fbd398188, o0000016fbd398218;
L_0000016fbd393b70 .arith/sum 32, L_0000016fbd393cb0, L_0000016fbd393f30;
L_0000016fbd393df0 .arith/sum 32, L_0000016fbd393b70, o0000016fbd398098;
S_0000016fbd396360 .scope module, "RELU" "relu_32b2" 2 26, 3 1 0, S_0000016fbd3961d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "b";
v0000016fbd4aab90_0 .net/s "a", 31 0, L_0000016fbd393df0;  alias, 1 drivers
v0000016fbd4a6f20_0 .net/s "b", 31 0, v0000016fbd4aa100_0;  alias, 1 drivers
v0000016fbd4aa100_0 .var/s "f", 31 0;
E_0000016fbd4a8600 .event anyedge, v0000016fbd4aab90_0;
    .scope S_0000016fbd396360;
T_0 ;
    %wait E_0000016fbd4a8600;
    %load/vec4 v0000016fbd4aab90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.0, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000016fbd4aa100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016fbd4aab90_0;
    %assign/vec4 v0000016fbd4aa100_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "neuron_2input_baseline.v";
    "./relu_32b2.v";
