LIBRARY ieee; 
USE ieee.std_logic_1164.all; 
ENTITY part1 IS 
PORT ( Clk, D, S : IN STD_LOGIC; 
Q : OUT STD_LOGIC); 
END part1; 
ARCHITECTURE Structural OF part1 IS 
SIGNAL R, R_g, S_g, Qa, Qb : STD_LOGIC ; 
ATTRIBUTE keep : boolean; 
ATTRIBUTE keep of R, R_g, S_g, Qa, Qb : SIGNAL IS true; 
BEGIN 
S <= D;
R <= NOT S;
S_g <= S NAND Clk;
R_g <= R NAND Clk;
Qa  <= S_g NAND Qb;
Qb  <= R_g NAND Qa;

Q <= Qa;

End Structural;

 