-------------------------------------------------------------------------------
AGILENT 3070 BOARD TEST GRADER               Sat Jul 31 16:20:33 2021  page 1  

BScan   Incircuit      Quality REPORT
-------------------------------------------------------------------------------

Board Path:              ./
Board Serial #:          Board1
Date of Data generation: Thu Jul 29 14:24:06 2021

Number of test runs (in config.bdg): 10
Number of tests: 39

Report Flags:
          F = Test failed
          M = Mean not centered 66.67%
          C = Coefficient of producibility too small 10.00

Designator            ---Programmed----   --------Computed---------   #  Flg Com
                      Nom    Low   High   Mean StdDev    CPK     CP  Bad     Ref

pwr_check,P3V3_STBY
                      N/A   3.04   3.56   3.30   147u    592    600    0     ...
pwr_check,P12V        N/A   11.4   12.6   12.1  1.02m    170    196    0     ...
pwr_check,P3_3VA      N/A   3.04   3.56   3.33   281u    275    313    0     ...
pwr_check,P1V8_FPGA
                      N/A   1.66   1.94   1.80  81.8u    572    587    0     ...
pwr_check,P5V         N/A   4.75   5.25   5.08   235u    236    354    0     ...
pwr_check,P3_3V       N/A   3.04   3.56   3.31  98.4u    860    894    0     ...
pwr_check,P1_8V       N/A   1.66   1.94   1.83   173u    230    278    0     ...
pwr_check,PWR_SA_P1V8_PVOUT
                      N/A   1.66   1.94   1.81  58.0u    783    828    0     ...
pwr_check,PWR_SA_AVDD12
                      N/A   1.10   1.30   1.21  71.0u    404    451    0     ...
pwr_check,P5V_BCN     N/A   4.75   5.25   5.08  13.9m   4.17   5.99    0  C  ...
pwr_check,PWR_P3V3_Q2
                      N/A   3.04   3.56   3.36   281u    246    313    0     ...
pwr_check,PWR_P3V3_Q1
                      N/A   3.04   3.56   3.36   394u    174    223    0     ...
pwr_check,PWR_VDD_RT
                      N/A   782m   918m   859m   623u   31.4   36.4    0     ...
pwr_check,PWR_AVDD_RT
                      N/A   1.06   1.24   1.16   131u    205    235    0     ...
pwr_check,PWR_AVDDH_RT
                      N/A   782m   918m   861m   119u    159    190    0     ...
pwr_check,P2_5VA      N/A   2.30   2.70   2.50  49.4u  1.33k  1.35k    0     ...
pwr_check,P1_1VA      N/A   990m   1.21   1.11   117u    292    314    0     ...
pwr_check,PWR_SA_AVDD10
                      N/A   920m   1.08   1.01   236u    103    113    0     ...
pwr_check,PWR_SA_AVDD08
                      N/A   736m   864m   813m   165u    103    129    0     ...
pwr_check,PWR_SA_DVDD
                      N/A   704m   826m   767m   241u   81.8   84.5    0     ...

Designator                                                        Num  Num Com
                                                                 Pass Fail Ref

u1_c1_u5_r3_dis                                                    10    0 ...
u36_u36_dis                                                        10    0 ...

Designator                                                        Num  Num Com
                                                                 Pass Fail Ref

u1_c1_connect                                                      10    0 ...
u1_c2_connect                                                      10    0 ...
u1_c3_connect                                                      10    0 ...
u1_c4_connect                                                      10    0 ...
u1_sa%m_connect                                                    10    0 ...
u1_sa%c0_connect                                                   10    0 ...
u1_sa%c1_connect                                                   10    0 ...
u1_sa%c2_connect                                                   10    0 ...
u1_sa%c3_connect                                                   10    0 ...
u5_r0_connect_a                                                    10    0 ...
u5_r1_connect_a                                                    10    0 ...
u5_r2_connect_a                                                    10    0 ...
u5_r3_connect_a                                                    10    0 ...
u5_r0_connect_b                                                    10    0 ...
u5_r1_connect_b                                                    10    0 ...
u5_r2_connect_b                                                    10    0 ...
u5_r3_connect_b                                                    10    0 ...

The columns have the following meaning:
Designator: This is the main device designator.  If a device test has several
            test statements (e.g. diode tests on the emitter-base and
            base-collector junctions of a transistor) a sub-designator is added
Thr:        The threshold for determining an open or closed result.
O/C:        Open or closed, depending on the test.
Nom:        The nominal value in the test statement.
Low:        The lower limit in the test statement.
High:       The upper limit in the test statement.
Mean:       The mean of the values obtained by repeating the test.
StdDev:     The standard deviation of the obtained by repeating the test.
Margin:     The difference between the threshold and the closed measurements.
CPK:        The coefficient of producibility. CPK greater than 10 provides
            confidence in the producibility and stability of the test.
CP:         The minimum value where the CPK is determined by the limit 
	    closest to the mean.  CP is equal to CPK where the mean 
            is centered.  
# Bad:      The number of times the test failed. 
Flg:        These columns will have a warning flag character in the
            corresponding column (e.g. M if the mean is not centered in the
            limits band).
Com Ref:    This will allow the user to enter the comment number specified in
            the comment files.


For more Information, please examine: bscan_inc_qua.dat
