Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec 26 11:04:34 2025
| Host         : lapnguyenct running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_ECG_VGA_timing_summary_routed.rpt -pb Top_ECG_VGA_timing_summary_routed.pb -rpx Top_ECG_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_ECG_VGA
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  257         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (257)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1181)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (257)
--------------------------
 There are 257 register/latch pins with no clock driven by root clock pin: U1/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1181)
---------------------------------------------------
 There are 1181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.341        0.000                      0                    2        0.290        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.341        0.000                      0                    2        0.290        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.341ns  (required time - arrival time)
  Source:                 U1/temp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.744ns (43.811%)  route 0.954ns (56.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.567     5.119    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/temp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  U1/temp_clk_reg/Q
                         net (fo=2, routed)           0.954     6.492    U1/clk_25
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.325     6.817 r  U1/temp_clk_i_1/O
                         net (fo=1, routed)           0.000     6.817    U1/temp_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U1/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.448    14.820    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/temp_clk_reg/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.075    15.158    U1/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -6.817    
  -------------------------------------------------------------------
                         slack                                  8.341    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.580ns (47.657%)  route 0.637ns (52.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.567     5.119    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  U1/count_reg[0]/Q
                         net (fo=2, routed)           0.637     6.212    U1/count
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.336 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.336    U1/count[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.448    14.820    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.112    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  8.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/temp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.187ns (47.100%)  route 0.210ns (52.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.565     1.478    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U1/count_reg[0]/Q
                         net (fo=2, routed)           0.210     1.829    U1/count
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.046     1.875 r  U1/temp_clk_i_1/O
                         net (fo=1, routed)           0.000     1.875    U1/temp_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U1/temp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.992    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/temp_clk_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.585    U1/temp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.966%)  route 0.210ns (53.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.565     1.478    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  U1/count_reg[0]/Q
                         net (fo=2, routed)           0.210     1.829    U1/count
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    U1/count[0]_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.992    U1/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    U1/temp_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/temp_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/temp_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/temp_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    U1/temp_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1195 Endpoints
Min Delay          1195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_384_447_6_8/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.177ns  (logic 21.383ns (38.064%)  route 34.794ns (61.936%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 r  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           1.325    54.147    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.329    54.476 r  ram_filt_reg_0_63_6_8_i_2/O
                         net (fo=10, routed)          1.701    56.177    ram_filt_reg_384_447_6_8/DIB
    SLICE_X8Y84          RAMD64E                                      r  ram_filt_reg_384_447_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_0_63_0_2/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.006ns  (logic 21.411ns (38.230%)  route 34.595ns (61.770%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 f  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           0.995    53.816    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.357    54.173 r  ram_filt_reg_0_63_0_2_i_1/O
                         net (fo=10, routed)          1.833    56.006    ram_filt_reg_0_63_0_2/DIA
    SLICE_X8Y79          RAMD64E                                      r  ram_filt_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_192_255_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.987ns  (logic 21.409ns (38.239%)  route 34.578ns (61.761%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 r  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           1.114    53.936    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.355    54.291 r  ram_filt_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.696    55.987    ram_filt_reg_192_255_3_5/DIB
    SLICE_X6Y78          RAMD64E                                      r  ram_filt_reg_192_255_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_64_127_6_8/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.867ns  (logic 21.383ns (38.275%)  route 34.484ns (61.725%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 r  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           1.325    54.147    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.329    54.476 r  ram_filt_reg_0_63_6_8_i_2/O
                         net (fo=10, routed)          1.391    55.867    ram_filt_reg_64_127_6_8/DIB
    SLICE_X8Y85          RAMD64E                                      r  ram_filt_reg_64_127_6_8/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_192_255_0_2/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.858ns  (logic 21.411ns (38.331%)  route 34.447ns (61.669%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 f  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           0.995    53.816    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.357    54.173 r  ram_filt_reg_0_63_0_2_i_1/O
                         net (fo=10, routed)          1.685    55.858    ram_filt_reg_192_255_0_2/DIA
    SLICE_X8Y80          RAMD64E                                      r  ram_filt_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_0_63_3_5/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.847ns  (logic 21.409ns (38.335%)  route 34.438ns (61.665%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 r  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           1.114    53.936    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X4Y84          LUT3 (Prop_lut3_I2_O)        0.355    54.291 r  ram_filt_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.556    55.847    ram_filt_reg_0_63_3_5/DIB
    SLICE_X6Y79          RAMD64E                                      r  ram_filt_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_64_127_0_2/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.710ns  (logic 21.411ns (38.433%)  route 34.299ns (61.567%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 f  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           0.995    53.816    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.357    54.173 r  ram_filt_reg_0_63_0_2_i_1/O
                         net (fo=10, routed)          1.537    55.710    ram_filt_reg_64_127_0_2/DIA
    SLICE_X10Y80         RAMD64E                                      r  ram_filt_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_128_191_0_2/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.709ns  (logic 21.411ns (38.434%)  route 34.298ns (61.566%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=5 LUT4=1 LUT5=5 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 f  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           0.995    53.816    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X4Y85          LUT5 (Prop_lut5_I4_O)        0.357    54.173 r  ram_filt_reg_0_63_0_2_i_1/O
                         net (fo=10, routed)          1.535    55.709    ram_filt_reg_128_191_0_2/DIA
    SLICE_X8Y81          RAMD64E                                      r  ram_filt_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_192_255_3_5/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.703ns  (logic 21.383ns (38.387%)  route 34.320ns (61.613%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 f  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           1.134    53.956    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.329    54.285 r  ram_filt_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          1.418    55.703    ram_filt_reg_192_255_3_5/DIC
    SLICE_X6Y78          RAMD64E                                      r  ram_filt_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_0_63_3_5/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.703ns  (logic 21.383ns (38.387%)  route 34.320ns (61.613%))
  Logic Levels:           63  (CARRY4=38 FDRE=1 LUT1=3 LUT2=4 LUT3=6 LUT4=1 LUT5=4 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y90         FDRE                         0.000     0.000 r  rom_ptr_reg[0]/C
    SLICE_X14Y90         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  rom_ptr_reg[0]/Q
                         net (fo=57, routed)          1.049     1.567    rom_ptr_reg[0]
    SLICE_X14Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.691 r  data_out[8]_i_247/O
                         net (fo=1, routed)           0.644     2.335    data_out[8]_i_247_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     2.817 r  data_out_reg[8]_i_120/O[0]
                         net (fo=41, routed)          1.652     4.468    p_1_in[1]
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.327     4.795 r  data_out[8]_i_123/O
                         net (fo=7, routed)           0.838     5.633    data_out[8]_i_123_n_0
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.326     5.959 r  data_out[8]_i_143/O
                         net (fo=20, routed)          0.939     6.898    data_out[8]_i_143_n_0
    SLICE_X15Y99         LUT5 (Prop_lut5_I1_O)        0.124     7.022 r  ram_filt_reg_0_63_0_2_i_603/O
                         net (fo=1, routed)           0.000     7.022    ram_filt_reg_0_63_0_2_i_603_n_0
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.554 r  ram_filt_reg_0_63_0_2_i_583/CO[3]
                         net (fo=1, routed)           0.001     7.555    ram_filt_reg_0_63_0_2_i_583_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  ram_filt_reg_0_63_0_2_i_567/CO[3]
                         net (fo=1, routed)           0.000     7.669    ram_filt_reg_0_63_0_2_i_567_n_0
    SLICE_X15Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.003 r  ram_filt_reg_0_63_0_2_i_543/O[1]
                         net (fo=3, routed)           1.267     9.270    ram_filt_reg_0_63_0_2_i_543_n_6
    SLICE_X26Y102        LUT3 (Prop_lut3_I0_O)        0.303     9.573 r  ram_filt_reg_0_63_0_2_i_488/O
                         net (fo=1, routed)           0.500    10.073    ram_filt_reg_0_63_0_2_i_488_n_0
    SLICE_X23Y102        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    10.688 r  ram_filt_reg_0_63_0_2_i_459/O[3]
                         net (fo=2, routed)           1.251    11.938    ram_filt_reg_0_63_0_2_i_459_n_4
    SLICE_X12Y98         LUT2 (Prop_lut2_I1_O)        0.306    12.244 r  ram_filt_reg_0_63_0_2_i_413/O
                         net (fo=1, routed)           0.794    13.038    ram_filt_reg_0_63_0_2_i_413_n_0
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.564 r  ram_filt_reg_0_63_0_2_i_393/CO[3]
                         net (fo=1, routed)           0.000    13.564    ram_filt_reg_0_63_0_2_i_393_n_0
    SLICE_X24Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.678 r  ram_filt_reg_0_63_0_2_i_381/CO[3]
                         net (fo=1, routed)           0.000    13.678    ram_filt_reg_0_63_0_2_i_381_n_0
    SLICE_X24Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.991 r  ram_filt_reg_0_63_0_2_i_378/O[3]
                         net (fo=2, routed)           0.660    14.652    ram_filt_reg_0_63_0_2_i_378_n_4
    SLICE_X19Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553    15.205 r  ram_filt_reg_0_63_0_2_i_352/O[0]
                         net (fo=1, routed)           1.062    16.266    ram_filt_reg_0_63_0_2_i_352_n_7
    SLICE_X10Y96         LUT2 (Prop_lut2_I1_O)        0.299    16.565 r  ram_filt_reg_0_63_0_2_i_286/O
                         net (fo=1, routed)           0.000    16.565    ram_filt_reg_0_63_0_2_i_286_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.992 r  ram_filt_reg_0_63_0_2_i_203/O[1]
                         net (fo=23, routed)          1.308    18.301    ram_filt_reg_0_63_0_2_i_203_n_6
    SLICE_X4Y95          LUT5 (Prop_lut5_I3_O)        0.306    18.607 r  ram_filt_reg_0_63_0_2_i_226/O
                         net (fo=1, routed)           0.556    19.163    ram_filt_reg_0_63_0_2_i_226_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.567 r  ram_filt_reg_0_63_0_2_i_154/CO[3]
                         net (fo=1, routed)           0.000    19.567    ram_filt_reg_0_63_0_2_i_154_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.806 f  ram_filt_reg_0_63_0_2_i_132/O[2]
                         net (fo=15, routed)          1.750    21.555    p_1_out[6]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.301    21.856 r  ram_filt_reg_0_63_0_2_i_269/O
                         net (fo=1, routed)           0.000    21.856    ram_filt_reg_0_63_0_2_i_269_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.406 r  ram_filt_reg_0_63_0_2_i_164/CO[3]
                         net (fo=1, routed)           0.000    22.406    ram_filt_reg_0_63_0_2_i_164_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.645 r  ram_filt_reg_0_63_0_2_i_166/O[2]
                         net (fo=17, routed)          1.190    23.836    ram_filt_reg_0_63_0_2_i_166_n_5
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.302    24.138 r  ram_filt_reg_0_63_0_2_i_317/O
                         net (fo=1, routed)           0.669    24.807    ram_filt_reg_0_63_0_2_i_317_n_0
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.154    24.961 r  ram_filt_reg_0_63_0_2_i_232/O
                         net (fo=4, routed)           0.961    25.922    ram_filt_reg_0_63_0_2_i_232_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I0_O)        0.327    26.249 r  ram_filt_reg_0_63_0_2_i_236/O
                         net (fo=1, routed)           0.000    26.249    ram_filt_reg_0_63_0_2_i_236_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.650 r  ram_filt_reg_0_63_0_2_i_155/CO[3]
                         net (fo=1, routed)           0.000    26.650    ram_filt_reg_0_63_0_2_i_155_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.889 r  ram_filt_reg_0_63_0_2_i_160/O[2]
                         net (fo=2, routed)           1.117    28.006    ram_filt_reg_0_63_0_2_i_160_n_5
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.302    28.308 r  ram_filt_reg_0_63_0_2_i_99/O
                         net (fo=2, routed)           1.054    29.363    ram_filt_reg_0_63_0_2_i_99_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124    29.487 r  ram_filt_reg_0_63_0_2_i_103/O
                         net (fo=1, routed)           0.000    29.487    ram_filt_reg_0_63_0_2_i_103_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    29.867 r  ram_filt_reg_0_63_0_2_i_53/CO[3]
                         net (fo=1, routed)           0.000    29.867    ram_filt_reg_0_63_0_2_i_53_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.106 r  ram_filt_reg_0_63_0_2_i_120/O[2]
                         net (fo=6, routed)           0.992    31.098    ram_filt_reg_0_63_0_2_i_120_n_5
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.301    31.399 r  ram_filt_reg_0_63_0_2_i_296/O
                         net (fo=1, routed)           0.000    31.399    ram_filt_reg_0_63_0_2_i_296_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    31.779 r  ram_filt_reg_0_63_0_2_i_206/CO[3]
                         net (fo=1, routed)           0.000    31.779    ram_filt_reg_0_63_0_2_i_206_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.998 r  ram_filt_reg_0_63_0_2_i_141/O[0]
                         net (fo=3, routed)           0.819    32.817    ram_filt_reg_0_63_0_2_i_141_n_7
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.323    33.140 r  ram_filt_reg_0_63_0_2_i_214/O
                         net (fo=1, routed)           0.944    34.083    ram_filt_reg_0_63_0_2_i_214_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    34.798 r  ram_filt_reg_0_63_0_2_i_145/CO[3]
                         net (fo=1, routed)           0.000    34.798    ram_filt_reg_0_63_0_2_i_145_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.026 r  ram_filt_reg_0_63_0_2_i_96/CO[2]
                         net (fo=21, routed)          1.582    36.609    ram_filt_reg_0_63_0_2_i_96_n_1
    SLICE_X8Y88          LUT6 (Prop_lut6_I3_O)        0.313    36.922 r  ram_filt_reg_0_63_0_2_i_92/O
                         net (fo=1, routed)           0.661    37.583    ram_filt_reg_0_63_0_2_i_92_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    38.220 r  ram_filt_reg_0_63_0_2_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.220    ram_filt_reg_0_63_0_2_i_49_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    38.439 r  ram_filt_reg_0_63_0_2_i_118/O[0]
                         net (fo=1, routed)           0.820    39.259    ROM_INST_1/ram_filt_reg_0_63_0_2_i_44_2[0]
    SLICE_X10Y90         LUT6 (Prop_lut6_I1_O)        0.295    39.554 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_67/O
                         net (fo=1, routed)           0.000    39.554    ROM_INST_1/ram_filt_reg_0_63_0_2_i_67_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.087 r  ROM_INST_1/ram_filt_reg_0_63_0_2_i_34/CO[3]
                         net (fo=1, routed)           0.000    40.087    ROM_INST_1/ram_filt_reg_0_63_0_2_i_34_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    40.306 f  ROM_INST_1/ram_filt_reg_0_63_0_2_i_44/O[0]
                         net (fo=2, routed)           0.742    41.048    ROM_INST_1_n_23
    SLICE_X11Y90         LUT1 (Prop_lut1_I0_O)        0.295    41.343 r  ram_filt_reg_0_63_0_2_i_80/O
                         net (fo=1, routed)           0.000    41.343    ram_filt_reg_0_63_0_2_i_80_n_0
    SLICE_X11Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.893 r  ram_filt_reg_0_63_0_2_i_42/CO[3]
                         net (fo=1, routed)           0.000    41.893    ram_filt_reg_0_63_0_2_i_42_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.007 r  ram_filt_reg_0_63_0_2_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.007    ram_filt_reg_0_63_0_2_i_20_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    42.278 r  ram_filt_reg_0_63_0_2_i_7/CO[0]
                         net (fo=41, routed)          1.983    44.261    ram_filt_reg_0_63_0_2_i_7_n_3
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.373    44.634 r  ram_filt_reg_0_63_0_2_i_29/O
                         net (fo=1, routed)           0.473    45.108    ram_filt_reg_0_63_0_2_i_29_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    45.688 r  ram_filt_reg_0_63_0_2_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.688    ram_filt_reg_0_63_0_2_i_10_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.001 r  ram_filt_reg_0_63_3_5_i_12/O[3]
                         net (fo=1, routed)           0.803    46.803    ram_filt_reg_0_63_3_5_i_12_n_4
    SLICE_X7Y90          LUT3 (Prop_lut3_I0_O)        0.306    47.109 r  ram_filt_reg_0_63_6_8_i_8/O
                         net (fo=1, routed)           0.000    47.109    ram_filt_reg_0_63_6_8_i_8_n_0
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.659 r  ram_filt_reg_0_63_6_8_i_4/CO[3]
                         net (fo=1, routed)           0.000    47.659    ram_filt_reg_0_63_6_8_i_4_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.993 f  ram_filt_reg_0_63_0_2_i_75/O[1]
                         net (fo=3, routed)           1.484    49.478    ram_filt_reg_0_63_0_2_i_75_n_6
    SLICE_X5Y86          LUT2 (Prop_lut2_I0_O)        0.303    49.781 r  ram_filt_reg_0_63_0_2_i_38/O
                         net (fo=1, routed)           0.000    49.781    ram_filt_reg_0_63_0_2_i_38_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.179 r  ram_filt_reg_0_63_0_2_i_12/CO[3]
                         net (fo=1, routed)           0.000    50.179    ram_filt_reg_0_63_0_2_i_12_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    50.450 f  ram_filt_reg_0_63_0_2_i_5/CO[0]
                         net (fo=27, routed)          0.878    51.328    ram_filt_reg_0_63_0_2_i_5_n_3
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.373    51.701 r  ram_filt_reg_0_63_0_2_i_109/O
                         net (fo=1, routed)           0.324    52.025    ram_filt_reg_0_63_0_2_i_109_n_0
    SLICE_X7Y85          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    52.551 r  ram_filt_reg_0_63_0_2_i_55/CO[3]
                         net (fo=1, routed)           0.000    52.551    ram_filt_reg_0_63_0_2_i_55_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.665 r  ram_filt_reg_0_63_0_2_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.665    ram_filt_reg_0_63_0_2_i_25_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.822 f  ram_filt_reg_0_63_0_2_i_9/CO[1]
                         net (fo=9, routed)           1.134    53.956    ram_filt_reg_0_63_0_2_i_9_n_2
    SLICE_X5Y84          LUT3 (Prop_lut3_I2_O)        0.329    54.285 r  ram_filt_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          1.418    55.703    ram_filt_reg_0_63_3_5/DIC
    SLICE_X6Y79          RAMD64E                                      r  ram_filt_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE                         0.000     0.000 r  lfsr_reg[11]/C
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lfsr_reg[11]/Q
                         net (fo=1, routed)           0.053     0.181    lfsr[11]
    SLICE_X15Y92         FDRE                                         r  lfsr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE                         0.000     0.000 r  lfsr_reg[14]/C
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr_reg[14]/Q
                         net (fo=1, routed)           0.116     0.257    lfsr[14]
    SLICE_X15Y92         FDRE                                         r  lfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.930%)  route 0.100ns (35.070%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  U4/v_count_reg[6]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U4/v_count_reg[6]/Q
                         net (fo=23, routed)          0.100     0.241    U4/v_count_reg_n_0_[6]
    SLICE_X5Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  U4/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.286    U4/v_count[9]_i_2_n_0
    SLICE_X5Y74          FDRE                                         r  U4/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_cursor_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_512_575_3_5/RAMA/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  scan_cursor_reg[3]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan_cursor_reg[3]/Q
                         net (fo=172, routed)         0.157     0.298    ram_filt_reg_512_575_3_5/ADDRD3
    SLICE_X2Y84          RAMD64E                                      r  ram_filt_reg_512_575_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_cursor_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_512_575_3_5/RAMB/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  scan_cursor_reg[3]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan_cursor_reg[3]/Q
                         net (fo=172, routed)         0.157     0.298    ram_filt_reg_512_575_3_5/ADDRD3
    SLICE_X2Y84          RAMD64E                                      r  ram_filt_reg_512_575_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_cursor_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_512_575_3_5/RAMC/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  scan_cursor_reg[3]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan_cursor_reg[3]/Q
                         net (fo=172, routed)         0.157     0.298    ram_filt_reg_512_575_3_5/ADDRD3
    SLICE_X2Y84          RAMD64E                                      r  ram_filt_reg_512_575_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_cursor_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_512_575_3_5/RAMD/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.240%)  route 0.157ns (52.760%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  scan_cursor_reg[3]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan_cursor_reg[3]/Q
                         net (fo=172, routed)         0.157     0.298    ram_filt_reg_512_575_3_5/ADDRD3
    SLICE_X2Y84          RAMD64E                                      r  ram_filt_reg_512_575_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y75         FDRE                         0.000     0.000 r  U4/h_count_reg[2]/C
    SLICE_X10Y75         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U4/h_count_reg[2]/Q
                         net (fo=120, routed)         0.105     0.269    U4/h_count_reg[5]_0[2]
    SLICE_X11Y75         LUT4 (Prop_lut4_I1_O)        0.045     0.314 r  U4/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.314    U4/h_count[3]
    SLICE_X11Y75         FDRE                                         r  U4/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_cursor_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_512_575_6_8/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.077%)  route 0.186ns (56.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  scan_cursor_reg[5]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan_cursor_reg[5]/Q
                         net (fo=171, routed)         0.186     0.327    ram_filt_reg_512_575_6_8/ADDRD5
    SLICE_X2Y86          RAMD64E                                      r  ram_filt_reg_512_575_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scan_cursor_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_filt_reg_512_575_6_8/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.077%)  route 0.186ns (56.923%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE                         0.000     0.000 r  scan_cursor_reg[5]/C
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  scan_cursor_reg[5]/Q
                         net (fo=171, routed)         0.186     0.327    ram_filt_reg_512_575_6_8/ADDRD5
    SLICE_X2Y86          RAMD64E                                      r  ram_filt_reg_512_575_6_8/RAMB/WADR5
  -------------------------------------------------------------------    -------------------





