// Seed: 1024703442
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  inout wire id_2;
  output wand id_1;
  assign id_3 = 1;
  assign id_1 = id_2 ^ -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : id_2] id_3 = id_2;
  wire id_4;
  ;
  logic [id_2 : id_2] id_5 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  parameter id_6 = 1;
endmodule
module module_2 #(
    parameter id_2 = 32'd57
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output supply0 id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  inout logic [7:0] id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_5 = -1;
  assign id_4 = (id_3[id_2]);
endmodule
