Info (10281): Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_system_qsys_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/final_system_qsys_mm_interconnect_1_router_001.sv Line: 49
Warning (10268): Verilog HDL information at uart.sv(56): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/uart.sv Line: 56
Warning (10268): Verilog HDL information at debugmode.sv(62): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv Line: 62
Info (10281): Verilog HDL Declaration information at debugmode.sv(19): object "debug" differs only in case from object "DEBUG" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/debugmode.sv Line: 19
Warning (10268): Verilog HDL information at interconexlogic.sv(29): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv Line: 29
Info (10281): Verilog HDL Declaration information at interconexlogic.sv(22): object "readExt" differs only in case from object "READEXT" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv Line: 22
Info (10281): Verilog HDL Declaration information at interconexlogic.sv(22): object "readInstr" differs only in case from object "READINSTR" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/interconexlogic.sv Line: 22
Info (10281): Verilog HDL Declaration information at readcontrol.sv(4): object "Done" differs only in case from object "DONE" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/readcontrol.sv Line: 4
Warning (10268): Verilog HDL information at regex_mem.sv(28): always construct contains both blocking and non-blocking assignments File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/regex_mem.sv Line: 28
Info (10281): Verilog HDL Declaration information at top.sv(35): object "Reg1" differs only in case from object "REG1" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 35
Info (10281): Verilog HDL Declaration information at top.sv(35): object "Reg2" differs only in case from object "REG2" in the same scope File: C:/Users/Pablo/Desktop/TFG/FINAL/TFG-RISC-V-AVALON/db/ip/final_system_qsys/submodules/top.sv Line: 35
