ports:
  - { name: cpu_dout, msb: 7}
clocks:
  clk48:
    - freq: 3000000
      outputs:
        - cen3
        - cen1p5
sdram:
  banks:
    - buses:
      - name: main
        addr_width: 15
        data_width: 8
    - buses:
      - name: char
        addr_width: 13
        data_width: 16
        cs: LVBL
    - buses:
      - name: obj
        addr_width: 16
        data_width: 16
        cs: 1'b1
bram:
  - name: ram
    addr: main_addr[11:0]
    addr_width: 12
    data_width: 8
    din: cpu_dout
    rw: true