#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-399-g151a14dfc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5601bd338d90 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x5601bd38ec80_0 .var "x", 0 0;
v0x5601bd38ed50_0 .var "x2", 0 0;
v0x5601bd38ee20_0 .var "x3", 0 0;
v0x5601bd38eef0_0 .var "y", 0 0;
v0x5601bd38efc0_0 .var "y2", 0 0;
v0x5601bd38f060_0 .var "y3", 0 0;
v0x5601bd38f190_0 .net "z", 0 0, L_0x5601bd38f4f0;  1 drivers
v0x5601bd38f260_0 .net "z2", 0 0, L_0x5601bd38f560;  1 drivers
RS_0x7f295188d318 .resolv tri, L_0x5601bd38f6c0, L_0x5601bd38f730, L_0x5601bd38f7c0, L_0x5601bd38f870;
v0x5601bd38f330_0 .net8 "z3", 0 0, RS_0x7f295188d318;  4 drivers
S_0x5601bd338f20 .scope module, "U1" "my_module" 2 24, 3 1 0, S_0x5601bd338d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5601bd35cd50 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x5601bd35cd90 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x5601bd38f4f0 .functor AND 1, v0x5601bd38ec80_0, v0x5601bd38eef0_0, C4<1>, C4<1>;
v0x5601bd372f40_0 .net "A", 0 0, v0x5601bd38ec80_0;  1 drivers
v0x5601bd38c450_0 .net "B", 0 0, v0x5601bd38eef0_0;  1 drivers
v0x5601bd38c510_0 .net "Y", 0 0, L_0x5601bd38f4f0;  alias, 1 drivers
v0x5601bd38c5b0_0 .var "my_register", 0 0;
S_0x5601bd38c6f0 .scope module, "U2" "my_module" 2 25, 3 1 0, S_0x5601bd338d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5601bd339150 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x5601bd339190 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x5601bd38f560 .functor AND 1, v0x5601bd38ed50_0, v0x5601bd38efc0_0, C4<1>, C4<1>;
v0x5601bd38ca70_0 .net "A", 0 0, v0x5601bd38ed50_0;  1 drivers
v0x5601bd38cb50_0 .net "B", 0 0, v0x5601bd38efc0_0;  1 drivers
v0x5601bd38cc10_0 .net "Y", 0 0, L_0x5601bd38f560;  alias, 1 drivers
v0x5601bd38cce0_0 .var "my_register", 0 0;
S_0x5601bd38ce20 .scope module, "U3[0]" "my_module" 2 26, 3 1 0, S_0x5601bd338d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5601bd38c920 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x5601bd38c960 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x5601bd38f6c0 .functor AND 1, v0x5601bd38ee20_0, v0x5601bd38f060_0, C4<1>, C4<1>;
v0x5601bd38d230_0 .net "A", 0 0, v0x5601bd38ee20_0;  1 drivers
v0x5601bd38d310_0 .net "B", 0 0, v0x5601bd38f060_0;  1 drivers
v0x5601bd38d3d0_0 .net8 "Y", 0 0, RS_0x7f295188d318;  alias, 4 drivers
v0x5601bd38d4a0_0 .var "my_register", 0 0;
S_0x5601bd38d5e0 .scope module, "U3[1]" "my_module" 2 26, 3 1 0, S_0x5601bd338d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5601bd38d080 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x5601bd38d0c0 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x5601bd38f730 .functor AND 1, v0x5601bd38ee20_0, v0x5601bd38f060_0, C4<1>, C4<1>;
v0x5601bd38d9e0_0 .net "A", 0 0, v0x5601bd38ee20_0;  alias, 1 drivers
v0x5601bd38dad0_0 .net "B", 0 0, v0x5601bd38f060_0;  alias, 1 drivers
v0x5601bd38dba0_0 .net8 "Y", 0 0, RS_0x7f295188d318;  alias, 4 drivers
v0x5601bd38dca0_0 .var "my_register", 0 0;
S_0x5601bd38dd60 .scope module, "U3[2]" "my_module" 2 26, 3 1 0, S_0x5601bd338d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5601bd38d810 .param/l "id_num" 0 3 6, +C4<00000000000000000000000000000001>;
P_0x5601bd38d850 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x5601bd38f7c0 .functor AND 1, v0x5601bd38ee20_0, v0x5601bd38f060_0, C4<1>, C4<1>;
v0x5601bd38e180_0 .net "A", 0 0, v0x5601bd38ee20_0;  alias, 1 drivers
v0x5601bd38e290_0 .net "B", 0 0, v0x5601bd38f060_0;  alias, 1 drivers
v0x5601bd38e3a0_0 .net8 "Y", 0 0, RS_0x7f295188d318;  alias, 4 drivers
v0x5601bd38e490_0 .var "my_register", 0 0;
S_0x5601bd38e590 .scope module, "U3[3]" "my_module" 2 26, 3 1 0, S_0x5601bd338d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x5601bd38dfe0 .param/l "id_num" 0 3 6, +C4<00000000000000000000000001100011>;
P_0x5601bd38e020 .param/l "version" 1 3 7, +C4<00000000000000000000000000000010>;
L_0x5601bd38f870 .functor AND 1, v0x5601bd38ee20_0, v0x5601bd38f060_0, C4<1>, C4<1>;
v0x5601bd38e930_0 .net "A", 0 0, v0x5601bd38ee20_0;  alias, 1 drivers
v0x5601bd38e9f0_0 .net "B", 0 0, v0x5601bd38f060_0;  alias, 1 drivers
v0x5601bd38eab0_0 .net8 "Y", 0 0, RS_0x7f295188d318;  alias, 4 drivers
v0x5601bd38eb80_0 .var "my_register", 0 0;
    .scope S_0x5601bd338f20;
T_0 ;
    %load/vec4 v0x5601bd372f40_0;
    %store/vec4 v0x5601bd38c5b0_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x5601bd35cd50, P_0x5601bd35cd90 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5601bd38c6f0;
T_1 ;
    %load/vec4 v0x5601bd38ca70_0;
    %store/vec4 v0x5601bd38cce0_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x5601bd339150, P_0x5601bd339190 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5601bd38ce20;
T_2 ;
    %load/vec4 v0x5601bd38d230_0;
    %store/vec4 v0x5601bd38d4a0_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x5601bd38c920, P_0x5601bd38c960 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5601bd38d5e0;
T_3 ;
    %load/vec4 v0x5601bd38d9e0_0;
    %store/vec4 v0x5601bd38dca0_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x5601bd38d080, P_0x5601bd38d0c0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5601bd38dd60;
T_4 ;
    %load/vec4 v0x5601bd38e180_0;
    %store/vec4 v0x5601bd38e490_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x5601bd38d810, P_0x5601bd38d850 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5601bd38e590;
T_5 ;
    %load/vec4 v0x5601bd38e930_0;
    %store/vec4 v0x5601bd38eb80_0, 0, 1;
    %vpi_call 3 12 "$display", "id_num = %d\011version = %d", P_0x5601bd38dfe0, P_0x5601bd38e020 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5601bd338d90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601bd38ec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601bd38eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601bd38ed50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601bd38efc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601bd38ee20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601bd38f060_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/david/repos/verilog_fundamentals/demo6/top.v";
    "./my_module.v";
