{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1649873877603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1649873877603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 23:47:57 2022 " "Processing started: Wed Apr 13 23:47:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1649873877603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1649873877603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Default -c DE2_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1649873877603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1649873878013 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller/Img_RAM.v " "Can't analyze file -- file VGA_Controller/Img_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649873878070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649873878070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller/VGA_OSD_RAM.v " "Can't analyze file -- file VGA_Controller/VGA_OSD_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller/VGA_PLL.v " "Can't analyze file -- file VGA_Controller/VGA_PLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878070 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AUDIO_DAC.v " "Can't analyze file -- file AUDIO_DAC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Default " "Found entity 1: DE2_Default" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649873878079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649873878079 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "I2C_AV_Config.v " "Can't analyze file -- file I2C_AV_Config.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "I2C_Controller.v " "Can't analyze file -- file I2C_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878089 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LCD_Controller.v " "Can't analyze file -- file LCD_Controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878097 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LCD_TEST.v " "Can't analyze file -- file LCD_TEST.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649873878104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649873878104 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT.v " "Can't analyze file -- file SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878109 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SEG7_LUT_8.v " "Can't analyze file -- file SEG7_LUT_8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1649873878109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1649873878119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1649873878119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Default " "Elaborating entity \"DE2_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1649873878139 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_Default.v(176) " "Output port \"HEX0\" at DE2_Default.v(176) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_Default.v(177) " "Output port \"HEX1\" at DE2_Default.v(177) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_Default.v(178) " "Output port \"HEX2\" at DE2_Default.v(178) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_Default.v(179) " "Output port \"HEX3\" at DE2_Default.v(179) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_Default.v(180) " "Output port \"HEX4\" at DE2_Default.v(180) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_Default.v(181) " "Output port \"HEX5\" at DE2_Default.v(181) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_Default.v(182) " "Output port \"HEX6\" at DE2_Default.v(182) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_Default.v(183) " "Output port \"HEX7\" at DE2_Default.v(183) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_Default.v(195) " "Output port \"DRAM_ADDR\" at DE2_Default.v(195) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_Default.v(208) " "Output port \"FL_ADDR\" at DE2_Default.v(208) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_Default.v(223) " "Output port \"OTG_ADDR\" at DE2_Default.v(223) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_Default.v(188) " "Output port \"UART_TXD\" at DE2_Default.v(188) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_Default.v(191) " "Output port \"IRDA_TXD\" at DE2_Default.v(191) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE2_Default.v(196) " "Output port \"DRAM_LDQM\" at DE2_Default.v(196) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE2_Default.v(197) " "Output port \"DRAM_UDQM\" at DE2_Default.v(197) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_Default.v(198) " "Output port \"DRAM_WE_N\" at DE2_Default.v(198) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_Default.v(199) " "Output port \"DRAM_CAS_N\" at DE2_Default.v(199) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_Default.v(200) " "Output port \"DRAM_RAS_N\" at DE2_Default.v(200) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_Default.v(201) " "Output port \"DRAM_CS_N\" at DE2_Default.v(201) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE2_Default.v(202) " "Output port \"DRAM_BA_0\" at DE2_Default.v(202) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE2_Default.v(203) " "Output port \"DRAM_BA_1\" at DE2_Default.v(203) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_Default.v(204) " "Output port \"DRAM_CLK\" at DE2_Default.v(204) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_Default.v(205) " "Output port \"DRAM_CKE\" at DE2_Default.v(205) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_Default.v(209) " "Output port \"FL_WE_N\" at DE2_Default.v(209) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_Default.v(210) " "Output port \"FL_RST_N\" at DE2_Default.v(210) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_Default.v(211) " "Output port \"FL_OE_N\" at DE2_Default.v(211) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_Default.v(212) " "Output port \"FL_CE_N\" at DE2_Default.v(212) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_Default.v(224) " "Output port \"OTG_CS_N\" at DE2_Default.v(224) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878139 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_Default.v(225) " "Output port \"OTG_RD_N\" at DE2_Default.v(225) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 225 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_Default.v(226) " "Output port \"OTG_WR_N\" at DE2_Default.v(226) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 226 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_Default.v(227) " "Output port \"OTG_RST_N\" at DE2_Default.v(227) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_Default.v(228) " "Output port \"OTG_FSPEED\" at DE2_Default.v(228) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_Default.v(229) " "Output port \"OTG_LSPEED\" at DE2_Default.v(229) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_Default.v(234) " "Output port \"OTG_DACK0_N\" at DE2_Default.v(234) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_Default.v(235) " "Output port \"OTG_DACK1_N\" at DE2_Default.v(235) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 235 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_Default.v(240) " "Output port \"LCD_RW\" at DE2_Default.v(240) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_Default.v(241) " "Output port \"LCD_EN\" at DE2_Default.v(241) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_Default.v(242) " "Output port \"LCD_RS\" at DE2_Default.v(242) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_Default.v(247) " "Output port \"SD_CLK\" at DE2_Default.v(247) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_Default.v(258) " "Output port \"TDO\" at DE2_Default.v(258) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_Default.v(250) " "Output port \"I2C_SCLK\" at DE2_Default.v(250) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_Default.v(270) " "Output port \"ENET_CMD\" at DE2_Default.v(270) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_Default.v(271) " "Output port \"ENET_CS_N\" at DE2_Default.v(271) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_Default.v(272) " "Output port \"ENET_WR_N\" at DE2_Default.v(272) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_Default.v(273) " "Output port \"ENET_RD_N\" at DE2_Default.v(273) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_Default.v(274) " "Output port \"ENET_RST_N\" at DE2_Default.v(274) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_Default.v(276) " "Output port \"ENET_CLK\" at DE2_Default.v(276) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_Default.v(281) " "Output port \"AUD_DACDAT\" at DE2_Default.v(281) has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1649873878149 "|DE2_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "DE2_Default.v" "r0" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649873878172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878172 "|DE2_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "DE2_Default.v" "p1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649873878181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Audio_PLL.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649873878389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Audio_PLL.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1649873878456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1649873878456 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Audio_PLL.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1649873878456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_Default.v" "u1" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1649873878463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878466 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878466 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878466 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878466 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878466 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878469 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878471 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/VGA_Controller/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1649873878471 "|DE2_Default|VGA_Controller:u1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1649873879105 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 237 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 245 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 246 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 249 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 282 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1649873879121 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1649873879121 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[0\] SRAM_DQ\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[0\]\" to the node \"SRAM_DQ\[0\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[1\] SRAM_DQ\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[1\]\" to the node \"SRAM_DQ\[1\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[2\] SRAM_DQ\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[2\]\" to the node \"SRAM_DQ\[2\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[3\] SRAM_DQ\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[3\]\" to the node \"SRAM_DQ\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[4\] SRAM_DQ\[4\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[4\]\" to the node \"SRAM_DQ\[4\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[5\] SRAM_DQ\[5\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[5\]\" to the node \"SRAM_DQ\[5\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[6\] SRAM_DQ\[6\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[6\]\" to the node \"SRAM_DQ\[6\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[7\] SRAM_DQ\[7\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[7\]\" to the node \"SRAM_DQ\[7\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[8\] SRAM_DQ\[8\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[8\]\" to the node \"SRAM_DQ\[8\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[9\] SRAM_DQ\[9\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[9\]\" to the node \"SRAM_DQ\[9\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[10\] SRAM_DQ\[10\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[10\]\" to the node \"SRAM_DQ\[10\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[11\] SRAM_DQ\[11\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[11\]\" to the node \"SRAM_DQ\[11\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[12\] SRAM_DQ\[12\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[12\]\" to the node \"SRAM_DQ\[12\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[13\] SRAM_DQ\[13\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[13\]\" to the node \"SRAM_DQ\[13\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[14\] SRAM_DQ\[14\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[14\]\" to the node \"SRAM_DQ\[14\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAM_DQ\[15\] SRAM_DQ\[15\] " "Removed fan-out from the always-disabled I/O buffer \"SRAM_DQ\[15\]\" to the node \"SRAM_DQ\[15\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 214 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1649873879129 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1649873879129 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_0 GND " "Pin \"DRAM_BA_0\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_BA_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA_1 GND " "Pin \"DRAM_BA_1\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_BA_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 205 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 227 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_FSPEED GND " "Pin \"OTG_FSPEED\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_FSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_LSPEED GND " "Pin \"OTG_LSPEED\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 229 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_LSPEED"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 288 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1649873879199 "|DE2_Default|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1649873879199 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "AUD_ADCLRCK AUD_DACLRCK " "Output pin \"AUD_ADCLRCK\" driven by bidirectional pin \"AUD_DACLRCK\" cannot be tri-stated" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 278 -1 0 } } { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 280 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1649873879213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1649873879754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1649873879754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 170 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 172 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "No output dependent on input pin \"OTG_INT0\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|OTG_INT0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "No output dependent on input pin \"OTG_INT1\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|OTG_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 232 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 233 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 257 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 253 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 275 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 279 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE2_Default.v" "" { Text "C:/Users/DELL/Documents/Academics/sem6/CO503/FPGA_CO503/VGA/DE2_VGA1/DE2_Default.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1649873879826 "|DE2_Default|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1649873879826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "561 " "Implemented 561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1649873879828 ""} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Implemented 219 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1649873879828 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "158 " "Implemented 158 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1649873879828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1649873879828 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1649873879828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1649873879828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 312 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 312 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1649873879872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 23:47:59 2022 " "Processing ended: Wed Apr 13 23:47:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1649873879872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1649873879872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1649873879872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1649873879872 ""}
