b',(NASA-CR-144052)\n\nDATA MANAGEMENT SYSTEM dO\n\nN76-219\n\n1\n\n5S\n\nCIU AND DIU\nAPVENDIX A:\nAND DIU.\nTechnical Report -\n(SCI\n\nSCHEMATICS Final\nUnclas\n\nSystems, Inc., Huntsville, Ala.), 317 p HC\nCSCL 09B G3/60- 19951\n\n$9.75\n\n\nIiCOPY2_.\nDATA MANAGEMENT SYSTEM\n\nCIU AND DIU\n\nFINAL TECHNICAL REPORT\n\n\nPREPARED FOR\nNATIONAL AERONAUTICS AND SPACE ADMINISTRATION\nGEORGE C. MARSHALL SPACE-FLIGHT CENTER\nUNDER CONTRACT\nNAS8 .29155\n\nPREPARED BY\nSCI SYSTEMS, INC\nOCTOBER, 1975\n\nSCI SYSTEMS, INC.\n\n\nlop\n\nOFjL3z\n\nDATA MANAGEMENT SYSTEM\n\nCIU AND DIU\n\nFINAL TECHNICAL REPORT\n\n\nPREPARED FOR\nNATIONAL AERONAUTICS AND SPACE ADMINISTRATION\nGEORGE C. MARSHALL SPACE FLIGHT CENTER\nUNDER CONTRACT\nNAS8-29155\n\n\nPREPARED BY\n\nSCI SYSTEMS, INC.\n\nOCTOBER, 1975\nSCI SYSTEMS, INC.\n02\n\nHuntl.nhIAlflM-3S\nP.O \tBox4M\nT~lch*r 2051MI-l8I\n\nI\n\nINTRODUCTION\n\nThe information contained in this document constitutes the Final Technical\nReport for NASA-MSFC contract NAS8-29155.\n\nInformation contained in topic II - SYSTEM DESCRIPTION, describes the\nComputer Interface Unit (CIU) and the Data Interface Unit (DIU) of the Data\nManagement System (DMS) as to it\'s functional location, purpose and function.\nThis topic describes the CIU and DIU at the unit level illustrating their inter\xc2\xad\nface thru the Data Bus (DBUS) and to other DMS units.\n\nInformation contained in topic III is pertinent to the Computer Interface Unit\nwhile topic IV is related to the Data Interface Unit.\ndescription of the unit function and characterisitics.\nare defined as to function and characteristics.\n\nThese topics provide a\nAll unit level interfaces\n\nThe controls, indicators,\n\ntest points and connectors are listed and function, location and application\nare described for each.\n\nThe mechanical configuration is defined and\n\nillustrated to provide card and component location for modification or repair\npurposes.\n\nUnique disassembly and assembly requirements are outlined\n\nwhere applicable.\nis provided.\n\nA unit internal functional block diagram level description\n\nThis description is at a level that an engineer skilled in the\n\nelectronic disiplines of the hardware could use this as a guide for employing\nthe unit schematics,\n\ndrawings, listings and procedures to make repairs or\n\nmodifications.\n\nI-I\n\n\nSYSTEM DESCRIPTION\n\nII\n\nReference drawing "GIU/DIU Interface Block Diagram" for the following\ndescription.\n\nThe CIU is the element of the DMS that controlls all DBUS\n\nsignal flow.\n\nThe CIU and DBUS interface sequentially all DIU\'s to the IOP\n\nthru commands from the IOP to the CIU.\nDIU\' s via the DBUS,\n\nThe -CIU interfaces data from the\n\ndata from the IOP and time information to the DMS\n\n-Recorders via the DECU thru the CIU\'s Serial Outputs.\n\nAn illustration of\n\nthis information flow is illustrated in the drawing "CIU Information Flow".\nAlso illustrated in this flow diagram is a path from the IOP input to the CIU\nand the CIU\'s output to the IOP.\n\nThis is a self test feature between the IOP\n\nand CIU.\n\nAlso illustrated is DBUS input to output flow for the DIU to,DIU\n\ntransfer.\n\nIn controlling DBUS information flow, the CIU generates the timing\n\nand synchronization required, formats all SUPV-DBUS words and controls\nthe transfer sequencing of messages on the DBUS.\n\nUpon a control byte from\n\nthe IOP the CIU selects the Serial Output/s (4 ea) to be active and channels\nTime and IOP messages or DBUS messages to the output.\n\nThe CIU performs\n\nerror checking between the CIU/IOP interface and the CIU/DIU interface.\nErrors are- stored in the CIU, the IOP is notified and upon IOP request the\nerror information is sent to the IOP.\n\nThe DIU operates to distribute, translate and to some extent analyze data\nbetween the DBUS and the DMS User Subsystems.\nDBUS is in serial digital form.\n\nAll data flow on the\n\nData flow to and from the Subsystems may\n\nbe analog, bi-level digital or serial digital.\n\nThe DIU must, therefore trans\xc2\xad\n\nlate between serial digital and analog or serial digital and bi-level digital\nand visa versa.\n\n-.\n\nNormal distribution for the DIU is to Write (Output CIU\n\nUSER) Analog (AO), Discrete (Bi-level -\n\nDigital -\n\nDO) and Record (Serial\n\n\nRO) information and to Read (Input USER-WCIU) Analog (AI),\n\n\nDiscrete (Bi-level -\n\nDI) and Record (Serial Digital -\n\nRI) information. To\n\n\ndecrease traffic on the DBUS the DIU contains certain analysis functions.\n\n\nII- 1 i\n\nThree\n\nof these functions consist of reading only the DI changes since the\nlast request (Read DI Changes), eliminate \'the servicing (scanning) of certain\nD\'s (Write .DI Monitor Control) and respond only with AI information that\nexceeds a certain delta limit (Read AI Exceeding Delta).\n\nDeltas are estab\xc2\xad\n\nlished by the IOP -viathe CIU and DBUS thru the command, Write AI Deltas.\nTo evaluate DIU operation the commanded DO\'s can be returned by the\ncommand-Read DO Status, the Monitor Control information is returned by\nthe command-Read DI Monitor Control, and the Delta limits returned by the\ncommand-Read AI Deltas.\n\nThere are three other commands by which the\n\nCIU communicates with the DIU\'s via the DBUS.\nTransfer.\n\nOne is the DIU to DIU\n\nThis command along with the previously discussed data transfer\n\ncommands, allows data to flow from one DIU (sending) to another DIU (receiving).\nIn this mode transmission is via the DBUS with the CIU acting as the controlling\nelement and as a switching junction for the information routing.\n\nThe DBUS\n\nis a pair of transmission lines with one referred to as the Supervisory Bus\n(SUPV) and the other the Reply Bus (RPLY).\n\nThe SUPV bus carries all\n\ncommunications (data, control, timing and synchronization) from the CIU\nto the DIU\' s.\n\nThe RPLY bus is used for the DIU\' s reply of identification,\n\ndata and status to the CIU.\n\nIn the DIU to DIU transfer the DIU takes the\n\ndata from the RPLY bus of the sending DIU and appropriately\nthe data on the SUPV bus to the receiving DIU.\n\nretransmits\n\nIn this transaction the CIU\n\nalso monitors the transfer for proper operation and can also supply the\nsending DIU\'s data to the IOP or to the Serial Outputs for recording purposes.\nAnother command supplied by the CIU to a DIU is the Reset command, which\ninitializes the DIU.\n\nThe final command is the Read Error Status, which ask\n\nthat the DIU supply the CIU the Saved Error Status from its previous trans\xc2\xad\nmission as well as the Current Error Status.\n\nAll these communication/infor\xc2\xad\n\nmation transfer operations are illustrated in the drawing "CIU/DIU Bus Word\nSequencing.\n\n!I-Z\n\n\n\'The DBUS, SUPV and RPLY lines, employ a serial digital coded signal\noperating at a rate of Z MBPS.\n\nThe communications link is differential\n\nemploying transformer coupling.\nType I.\n\nThe bus employs 2 twisted shielded pair cables of 78 ohm impedance\n\nextending to 500 ft. in length.\ncoded address.\nDIU.\n\nThe serial code is Bi-phase L-Manchester\n\nEach DIU responds to a unique 5 bit binary\n\nThe CIU employs an Address (A) word to command the specifc\n\nThis word contains, in addition to a Word Sync bit, Bus Code Prefix\n\nbit pair and Parity bit which are common for all standard words, the 5 bit\nDIU! Address, 5 bit OP Code (function command) and 6 bit Channel (User\nSubsystem Signal Line) Address.\n\nData can be transmitted as a single word\n\nor multiple words of varying number as defined by the Word Count (WC)\nword.\n\nThe Data (D) word employs a common configuration for both the SUPV\n\nand RPLY busses, which is the standard coding bits with two 8 bit bytes to\ncontain the data to be transmitted.\n\nWhen actual information transfer is not\n\nin progress on the SUPV bus, the CIU sends continuous Blank (B) words to\nmaintain system timing and synchronization.\nSync position and all other bits logic 0\'s.\nfor the B word is 00.\n\nThis is a logic 1 in the Word\n\nThus the Bus Code Prefix (BCP)\n\nThe A word always uses the 11 BCP.\n\nThe WC word\n\nnormally uses the 11 BCP unless it is the last word (End of Message) in the\nCIN SUPV transmission.\n\nIn this case the WC-EOM employs 01 for the BCP.\n\nThe D word also, uses 01 for the EOM and 10 for all other D words.\n\nThe only\n\nnon standard DBUS word is the DIU Sync Word (SW) reply to a CIU command\nover the RPLY bus.\nof 111101,\n\nThis is a 12 bit word containing a 6 bit fixed sync code\n\na 5 bit DIU wired address and parity bit for the unique 5 bit code.\n\nThe last word in a DIU reply is the Error Status (ES) word.\n\nThe ES uses a\n\nII for the BCP and contains 16 bits of error status along with the first bit\n(word sync) and last bit (parity).\n\nThe RPLY bus, or rather DIU response,\n\nutilizes similar B and D words to those of the SUPV bus (CIU generated).\nThe only difference is that the RPLY bus does not require B words between\nmessages.\n\nThe B word on this bus is only used internal to a message to fill\n\n11-3\n\n\nword gaps to maintain message continuity.\n\nAll these words are illustrated\n\nin the drawing "CIU/DIU Bus Word Sequencing" and message content and\nformating of these words is illustrated for each command and both busses.\n\nThe CIU Time Input and Serial Outputs employ a serial digital interface that\nis similar to the DBUS.\n\nThese signals are communicated via a 200 ft.\n\nmaximum cable length with only a single transmitter/receiver interface.\n\nThe\n\nTime Code Word (TW) are transmitted in groups of three, once each milli\xc2\xad\nsecond, with B words between.\n\nThe BCP code for TW #1 is 11 and contains\n\nDay information in Byte 1 with Hours in Byte 2.\n\nTW #2 employs a BCP of\n\n10 and contains Minutes and Seconds respectively in the bytes.\n\nTW #3 uses\n\n01 as the BCP and contains milliseconds which require both bytes for coding.\nThe time information is Z BCD digits per byte.\ncontains a Time and Data line.\n\nEach of the 4 Serial Outputs\n\nWord formats are maintained per the input.\n\nThe 4 channels are selectively accessed by the IOP to the GIU thru 4 unique\ncontrol bits.\n\n-\n\nA 5th control bit sets up a special output mode where by data\n\nis only sent when an error is detected.\n\nA special IOP to CIU command,\n\nemploying OP Code 00100, allows IOP data to be sent on the Serial Output/s\nthat has/have been selected.\n\nThe CIU/IOP interface is a Standard IBM System/360 and System/370 inter\xc2\xad\nface with the Bus Extension Feature.\n\nThis is a parallel interface employing\n\nan action/reaction command sequencing technique, with "sign on" and "sign\noff" identification.\n\nOne IOP may service multiple CIU\'s.\n\nThe CIU\'s are\n\nsequentially chained to the bus and each employs a unique 3 bit binary address\ncode for response.\n\nA third interface of similar configuration interfaces the\n\nCIU to a CIU Text Fixture.\n\nThis interface or the IOP interface is selectively\n\nactivated by a CIU manual control.\n\nThe CIU/IOP bus word employs separate\n\ninput/outputs, each consisting of 2-8 bit bytes with each byte also having a\nparity bit.\n\nTransfer is parallel digital df standard IBM signal characteristics.\n\n11-4,\n\nA special command OP Code of 00101 allows lOP commanded self test of the\nCIU.\n\nThe CIU responds to all IOP transactions with a 4 bit status byte\n\ncontaining a Unit Check bit (a consolidated error indicator), Device End bit,\nChannel End bit and Busy bit.\n\nThe CIU stores and transmits to the IOP upon\n\nrequest 3 error status words.\n\nThey are:\n\nIOP to CIU Transfer Errors,\n\nDBUS to CIU Reply Errors and the DIU\'s Error Status Word.\n\nThe CIU front panel houses a power ON/OFF control-display.\n\nThe time code\n\nis displayed in decimal and has an associated Time Error indicator.\n3-bit CIU address code is selected by an octal coded control.\n\nThe\n\nA control and\n\nbit display allows the operator to select for analysis any of the three Error\nWords.\n\nAlso displayed are: Message Sync, Reply Sync and Unit \tCheck.\n\nA\n\nselector is provided to operate the CIU from its internal clock or an external\nclock source, the selector for IOP/TEST FIXTURE as previously \tdescribed,\nand a RESET control.\nsignals.\n\nAdditionally test points are provided for critical\n\nA special service test switch and all connectors are housed on the\n\nrear panel.\n\nThe CIU is powered from an external 28 volt source \tand con\xc2\xad\n\ntains a converter to isolate and produce regulated secondary voltages.\n\nThe DIU responds to the CIU commands via the DBUS as previously des\xc2\xad\ncribed.\n\nIt interfades to the User Subsystems the Analog, Discrete (Bi-Level\n\nDigital) and Record (Serial Digital) inputs and outputs.\nare a maximum of 128 in groups of 16 each.\nto 8 bits with accuracy to + the LSB.\nbut a maximum of 4 is provided.\n\nThe AI\'s provided\n\nA 0 to +5 volt signal is digitized\n\nThe AO\'s have similar characteristics,\n\nThe DI\'s and DO\'s provided are \ta maximum\n\nof 128 for each in groups of 16 bits.\n\nThe DI\'s can be High Level (0-32V) or\n\nLow Level (0-5V), selected by a jumper on the internal circuit card.\n\nThe\n\nsource voltage for the DO\'s is supplied by the User Subsystem and can\nrange from 2. 5 to 32 volts.\n\nOutput is continuous levels between up-dates.\n\nEach of the 8 RI/RO channels consist of a serial digital data input \tand output\n\n11-5\n\nthat has characteristics similar to the other serial digital busses.\n\nCable\n\nlength is limited to 50 ft. and there is a single transmitter/receiver for\neach line.\n\nThe RO line contains continuous B words between messages to\n\nmaintain subsystem timing and sync.\nsignal that is a 4 MHz clock.\nmessage transfer.\n\nAlso each RI/IRO contains a third\n\nThe clock is gated ON during the RI/1tO\n\nIt also employs a differential, coupled, twisted shielded\n\npair line.\n\nThe DIU employs +28 volts for a converter that isolates and produces regu\xc2\xad\nlated secondary voltages.\ncooling fans.\n\nA control-indicator is located on the front panel to turn ON!\n\nOFF the power.\npoints.\n\nA 115V, 60 Hz, AC input is required to operate\n\nThe DIU front panel houses displays, controls and test\n\nThe indicators are a bit word display with selector control, modularity\n\nand RI/ItO clock displays with a modularity selector and four bit displays of:\nWord Sync, Word Sync Error, Error Detect and Address Detect.\n\nTwo other\n\nselectors are provided and they are: Group Select and DIU Address Select.\nAppropriate test points are provided for critical signals.\nhouses the 29 interface connectors.\n\nII -6\n\n\nThe rear panel\n\nLPAV\n\nTPE\n\nA\n\naLD\n\n-,7\n\nRDIE\n\nI\n\nIEIAL\n\nODE\n\npoKITP\nI LTR\n\nU"1\n\n1\n\n11AT\n\nD\n\nD\n\nF\n\nPFOD-\n\n+*\n\nF\n\nMAP.\n\n+AA\nT=P\n\n].NPTERFACE\n\nTam o\n\nUNIT\n\nC\n\nDATA\nI TERFACE\nUNIT\n\nCOMPUTER\n\nC\n\n-\n\n!NTSRFACS\n\nATIALO.\n\nIZAA\n\nCNPOS\n\n<=A\n\nT.,IS\n\nEk.\n\nIEA 6ETJ\n\n41\'\nTElAT\n\n61S\n\nemciSYTESu\n\nSI\'\n\nTo\n\nIAA\n\n"A\n\nI\nIR\n\niSARA\n\nLC\n\nCC0\n\n...\n\nMAXR\nVI\n\nl,\n\n"MA\n1..3\n\nA12*TOE\n\nBLOCAL\n\nb\n1\n\n-z\xc2\xad\n\nC[U\n\nINFORMATION\nTItIE\n\nFLOW\n\n\nITPUTS\n\nCiU\nFROM\n\nraP\n\nIU0\nDiu\'s\n\ntO\n\n_\n\n.\n\nDEUS\n\nVIA\n\n70\n\nTOP\n\n_\n\n_\n\n_\n\nFROM\n\nDIU\'s\n\nTO RECORDERS\nSC1RIA L\n\nOUTPU0T"\n\nSIZE\n\nKSCALE\n\nCODE IDENT\n\n17981\nCNO.\n\n-\n\nDWG\n\nUNITWT.\n\nVI\'AL RGPC"IT\n-\n\nISHEET\n\nI OF\n\nI\n\n2\n\n\n3\n\n4\n_____________\n\n~\n\nAE\n\nBSCIU/DIU\n\nI.\'\n\nIn\n\nD\n\nD\n\nPM\n\nD220,sU\n\n1,E\nas\n\nOJATr\n\nat\n\nW\n\n.1\n\nPAP\n\nA\n\n1FY\n\n.hc\nAR\n\n5),7\n\nMTRC4I4A\n\n-,,,\n\nI\n\n,\n\nIP\n\n2)2\n\nREAD 05\n\nMO4IT.R\n\nQENTRL\n\nm\n\nN DT.II TRA.SFER\nE\n\n341\n\nREAD\n\nDO\n\n.3\n\nREAD\n\nB141\nu~\nSP\'\n\nREAD AM EYCEDnG\n( A , ,4\n-\n\nosurM\n\nsup\',4\n\n2TArUS\n\nAX\n\n34,4\n\n~IS\n0\n\nI\n\nREAD D1 C AA\n\n23\n\nA\n\nc\n\njv\n\n7V\n\nAT DE TAS\n\nAt\n\nT Dr\n\nj\n\nLl\n\n7\n\nli\n\nR3\nEAD AX DELTAS2\nAT - AT,,\nA\n\n4\n\n14,\n\nHFL?\nka\n\n4,\n\nDXeG20e)\n\n4\n\n1\n\nl~\n\nDELTAl\n\n04,.3LTAS4\n\nA,\n\n4,1\n\n7\n\nAR-I\n\n2i-\'\n\nS\nU4,W\n\n~\n\nL3..J\n\nI\n\nI\n\nI\n\n,I\n\n,4,\n\n,,,,,,,,,,,,,44414\n\nRYLY\n\nI\n\nJXII\n\nI\n\n=,49\n\nL-,~J\n\nI4,\n\nc AD\n19.81\no,0\n\nlA-V4,4,,4,\n\nFNAL\n\nRSe\'oRT-U-3\n\n,4,\n\nOLDOQU\n\nFRAMIJ!\n\nTABLE OF CONTENTS\n\n\n3.0\n\nComputer Interface Unit (CIU)\n\n\n3. 1\n\nFunctional Description\n\n3. Z\n\nInterface Signals\n3.2. 1\n\n3. 2. Z\n3.2. 3\n\nCIU Test Set Interface\nDIU Interface\n\n\n3.2.4\n3.2.5\n\n3.3\n\nIOP Interface\n\n\nTime Message Interface\n\nSerial Outputs\n\n\nInterface Sequences\n\n3.3.1\n3.3.2\n3.3.3\n\n3.4\n\nCIU Error Monitoring\n\n3.4.1\n3.4.2\n3.4.3\n3.4.4\n\n3.5\n\nIOP-CIU Sequences\n\nDIU-CIU Sequences\n\nSerial Output Sequences\n\n\nSense Register #1 Errors\n\nSense Register #Z Errors\n\nSense Register #3 Errors\n\nCIU Error Response\n\n\nCIU Circuits Description\n\n3.5.1\n3.5.2\n3.5.3\n3.5.4\n3.5.5\n3.5.6\n3.5.7\n3.5.8\n3.5.9\n\nBoards 1 and Z\n\nBoard 3\n\nBoard 4\n\nBoard 5\n\nBoard 6\n\nBoard 7\n\nBoard 8\n\nBoard 9\n\nBoard 10\n\n\n3.5.10\n3.5.11\n3.5.12\n3.5. 13\n3.5.14\n3.5.15\n3.5.16\n3.5.17\n3.5.18\n\n3.6\n\nBoard\nBoard\nBoard\nBoard\nBoard\nBoard\nBoard\nBoard\nBoard\n\n11\n\n12\n\n13\n\n14\n\n15\n\n16\n\n17\n\n18\n\n19\n\n\nMechanical Description\n\nii\n\nSECTION III\n\n\nCOMPUTER INTERFACE UNIT\n(CIU)\n\n\n3.0\n\nCOMPUTER INTERFACE UNIT\n\n3.1\n\nFUNCTIONAL DESCRIPTION\n\nThe \tComputer Interface Unit (CIU) is the element of the Data Management\nSystem (DMS) that formats all data bus traffic.\n\nThe CIU interface\n\nIOP may share a common bus with up to seven other CIU\'s.\nbus system is shown in Figure 3. 1-1.\n\nto the\n\nA typical data\n\nThe CIU interfaces with the IOP, the\n\nCIU Test Set, the system Time source, and up to 32 DIU\'s on a full duplex\ndata \tbus (Supervisory bus and Reply bus).\n\nThe functional characteristics of the CIU are highlighted below:\n\n"\t\n\nGenerate timing and sync for the data bus.\n\n*\t\n\nFormat all data bus words.\n\n*\t\n\nControl the transfer of messages on the bus.\n\n*\t\n\nCheck for data bus subsystem errors (Parity, etc. ) and interface\nerrors from lOP to the CIU.\n\n*\t\n\nStore CIU and Digital Interface Unit (DIU) detected error indi\xc2\xad\ncations for each data bus message.\n\no\t\n\nProvide the capability for computer controlled self test.\n\n*\t\n\nProvide IOP-CIU interface functionally similar to the standard\nIBM system 360 INPUT/OUTPUT interface.\n\no\t\n\nControl the transfer and present the received data to the IOP,\nfor DIU to DIU transfers.\nGenerate word sync, two control bits and odd parity for each\n\n*\t\n\nbus word to be transmitted on the Supervisory bus.\n*\t\n\nProvide time outputs for time taging recorded bus data.\n\n*\t\n\nProvide serial data outputs.\n\n*\t\n\nProvide indicator lights and test points for critical CIU functions.\n\nThe \tCIU functional block diagram is divided into three groups.\nBlock Diagram is shown in Figure 3. 1-2.\n\nIII-1\n\n\nGroup A\n\nGroup A is primarily devoted to\n\nc\nlu\nTEST\n\nF IXTUR\n\nSUPERVISORY\n\nLINE.\n\nDeV\n\nFDiolu\nREPLY\n\nBus.-\n\nLINE\n\nSERIAL OuT\n\nDPAS-CIU\nINTERFACE\n\npJAGRAM\n\nFIG URE 3.1 -i\n\nlop\n-=Ma\n\n-\n\n-\n\n-\n\n- k\n\n* p~~&Za\n\nvol\n\nr6\'9aw\n\n37\xc2\xad\n\ndd4\n\n@\n\n"\n\n\xe2\x80\xa2\n\n~~ixo~Afl AINA\n~\n~\n~~~~~h\n\nOF\n\n\'i\n\nA)s~t\n\n4AC,WOOgC/4P4\n\nI~LDGen,.\n\na-\'\n\nA\n\n\'/\n\naOO -UIT\n\ny01X/S___\n-.-\n\n64700\n\nSI\n\n11DUA7,-\n\n?A1A1\n\n0\n\nservicing the IOP interface.\n\nGroup B Block Diagram is shown in Figure 3.1-3.\n\nGroup B is primarily devoted to control of the DIU interface.\nDiagram is shown in Figure 3.1-4.\n\nGroup C Block\n\nGroup C is primarily devoted to the CIU\n\ntiming, Serial Output interface, and 0IU Time message interface.\n\nThe Block Diagrams of Figure \t3. 1-2, 3. 1-3, and 3. 1-4 are referenced to the\ncircuit board location Lnd \tto the schematic page.\nsource of the signal by the \tBoard number.\nBoard number destination \tof the signal.\n\nAll signal inputs show the\n\nAll signal outputs also show the\n\nSignals originating from a function\n\nblock are referenced as arrows pointing outward from the block while signal\ninputs are arrows pointing \tinto the block.\n\nThe three Block Diagrams \tshow the bus architecture of the CIU.\n\nInternal\n\n, organization of the CIU results in the following buses:\n\n*\t\n\nBus Out - B0\n\n*\n\nBus In - Bl0 - BI15 \t\n\n*\n\nTransmitter Bus - X0 \t- X15 Routes data from CIU storage to\nSupervisory and Serial Output\ntransmitter. Routes data from\nCIU storage to Sense Register 1 & Z.\nRoutes data from Sense Register\n1, Z & 3 to IOP via Bus In.\n\no\n\nSense Register Bus\n\n- B015 Routes data from IOP to CIU decode and\nstorage elements.\nRoutes data from CIU storage to IOP.\n\n-\n\nSRO - SR15\n\nRoutbs data from Sense\n\nRegisters 1,2, & 3 to CIU front\npanel LED drivers.\n*\t\n\nReceiver Data Bus\n\n*\n\nData Out Bus - Internal data storage bus which ties transmitter\ndata memory and receiver data memory to the\nTransmitter bus through the Data Storage Buffer.\n\no\t\n\nTime Bus - TM0-\n\n-\n\nRDOt- RDl5, RCb RCZ, RWS and RDP\nRoutes data from Reply receiver\n(DIU data) to CIU data storage and\n0IU error monitor logic.\n\nTM15\n\nIIl-Z\n\nRoutes data from Time Receiver to\nTime Display storage.\n\n3. Z\n\nINTERFACE SIGNALS\n\nThe CIU has four functional interface areas:\nOutputs and 4) Time Input.\n\n1) IOP, Z) DIU, 3) Serial\n\nThe following sections describe each interface\n\narea in detail.\n\n3.2.1\n\nIOP Interface\n\nThe IOP-CIU interface shown in Figure 3.2-1 cohsists of control lines, also\nreferred to as "tag" lines, and data line. Signals originating from the IOP\nare designated as "OUT" lines, while signals originating in the CIU are\ndesignated "IN" lines.\n\nBUS OUT/BUS IN\nThe data buses between the IOP and CIU are composed of two bytes.\n\nEach\n\nbyte is a set of nine lines consisting of eight data lines and one parity.\nInformation on the buses is arranged so that bit position 7 and 15 of the bus\nis the low-order bit within a byte. The highest-order bit within a byte is\nbit position 0 or 8.\n\nByte Z carries the least significant data of the bus word,\n\naddress, and status information.\n\nWhen a word transmitted over the interface consists of less than sixteen\ninformation bits, the bits are placed in the highest-numbered continguous\nbit positions of the bus.\nto the receiving end.\n(P).\n\nAny unused lines of the bus present logical zeros\n\nThe parity bit of any byte appears in the parity postion\n\nEach half-word byte has odd parity.\n\nA summary of the Byte and Bit positions for the IOP/CIU interface is shown\non the following page.\n\n111-3\n\n\nByte 1\n0\n\n1\n\n2\n\n3\n\n4\n\n5\n\nByte 2\n\n6\n\n7\n\n8\n\nP1\n\n9 10 11 12\n\nBUS IN/OUT #1\n\n13\n\n14\n\n15\n\nP0\n\nBUS IN/OUT #0\n\nUNUSED\n\nCIU SERIAL\nOUT CONTROL\n\nUNUSED\n\n0\n\n0\n\n0\n\nCIIU\nADDRESS\n0\n\nSTATUS\n\nOPERATIONAL OUT\nThis is an IOP control line used to enable the CIU interface.\n\nThis line will\n\nrise to a logical one state when the IOP is communicating with CIU.\n\nDuring\n\nthe "reset" sequence this line shall fall to a logical zero until Operational\nIN drops after which Operational Out will rise again to a logical one state.\n\nOPERATIONAL IN\nThis line will be raised to a logical one level each time the CIU has logically\nconnected to the LOP.\n\nThe CIU will hold this line at a logical one level until\n\nan entire message sequence has been completed or until reset by the IOP.\n\nADDRESS OUT\nThis is a tag line used-to alert the CIU that its address has been placed on\nBus Out for decoding.\n\nThe rise of this line is delayed long enough to insure\n\nthat the address has been gated to Bus Out.\n\nAddress Out will rise only when\n\nthe Select Out/Hold Out, and the Select In and Operational In lines are at a\nlogical zero level.\n\nOnce both Address Out and Select Out are up, Address\n\nOut will stay up until either Select In or Operational In rise.\ncannot be up concurrently with any other outbound tag line.\n\n111-4\n\n\nAddress Out\n\nBUS OUT 0 (8 LINES + PARITYLV\nBUS OUT 1 (8 LINES + PARITY)\nBus IN 0 (8 LINES + PARITY)\nBUS IN 1 (8 LINES + PARITY)\nOPERATIONAL OUT\nADDRESS OUT -- i\nlOP\n\nSELECT OUT\n\n-\n\ni\n\nHOLD OUT\nA-WORD OUT\nCOMMAND OUT\nSERVICE OUT\nSUPPRESS OUT\n\nI\n\nSELECT IN\nADDRESS IN\nSER VIC IN\nSTATUS IN\nOPERATION IN\n\nFigure 3.2-1\n\nIOP-CIU INTERFACE\n\n\nSELECT OUT/HOLD OUT\n\nThese are control lines used to interlock the CIU.\nafter the rise of Address Out.\nrise of Select In,\n\nThese lines will rise\n\nThe IOP shall hold these lines up until the\n\nor Status In in the end sequence.\n\nOnce these lines have\n\nfallen, they will remain in a logic zero state for a minimum of 4.0 usec.\nThe Select Out line is the one line that is propagated from one CIU to the\nnext so that, together with Select In, it forms a loop.\nWhen the first CIU in the chain recognizes that Address Out, Select Out and\nHold Out are high it checks the address on the Bus Out lines. If the address\nis the one assigned to that CIU, it responds with Operational In, holding this\nline high until termination.\n\nIf the address is incorrect or has a parity error\n\nthe CIU will propagate the Select Out signal to the next, CIU.\n\nIf the last CIU\n\nin the chain does not recognize its address or detects a parity error, it will\nreturn the Select In Signal and hold it high until the LOP initiates a disconnect.\nOnce a CIU propagates Select Out, it cannot raise its Operational In or respond\nwith a CIU-busy sequence until the next rise of the incoming Select Out. Each\nCIU must assure the propagation and continuity of the Select Out Signal. When\na CIU.is off-line or powered down it will pass the Select Out to the next CIU.\n\nSELECT IN\nThis line is raised to a logical one level whenever the CIU fails to recognize\nits address as supplied by the IOP. This line will be raised instead of the\nOperational In tag line.\n\nWhen the address is correct, the CIU keeps the Select In at a logical zero\nlevel.\n\n111-5\n\n\nADDRESS IN\nThis line will be raised by the CIU in response to Address Out dropping.\n\nIt will signify that the CIU Bus In has recognized that its address is correct,\n\nand has placed its address on the Bus In lines.\n\nIf the return address agrees\n\n\nwith the one sent and does not have a parity error the IOP shall raise A word\n\nout in response to Address In.\n\n\nThe Address In tag is dropped when the CIU accepts the A word.\n\nA WORD OUT\nThis line will be raised to indicate that the 16 bit A-Word is on the Bus Out\nlines.\n\nIt shall be delayed until the lines are stable. The A-Word Out tag line\n\nwill be dropped in response to Address In dropping.\n\nCOMMAND OUT\nCommand Out is raised in response to Address in falling, this tag line is\nused to signal the CIU that the word count is on the Bus Out lines.\nline will fall whenever Status In is raised.\n\nThis\n\nThe rise of Status In in response\n\nto Connand Out indicates the CIU has received the WC-Word.\n\nThe Command Out is also raised to a logical one in response to Service In\nwhen the IOP initiates an Ending Sequence.\n\nCommand Out than falls when\n\nService In falls.\n\nSTATUS IN\nStatus In is raised by the CIU when it has placed a status byte on Bus In.\nThe IOP responds to an up level on this line by raising the Service Out tag\nline to a logical one level.\n\n111-6\n\n\nThe following conditions are detected by the CIU and transferred to the lOP\nas the CIU Status Byte.\n\nBusy indicates that the CIU is in use.\n\nChannel End in conjunction with device end indicates that the CIU/Data Bus\nhas completed an operation.\n\nDevice End in conjunction with channel end indicates that the CIU/Data bus\nhas completed an operation.\n\nChannel end and device end are electrically\n\ntied together.\n\nUnit Check indicates that the CIU or DIU has detected an error condition that\ncan be detailed by additional information available to the 1OP from the three\nSense Registers.\n\nBus In0\n8\n00\n\n10\n\n9\n0\n\n11\n\n1z\n\n13\n\n14\n\nB\n\nI CE\n\nDE\n\n15\n\n\nUC\n\n\nUnit Check\nDevice End\nChannel End\nBusy\n\nSERVICE OUT\nThis line is used by the IOP to indicate to the CIU that it is ready to transmit\nor receive data.\n\nService Out is raised to a logical one state in response to a\n\nlogical one level on the Service In or Status In tag lines.\n\nWhen the IOP is\n\ntransmitting data to the CIU, the rise of Service Out is delayed long enough\n\n111-7\n\n\nto insure that the data byte has been gated to Bus Out.\n\nWhen receiving\n\ndata from the CIU the IOP wUl raise Service Out after it has gated the\ncontents of Bus In into an internal register.\n\nService Out will rise each time\n\nin response to Status In and will fall whenever Status In falls.\n\nSERVICE IN\nThis line is raised by the CIU to indicate that it is ready to either transmit\nor receive a byte of data.\n\nWriting is the transfer of data from the IOP to the GIU.\n\nAfter the CIU recognizes\n\nService Out dropping in the initial selection sequenced it will raise Service\nIn indicating it is ready to receive data.\nOut lines it will raise Service Out.\nthe data by dropping Service In.\n\nWhen the IOP has data on the Bus\n\nThe CIU will indicate it has accepted\n\nThis will allow Service Out to drop.\n\nWhen\n\nthe CIU is ready to accept the next data word it will again raise Service In\nand the sequence will be repeated.\n\nReading is the transfer of data from CIU to the IOP.\n\nAfter the CIU recognizes\n\nService Out dropping in the initial selection it will raise Service In after data\nhas been placed on the Bus In lines.\naccepting the data.\n\nIf the parity is good the IOP will raise Service Out which\n\nwill cause the CIU to drop Service In.\nService Out to drop.\n\nThe IOP will respond to Service In by\n\nThe dropping of Service In will allow\n\nWhen the next data word is available at the CIU it will\n\nagain raise Service In and the sequence will be repeated.\n\nThe IOP can end the sequence by raising Command Out in response to Service\nIn.\n\nI11-8\n\n\nSUPPRESS OUT\nThis line is used by the IOP to perform the chaining operation.\n\nWhen chaining\n\nhas been indicated, Suppress Out will rise in response to a logical one on the\nStatus In tag line during the ending sequence for the command which has\nindicated chaining.\n\nTo insure chaining, Suppress Out must precede the rise\n\nof Service Out by a minimum of Z50 nanoseconds.\n\nIn both sequences Suppress\n\nOut will remain up until Operation In rises again.\n\n3.2.2\n\nCIU Test Set Interface\n\nThe Test Set interface is nearly identical to the IOP interface.\n\nThe only\n\ndifferences are 1) the Test Set receivers are terminated internally on the\nPC board and 2) the Test Set interface lines can not be chained to another\nCIU. Selection of the operational interface is by the IOP/TEST FIXTURE\nswitch on the CIU front panel.\n\n3. Z.3\n\nDIU Interface\n\nThe CIU can interface with a maximum of 3Z DIU\'s through a full duplex Data\nBus.\n\nThe bus operates at 2 MHz bit rate with word lengths of Z0 bits/word.\n\nThe two bus lines are designated "Supervisory" bus and \' tReply" bus.\nThe Supervisory bus is a continuous biphase L (Manchester Type II) signal\noriginating in the CIU. The Reply bus is a gated biphase L (Manchester\nType II) signal generated by the commanded DIU. Word structures of both\nSupervisory and Reply bus formats is given in Figure 3.2-2. The Supervisory\nbus has six word structures--A word, WC word, WC word/EOM, Data word,\nData word/EOM and Blank word. The Reply bus has five different word\nstructures -- Sync word, Error Status word, Data word, Last Data word\nand Blank word.\n\n111-9\n\n\nWord\nSync\n\nBus\nCode\nPrefix\n\nWS\n\nC1 C z\n\nParity\n\nInformation Bits\n\n0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15\n\nP\n\nSUPERVISORY BUS\nDIU\n\nAddress\n\nChannel\nAddress\n\nOp\n\nCode\n\nA Word\n\n1\n\n1\n\n1\n\nWC Word\n\n1\n\n1\n\n1\n\nWord Count\n\nWC Word (End of Message)\n\n1\n\n0\n\n1\n\nWord Count\n\nData Word\n\n1\n\n1\n\n0\n\nByte #1\n\nByte #Z\n\nP\n\nData Word (End of Message)\n\n1\n\n0\n\n1\n\nByte #1\n\nByte #2\n\nP\n\nBlank\n\n1\n\n0\n\n0\n\n0 0 0 0 0 0 0 0 0 0\n\nP\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\n0\n\nReply Bus\n1 1 1 1 0 1\n\nNo Signal\n\nSync Word\n\nj\n\nWired DIU AddresslP\n\nError Status Bits\n\nError Status Word\n\n1\n\n1\n\n1\n\nData Word\n\n1\n\n1\n\n0\n\nByte #1\n\nByte #2\n\nP\n\n1\n\n0\n\n1\n\nByte #1\n\nByte #2\n\nP\n\n1\n\n0\n\n0\n\nBlank\n\n0\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n*Parity on Wired DIU Address Only\n\nDIU-CIU BUS FORMATS\nFigure 3.2-2\n\nA data bus word is twenty bits (20) in length.\n\nThe first bit is word sync\n\n(WS) and shall always be a I unless deliberately set to a 0 by the CIU to\ncause a word sync error.\nBits (C\n\nThe second and third bits are Bus Code Prefix\n\nC 2 ) and are used to define types of bus words.\n\nbits are information (Data) bits.\n\nThe next sixteen\n\nThe last bit of each word is the odd parity\n\nbit to make the number of ones in the twenty bit word odd, except for the\nReply Sync word in which case odd parity is generated only on the five DIU\naddress bits.\n\nA-WORD\nThe A-word contains all command information for the addressed DIU and is\nalways the first word of a message.\n\nCIl\n\nCz: A 11 code in the first message word defines the A-word.\n\n0 - 4: The DIU address field, defines which of the possible 32 DIU\'s is to\nreceive the message.\n\n5 - 9: The Operation Code field defines the command to be executed by the\nDIU.\n\n\n10 - 15:\n\nThe channel address field defines the starting INPUT/OUTPUT\n\nchannel to be acted upon.\n\nWC-WORD\nThe WC-word contains all count information for the addressed DIU and sub\xc2\xad\nsystem, and is always the second word of every message.\n\nCI, C : A 11 code in the second message word defines a WC-word with more\nwords to follow. . A 01 code defines the WC-word as the last word of the message.\n\nIII-10\n\nBits 0 - 15: The word count field defines the nuinber of words to be transferred\nduring a bus operation.\n\nA word count of zero defines an unlimited number of\n\nwords for that particular sequence.\n\nDATA WORD\nEach Data word contains two 8-bit bytes of data.\neither of two prefix codes.\n\nA data word may have\n\nA 10 code a Data word.\n\nthe Data word as last Data word in the message.\n\nA 01 code identifies\n\nThe data field is defined\n\nas Byte #1 the most significant half of the data.\n\nBLANK WORD\nThe Blank word contains only sync information and is used to maintain\nmessage continuity.\n\nBlank words are allowed to exist within a message\n\nafter the WC-word and the Sync Word.\n\nOver six continuous blank words\n\nwithin a message is an error which is flaged in the error monitor circuity\nof the CIU DIU.\n\ni\n\n\' C2\n\n0 - P:\n\nA 00 code defines a Blank word.\nZeros for clocking.\n\nSYNC WORD\nThe Sync word is transmitted by the addressed DIU as soon as it detects its\n\nA-word address on the supervisory line.\n\nWS - 4: No signal\n\n5 - 10: Reply message sync pattern II1101.\n\n11 - 15: Hard wired address of the replying DIU.\n\nP: Odd parity for the 5-bit address field only.\n\nI-l1\n\nERROR STATUS WORD\nThe Error Status word contains information concerning errors detected by the\nDIU and subsystem. The Error Status word is always the last word transmitted\nby the responding DIU and shall terminate a reply.\n\nC1, C : A 11 prefix code on the reply line signifies an error status word.\n0 - 15: Error bits.\n\n3.2.4\n\nTime Message Interface\n\nThe CIU has an input to receive three time words from the Control and Dis\xc2\xad\nplay System. The three time words are transmitted as a Z MHZ biphase\nsignal once every millisecond.\n\nBlank words are transmitted between time\n\nwords to maintain a continuous biphase signal.\n\nThe time words data bus\n\nformat is shown below:\nWs\n\nC1\n\nC\n\nByte I Byte 2\n\nTime1\n\n1\n\n1\n\n1\n\nDays - Hours\n\np\n\nTime 2\n\n1\n\n1\n\n0\n\nHours - Minutes - Seconds\n\nP\n\nTime 3\n\n1\n\n0\n\n1\n\nMillis econds\n\nP\n\nParity\n\nThe time words will be coded in BCD and arranged as shown below:\nData Field\nWord\nTime I\n\nTime 2\n\n0\n\n1\n\nDays X\n8\n4 2\n\n2\n10 z\n\n3\n\n4\n\n5\n\n6\n\n7\n\nDays X 10\'\n8\n4\nZ\n1\n\n8\n\nMS X 10 2\nNot Used\n\n8\n\n4\n\nZ\n\n111-12\n\n\n10\n\nDays XI00\n8 4\n2\n\nHrs X 10.0 Min X 10 1 Min X 10 0\n2 11 4 2\n1 18\n4\n1\n\nTime 3\n\n9\n\n11\n1\n\n10\nSec XI01\n4\n2\n1\n\n12\n\n8\n\n4\n\n2\n\n14\n\n8\n\nSec X 100\n4\n2\n\nMS X 1 0 0\n1\n\n15\n\nHrs Xl01 Hrs Xl00\n2\n1\n8\n4\n\nMS X 10 1\nI1\n\n13\n\n8\n\n4\n\nz\n\n1\n\nThe CIU checks the three time words for parity and sync errors and provides\na dc isolated discrete output to the control and display system to indicate\ndetected errors.\n\nA +5 volt output indicates no errors and a 0 volt output\n\nindicates that parity or sync errors are being detected.\n\nTime word errors\n\nare also indicated on the CIU front panel with a light.\n\nThe CIU displays Days, Hours, Minutes, and Seconds on the front panel in\nthe decimal format shown.-\n\nDays\n\n99\n\n3.2.5\n\nHRS\nZ3\n\n:\n\nlin\n59\n\nSEC\n\n:\n\n59\n\nSerial Outputs\n\nThe 0IU has four serial output channels to allow external access to any bus\ntransmission.\n\nThe output channels are individually selectable by the IOP.\n\nThe CIU addword sent by the IOP during an initial selection sequence is used\nto select the output(s).\n\nFour bits are used to select any of the four outs.\n\nA fifth bit (Bit 8) is used to conditionally enable the selected serial channels.\nIn a read operation the fifth bit enables the serial channel if data returns\non the reply line or if an error is detected.\n\nIn a write operation the fifth\n\nbit enables the serial channel only when an error is detected.\n\nIn the write\n\noperation only the A-word, WC word and the three Sense Register words are\ntransmitted on the Serial Out Channels.\n\nThe forna t of the control bits for\n\nthe Serial Output are given below:\n\nCIU Serial Output Selection Word (CIU Address Out)\nBUS OUT\n8\nOnly if\nData\nor Error\n\n9\n\n10\n\n11\n\n12\n\nSelect\n\nSelect\n\nSelect\n\nSelect\n\nOut #4\n\nOut #3\n\nOut #2\n\nOut #1\n\n111-13\n\n\n13\n\n14\n\nCIU Address\n\n15\n\nEach of the Serial Output channels has two bus outputs -- Serial Data and\nSerial Time.\n\nBoth bus outputs are continuous biphase L (Manchester Type II)\n\nsignals at a.Z MHZ bit rate.\n\nBlank words are maintained on all outputs\n\nduring non-transmission time irregardless of control enable bits.\n\nThe Serial\n\nOutput words use the same twenty bit format as the Supervisory bus. In\naddition to transmitting data, the Serial Output data bus transmits the Sense\nRegister words after the last data word whenever this Unit Check bit has\nbeen set.\n\nThe formats of both the DATA and TIME Output bus lines are\n\nshown below.\n\nCIU SERIAL OUTPUT CHANNEL\nTIME OUTPUT\n\nDATA OUTPUT\n\nByte 1 Byte 2\n\nWs\n\nC1\n\nC2\n\n1\n\n0\n\n0\n\nBlanks\n\nBlanks\n\n1\n0\n1\n0\n\nParity\n\nBlanks\n\nTime #1\nTime #2\nTime #3\nBlanks\nBlanks\n\nWS\n\nC1\n\nCZ\n\nByte 1 Byte 2 Parity\n\n1\n\n0\n\n0\n\nBlanks\n\n0\n\n1\n1\n1\n1\n\n1\n1\n0\n0\n\n1\n1\n1\n1\n1\n\n1\n1\n1\n1\n0\n\n1\n1\n0\n0\n1\n\nA-Word\nWC-Word\nData\nData\nLast Data\n\np\nP\nP\np\nP\n\n1\n\n1\n\n1\n\nP\n\n1\n\n0\n\nP\n\nBlankh\n\n1:\n\n0\n\n1\n\nP\n\nBlanks\n\n0\n\nP\nP\nP\n0\n\nBlanks\n\n1\n\nCIU Sense\nReg # 1\nCIU Sense\nReg # 2\xc2\xad\nCIU Sense\n\n0\n\nBlanks\n\nWord\n\nReg # 3\n\n0\n\n0\n\nBlanks\n\nSend only if error(s) (Unit Check Bit Set) a blank word must follow Last Data Wdrd\nif no error.\n\n111-14\n\n\n3.3\n\nINTERFACE SEQUENCES\n\nThe CIU interface sequences are grouped into three basic areas\ninterface\n\n3. 3. 1\n\n-\n\n1) IOP\n\nDIU interface and 3) Serial interface.\n\n2)\n\nIOP - CIU Sequences\n\nThe IOP CIU interface sequences are listed below:\n\n" Initial Selection Sequence\n\n" Busy Sequence\n\n" Read Sequence\n\n* Write Sequence\n\n" CIU Self-Test Sequence\n\n* Ending Sequence\n* Immediate End Sequence\n\n" CIU Reset Sequence\n\n* Interface Disconnect Sequence\n\nThe sequence action can be grouped into two general functions - 1) Action to\ninitialize or test the CIU and 2) Action to transfer data through the CIU.\nbrief description of sequence\n\nA\n\noperation is given in the following paragraphs.\n\nINITIAL SELECTION SEQUENCE\nThe Initial Selection Sequence is initiated by the IOP each time it communicates\nwith the CIU.\n\nThis sequence is utilized to connect the CIU to the IOP and provide\n\nstatus data to the IOP indicating the readiness of the CIU to execute. the command\noperation (Figure 3.3-1).\n\nThe Initial Selection Sequence requires the following steps:\n\n111-15\n\nIOP\n\nCIU\n\nOP OUT\n\n-\n\nUP-\n\nADR OUT\nGIU ADR\n\n-\n\nUP\n\nBUS OUT-\n\n\nHLD OUT\n\n-\n\nUP\n\nSEL OUT\n\n----- UP\n\nUP-l-OP\n\n" \n\n\nADR OUT* \n\n\nOWN\nUP\nIN\n\n-BUS\nA-OUT\nA-WORD\n\nADR IN\n\nT\n\nDWNDOWN-\n\nA-OUT\nCMD OUT\n\n-- - 1\n\nBUS OUT\nu\n\nIN\n\nADR IN\n\nDOWN\n-\n\nUP\n\n\xc2\xad\n\n~BUS\n\nOUT\n\nOUP\n\n_BUS\n\nSTA IN\n\nIN\n\nCMD OUT\n\n.__DOWN\n\nSRV OUT\n\nUP\nR--UT--IDO\nL-~OWN\n\nSRV OUT\n\nDOWN-\n\nINITIAL SELECTION SEQUENCE\nFIGURE 3.3-1\n\nSTA IN\n\n1. \t\n\nThe IOP raises\' OP OUT and ADR OUT tags, and simultaneously,\nplaces the CIU Address on the BUS OUT.\n\n2. \t\n\nThe IOP raises SEL OUT and HLD OUT.\n\n3. \t\n\nThe CIU checks for-correct parity and address code.\n\nAfter validation\n\nof a correct address the CIU raises the OP IN tag.\n4. \t\n\nThe IOP drops ADR OUT tag.\n\n5. \t\n\nThe CIU raises the ADR IN tag, and, simultaneously, places the I/O\naddress code on BUS IN.\n\n6. \t\n\nThe IOP places an A-word on the BUS OUT and raises A-word Out.\n\n7. \t\n\nThe CIU receives, processes the A-word, and drops the ADR IN\ntag line.\n\n8. \t\n\nThe IOP drops A-word Out tag.\n\n9. \t\n\nThe IOP places a bus word count on the BUS OUT and raises CMD OUT.\n\n10. \t\n\nThe CIU receives and processes the bus word count, places a status\nword on BUS IN and raises STA IN.\n\n11. \t\n\nThe IOP drops CMD OUT and raises SRV OUT.\n\n12. \t\n\nThe CIU drops STA IN.\n\n13. \t\n\nThe\n\nIOP\n\ndrops SRV OUT.\n\nAt this time, the initial seidction sequence\n\nends; the commands have been decoded and checked for validity, and\nthe OP IN tag remains up to allow further exchanges with the IOP.\n\nIn\n\nthis condition, CIU interface control proceeds with a service cycle\nsequence if the decoded command entails data transfers; it proceeds with\nan ending sequence if no data transfers are involved.\n\nIII- 16\n\n\nBUSY SEQUENCE\nIf the lOP tries to perform an Initial Selection Sequence with a busy CIU,\nthe previous sequences shall be abbreviated.\n\nThe CIU shall raise Status In\n\nwith appropriate status information on Bus In instead of Operational In.\n\nThe\n\nA-word and word count shall not be transferred from the IOP to the CIU.\nThe Busy Sequence is diagrammed in Figure 3. 3-2.\n\n.The\n\nBusy Sequence\n\nrequires the following steps:\n\n1. \t\n\nThe IOP raises OP OUT and ADR OUT tag, and simultaneously, places\nthe CIU Address on the BUS OUT.\n\n2. \t\n\nThe IOP raises SEL OUT and HLD OUT.\n\n3. \t\n\nThe CIU checks for correct parity and address codes.\n\nAfter validation\n\nof a correct address the CIU raises the STA IN tag, and simultaneously\nplaces the Status word on the BUS IN.\n4. \t\n\nThe IOP drops the SEL OUT and HLD OUT tag.\n\n5. \t\n\nThe CIU drops the STA IN tag.\n\nThere are two basic service sequences whereby data is transferred through\nthe CIU.\n\nThe two service sequences are Read Sequence and Write Sequence.\n\nREAD SEQUENCE\nThe Read Sequence is the method of transferring data from the DIU\' s through\nthe CIU to the IOP.\n\nThis sequence is differentiated into fixed word length operations\n\nand variable word length operations.\n\nThe fixed word length sequence contains\n\nas many service cycles as required by the command.\n\nSequence end is determined\n\nby CIU interface control when, instead of SRV IN, it places the status word on\nBus In and raises STA IN. The status word contains the channel end and device\nend bits\n\nwhich indicate an ending sequence.\n\n111-17\n\nIOP\nOP OUT\n\n_\n\nUP\n\nCIU\n-\n\nADR OUT-UP\nSCI U ADR\nHLD OUT SEL OUT -\n\n-BUS OUT\nUP\nUP\n___\n\nu\n___\n___\n\nTP\n\n_\n\n-\n\n-\n\nSTA IN\n\nBUS IN ---\n\nHLD OUT\'L--DOWN\nSEL OUT DOWN\n-\n\nBUSY SEQUENCE\nFIGURE 3.3-2\n\nDOWN\n\nSTATUS\n\nIN\n\nThe variable length sequence is similar to the one above except the IOP initiated\nthe ending.\nSHv IN.\n\nFor each service cycle, the CIU puts data on Bus In and raises\n\nThe IOP accepts the data by raising SRV OUT.\n\nuntil the IOP reaches its predetermined count.\n\nThis sequence prevails\n\nThe next time SRV IN is raised,\n\nthe IOP responds by raising CMD Out with an all zero data word on Bus Out 0\nand 1.\n\nThe ending sequence then follows.\n\nA diagram of the Read Sequence is shown in Figure 3. 3-3.\n\nWRITE SEQUENCE\nThe Write Sequence is the method of transferring data from the IOP through\nthe CIU to the DIU or Serial Outputs.\n\nThis, sequence , like the Read Sequence,\n\nis differentiated into fixed word length operations and variable word length\noperations.\n\nWhen the initial selection is complete, the CIU raises SRV In to request a bus\nword from the IOP.\nraises SRV Out.\n\nThe IOP in turn places a bus word of data on Bus Out and\n\nNext, SRV In drops, then SRV Out drops to complete the\n\nfirst service cycle.\n\nOther service cycles in the sequence follow the same\n\nprocedure.\n\n\nThe fixed word length sequence contains as many service cycles as required by\nthe command.\n\nWhen the last bus word associated with the command is received,\n\nthe CIU places the status word containing Channel End and Device End on BUS In\nand raises STA In instead of SRV In.\n\nThe variable length write sequence is similar to the one above.\nthe lOP follows with data on Bus Out and SRV Out up.\n\nFor each SRV In,\n\nThis sequence continues\n\nuntil the IOP reaches the predetermined word count, at which time it responds\n\n111-18\n\n\nCIU\n\nIOP\n\nUP-\n\nSRV IN\n\nUP\n\nDOWN\n\nSRV IN\n\nDOWN\n\nD\n\nSRW IN\nSRV IN\n\n-SRV OUT\nSRV OUT\n\nL\n\nBUS IN\n\nt--o-BUS\nSRV OUT\n\nIN\nP\n\nSRV OUT\n\nN\nUP---\n\nDOWN\xc2\xad\n\n3\n\n\'SRV\n\nIN\n\n"O-DWN\nTO ENDING SEQUENCE\nCIU INITIATED ENDING\n\nUPBUS IN\nUP\n\nSRV OUT\n\nSRV OUT\n\nL\n\nDOWN_\n\nDOWN-iRV IN\n\nUP -%\nIN -\n\nI\nOUPBUS\n\nCMD OUT\nCMD OUT\n\nSRV IN\nATA\n\nV IN\nIN\n\nDOWND\nTO ENDING SEQUENCE\n\nIOP INITIATED ENDING\n\nREAD SEQUENCES\nFIGURE 3.3-3\n\nto SRV In by raising CMD Out.\n\nThe presence of SRV In and CMD Out\n\ncoincidentally raised initiates the ending sequence.\n\nThe two Wtite Sequences are diagrammed in Figure 3. 3-4.\n\nWhen the CIU detects an error during a service sequence, it will end the\noperation by placing a status word on Bus In and raising the Status In tag\nLine in place of SRV In.\n\nIf the Data Bus is active at the time the error is\n\ndetected the CITU will wait until the Data Bus operation is completed or force a\nDIU termination before presenting status to the TOP.\n\nWhen the IOP detects an error during the Service sequence, it will end the\ntransfer by raising CMD Out in place of SRV Out. When the Data Bus activity\nis completed the CIU will respond by placing its status on Bus In and raising\nthe Status In tag line. Either of the above types of terminations will lead into\na normal Ending Sequence as described below.\n\nENDING SEQUENCE\nThe Ending Sequence completes a command process.\n\nWhen processing a\n\ncommand requiring data transfer, the Read or Write sequence is normally\nfollowed by an Ending Sequence.\n\nThe Ending Sequence has two objectives:\n\nto\n\ntransfer a "sign-off" status word which contains channel end and device end;\nand to drop Op In, which allows the TOP to start the initial selection for a\nnew command.\n\nThis sequence can be initiated by either the tOP or the CIU\n\nas described above.\n\nThe Ending Sequence diagram is shown in Figure 3.3-5.\n\nCIU SELF-TEST SEQUENCES\nTwo lOP commands are used to perform a self test of the CIU.\n\nThe \'commands are\n\nSENSE WRITE, OP Code 00101 and SENSE READ, OP Code 00110.\n\n111-19\n\nThese\n\nCIU\n\n\nIOP\n\n______UP-SRV IN\n\nSRV OUT\n\nL-UP\n-\n\nSRV OUT\n\nBUS OUT-\n\n-i1\nDOW----RV IN\n\nUP--ORV IN\n\n\n-OWN\n\nSRV OUT\n\nUP\nVN-BUS\n\nSRV OUT\n\n-DOWN-\n\nTO ENDING SEQUENCE\n\nCIU INITIATED ENDING\n\nUP.-P-----SR V IN\nUPSVI\n\nSRV OUT\n-\n\nBUS OUT\nSRUTDOWN-WRV IN\n\nSRV OUT\n\n[\n\nSRV OUT\n\nL\n\nUP\n\n-\n\nBUS OUT--\n\nSRV OUT\n\nL\n\nCMD OUT \n L\nCMD OUT \n 4\n\nOWN\n\n-UP-\n\nRV IN\n\nI\n\nL.UP---RV DOWN_UP\nDOWN\n\n_\n\nRV IN\n\nIN\n\nDOWN----RV IN\n\nDOWN\n\nLiOtEDOWNGDSENUENCE\nIOP INITIATED ENDING\n\nWRITE SEQUENCES\nFIGURE 3.3-4\n\nTO ENDING SEQUENCE\n\nCIU\n\nIOP\n\n,_UP-.-STA\n-B\nHLD OUT\n\n-\n\nUS IN\n\nDOWN\n\nSEL OUT\n\nIN\n\nDOWN\n\nSRV OUT\n\n----\n\nP\nDOWN\n\nSRV OUT\n\ni-OWN\n\n-\n\n-\n\n%TA IN\n\nDOWN-\n\nOP IN\nEND\n\nENDING SEQUENCE\nFIGURE 3.3.-5\n\ncommands are special conditions of the normal service sequences of READ\nand WRITE.\n\nDiagrams of both sequences are shown in Figure 3. 3-6.\n\nBoth\n\nsequences are initiated with normal Initial Selection Sequence and both are\nterminated by an Ending Sequence.\n\nThe SENSE WRITE Sequence allows the IOP to load a sixteen bit data word into\nSense Registers 2 and 3.\n\nThe SENSE READ Sequence allows the IOP to read the contents of Sense\nRegisters 1, 2 and 3.\n\nThe loop back action of the two commands permits the\n\nIOP to verify the interface circuitry.\n\nAnother purpose of the self-test commands is\n\nto verify the CIU response to error conditions represented by the bits set in the\nSense Registers.\n\nIMMEDIATE END SEQUENCE\nOP Code\n\nAnother special purpose operation is the Immediate End Sequence,\n00000.\n\nThis command is used to test the condition of the CIU status register\n\nwithout modifying the contents of the sense and status registers.\nfor this command\'is shown in Figure 3.3-7.\n\nThe sequence\n\nThe sequence is generated by\n\ncombining an Initial Selection Sequence with an Ending Sequence.\n\nCIU RESET SEQUENCE\nThere are two CIU reset methods that are initiated by the IOP.\n\nThe Master\n\nReset sequence will reset all CIU\'s connected to the IOP interface.\n\nThe Selective\n\nReset will only reset the CIU which has an active interface with the IOP\nCIU which has OP In high).\nOP Out.\n\n(a\n\nThe Master Reset is performed by the IOP dropping\n\nThe Selective Reset is performed by the IOP raising SUP Out before\n\ndropping OP Out.\n\nThe Selective Reset sequence is shown below:\n\nIU- 20\n\nOperational Out\n\nSupress Out\n\nOperational In\n\nINTERFACE DISCONNECT SEQUENCE\nThe last IOP-CIU sequence is the Interface Disconnect which is used to\nterminate the current CIU operation.\n\nThe IOP will initiate a disconnect for\n\na logically connected CIU by raising ADD Out and dropping SEL OUT /HLD OUT.\nThe CIU responds to the Interface Disconnect Sequence by removing all signals\nfrom the IOP Interface and resetting the DIU\' s. The sequence is shown below:\n\nSelect Out\n\nHold Out\n\n\nAddress Out\n\nOperational In\n\n11l-21\n\nlop\nt\n\nSRV OUT\n-\n\nREG Z Data\n\n.Clt\nSRV IN\n\nUP-\n\n- UP\nBUS OUT\n\n4\n\n_DOWN\xc2\xad\n\nT\n\nSRV OUT\nSRV OUT\n\nIREO\n\n-DOWN\nU\n\nData I -\n\nIN\n\nRI\nvUP---\n\nBUS OUT-\n\nSRV OUT\n\nRV\n\n"\n\n-\n\nDOWN---\n\nV IN\n\nOWN\n\nTO ENDING SEQUENCE\n\nCIU INITIATED ENDING\nSENSE WRITE SEQUENCE\nOP CODE 00101 \xc2\xad\n\nlop\n\nCIU\n\nI"\n\nuPIN NN\n\n_-BUS\nSRV OUT RV OUT\n\nUP\n\nLDOWN\n\n\'SRV\n\n__V OUU\n5RV OUT\nSRV OUT\n\n\'\n\nIN\n\nUP--- tRFG2VaD\nSRV\nBUS -IN --\xc2\xad IN\n\nUPIN\n\n...-\n\nDOWN\n\nDOUP-SRVmJ\n-UP\n4 SR V IN\n\n,\n-BUS\nSRV OUT\nsRV OUT\n\nSRV IN\n.REGj Data\n\nIN\n\n-\n\nRGData\n\n1\n"\n\nO N\nOWN\n\nDOWN\n\nCIU INITIATED ENDING\nSENSE READ SEQUFNCE\nOP CODE 00110\nFIGURE 3.3-6\n\n--\xc2\xad\nTO ENDING SEQUENCE\n\ncIU\n\nlop\n\nADR OUT \n\nCU ADR_ \n\n\n-\n\nUP\xc2\xad\nUP\n\nUS OUT\xc2\xad\n\nHLD OUT \n\n\n-\n\nUP\n\n\nSEL OUT \n\n\n------ UP\n\n\nOP OUT \n\n\n._\n_UP-TOP IN\n\n"\n\nADR OUT \n\nA-OUT\n\n-I\n"UP\n\nOWN\n\nIN\n\nAOTBUS\n"\'--U\n\n_\n\nA-WORD\n\nU\nBS__-W \n\n\n-43\n\nBUS OUT-__-_DOWN\n\nA-OUT\n\n-\n\nADR IN\n\nL.--DOWN\n\nCMD OUT\n\nADR IN\n\nUP\nBUS OUT\n\n1WC-WORD5I \n\n\nUP\n\n-~B\n\nus IN\n\n\nSTA IN\n\n-DOWN\nCMD OUT\n\nS.RV OUT\nSRV OUT \n\n\nSRV OUT\n\nN\n\nUP\n\nONDOWN\n\nSTA IN\n\n4\n\n41 -DOWN\n_\n\nf\n\n_\n\n_p__\n\n_STA\n\nIN\n\nBUS IN\n\nHLD OUT\n\ni\n\nDOWN\n\nSEL OUT\n\n-\n\nDOWN\n\nSRV OUT\n\n-\n\nUP\n\nDOWN\n\nSRV OUT\n\nLDOWN\n\nTA IN\nIN\n\nDOWNOP\nEND\n\nIMMEDIATE END SEQUENCE\nOP CODE 00000\nFIGURE 3.3-7\n\n3.3.2\n\nDIU-CIU Sequences\n\nThe DIU-CIU Sequences are specified by the O? Code field in the A-word.\n\nThe\n\nSequences can be grouped into the following types:\n\n* Write\n\n" Read\n\n" Reset\n\n* DIU - DIU\n\nTransfer\n\nThe CIU does not start a message transmission until the A and WC words are\nreceived correctly from the IOP.\navailable bus word slot.\n\nThe CIU message then starts with the next\n\nFor each bus word the CIU adds the Word Sync-WS,\n\nthe prefix code Cl and CZaand the proper parity bit.\n\nThe CIU in all cases\n\nchecks the replied sync word for the proper DIU address.\ncompares correctly the message is continued.\n\nIf the address\n\nIn the case of an incorrect\n\ncomparison the CIU forces incorrect parity on the WC-word and terminates\nthe operation.\n\nWRITE SEQUENCES\nThe Write Sequences consist of both fixed word length and variableword length\ntransmission.\n\nThe WRITE OP Codes are listed below:\n\nFIXED WORD LENGTH\n* Write DI Monitor Control - i0000 OP Code\nThe CIU transmits the A-word, WC word and Data word (Monitor Control\nWord) on the Supervisory Bus.\nwith a 11 Prefix Code.\nof message.\n\nThe A-word and the WC word are combined\n\nThe D-word is prefixed with a 01 code to define end\n\nThe DIU replies with a sync word, two Blank words and the Error\n\nStatus word.\n\nII1-2z\n\nVARIABLE WORD LENGTH\n\n* Write AO - 11110 OP Code\n* Write AI Delta - 01101 and 11101 OP Codes\n\n* Write RO - 00111 OP Code *\n\n* Write DO - 11000 OP Code\n\nThe CIU starts its message with the A-word and the WC word prefixed with\na 11 code and all but the last D-word prefixed with a 10 code.\ndefines the number of D-words.\n\nThe WC-word\n\nThe CIU uses the word count to detect the last\n\nD-word and prefix it with a 01 code to define end of message.\n\nThe DIU replies\n\nwith a sync word and sufficient Blank words to continue the reply untilthe end\nmessage is detected on the supervisory line, and then terminates the transmission\nwith the Error Status word.\n*\n\nThe Write RO reply contains two extra Blank words to permit\n\nthe DIU additional time to develop the Error Status word.\n\nThe DIU-CIU sequence of operation for the Write Commands-is shown in Figure\n3.3-8.\n\nREAD SEQUENCES\nThe Read Sequences consist of both fixed word length and variable word length\ntransmissions.\n\nThe READ OP Codes are listed below:\nFIXED WORD LENGTH\n\no Read DI Monitor Control - 10011 OP Code\n\n" Read Error Status - 01010\n\n\nThe CIU transmits the A-word and the WC word on the Supervisory Bus.\n\n111-23\n\n\nThe\n\nFIXED WORD LENGTH\n\nsuPv\n\nBLANK I A- WORD JWC-WORD DATAEoM.\nREPLY\n\nBLANK\n\nBLANK\n\nBLANK\n\nBLANK\n\nER STAT\n\nVARIABLE WORD LENGTH\nSUPV\n\n\'BLANKOA-WORD\nREPLY\n\n]WC-WORD\n\nDATA\n\nI DATA\n\n)DATA EOl\\J BLANK,,1,, BLANK\nBLANK\n\nILN,\n\nA\n\nREPLY TO WRITE RO COMMAND\n\nDIU- CIU WRITE SEQUENCE OPERATIONS\n\nFIGURE 3.3-8\n\nSTAN\n\nE\nER SATIANN\n\nREPLY\n\nI BLA NK\n\nAK\n\nERSTA\n\nA-word is prefixed with a 11 code.\nmessage (EOM) code 01.\n\nThe WC-word is prefixed with the end of\n\nThe DIU replies with the Sync word, one Data word\n\nand the Error Status word.\n\nVARIABLE WORD LENGTH\n" Read DI\n"\n\n-\n\n10001 OP Code\n\nRead AI -11010\n\n" Read RI\n\n-\n\nOP Code\n\n00011 OP Code\n\n" Read DO Status - 11001 OP Code\n" Read AI Deltas - 01011 & 11011 OP Code\n" Read DI Changes - 10010 OP Code\n" Read AI Exceeding Deltas - 11100 OP Code\n\nThe CIU transmits the A-word and the WC word on the Supervisory Bus.\nA-word is prefixed with a 11 code.\nmessage code 01.\nData words.\n\nThe\n\nThe WC-word is prefixed with the end of\n\nThe DIU replies with a Sync word and either Blank or\n\nThe number of Data words is determined by the WC-word code for\n\nall variable length Read Sequences except for the Read DI Changes and Read AI\nExceeding Deltas commands.\n\nThese two commands allow the DIU to reply with\n\nonly the Data words necessary to identify the changes and exceeding limits of the two\nDIU interface areas.\n\nIf there are no perturbations for these commands, the\n\nDIU responds with sync followed by the Error Status word.\n\nIn all Read Sequences\n\nthe DIU may terminate the reply with the Error Status word.\n\nThe DIU-CIU sequences of operation for the Read commands is shown in\n\nFigure 3.3-9.\n\n\n111-24\n\n\nSUPV\n\nBLANIA-WORD\nREPLY\n\nSUPV\n\nI.I-VN\n\nB-LANKIA-WORD\n\nC-WORD\nl\n\nFIXED WORD LENGTH\nBLANK\nBNK\nBLANK\n\nDATA\n\nIWC-WORD\n\nREPLY\n\n\'t:K\n\nREPLY\n\n,"-!ER\n\nVATA\nB ANK\n\nBLANK\nDat\n\nSTAT\n\nNWORD\nGT H\n\nBLANK\n,ata\n\nBNK\n\nER STAT!\n\n*\n\nPOSSIBLE REPLY FOR OP CODES\no 10010\no\n\n11100\n\nDIU-CIU READ SEQUENCE OPERATIONS\nFIGURE 3.3-9\n\nRESET SEQUENCE\nThe Reset Sequence is a fixed sequence transmission initiated with a 11111 OP\nCode.\n\nThe CIU transmits an A-word and a WC-word to the DIU.\n\nThe WC-word\n\nhas the last word prefix 01.\n\nThe DIU replies with a Sync word, one Blank word and the Error Status word.\nThe reset operational sequence is shown in Figure 3.3-10.\n\nDIU - DIU SEQUENCE\nThe DIU to DIU transfer instruction is identified by OP Code 10101. The IOP\ninitiates the Operation by sending the CIU an A-word (DIU to DIU OP Code),\nWC-word and a D-word.\n\nThe CIU stores theD-word to be used later as the A\n\nword (AR) for the receiving DIU.\n\nAs illustrated in Figure 3.3-10\n\n-\n\nthe CIU sends\n\nout the A (A R DIU-DIU) and WC words to the receiving DIU to set it up for the\nDIU to DIU transfer.\n\nThe DIU replies with its error status word.\n\nThe IOP\n\nthen initiates a read operation by sending the CIU an A (As) and WC word for the\nsending DIU.\n\nThe CIU sends the A and WC word for the sending DIU followed\n\nby the stored A-word (AR) and the WC word for the receiving DIU.\n\nThe D-words\n\nreceived from the sending DIU are sent out on the supervisory line by the CIU\nto the receiving DIU.\nword.\n\nThe sending DIU completes its reply with its Error Status\n\nThe CIU sends out the Last Data word and completes the operation.\n\nThe receiving DIU does not reply.\n\n1l1-25\n\nRESET SEQUENCE\n\n\nBLN\n\nscPV\n\nWWRDI BLN\n\nA-OD\n\nREPLY\n\n~A\n\nDil-WI\nSUPV\n\n-TWIA-\n\n-\n\nRD\n\niEPLY sTN\n\nIWC-WORDI BLANKI\n\nERSTAT\n\nIBLANK\n\n\nTlANSFER SEQUEN.CE\xe2\x80\xa2\n(DATA\nAs-WORD I WC-WORDIAR-WORD I WC-WORD=\n\nREPLYISYN(\n\nDATA\n\nFIGURE 3.3-10\n\nI\n\nLas-i DERSTAT\n\n!\nst,Daqa\n\n3.3.3\n\nSerial Output Sequences\n\nThe Serial Output Sequences are basically the same as the DIU interface\noperations.\n\nThe Serial Output signal contains the information content of both\n\nSupervisory Bus and Reply Bus signals.\n\nThe CIU Sense Registers are also\n\nmade available to the Serial Outputs along with a separate "Time" signal output.\nThe Serial Output Sequences are divided into three basic operations.\ne Write\n* Read\n* DIU-DIU Transfer.\n\nThe CIU normally delays the start of a Serial Output sequence in excess of two\nbus word times from the start of the DIU interface sequence.\nthree exceptions to this delayed operation:\n\nThere are\n\n1) DIU-DIU transfer in which the\n\nsecond message is transmitted during the same word time on both Serial\nOut Bus and Supervisory Bus; 2) A Write operation in which the fifth bit of the\nserial control code field has been set; and 3) the Serial Direct instruction\n(OP Code 00100) in which the Supervisory Bus is inactive with data only being\ntransmitted on the Serial Out Bus.\n\nIn the Serial Direct sequence data is\n\ntransferred from the IOP to the Serial Output in the same manner of a variable\nlength Write sequence.\n\nSERIAL WRITE\nThe Serial Write\n\noperational sequences are shown in Figure 3.3-10.\n\nThe\n\nSupervisory Bus and Reply Bus signals are shown as reference for the Serial\nData and Serial Time Signals.\n\nFor condition #1 (serial control bit not set)\n\nthe Serial Data signal takes the identical form of the Supervisory Bus.\nthe transmission of the last\n\nAt\n\nData word, the CIU will either transmit Blank\n\nwords or insert the contents of the three Sense Registers on the bus. -The Sense\n\n111-26\n\nV -t\n\nREPLY\n\nZ\n\nw\nIA-|r\n\ngank\n\nDA A-\n\nDA\n\nIBlank\n\nM\n\nn\n\nlnlr ."\n\nrn\n\nlElanflan\n\nE\n\nSRt~at\n\n(TWn \'rdl\n\n[\n\n1-l. 2 WD\xc2\xad\n\nI.\n\n~\n\nSERIAL~~~\n\nSERIAL DATX\n\nSERIAL TIME\n\n~~~ ~\nT\nt\n\n1\n\nBkl Blank\n\nB Blank\n\nJBlank\n\nncilrk\n\nM3bi\nTI11kT\n\nlBlank\n\nBlankIBlak\n\nElk\n\nBLank\n\ni\n\nBlank\n\nBank\n\nt\n\nIBlank\n\nIA-wot-d WCwrk SRII\n\nTMI1\n\nTM 2\n\n>SERIAL CONTROL BIT 8 NOT SET\n~bSERIAL CONTROL BIT 8 SET & UNIT CHECK BIT SET\n3>\n\nINSERTED WHEN UNIT CHECK BIT SET\nSERIAL WRITE SEQUENCE\'\nFIGURE 3.3-10\n\nTM 3\n\nBlank\n\nSR2i\n\nIBlank\n\n51.3\n\n=Blank\n\nRegister words are inserted if the CIU unit check bit is set, indicating an\nerror condition in one or more of the Sense Registers.\n\nThe CIU also transmits\n\nthe three time words with Time Word 1 transmitted synchronous with the A-word.\n\nIn condition #2 where the Serial Control bit 8 is set, the CIU will inhibit all\nSerial Bus transmissions unless the Unit check bit is set.\n\nWhen the Unit\n\ncheck bit has been set, the CIU will transmit the A-word and WC word followed\nby the three Sense Register words.\n\nThe three Time words are also placed on\n\nthe Time Bus.\n\nSERIAL READ\nThe Serial Read operational sequence is shown in Figure 3.3-11.\n\nThe Serial\n\nData signal combines the .A-word and WC-word of the Supervisory bus with the\nBlank/Data words of the Reply bus.\n\nThe WC word of the Serial Data message is\n\nmodified to have the 11 prefix code instead of 01 prefix code of the Supervisory\nbus WC word.\n\nLike the Serial Write sequence the Serial Data signal is\n\nfollowed by the three Sense Register words if the Unit check bit is set.\n\nThe three Time words are sent out on the Serial Time bus synchronous with\nthe transmission of the A-word.\n\nThe Serial Data and Serial Time signals are not changed by the state of serial\ncontrol bit 8 except for the two read sequences - Read DI changes and Read\nAl Exceeding Deltas.\n\nThese two sequences may not result in reply data in\n\nwhich case the CIU will output only Blank words on the Serial Data and\nSerial Time buses.\n\n111-27\n\n\n>\nSUPV\n\nIK ArWorj WC Wa ci Blank\'lanBlank\n\n]REPLY\n\nyncBlk/Dat\n\nk/Dat \'lk/Da\n\nBlank\n\nBlank\n\nBik/Da\n\nINSERTED WHEN UNIT CHECK BIT IS SET.\n\nBlank\n\'\n\nBlank\n\nBlank\'\n\nDatlER StaJ\n\nSal(Insert Below)\n\nSERIAL DATA\'\n\nBlk\n\nA Word\n\nc woElk/Da\n\nk\n\nk/DtDat\n\nLUElank\nBank\n\nC)Blank\n\nBlank\n\nSERIAL READ SEQUENCE\nFIGURE 3.3-11\n\nBlank\n\nBlank\n\nB1k\n\nBla\n\nBlank\n\nB3.k.\n\nBik\n\nSERIAL DIU- DIU TRANSFER\nThe Serial DIU-DIU Transfer sequences are shown in Figure 3.3-12.\ndifferent sequence conditions are shown.\n8 is not set.\nReply buses.\n\nThree\n\nIn condition 1 serial control bit\n\nThe GIU outputs the composite signal of both Supervisory and\nIf the Unit check bit is set at the end of the data message, the\n\nCIU terminates the message with the three Sense Register words.\n\nIn condition\n\n2 with serial control bit set during the first message, the CIU will output only\nthe AR-word, WC-word and the three Sense Register words.\n\nAlthough not\n\nshown in Figure 3.3-12, the Supervisory bus will transmit Blank words instead\nof the second message (AR, WC, As, WC, etc.) .\n\nIn condition 3 with serial control\n\nbit 8 set, the CIU will transmit Blank words instead of the first message (AR WC)\nbut will transmit the second message identical to the Supervisory bus.\n\n111-28\n\n\nSUPV\n\nElk\n\nA\n\nWC\n\nElk\n\nBik\n\nBik Elk\n\nA\n\nAR\n\nWC\n\nDataDatajData)\n\nBlk\n\nE\n\nlk\n-I\n\nSI\n\nREPLY kyl\n\n~cStaj\n\nI\n\n7 7\n\n>\n\n{\n\nMin\n\n7\n\nBelow)\nISR2 1,3\n\nI\n\nE\n\nSerial\n\nABZs WC JAR\n\nlk\n\nJWC\n\nDat\n\nDaa Dt\n\nDt\n\nlk\n\nElBk jlk\n\nBl\n\n__\'\n\nTime\n\nlT1TZT3B\nI\n\ni\n\n\xe2\x80\xa2\n\nI\n\nII\n\nDatra\n\natal~tDtIhtaI\n\'(Insert\n\n1 Blk WD \\R1\n\n-.\n\ne taal.\n\nData D\n\nI\n\n\\\n\n\'\n\n-11r\n\nSerial\n\nTime\n\n!e\n\na\n11\niL\nrial\n\n*lnsert Bel ow)\n\n_2\n\n;k1\n\nISRSR\nlk\n\nEBlk El~k\n\nC71FF%\n\n>\n\nEltk\n\nAs\n\nIWC IAR\n\nWC\n\nData\n\nData Dat\n\nData\n\nB____L________I__________\n\'S.RiL. CONTROL BIT 8 NOT SET\nSERIAL\n\'DURING CONTROl. BIT 8 SET\nFIRST MESSAGE.\n\n& UNIT CHECK BIT SET\n\n>SERIAL\n\nCONTROL BIT 8 SET & UNIT CHECK BIT NOT SET\nDURING FIRST MESSAGE\nINSERT WIHEN UNIT CHECK BIt\'SET AT END OF MESSAGE\nSERIAL DIU-DIU TRANSFER SEQUENCE\nFIGURE 3.3-12\n\nEMBlk\n\n3\n1N B lk ElI\nk\n\n3.4\n\nCIU ERROR MONITORING\n\nThe CIU monitors for error conditions on both the CIU-IOP interface and\nCIU-DIU interface.\n\nThere are three registers in the CIU to store errors.\n\nThese registers are Sense Register #1 -- CIU-IOP error storage, Sense\n\nRegister #Z -- CIU-DIU error storage and Sense Register #3 -- DIU Error\nStatus reply word storage.\n\n3.4.1\n\nSense Register #1 Errors\n\nBit 0 - A-Word Parity Error during Initial Selection Sequence.\n\nBit 1 - WC-Word parity error during Initial Selection sequence.\n\nBit 2 - Illegal Op code in A word op code field.\n\nBit 3 - Inactivity\nsequence.\n\nerror of CIU-IOP interface during Initial Selection\n\nThe CIU requires completion of the Initial Selection\n\nsequence within 160 microseconds of raising OP In tag.\nBit 4 - Data word parity error on IOP to CIU data transfer.\nBit 5 - Under run error on CIU-IOP interface.\n\nThe CIU requires the\n\nlOP to provide data within 7 microsecond after raising SVI tag\nin a Write mode service cycle.\nBit 6 - Overrun error on CIU-IOP interface.\n\nThe CIU requires the\n\nIOP to accept data within 7 microsecond after raising SVL tag\nin a Read mode service cycle.\nBit 7 - (Not used).\nBit 8\n\n-\n\nWord count error initiated when IOP terminates the operational\nsequence by raising CMD Out tag prior to the CIU word counter\nreaching the last word state.\n\nBit 9\n\n-\n\nThe DIU-DIU Transfer error flag caused by 1) improper first\nmessage sequence in which the IOP does not provide one Data\nWord and 2) improper second message sequence in which the IOP\nrequest a Write operation rather than a Read operation.\n\n111-29\n\n\nBits 10-15 - (Not Used)\n\n3.4. Z\n\nSense Register #Z Errors\n\nBit 0 - No DIU response on the Reply bus to a command on the Supervisory\nbus.\nBit 1 - Message sync error generated when the CIU cannot recognize the\nsync pattern in the first six bits of the DIU reply.\nBit Z - Sync word parity error -set when the parity bit of the sync word\nis incorrect.\nBit 3 - DIU address error set when the five DIU address bits in the sync\nword do not compare to the DIU address transmitted in the A-word.\nBit 4 - Word sync error generated when the WS bit of a DIU reply word\nis a logical 0.\nBit 5 - Reply parity error detected on DIU data, Blank or Status reply\nwords.\n\nThis error condition is not monitored during a DIU-DIU\n\nTransfer operation.\nBit 6\n\n-\n\nBlank word error set when DIU replies with more than six\nconsecutive Blank words during a Read operational sequence.\n\nBit 7\n\n-\n\nReply sequence error #1; set when last word on DIU reply bus\nis not Error Status word.\n\nBit 8\n\n-\n\nReply sequence error #2; set when DIU Error Status word\n\nreceived by CIU but DIU reply did not stop.\n\n\nBit 9\n\n-\n\nSense Register #3 flag; set by CIU whenever the contents of\nSense Register #3 are invalid due to the following conditions:\n1) No Error Status word in DIU reply message.\nZ) More than one Error Status Word In DIU reply message.\n3)\n\nIncorrect parity received for the Error Status word.\n\nBit 10 - Reply sequence error #4; set when the DIU does not terminate\nreply message after CIU has dropped Word Sync bit on the\nSupervisory bus.\n\nThis sequence error is not monitored during\n\na DIU-DIU Transfer operation.\n111-30\n\nBits 11 - 15 - Used to stored the five DIU address bits received in the\nSync word of the DIU reply.\n\n3.4.3\n\nSense Register #3 Errors\n\nThe bits in Sense Register #3 contain the Error Status bits of the DIU reply\nmessage.\n\n3.4.4\n\nCIU Error Response\n\nThe detection of errors on the CIU-IOP Interface and the CIU-DIU Interface\ninitiate three basic actions within the CIU sequence control logic.\n\nCIU Action #1\n\n- Accept the A-word and WC-word, set Uhit Check bit, and\n\nperform ending sequence.\n\nThe CIU initiates Action #1 whenever bits 0, 1, 2, 3 or 9 of Sense Register\n#I or bit 7 of Sense Register #2 is set.\n\nCIU Action #Z - Transmit a logical 0 bit for word sync for one bus word the\ntransmit Blank Words on Supervisory bus, set Unit Check bit, and perform\nending sequence.\n\nThe CIU initiates Action #Z whenever bits 4, 5,\n\n6 or 8 of Sense Register #1\n\n8, or 10 of Sense Register #Z is set.\n\nCIU Action #3\n\n- Transmit incorrect parity in the WC-word then transmit\n\nBlank words on Supervisory bus, set Unit Check bit and perform ending\nsequence.\n\n\nThe CIU initiates Action #3 when ever bits 0, 1, 2 or 3 of Sense Register\n#2 is set.\n111-31\n\n\n3.5\n\nCtU CIRCUITS DESCRIPTION\n\nThe circuitry in the CtU is contained on nineteen boards.\nof each board is presented in Appendix A of this report.\n\nSchematic diagrams\nAs a further aid in\n\ncorrelation of schematic and system function, the block diagrams of Section\n3. 1 are cross referenced to the board location.\n\nA brief description of the\n\ncircuitry on each board is given in the following sections.\n\n3.5. 1\n\nBoards r and 2\n\nBoards 1 and 2 contain the receiver circuitry to interface with the IOP and\nTest Set "Tag Out" and "Bus Out" lines.\n\nThe schematic\n\nof Boards 1 and 2\n\nshows the division of the receivers between the two boards, and is referenced\nto Block Diagram Figure 3. 1-2.\n\nA detailed schematic of the receiver circuit is shown at the bottom of Boards\n1 and 2 drawing.\n\nThe receiver is a descrete design having a PNP input stage\n\nand a NPN output.\n8K ohm.\n\nThe input impedance for the LOP receiver is approximately\n\nThe Test Set receivers have a 91 ohm input impedance to allow\n\ncorrect termination of the interface bus.\nthreshold of 1. 25 volts.\n\nThe receivers have a nominal input\n\nThe receiver NPN outputs are selected by the 1OP EN\n\nor the CIU TEST EN signals.\n\nThe EN signals ground the NPN emitters\n\nthereby allowing the output stage to saturate.\n\nThe IOP/TEST FIXTURE\n\nswitch on the front panel selects one of the two groups of the receivers.\n\nThe tOP and Test Set receivers are "OR\'ed" through logic gates to develop\nthe tag signal and bus out\n\nsignals listed below.\n\nOPO\n\n-\n\noperational out\n\n\nADO\n\n-\n\naddress out\n\n\nSLO\n\nselect out\n\n\n111-32\n\nHDO\n\n-\n\nhold out\n\nAWO\n\n-\n\nA word out\n\nCMO\n\n-\n\ncommand out\n\nSVO\n\nservice out\n\n-SPO\n\nsuppress out\n\nB0 thru B07\nB08 thru Bol5\n\n3.5.2\n\nBus Out #I.\n-\n\nB00 thru B07\n\nBus Out #0\nB00 thru\'B07\n\nBoard 3\n\nBoard 3 contains the Bus In drivers for both the IOP and CIU Test Set.\nThe schematic\n\nof Board 3 is referenced to Block Diagram Figure 3. 1-2.\n\nThe CIU internal Bus In lines are double buffered through TTL inverters\nbefore outputting to the CIU-IOP or CIU-Test Set interfaces.\nTTL stage is an open-collector TTL inverter.\ndrivers are NPN emitter followers.\n\nThe second\n\nThe discrete Bus In line\n\nA detailed schematic of the drivers is\n\nshown at the bottom of BOARD 3 drawing.\n\nBase drive of 2 ma for the NPN\n\ntransistor is provided by the IN5305 constant current diode.\nprotection is obtained with the Z0 ohm resistor.\n\nShort circuit\n\nThe driver output is capable\n\nof providing 60 ma at 3.2 v to meet the interface signal requirement.\n\nIn\n\naddition to the base current clamp of the BI CLMP signals, the voltage lines\nto the constant current diodes (BI EN) are strobed to reduce power dissipation.\n\n3.5.3\n\nBoard 4\n\nBoard 4 contains the CIU Status Register and the end status control logic,\nthe Bus In word buffers, word latch, and parity generator, the tag line\ndrivers for both IOP and 0IU Test Set interfaces,\n\nand the relay controls.\n\nThe Board 4 circuitry is shown with two pages of schematics and is referenced\nto Block Diagram Figure 3. 1-Z.\n\n111-33\n\nPage I of Board 4 schematic shows the "tag" In drivers.\n\nThe drivers\n\nprovide the control signals for the OP and CIU Test Set interfaces.\n\nThe\n\ndrivers are identical to the Bus In drivers described for Board 3.\nThe end status control logic is shown on the lower left half of Board 4, page\n1.\n\nThis logic provides the END STATUS signal which sets the Device End\n\nand Channel End bits in the CIU Status register on Board 4, page 2.\n\nThe end\n\nstatus control logic also provides the BSY CK used to trigger the Busy flip-flop\non Board 16. Another control signal, END-O, is used to initiate an ending\nsequence for OP code 00000. \n SR ER INH prevents Sense Register error\nstatus from setting the Statius Register Unit Check bit during Sense Read,\n\n(Op Code 00110) and Immediate Ending (Op Code 00000) operations.\n\nThe relay controls shown on page 1 bypass SEL OUT through the CIU and\n\nclamps the Bus In and Control In drivers during power off conditions.\n\n\nPage 2 of Board 4 schematics contains the Status Register and CIU address\nword buffer on the right half.\n\nThe Status word and CIU address word are\n\nput on the BI lines through tri-state devices.\n\nThe bottom left half of page Z\n\nhas the tri-state buffers used to \ninsert 0\'s for all unused bit locations in the\nabove two words. The left half of page 2 also contains the BI latch composed\n\nof 4 each four bit tri-state devices. \n Data to the IOP is first loaded into these\n\nBI latch circuits before enabled to the BE drivers.\n\nThe parity bits for each\n\n\neight bit byte of the BI word is \n generated in the two parity trees (MCI4531AL)\nat the top left of page 2.\n\n\n3.5.4\n\nBoard 5\n\n\nBoard 5 contains the time display storage registers, the time error isolated\nbuffer, the four serial time transmitters and the end sequence counter control\nlogic.\n\nBoard 5 is referenced to Block Diagram 3. 1-4 and is schematically\n\nshown on two pages.\n111-34\n\nPage I of Board 5 contains the storage registers for Time Word I and Time\nWord 2.\n\nThe registers are developed with 4 bit CMOS latches.\n\nA common\n\ninput bus from the Serial Time reciever is used to transfer data into the\nTime registers with TM ILD and TM 2LD signals.\n\nThe data output to the\n\nfront panel decode and display boards is illustrated.\n\nThe right half of page 2 contains the four serial time transmitters.\n\nEach\n\nserial time transmitter is paired with a serial data transmitter of Board 11\nto form a Serial Output channel.\' The five control bits SEL I thru SEL 4\nand SRO EN select which transmitters are enabled.\nare shifted into Board 5 from Board 7.\n( 3 0 /S)\n\nSerial NRZ time words\n\nThe TM EN signal is a 3 word\n\npulse synchronous with the serial data A word, WC word and first\n\nsuccessive bus word.\n\nThe conversion from a 2 M Bit NRZ format to 2 M\n\nBit Bi-phase format is achieved with the exclusive OR gates and clocked\nD flip-flops.\n\nThe Serial Time Error buffer is shown in the middle portion page 2.\n\nThis\n\nbuffer has an isolated +5 v power input and an optical coupler signal input.\nThe buffer outputs a +5 volt pulse to indicate an error condition.\npulse width is approximately 10 y sec.\n\nThe output\n\nThe Time Error front panel LED is\n\ndriven from a TTL one shot (74 L121) to indicate an error condition.\n\nThe circuitry at the left portion of page 2 is the end sequence counter control\nlogic.\n\nThe SES RST signal forces the Bus Word Counter to reset when a\n\nserial error sequence (SES) has been recognized.\n\nThe SES is active to allow the\n\nextra ending sequence time to insert the three Sense Registers words in the\nSerial Data Output.\n\nThe STOP signal provides a Bus Word Counter count\n\ninhibit and is generated at BW8 time or at the completion of an ending sequence\n(END FLG RST).\n\nThe SES EN allows the SES flip-flop to be set if SER\n\n(serial output required) is true.\n\nTiming functions (BW, T and G) provide\n\nappropriate sequence action.\n11-35\n\n3.5.5\n\nBoard 6\n\nBoard 6 contains the Time input receiver and receiver control logic.\nBoard 6 is referenced to Block Diagram 3.1-4 and schematically shown on\nthree pages.\n\nPage I of Board 6 contains the Time receiver front end.\n\nThe Bi-phase\n\nsignal is transformer coupled, rolled off through a three pole low pass\nfilter, and detected by the high speed differential comparator (LM360).\ncomparator output is integrated by five different integrators.\n\nThe\n\nThe two\n\nintegrators located in the top middle of page 1 are the 3/4 bit negative pulse\nand 3/4 bit positive pulse integrators.\n\nThe NPN outputs of these integrators\n\nprovide the 1 to 0 and 0 to 1 bit transitions for the bi-phase signal.\n\nThree\n\nother integrators are used to provide BUS ACTIVE and 1/4 bit positive and\n1/4 bit negative pulses.\n\nThe 1/4 bit integrators drive the clock RS latch\n\nwhich is exclusively Ol\'ed with the NRZ TIME DATA to generate the NRZ\nTIME CLK.\n\nPage 2 of Board 6 contains the receiver input register at the top portion and\nthe word sync and error detect logic in the lower portion.\n\nAs serial Time\n\ndata is convertedto NRZ it is shifted into the ZZ stage register.\n\nThe parallel\n\noutputs of the register are then loaded into the time word latches on Board 5.\nThe sync detect circuitry is a Z1 input AND function generated with the NOR\nand WAND gates at the lower left section of page Z.\n\nThe time error detection\n\nlogic checks for correct WS bit and correct parity bit in each time input word.\n\nPage 3 of Board 6 shows the logic required to generate the TM load pulses\nfor the three time words.\n\nTM lLD and TM ZLD are used on Board 5 to\n\nparallel load Time words I and 2 into the display storage registers TM 3 LD\nis used by the time message synchronizer on Board 7 to indicate the receipt\nof the third time word.\n\n111-36\n\n3.5.6\n\nBoard 7\n\nBoard 7 contains the Time message synchronizer and control logic and the\nend sequence\n\ninitiate logic.\n\nBoard 7 is referenced to Block Diagram 3. 1-4\n\nand shown schematically on two pages.\n\nPage 1 of Board 7 contains the end sequence initiate logic and the Time\nmessage synchronizer.\n\nThe end sequence initiate control logic is shown on the upper right portion\nof Page 1.\n\nThe logic generates the terminate (TRM) signal which is used on\n\nBoard 14 to cause ending sequence between the CIU and IOP.\n\nThe functions\n\nused to generate TRM are mode (Op codes), time (BW) and the Serial Output\nstates (SES and SER).\n\nThe remaining circuitry on Page 1 is the Time message synchronizer.\n\nThe\n\nsynchronizer is developed around a dual 64 bit CMOS shift register (U10).\nEach shift register has three operational states -- load, recycle, and inactivE\nThe load state allows the Time NRZ to be shifted into one of the two 64 bit\nshift registers.\n\nThe recycle state allows the content of the shift register to\n\noutput as the serial NRZ time (SR NRZ TIME) signal and also to fold back\nto the shift register input to be reloaded.\n\nBy the action of LDI, LD2, RCY 1\n\nand RCY Z signals one of the shift registers always contains the three Time\nwords to output to the Serial time transmitter on Board 5, while the other\nregister is loading in the next Time words.\n\nReceipt of the Time words is\n\nindicated from the Time receiver by the TM 3 LD function.\n\nA three word\n\nTM EN signal is generated by the shift register (U12) to enable the Time\nmessage to be transmitted.\n\nPage Z of Board 7 contains the control logic for manipulating the two 64 bit\nshift registers.\n\nThere are two interactive flag latches (U22 and U25) which\n\n111-37\n\n\ndevelop\n\nfour flag conditions for each 64 bit shift registers.\n\nThe flag conditions\n\nare load (IQ), full (2Q), recycle (3Q) and load delay (4Q).\n\n3.5.7\n\nBoard 8\n\nBoard 8 contains the bi-phase transmitter for the Supervisory bus and the\nbi-phase receiver for the Reply bus.\n\nBoard 8 is referenced to Block Diagram\n\n3. 1-3 and is shown schematically on three pages.\n\nPage 1 of Board 8 contains the Supervisory bus transmitter.\nloaded into the transmitter shift register\nthe function XMT LOAD.\n\nCIU data is\n\nfrom the X0 thru XI5 bus lines by\n\nThe word prefix code is loaded from Board 13\n\nthrough the XC 1 and XC Z lines.\n\nEven parity is generated for the eighteen\n\nbits by the cascaded parity trees (US and Ul0) and also loaded into the\ntransmitter shift register.\n\nThe serialized shift register output is converted\n\nfrom NRZ to bi-phase by the exclusive OR (A7) and a D flip-flop.\n\nA trans\xc2\xad\n\nmitter complement signal XC is used to complement the word sync bit or\nthe word count word parity bit in response to the CIU error monitor circuits.\nThe bi-phase Supervisory signal is driven onto the bus through a transformer\ncoupled discrete driver.\n\nPage 2 of Board 8 contains the Reply bus receiver input register and receiver\ndata storage register.\n\nNRZ DATA and REC CLK are derived from the\n\nbi-phase Reply bus data and used to serially load the input register.\n\nWhen\n\nthe register is full the R-LD signal is generated by the receiver control\nlogic on Page 3 of Board 8 to parallel dump the received data into the receiver\ndata storage register.\n\nThe outputs of the register RD0 - RD1S,RCI, RC.,\n\nand R WS and R DP are available to both the received data storage memory\non Board 12 and to the DIU error detection logic on Board 9.\n\n111-38\n\n\nThe Reply bus receiver is shown on Page 3.\n\nThe receiver is identical to the\n\nreceiver for the Time input described in Section 3. 5. 5.\n\n3.5.8\n\nBoard 9\n\nBoard 9 contains the error monitor logic for the Reply bus.\n\nThe circuitry\n\nprovides the error inputs to Sense Register #Z described in Section 3.4. Z.\nBoard-9 is referenced to the Block Diagram of Figure 3.1-3.\n\nNo DIU response error is detected by the gate U5-8 (with U5 the device\nnumber; -8 the output pin number).\n\nMessage sync error is detected by the exclusive OR comparator U14 and U15,\nand gates U11 and U2-9.\n\nSync word parity error is detected by gate U30-6.\n\nDIU address error is detected by the exclusive OR comparator U13 and U14,\nand gates U17 and U2-6.\n\nWord sync error is detected by gate U30-9 at the bottom of Board 9 schematic.\n\nReply parity error is detected by flip-flop U25-6 and U26-9 and by the .gates\nU30-10-and U4-8.\n\nBlank word error is detected by the up-down counter U3, flip-flop U-8 and\ngates U7-9 and U16-13.\n\nReply sequence error #1 is detected by flip-flop UZ6-6, and gates U7-6 and\nU29-10.\n\n111-39\n\nReply sequence error #Z is detected by gates U7-6 and UZ-10.\n\nSense Register #3 flag is set with the action of flip-flop U21-6, UZ5-6,\nUZ6-9, gates U30-10, U4-8, U7-6 and U9-12.\n\nReply sequence error #4 is detected by the shift register U17 and gates\nuz9-6.\n\nThe DIU reply address bits are buffered by gates U5 and U9.\n\n3.5.9\n\nBoard 10\n\nBoard 10 contains Sense Registers #2 and #3.\n\nBoard 10 is referenced to\n\nBlock Diagram Figure 3. 1-3 and is shown schematically on two pages.\n\nSense Register #2 is shown on Page 1.\nbit R-S latches U9 thru UIZ.\n\nThe storage elements are the four\n\nThe inputs to the latches are multiplexed throug]\n\nfour wide 2 to I devices(U5 thru U8).\n\nEither the DIU reply errors from Board\n\n9 or the transmit bus X0 thru XI5 are inserted into storage.\n\nThe X0-Xl5\n\nfunctions are used to load the sense write word associated with Op code\n00101.\n\nThe input signal SR\n\nTST EN selects the X0-X15 inputs.\n\nThe\n\nmultiplexers are enabled by both SR. TST EN and RL EN, the latter signal\nbeing receiver logic enable.\n\nThe transfer ready (XFR RD) signal is generated on Board 10 to indicate\nthe reply word does not have incorrect parity or word sync.\n\nThere are several outputs derived from the error bits.\n\nThe RIPPLE WS\n\nis the pulse output which enables the GIU logic to drop WS on the Supervisory\nbus message each time an error is detected.\n\nOther error states held in the\n\nS-R latches are decoded to activate the particular CIU error responses\n\n111-40\n\n\ndescribed in Section 3.4.4.\n\nThe B-ER result in CIU error response action\n\n#2; C-ER and D-ER cause CIU action #3.\n\nThe stored error bits of Sense Register #2 are enabled to the Sense Register\nBus (SRO thru SR15) by the SR 2 BS SL.\n\nThe SRO thru SR15 signal drive LED\n\nindicator lights on the front panel of the CIU.\n\nThe Sense Register #2 bits\n\nare also enabled to the transmit bus X0 thru X15 by SR2 BI SL to permit\ntransfer to the IOP and to the Serial Output transmitters.\n\nThe buffers for\n\nthese two interfaces are tri-state CMOS devices U13, U14, U15,\n\nU27, U28\n\nand U30.\n\nPage 2 of Board 10 contains Sense Register #3.\n\nThe register storage elements\n\nare 6 bit clocked D type flip-flops (UZI, U22, U23).\n\nSense Register #3 is\n\nloaded with either the DIU Error Status word from the Reply receiver or\nwith the LOP word associated with the sense write instruction Op Code 00101.\nBoth inputs are transferred into the Sense Register through the\n\ntransmit\n\nbus (X0 thru X15).\n\nThe outputs of Sense Register #3 are routed to the same bus lines as\npreviously described for Sense Register #2.\n\n3.5. 10\n\nBoard 11\n\nBoard 11 contains the Serial Data Outputs, the serial output control logic,\nserial data shift register and the serial end sequence control logic.\n\nBoard\n\n11 is referenced to Block Diagram, Figure 3.1-4 and is shown schematically\non one page.\n\n\nThe four serial output data transmitters are shown on the right half of Board\n11 schematic.\n\nThe transmitters are identical to the serial time transmitters\n\non Board 5 and to the Superviosry bus transmitter on Board 8.\nschematic of discrete design is shown as an insert.\n111-41\n\n\nA detailed\n\nThe data word is loaded from the transmit bus X0 thru X15 along with the\nprefix code XC 1 and XC\nEven parity is generated for the eighteen bits by\nthe cascaded parity trees U13 and U14.\nand Uil\n\nThe shift register U5-5,U9,\n\nU10\n\nis clocked with a buffered 2 MHz signal and loaded by the SXMT, LOAD\n\nsignal.\n\nThe Serial Output control bits (BO 8 thru BO l0)are temporarily stored in a\n6 bit D clocked latch U29 by the SEP. CD LD signal. Bit 8 (BO8) is combined\nwith the operational states of the CIU to establish the Serial Output enable\nfunctions (SRO EN).\n\nThe SRO EN function is loaded into the charinel select\n\nlatch (U16) from the gate U32-6.\n\nSRO EN along with the select lines SEL 1\n\nthru SEL 4 control the selection of the Serial Output transmitters for both\ndata and time signals.\n\nThe function serial error sequence SES is modified by the conditions input\nto gate U4-8 to develop the SES-5 signal. SES-5 is used to output the A-word,\nword count word and three Sense Register words described in the section on\nSerial Output sequences, Section 3.3.3.\nThe stored serial control bits SB08 thru SBOIZ are routed to Board 4 to\ncombined with the CIU address bits in the address response word to the\nIOP.\n\nThe last area on Board 9 is the circuitry which develops the function data\nreply latch (D-RPY LH). This signal indicates that the first word after the\nDIU sync reply word is either a data word of a Blank word.\nsignal is used to develop the SRO EN and SES-5 functions.\n\nTI-42\n\n\nThe D-RPY LH\n\n3.5.11\n\nBoard iZ\n\nBoard 12 contains the transmitter data storage, the receiver data storage,\ndata storage buffer and data storage control logic.\n\nBoard IZ is referenced\n\nto Block Diagram, Figure 3.1-3, and is shown schematically on two pages.\n\nPage 1 of Board 9 contains the transmitter data storage.\n\nThe receiver data\n\nstorage and the data storage buffer.\n\nThe transmitter\n\ndata storage is divided into the data word storage and the\n\ncontrol word storage.\n\nDevices U6 and U9 are the data word storage.\n\nEach\n\ndevice is a 4 word by 8 bit CMOS static memory.\n\nThe control words - A word,\n\nWC word and AR word - are stored in U3 and U7.\n\nBoth sections are loaded\n\nthrough the B00 thru B015 bus lines.\n\nMemory write signal XDS C-WR,\n\nXDS D-WR, memory read signals XDS C-RD, XDS D-RD, memory address\nlines XDS C-Al, XDS C-AO, XDS D-Al, XDS D-AO and memory bypass signal\nXDS BP are generated by the data storage control logic on Page 2, Board 12.\n\nThe Reply receiver data is stored in memory devices U1\nRD0 thru RD15 is loaded from the register on Board 8.\n\nand U4.\n\nThe data\n\nThe receiver data\n\nmemory is controlled by functions identical to the transmitter storage\nfunctions.\n\nOne feature of the CMOS memory devices is the by pass control which allows\nthe input data to be transferred directly to the memory output.\n\nThe XDS\n\nBP command is used to route the two Sense Register word associated with\nOp Code 00101, from the Bus out (BOO\nXl).\n\nBO5) to the transmitter bus (X0 -\n\nThe RDS BP command is used to transfer data from the Reply\n\nreceiver (RD0 - RD1S) bus to the transmitter bus (TX0 - X15) into the BI\nlatch.\n\nII-43\n\nThe memory address codes are fixed only for the control words; A-word - loc.\n11, WC-word - loc. 10, and Anl-word - loc. 01.\nthe XDS-control storage (U3, U7).\n\nThe XDS-data storage and RDS storage\n\nutilizes a relative addressing scheme.\nlocation.\n\nLocation 00 is not used in\n\nThe data is loaded into an arbritary\n\nHowever, the load address is maintained in a shift register.\n\nThe shift register is shifted at the CIU word rate (10 2s) to provide the necessary\naddress delay operation for the Supervisory and Serial Output sequences.\nThen the delayed address is obtained from the shift register to allow data to\nbe read from storage.\n\nThe outputs of the memory devices are tri-state and are tied together to\nform a 16 wide memory data bus.\n\nThe memory data bus is buffered onto the\n\ntransmitter bus through the CMOS tri-state devices U2, U5 and U26.\n\nThis\n\nbuffering was necessary due to the poor drive capability of the memory devices.\n\nPage Z of Board 1Z contains the storage control logic.\n\nThis logic develops\n\nthe memory device control function previously described.\n\nThe address\n\nshift register which generates the relative AO & Al addresses is the six\nbit D latch U14.\n\nIts first two stages are connected as a 2 bit Johnson counter,\n\nthe other four stages are connected as a two bit wide, two stage shift register.\nThe register is clocked at the CIU word rate and is timed relative to the\noperating mode.\n\nThe decode gates which generate the memory control signals are straight\nforward.\n\nThey utilize mode inputs, distinct bus word times (BW and BW\'\n\nfunctions) and the transmitter load time functions (XMT-LT and SXMT-LT).\nThe XMT-LT and SXMT-LT functions are successive 2.5 us pulses during\nwhich the transmitter\n\nbus is made available to the Supervisory transmitter\n\n(XMT-LT) or to the Serial Output data transmitters (SXMT-LT).\n\nThe other\n\nfunctional inputs are LD AW EN, LD WC EN, LD DATA EN, DIUDL\'\nEND FLG, SES-5 and BLANK.\n111-44\n\nThe LD XX EN functions are developed on Board 16 to enable loading the\nrespective A-word, WO-word and Data word from the IOP.\n\nDIUDL is\n\nenabled for the second message time of the DU-DIUj transfer operation.\nEND FLG is raised to terminate the Supervisory and Serial Output bus\noperations.\n\nThe BLANK input line is developed by the blank word generator\n\non Board 15 whenever Blank words are put on the Supervisory and Serial\nOut bus lines.\n\n3.5.12\n\nThe SES-5 signal was desc-ribed in Section 3. 5. 10.\n\nBoard 13\n\nBoard 13 contains the CIU bus control logic.\n\nBoard 13 is referenced to\n\n\nBlock Diagram Figure 3.1-3 and is shown schematically on two pages.\n\n\nPage 1 of Board 13 is divided into two general areas.\n\nThe top portion of\n\n\nPage I contains the control flags bus sequence (BS), serial error sequence\n\n(SES) and end flag (END FLG).\n\n\nThe BS flag is the basic logic enable signal for all bus and self test operations.\n\nIt is raised for all legal op codes except the immediate end OP code 00000.\n\nBS is clocked at T4 G5 time and controlled by the BSY signal from Board 16.\n\n\nThe SES flag is set during the END FLG enable time to initial the transmission\n\nof the three Sense Registers on the Serial Output.\n\nSES is modified by SES-5\n\n\nto transmit the A-word and WC-word in addition to the three Sense Registers\n\nas required during a Write operation with serial control bit 8 set.\n\nThe SES\n\n\nflip-flop is clocked at SXMIT-LT when enabled by the error function input to\n\nU30-4 and U32-6.\n\n\nThe END FLG is set at the end of all BS operations except for the first\n\nmessage ending of a DIU-DIU transfer operation.\nby three different signal sources:\n\nThe END FLG is enabled\n\n\n1) normal ending (NRM END) 2) status\n\n\n111-45\n\n\nending STAT END and 3) forced ending (FORCE BLANK).\nsignal is developed on Board 14.\n\nThe NML END\n\nThe NML END indicates the CIU has reached\n\nthe predefined time to terminate the BS operation, either by zero count in the\nword counter, by performing a fixed number of CIU-IOP operations or by\nreceipt of a CMO signal from the lOP.\n\nThe STAT END signal is also developed on Board 14.\n\nThis signal indicates\n\nthe reception of the Error Status is detected on the Reply bus and the COl\nterminates all BS operations.\n\nTwo Read op codes utilize this ending method\n\nas a "normal" termination method -- Read DI changes, op code 10010 and\nRead Al Exceeding Deltas, op code 11100.\n\nReception of the Error Status word\n\nprematurely is an error condition indication from the DIU to terminate the\nbus sequence.\n\n\nThe FORCE BLANK is developed on Page 2 of Board 13 whenever the\nSupervisory bus operation is terminated due to error detection by the CIU.\nThe FORCE BLANK signal initiates the END FLG operation while forcing\n-the Supervisory bus and Serial Output bus transmitters to transmit Blank\nwords.\n\nThe BS flag and END FLG signals are also used to control the bus word\ncounter on Board 17.\n\nThe BW EN CK causes the bus word counter to b1egin\n\ncounting thereby generating BW1 thru BW8 word times.\n\nThe bus word\n\ncounter is started at the beginning of both BS and END FLG signals.\n\nThe\n\nEND FLG also -provides a bus word counter reset (BW lST) signal to force\nthe counter to either BW8 or BWI states when initiating a counter restart.\n\nThe circuitry on the lower portion of Page I contains the logic to control\nthe threeSense Registers.\n\nThe Sense Register select (SR BI SL) signal\nx\n\nI11-46\n\nenables reading the contents of the Sense Register onto the transmitter bus\n(X0 - Xi5) to be routed to either the IOP via the Bus In or to the Serial\nOutput transmitters.\n\nLoading of the Bus In Latch is enabled by the BILE\n\nLD s ignal.\n\nTwo signals are also generated on Page I to allow Sense Registers 2 and 3\nto be loaded.\n\nThe SR 2 TST EN allows the IOP to load Sense Register 2\n\nduring the Sense Write (op code 00101) sequence.\n\nSR3 LD allows the loading\n\nof Sense Register 3 by the IOP during the above sequence, and by the DIU\nError Status reply.\n\nPage Z of Board 13 contains the bus prefix generator on the left half and\nthe error response logic on the right half.\n\nThe receiver logic enable (RL EN)\n\nlatch is also contained in the left half section.\n\nThe prefix generator (XCI and XG2) signals are decoded by the gate array\nusing the various CIU mode signals together with the data storage enable\nsignals and bus word time decodes.\n\nThe decoding is straight forward in\n\nthat U19-11 output gives the 11 prefix, U19-3 output the 10 prefix, U2-6 output\nthe 01 prefix and BLANK WD EN forces the 00 prefix.\n\nThe error response logic on the right half of Page 2 has the drop word sync\n(DRP WS) signal, the FORCE BLANK signal and the transmitter complement\n(XC) signal.\n\nThe DRP WS enabled by three methods:\n\n1) a CIU reset operation,\n\nZ). the RIPPLE WS signaland 3) the appropriate error status of Sense Registers\n1 and 2.\n\nThe last two methods are related in that the RIPPLE WS also sets\n\nerror bits in Sense Register 2.\n\nThe purpose of having RIPPLE WS is that\n\nrepetitive errors during the same bus operation will cause the CIU to drop\nword sync at each error occurence at a maximum rate of every other word\ntime.\n\n111-47\n\nThe FORCE BLANK signal causes the Supervisory bus and Serial Output buses\nto transmit Blank words. The XC signal causes either the WC-word parity\n\nbit or the WS bit to be complemented in the Supervisory bus transmitter.\n\n\n3.5.13\n\nBoard 14\n\nBoard 14 contains the CIU sequence control logic.\n\nBoaid 14 is referenced\n\nto Block Diagram Figure 3. 1-2 and is shown schematically on two pages.\nPage I of Board 14 contains the control logic for the CIU-IOP service\ncycles and the ending sequence initiate logic. Also on Page 1 are the error\ndetectors for overrun error and CMO error.\n\nThe service cycle functions developed on Page I are enable Service In\n(EN SVI), drop Service In (DRP SVI), enable BI latch output (BILH OUT), and\n\ndecrement word counter (DCR WC).\n\nFunctions associated with loading the A-word and WC-word from the IOP are\nLD A-WD, LD WC, A-WD LD CMP, and WC-LD CMP. The first two signals\nare generated to do the load operation while the last two signals (-\n\nLD CMP)\n\nindicate completion of the load operation and allow continuation of the sequence.\nInitiation of the END FLG and subsequent ending sequence is through logic\ncircuits at the lower section of Page 1. The END FLG is enabled by NML END;\nU20-1 oi STAT END; U3-12. The various CIU modes and timing function are\ndecoded to generate these two signals.\n\nAlso associated with the END FLG is\n\nthe initiation of the CIU-IOP ending sequence.\n\nThe function END SQN; U31-3\n\nraises the Status In tag line to perform the ending sequence. With the exception\nof the DIU-DIU Transfer Op Code 10101 and the Immediate End Op Code 00000,\nthe terminate (TRM) signal is used to enable END SQN.\n\nThe DIU-DIU Transfer\n\nuses BW4 time while the Immediate End operation uses END-0 generated on\n\n111-48\n\n\nBoard 4.\n\nThe sequence reset SQN RST is generated from U25-6 to reset\n\n\nthe Busy flip-flop on Board 16 along with CMO, SVI and STATUS RCVD\n\nlatches of U15 on Page 1.\n\nTwo error functions are generated for Sense Register 1.\n\nThe overflow error\n\n\n(OVR ER) indicates that the Bus In latch has not been loaded into the IOP\n\nbefore it must be updated by the next BILH LD function.\n\nThe Command Out\n\n\nerror OMO ER indicates the CIU word counter does not have a word count\n\nof zero (WCO)when the IOP terminates the CIU operating sequence.\n\nPage Z of Board 4 contains the CIU reset circuits, the Sense Register clear\nfunction and the special function bus word generator.\n\nThe FORCE RST signal\n\nis generated by either the Power Supply power on reset (PER) or by depressing\nthe manual reset switch on the 0IU front panel.\n\nThe Sense Register clear\n\n(SR CR) resets all the Sense Registers, either as a result of FORCE RESET\nor as a result of loading a new A-word into the CIU.\n\nSense Register clear\n\nis inhibited while operationg in the Sense Read mode (Op code 0110).\n\nThe\n\nspecial function bus word generator developes bus word time BW2\', BW3\' and\n\nBW4\'.\n\nThese bus word times correspond to the regular bus word times\n\nBWZ, BW3 and BW4 without the END FLG being set. In short bus transactions\nthe bus word counter may be reset by the END FLG prior to reaching\nBW2 count.\n\nThe special bus word generator provides the prime functions\n\nto circumvent this problem.\n\n3.5.14\n\nBoard 15\n\nBoard 15 contains Sense Register #1 and the Blank Word generator.\n\nBoard\n\n15 is referred to Block Diagram, Figure 3.1-2 and is shown schematically\non two pages.\n\n111-49\n\n\nPage I contains the Sense Register along with some error detection logic.\nSense Register 1 is built with four 4 bit RS latches.\n\nThe latch outputs are\n\nbuffered onto both the Sense Register bus (SRO - SRlS) and the transmitter\nbus (X0 - XI5) by ti-state buffers.\nis simple logic gating.\n\nThe error detection shown on Page 1\n\nThe outputs of several error functions are also\n\ncombined to create the IOP ER signal.\n\nWhen doing a Sense Read, (Op Code\n\n00110) or Immediate End (Op Code 00000) operation the error states hdld by\nthe Sense Registers are inhibited from setting the Unit Check bit in the CIU\nStatus latch on Board 4.\n\nHowever, the IOP interface is monitored for errors\n\nthrough the IOP ER function.\n\nIf any error function which inputs to IOP ER\n\nis detected, the Unit Check bit is set regardless of operating mode.\n\nPage Z of Board 15 contains the blank word generator.\n\nThe blank word\n\ngenerator operates in conjunction with the data storage section of Board 12 to\nprovide information to transmitter bus (XO - XI5).\nfrom U4-6 is\n\nThe BLANK function\n\nused on Board 12 to inhibit reading the memory whenever Blank\n\nwords are impressed on the transmitter bus through the tri-state buffers\nU9, U10, U15 and U30.\n\nThe BLANK WD EN signal forces the prefix generator\n\non Board 13 to output the 00 word prefix.\n\n3.5.15\n\nBoard 16\n\nBoard 16 contains the IOP interface control circuits along with IOP message\ndecodeand error checking logic.\n\nBoard 16 is referenced to Block Diagram\n\nFigure 3. 1-2 and is shown schematically on two pages.\n\nPage 1 of Board 16 contains the A-word storage and decode logic, the CIU word\ncounter and CIU word parity and address monitors.\n\nThe word count from\n\nthe IOP is loaded into the 16 stage down counter located at the top of Page 1.\nThe counter is implemented with CMOS 4 bit devices U13, U14, U15 and U16.\n\n111-50\n\n\nThe counter is loaded by LDWC\n\nand decremented by DCR WC, both from\n\nthe sequence control logic on Board 14.\n\nAfter being loaded the counter is\n\n\ntested for all zeros \ncounted by the WC LD CMP signal clocking U29. If the\n\nword counter has not been loaded with all zeros, \n the output function WCO\n\nwill be enabled.\n\nThe CIU operating mode is decoded from the A-word Op Code field bits B05\n\nthru B09. \n Bits B06 thru B09 are loaded into internal latched contained in the\n4 line to 16 line decoders U2 and U4.\naddress into the 6 stage latch US.\n\nBit B05 is loaded along with the DIU\n\nThe outputs of the 4 line to 16 line decoders\n\n\nare combined for several Op \n Codes to form general modes of operation such\n\nas WRITE, READ VARIABLE I and 2 (RDV 1 & RDV2) and \n READ FIXED (RDF).\nParity checks on the two 8 bit bytes of the Bus Oat interface are performed\nby U9 and U10 parity trees. The CIU address bits are compared to the\nfront panel thumbwheel setting in the comparator 1511.\nPage 2 of Board 16 contains the IOP interface control functions - Operational\nIn (OPI), Address In (ADI), Select In (SLI), Status In (STI) and Service In (SVI).\nAlso on page 2 is the Busy flag latch U30-5 which controls the BS flag on\nBoard 13 and the Busy bit of the CIU Status Word on Board 4.\n\n3.5.16\n\nBoard 17\n\nBoard 17 contains the 16MHz oscillator along with various counters to form\nthe CIU clock system. Board 17 is referenced to-Block Diagram Figure 3.1-4\nand is shown schematically on two pages.\n\nPage 1 of Board 17 contains the 16MHz oscillator, the phase counter, tag counter\nand group counter along with the CII time decode gates. The phase counter\n\n111-51\n\n\nU9 outputs four phase clocks 01, 02, 03 and 04.\nfour tag clocks TI, TZ, T3 and T4.\ntimes G1, G2, G3, G4 and G.\n\nThe tag counter UlO outputs\n\nThe group counter outputs five group\n\nThe relationship of the three counters is\n\nshown in the general timing diagram Figure 3. 5-1.\n125ns\n\npulse occurring at a 2MHz rate.\n\noccurring at \na 500 KHz rate.\n\nEach phase clock is a\n\n\nEach tag clock is \n a 500 ns pulse\n\n\nEach group clock is a 2 Fs pulse occurring\n\n\nat a 100 KHz rate.\n\n\nAn external clock input is provided on J7 connector to accept an 8 MHz\next. clock. Selection of the CU operating clock is by means of the front\n\npanel switch.\n\n\nPage 2 of Board 17 contains the bus word counter, the sequence time counter\n\nand the error detection logic for the timeout \nerror and the under run error.\nThe bus word counter is a divide by eight synchronous, presetable counter\ndeveloped with U8, U12 and U6. The count sequence for the three stages is\nidentified at the top of Page 2.\nto 8 line decoder U29.\n\nThe count decode is performed with a 3 line\n\nThe bus word counter is started at the beginning of\n\nthe BS and END FLG signals and is controlled by the BW EN CK\n\nfunction.\n\nThe counter will normally begin its count from the BW8 state and will count\nthrough, unless reset, to the BW8 state. In short CIU sequences the bus\nword counter may be preset by the END FLG controLBW RST signal.\nThe BW RST signal will preset the counter to BW8 state for all but the Read\nmodes. When operating in the Read modes the BW PST signal presets the bus\nword counter to BWI state. A second reset function SES RST presets the\nbus word counter to the BW3 state.\n\nThe STOP function along with BW8 state\n\nresets the counter clock enable flip-flop U6 to inhibit further bus word counting.\n\nIII-52\n\n\n- -\n\n- -\n\nQUL\n\nII\n\n- -\n\nT-iMING..\n\n\nSt~~~,\n20O\n\nI\n\nI\n\n----------\n\n1\n\n\nI\n\nV"CI\n\nFUR\n\n.\n\n0"E\n\n\nI5-1\n\n1 11\n\n1 1 11 \n i\n\nThe sequence time counter is implemented with an eight state shift register\nU2 configured along with U3 to form a one shot burst of ST clock functions.\nThe ST functions are 500 ns sequential pulses which are triggered by the IOPCIU data transfer tags. The clocks are enabled by AWO, CMO, STI dly\nSVOeSVI and CMO.SVI.\n\nDuring the initial selection sequence the ST ring\n\ncounter is reset at ST8 time.\n\nOnce the BS flag is raised, however, the ST\n\ncounter is reset at ST 5 time.\n\nThe function of the ST counter is to provide\n\nsequential time states to simplify the logic implementation\n\nof the IOP-CIU\n\ninterface transfer.\n\nThe time out error detector (TIME ER) is a 4 stage counter clocked at a\n10KHz (GI) rate. The counter is enabled whenever OPI is raised. The counter\nmust be inhibited by the completion of the initial selection sequence (SVO\nresponse to STI) within the 160 us maximum count state.\n\nThe underrun error detector U18-10 is set during each Write service cycle.\nIt must be reset by the IOP\'s SVO response during the allowable IOP access\ntime\n\n(7\n\n3.5.17\n\ns from SVI).\n\nBoard 18\n\nBoard 18 contains the CIU power supply,\n\nBoard 18 is referenced to Block\n\nDiagram Figure 3. 1-4 and is shown schematically on one page.\nThe CIU power supply consists of a switching regulator followed by a DC-DC\nconverter. Input and output filtering is provided to keep power supply noise\nwithin acceptable limits for the logic families used in the C1.\n\nThe switching\n\nregulator is developed with low power integrated comparators (LM339) and\ndiscrete components. The power switch of the regulator is the NPN transistor\nQ3 (2N5487).\n\nThe regulator LC filter LZ and C5 converts the pulse width\n\n111-53\n\n\nmodulated signal to a ZOVDC level input to the DC-DC converter.\n\nThe 20 V\n\nregulated output is an approximate value as the regulator uses the 5V logic\noutput as the regulated point.\n\nThe.feed back from the 5V logic output is\nR27 is the select resistor to trim the 5V\n\nthrough the optical coupler U32.\nlevel.\n\nA temperature compensated reference diode CR17 (1NS23) provides\n\na 6. ZV reference to the regulator.\n\nThe switching regulator output is protected\n\nagainst an overvoltage output by the comparator 715-13.\n\nPower supply\n\ncurrent is monitored through the 0. 1 ohm resistor RI21 by comparator U15-14.\nCurrent overload is set to turn off. the regulator at approximately 2 amps.\nThe overvoltage detector turns off the DC-DC converter when the regulated\nconverter input exceeds 23V.\n\nThe DC-DC converter is a two transformer design.\napproximately 17 KHz.\n\nThe converter runs at\n\nThe frequency is set by the drive transformer T2.\n\nT2 has a square loop magnetic tape core which is selected to operate the\nDC-DC converter without saturating the main transformer (TI) core. Full\nwave rectification is used on the secondary windings along with LC pi filters,\nexcept for the 5V isolated output.\n\nThe isolated output is not referenced to any\n\nCIU ground and is used solely to power the isolated Time Error buffer on Bd. 5.\n\nThe CIN power supply also provides the power. on reset (POR)\nthe CIU upon application of the 28V input.\n\nThe POR\n\nsignal to initializ\n\nsignal remains low for\n\napproximately 100 millisecond after applying 28V to the input.\n\nThe input current at 28V is approximately 700 milliamps with all front panel\nLED turned on.\n\n3.5.18\n\nBoard 19\n\nBoard 19 contains the LED driver\'s for all CIU front panel indicators except\n\n111-54\n\n\nthe Time Error indicator.\n\nBoard 19 is referenced to Block Diagram 3.1-3\n\nand is shown schematically on one page.\n\nThe LED drivers for the sixteen\n\nSense Register bus line (SR0-SR15) and the three interface indicators Message Sync, Reply Sync, and Unit Check - are shown on Board 19 schematic.\n\nIII-55\n\n\n3.6\n\nMECHANICAL DESCRIPTION\n\nThe Computer Interface Unit consist of 19 each double-sided logic cards\nmounted in an ARE-12 series adjustable card cage. The CIU housing is\napproximately 19" x 19" x 1Z".\n\nThe CIU front panel shown in Figure 3.6-1 consist of functional displays,\ntest points, and select switches.\non the rear of the panel.\n\nThe decimal time displays are located\n\nThese displays plug-in and are interchangeable.\n\nThe Sense Register displays consist of sixteen discrete LED\'s used to\ndisplay register words I thru 3 as selected by the Sense Reg Select switch.\n\nThe time error light indicates either word sync error or. parity error in\nthe Time Input message.\n\nThe Unit- check error light is used to indicate\n\nany error condition detected by the CIU error monitor circuitry.\n\nThe\n\nMessage Sync light is used to indicate the transmission of an A-Wd on the\nSupervisory Bus.\n\nThe Reply Sync light indicates that the CIU has received\n\na reply sync word from DIU.\n\nThe CIU ADD switch is a BCD thumbwheel switch used to select addresses\n0 thru 7.\n\nThe EXT CLK switch may be used to select an external 8 MHz\nsystem clock. The reset switch is a momentary push-button used for\ninternal resetting of the CIU.\n\nThe power switch is used to apply +28 VDC\n\nto the CIU power supply.\n\nAn external GND test point is provided and is tied to the CIU system ground.\nThere are thirteen discrete test points located on the front panel which can\nbe used to monitor logic functions.\n\nThe test point functions are summarized\n\non the following page.\n\n111-56\n\n\n*\t\n\nThe\n\n*\t\n\nThe Word Sync test point provides a signal at the system word rate.\n\n*\t\n\nThe A-WD test point provides a pulse that is synchrones with each\n\nlk test point provides a 2 meghz clock.\n\nA-WD present on Supervisory bus.\n\n*\n\n\nThe End of Message is a signal used to indicate the last word sent\nout on Supervisory bus.\n\n*\t\n\nThe signal ADD Out is used to indicate that a CIU address word\n\nis present.\n\n\n*\t\n\nThe signal SER IN (Service In) is present for each data word that is\nexchanged between CIU and IOP.\n\n*\t\n\nThe signal SER OUT (Service Out) is present at the end of initial\nselection sequence for each data word exhanged between the CIU and\nIOP and at the end of one completed operation.\n\no\t\n\nThe signal Status In is used to indicate CIU status during initial\nselection sequence and status at the end of a completed operation.\n\no\t\n\nThe signal Reply Sync indicates that the CIU has received a sync\nword from the DIU.\n\n&\n\nThe test point marked SUP BUS can be used to monitor Bi-phase\ndata sent out on the Supervisory bus.\n\n*\n*\t\n\nThe Reply Bus test point monitors data received rom the DIU.\nThe SUP and REPLY NRZ test points monitor data after its conversion\nto NRZ.\n\nThe CIU rear panel shown in Figure 3. 6-Z contains all function connectors\nrequired for operation.\nfunction.\n\nThe following is a brief description of connector\n\nConnectors Jl thru J4 are Serial daiX and time output connectors.\n\nThe connectors J5A-I thru -3 are required for direct interface to the lOP\nfor operation. The connectors J5B-l thru -3 are parallel wired to JSA-I\nthru -3 to provide daisy chaining of CIU\'s.\nare provided for the CIU Test Set interface.\n\n111-57\n\n\nThe connectors J6-1 thru -3\nThe connector\n\nJ7 is the Serial\n\nD\n\nD\n\n501 \'SYSTEMS INC\n\nI\n\nCOMPUTER\n\nH\'JNTVlILE ALABAMA\n\nINTERFACE UNIT\n\n--\n\nTIME\n\n.\nMINUTES\n\nHOURS\n\nDAYS\n\nCIU ADD\n\nERROR\n\nSECONDS\n\nC\n\nC\n\nINT\n\nCLK\n\nSENSE REGISTER DISPLAY\nS\n\nB\n\n5 67\n\n8 9\n\n0\n1II\n\nMESS\nSYNC\n\ni5\n12 13 14\n\nUNIT\nCHECK\n\nWORD A-WD END OF ADD\nOUT\nSYNC TIME MESS\n\nEXT\nCLK\n\nTEST\nFQTURE\n\n\xc2\xa9G\n\nSENSE REG\nSELECT\n\nCLK\n\nSEP\nIN\n\nSER STATUS REPLY SUP\nSYNC BUS\nIN\nOUT\n\nREPLY\nBUS\n\nSUP\nNRZ\n\nREPLY\nNRZ\n\nRESET\n\nCTII\n\n*A\n, /\n\nREPLY\nSYNC\n\nlOP\n\nR.IGURE\nA\n\n3.6-1\n\n17981\n\nPOWER\n\nFRONT PANEL\n.\n\nA\n\nI3\n\n4\n\nD\n\nI\n\n2\n\n,\n\n\nTEST\n\nD\n\nRUN\n\nK\n\nJ2\n\ni\n\nlOP\n\nIN\n\nlOP OUT\n\nJZI\n\nTESTER\n\nJt0\n\nC\n\n-\n\nj5b\nB\n\nJ3\n\n3-3\n\n5\xc2\xad\n\nSUPV\n\n,\n\nj 7"\n\nREPLY\n\nJ8\n\nJ9\n\no\n\n.\n\nJIG\n\nCIU REAP PANEL\n\nrA\nPAC S\n\n\'-- +m+-,\n\nC\n\nFcURE 3. -?Z\n\n11 -Ce\n\nr\n\nY\n\ntime and Ext clock input connector.\nSupervisory bus data.\non the Reply Bus.\n\nConnector-J8 is used to output\n\nConnector J9 is used to receive data from all DIU\'s\n\nConnector JIO is provided to input +28 VDC to the CIU.\n\nAlso located on the rear panel is a Test/Run Switch.\n\nThis switch when\n\nused in run position provides normal CGIU operation.\n\nIt can be used in\n\ntest position for troubleshooting of CIU to provide continuous operation.\nwithout a DIU connected to the bus.\n\nThe following pages contain the pin function lists for all rear panel connectors.\n\n111-58\n\n\na4\n\nI-\n\nfelDAA\n\nFUNCTION\n\na\n\n"\n\n"\n\nA, I D\'\n\nseR DATA I +\nG#D\n\ntHustsI\n\nSEA rim vI +\nSR TIME I\n6611CE+\n\n0\n\nc\n\n1\nD\n\nE B\n\n0\n\nt6\n\nP\n\nti/cW\n\nfl/c\n\nN/C\n\nH\nJ\n\n1i1\'HE\n-\n\n?rooce-2-I(Os (sRI\n\nSERIAL OUTPUr-1\n\nIo KT.I\nW\ni\n\n!CIU EXT JI\n\nDI"G.i0\n\nA\n\nSHE\n\n"-\n\ni\ni\n\nFUNCTION\n\nCI DATA a Ch0114 :s Gno\n\nB1\n\n(3\nC\n\nsERrTIMEa2+\n\n0\n\nSeR 71MR 2M/C\n\n\xc2\xa3\nF\n\nAl/c\n\n.1\n\n1H\n\nI 1 161\n\nAl IIDI\n\nSER DATA.2 +\n\n!\n\n.8:\n\n1\n\n_\n\n\'TIP\n\nBI vD\n\n8 D\n\n4\n\n\'\n\n-\n\n-ii\n\n-i\n\n:\n\n"\n\n$\n-\n\n:\n\nI\n\nI\n\nI ,\nr\n_ _ _\n\n_\n\n----\n\nI\n\ni-f\n\nI\n\n______________\n\n_ _\n\nitA\n\na\n\nI\n\nJ- prOOe...g-t.-OSCSR)\nSERIA L OUTPU)T\n\n\'\nSZ\xe2\x80\xa2X\n\n:ID.\n\n_ ___\n\nIG\n\n\nI\n-Si\n\nSERIAL\xe2\x80\xa2\nOOP) \n\n\n-\n\nDW\n\n----\n\n:I\n\n__\n__\n\nITP\n\n5\n\na_\n\nI I,,\n\nCr\n\nJ\n\nHE\n\n-~--\n\n\nIcflI= rcIu err Ja\n.Lo\'mI-HEE--=\n\n>0\n\n.0\n\n\'\n\nFUNCTION\n\n=\nSERDATA3+A\nSsnOk ATA\n\nC#ASSIS Goa\n\n0\n\nSI DU\nI BIDI!\n\niI\xc2\xad\nI-I---I\xc2\xad\n\nI\n\nH\n\nn/c\n\nA-\n\n---\n\nH\n\nAd/C\n\nI\n\n_\n\nI\xc2\xad\n\nG\n\nA11_\n\n__ _\n\nsl I/\n\nB\n1- ,\n\nF\n\nNIC\n\np\n\nU\n\nBD\n\nC\n\nSER TME 3 +\n$f 7/ME6 3\n\nk--\n\n_\n_\n\n_\n\nI\n\nii\n\n_\n\nT1\n\n\nJ3\n\nTOOC E - I\n\n0\n0\n- 1.\n\n(SR)\n\n-CD&\n\nDG.\n\nSERAL DOTPOr.3A\n111-61\n\n\n-\n\n..-\n\n\nMEI*\n\nI\n\n...\n\n" I\n\n\xc2\xad\n\n---\n\n!\n\n>0\n\nI: I [3\n\nE~pA%\n+\n\nBD\n\nA\n\n-\n\nSER DATA 3\n\ns\n\nI\n\n1r\n\n131\n\n1\n\nA-1\n\nSER _TIM 3 +\nR\nSRAC3\n\nD\n1B DI\'I~6_*T IN :,7\nIB D ---\n\nAI\n\n4-\n\nF! I\n\n\nM,,c\nN/\xe2\x82\xac.\n\n\nlit\xc2\xad\n\n-R~lE\n\nL/\n\n[:~LL-\n\nHmommm\nI".S)\nF -\n\n[\n\n_\n\nJ3\n\nO\n\nSEIIAL\n\nCDS\n!T0\n\nDG\n\n--I\n\n\xe2\x80\xa2\n\n\xe2\x80\xa2\n\nr.\n\n,A-Irfl SHEET\nIm Tl-\n\nJ3\n\n-ET\n\n-OTP07-3\n\n0.\n\n.,\n\nFUNCTION\n\n, I\n\n,\n\nCAW\n\ncI\n\nI\n\nSC-R Time[ *-\n\n0\n\n-~\n\nCMAS\n\nIS\n\n4)4\n\n18\n\n5\n\nDl\n\nT\n\n1\n\nMIC\n\n0 4 z&\n\ntile\n\nMIC\n\nSRAA+\n\nA_\n1\n\nse.DY4-\n\nI\n\nI\n\n01\n\nI\n\nGDi:\n\nI\n\n,J/c\n\n__\n\n_\n\n__ _\n\n_\n\n_\n\n_\n\nK\n\nt\nIi\n\n_________________________________\n\n-\n\n---\n\n-----\xc2\xad\n\n-\n\n.ub\n\n1I\n\nIT. ,\n\n19\n\n-4\n~\n\nX\n\n#\n\n"\nCOJhfCT TO\n_\n_ r(Ui\n\n_\n\nh\n\nto\n\n\'-\n\n_\n\n_\n\n-\xc2\xad\n\n\xc2\xad\n\n-\n\nX:\nAF-PW\n\nI\n\nm-\n\n-\n\nZ\n\n_\n\nLf\n\nFUNCTION\n\nfTiX4\n\n.80%\ni/c\nISO\n\n5"\n\nit\n\n,-,\n\n81\n\n(t\n\n7\n\nI\n\nI\n\na\n\n/cr\n\nEa\n\n-\n\nB 57\'\n\n0C\n\nP\n>\n\n-\n\nI\n\n/0\n\nRrP\n\na\n\n-\n\n-\n\n1-\n\nL5\n\n---\n\n803,4\n\n4-8\n\ne\n\nRTM\n\n01\n\n8\n\n-\n\nIJ\n-\n\n-\n\n-I\n\n1\n\nSlit\nF_\n\n_\n\n_\n\n_\n\n4-\n\nG\n\n_\n\n131: E\n\n<F,\n\n-\n\np/c\n\nO-\n\n-\n\n--\n\n(-Ca%\n\n-A\n\nIOP -IN\n\n11\n\nIR\n\nSM\nrn\n\n-\n\naG\n\nXJ\n\nGi"\n51\n\n\'.\n\n:3ckG\n\nI5\n-\n\n-\n\n-\n\nw\'r6cru\n\n5t4\n36301\n\n111-64\n\nIIaiAI\n\nEXT\nSHEET\n\nJsA-I\n\n-\n\n-\n\n-4\n\n%rl\n\n,\n\n1\n\n1\n\nA\n\nLI\nFUNCTION\n\n26\nB04*\n\nI\n\nDir\n\nj\n\nIoB-0 ? ,T\nBoo4a\n\nwR*\n\n80o \'\n\n--\n\n! D 71\nD 7 iX :\n\nD1-9\n\n&T\n606\nj -.t g rz\n.. __ ___\n\nx\n\nIX:\n\n1\n\nU\n\nD /2l-< -XI\nIDI\n\nd/C\n\n13c\n\n.o\n\n1\n51\n\nSlc\n\n17\n\nzo \'\n-F"T/,J\n\n1 ,\n\n(f\'#*k)_\n\nJ.5-_\n\n1213 J\n\nj 10I\n\nJX\n\n--\n\n"-A-, "\'\nID%.SZ COEf\n\n.0 J\n111r6j\n\n6r~d\n\nn i\n.L\n\nP\n.4\n\n\xc2\xad\n\nA\n\nS\n\n-\n\nA\n\nV\n\nL\n\nI\'mW\n\nI\n\nR TW\n\n-iU>\n\nADIR-~% N\n\nI\n\nX\n\nI\n\nI\n\nJ16t\n\n-&\n\nW-/\n\nd -i g\n\n;E L -A\n\nAP R T \'\nFUNC GOT\n\na\na.\n\nT\n\nr\nou) M 1 8\n\n1) 1 111\n\nAAL\nSEC\nJ--\n\nn\n\n:\n\n\n812\n\nI\n_AP i 1MlF\n\nP\n\n*13\n\no\n\nFUNCTION\n\nop\n\n-1 -4\n\nf\n\nX\n\nopmlm\n\nl-bG- ti\n\n13,\n\n+2,- u\n_++ AMC G (4\ns\n\n1\n\nall\n6 ,4X\n\n__\n\n_\n\nJpui-\n\n-_\n\n_ _I\n\n_ _\n\nLo\nIt offRN\n\n____\n\n\xc2\xad\n.-\n-:-"\'\n\n"-i:l\n\nLD.+- jl+ 7\n_ _o _ _\n\n-\n\n-\n\nI\n\n_\n\nLt1 +;\n\nr0 S P 62 3\n_-\n\n1ET\n\nI\n\n_\n-,\n\nI" I.\nA\xc2\xad\n\n++\n\n\nI -\n\n___\n\nIDEo.\n\n14111- 66,\n\n\nM\nA\n\n...\nSHEET\n\n\'.\n\nW\n\nFUNCTION\n\n\xc2\xad\n\nT\n\nST rn\n8V\n\n- (D\n\n,e1 RTJ\n\nO\n_EL UT RTIJ\nC5EL OOT"\n\n\nD 7\nD.\n\nCdo our\nsPy\n\n"\nITM\n\nOT\n\n,SP/\nt\n\nJ9-2\nJ58-2\n\n1\n\n-\n\nout\n\ntc :\n\n116\n\n,\xc2\xad\n\n-\n\n- - -as-\n\n\n8_-5s\n\n.B-\n\n-\n\nD,\n\nUT PT A)\nJ4\n-\'58 -2\n\'589, aS-a\n\n"._ \'I\n\nJ1\n~J7\n\n7\n\nj 7\n\njd\n\nj\n\nJ9\nJIO\n\nJc9\n\n\nOP OUT\n\nd\n\nTE\n\n(Pik~)\n\n,\n\nX\n\n\nZ.\n\n\xc2\xad\n\nX1BM ,V3C23O\n111-67\n\n\nI\n\nr EXrJS\xc2\xad\n\n04 z\n\nFUN CTION\n\nSol,\n\nI.\n\nRTtj.\n\n.\n\nFUNCTION\n\nA~.\nG\n\n3i\na,\n\nG f,;\n\nFTJ\n\n\'Sol",\n\n.\n\n-.\n\nX\n\nA\n>:\n\n>\'J::\n\n-\'\n\nDIi\n\n7-\n\n\'SSE\n\n.\n\n-\n\nP\'~ RTJ\n\nTIr.\n\nSIi,\n\ntTPJ\n\n:\n\nF\n: : :\n\nII\n\nBr9v\n\nJii\n\nZOP\n\n-:e \'~\'\nI\n\n-3lck\n\n\',\n\n_\n\n_\n\n-\n\nlo\n\nLi\n\n\n==Tc\n\no\n\n\xc2\xa3/9\n_TT-68_\n_\n\nO\n\nJ&\n(-3\n\n111-68I\n\n."\n\nSEE\n\nI_!_\n\n4I\n\n-A\n\n.0.\n\nFUNC\n\nI\n\nTI\n\ni\n\no,I\n\nX\n\n-71\n\n-u,\nt Tf\n\n80z\n\nA\nD1 6\n\n,.i,B-3\n\nD\n\nii\nA\n\n-\'\n\nt\n\nI3\nI\n\n!\n\nZs\'-14\n2t\n2\n\n, .?\n\n\'R_\n\n/,\n\nIi\npT?/\nC~~q:\nTJ\n\nL.103-P3 -\n\nI\n\n,,_\n\n.WTJJ&\n\n,.-\n\nd1\n\n,\n\nL\n\n!, ,11 I\n\nI\nv\n\nI\n\nI\n\n.\n\nI,\n-, ,\n\nI.\n\nI I\n\nI, ,\n1 I iL\n\nIN\xc2\xad\n11-6\n\nAi\n"\n\nu)\n\ninn\n\nSHa\n\n\nto\n\n/JoTE \'\n\nCjljbc\n\nQ\n\nr\n\nT-)\n\nFUNCTION\nPD tJL..\n\nLn\n\n:\n\n2\n\n,\n\n03,\'k>T"J\n.,TtJ1\n\n07\nBOP\n\niC,\n\nA]\n\ni.1.\n\nT\n7a P/iJ4\n\nJIII\n\nf*:BDr~\nS\n\n\'-t\n\nL\n\n.o\n\ntj/I\n\nP\n\n1\n\n.,.2I\n\n(-)\n\nT\n\n:\n\nP:\n\nB7\n\n"-0,\n\nP:\n\n-\n\n.70\n\nCOD\n\nAP1/\nj:\n\n4\n\n7.\n\ntTJ4\n\nsO\n\n1 1\n\n\'*4\n\n~J/J.\n\n7\n\nYl\n\nd*\n\nB\n\n!8\n\n-:\n\n:\n\n4554t\nlop\n\nU\n\nI=\nC r\n\n*\n\n-\n\n-(01ock) ZBM SJS38947 (A) ~%G\nFoIDL4T\n(pin)t% b 53462 301\n\n-crl)\n\n_\xc2\xad\n\n-JJmJ\n\nSZ Erl.\n\nA\n\nESHEET\n\nr\nUSTB\n\nd\n\nsZ\n<\n\n.z\n\nr\n\nI\n\n\n4\n\nV)\n\nI\'ll\n\nPZIF)0\n\n_\n\n,I\n\n_qA+\n\n,,1/c\n\nI\n\n\n1lO t TN\n\n806\n\nI.\n\n-- -\n\n\nFUNCTION\n\n\xe2\x80\xa280%-\n\nI\n\nRTJ\n\n\xc2\xa3\n\nFT\n\n\xe2\x80\xa2OC, RTIJ\n\n13 )\n,\'P\n\n7\n\nrH- -r\n\n________f5\n\n2:\n\n\nD\n\n1,7\n\ntt\n\nP\n\n\xc2\xad\n\na\n\np\n\n6\n\nJ\n\nJ\n\n:tff\'rf-!\n\nac-,"____\n\n___\n_D_\n\n.,In;\n____-\n\n!2\n\nI\n\n\'\n\n____\n\nRTt.J\nI?TM\n\nRT5\n\nTT\nJ\n\n_\n\nTq\n\n-\n\nI\n\n717H\'?\n\n1\n\n- -\n\n_\n\n.nI\n\n-"\n\nA\n!\n\n\n-\n\n\nB3a1H6\n\n(A)\n\nX15MS-.32301\n\nro e -pr\n\na\n\nA35f11\n\nJSXT"J\nJ\n\n-\n\n-i p\n\ni3i1\n"H\n\nd\ni,\n\n____\n\nI\n\n-\n\n-\n\n\xc2\xa3Tg\nQr\n\n\xc2\xad\n\n&i F\n)\n111-71\n\n\nMTS!ZE CIU\n\n1A\n\nEATiSa -(I\n\nSHEET\n\noj\nrn-r\n\ni\n\n1\n\n,K,\n\nL2\n\nFUNCTION\n\nc;\n\n,\n\n,P 1\noPEZO. K-rtj\n\nL\n\nI\n\n.\n\nx\nj\n\n.\n\n-. 1,,\n\nX\n\nOP? ,zTd~t\n,82I\n1OT\n\nNC\n\nr /0 X)\n_\n\n_\n\nD_\n\n_\n\xc2\xb02\n\njD\n\n(bD\n\nq\n\n:1\n\n-\n\nA\n\n.T P\n\n1\n\nTP~-\n\n5_\n\nOp\n\n,\n\nI\n\n-cz\n\nQ\n\nXjC\n\nti / c\nADP~\n\n7,I\n\n/-\n\nIG\n7\nru 3TP\'z4 rj31\n-J,6LG)l\n"x\nEEL\n\nusf\n\nl3\n\niS\n\n...\' "\n\n!\'\nA\n\nr4L\'{\n..\n\n*.\'D\n\n- 1\n\nJ5- OuT\n\nBuT <A\nD\n\n"\\\n\n94 7 (A)\n3\n\nS\n\nir\'\'\n\nUOP - 0 u7-\n\nI\n\n..\n111-72\n\n\naM\n_\n\nA\n\nSHEET\n\nI\n\nI-I\n\n4,\n\nFUNCTI N\n\n\nPI\nFUNCTON: <b\n-S\n\n7 -_ E -,.\xc2\xad\n\n--\n\n\n_\n\nP\n\nI\n\nKV\n\nAm\n\n_\n\n_ \n\n\nDPU \n\n\ng \xc2\xb0\n\nOJ1T\nVb_\n\n,4\n\nP\n\nP\n\n>\\ I PI it)\n\nfJ\n\' T%\n_\n\n1\nIA\n- --------------r\n\nD/J\n\nb\n\n_\n\n_\n\n_t\n\n0\'"\n\nJ.0--/\n\n_\n\n<\';\n\n_ \n\n\nTD\n\n"1\',\n\n_"\n\n\nP.\nT\n\n. .\n\n\nTYr\n\n13\n\nI\n\ni\n\nD.\n\nT\n\n\nA O-\n\n-\'\n-A\nJ6 A lT\n\nZO P\n\nOPc OUT\n\n-\n\n-u\n\nPTP\n\n"no \n\n\n.-\xc2\xad\n77 l - I\n-\n\n/.U\n\nZ\nLARi>1\n\n-)\n\n.\n\n\nf\n\nA\n\n.\n\n\n--\n\n111-73\n\n\nP\n\niR\n\n\ns\n\nFUNCTION\n\nT/J\n\n,\n\nPC)\n\nB\n\n-\n\n-\n\nI\n\n-\n\nPo,\n\n-\n\nRTt0\n\n,011\n\n,v/c\n\ne07,\n\nAI\nA3FTJ\n,A1 0\nL\n\n7\n\n-IN\n\nITIJ L\nrf\n\n0 zr,\n\nB r,\nG.\n\n_\n\nat\n\nB.\n\nCY/GAJD & 6\ncl uKOTM\n\nD\n\n-7\n\n\'O\n\n1-3\n\nAI\n_\n\n3\n\nA\n\n\nP\n\n77\n\n8\n\nS.\n\n-\n\nAL/\n\nU7\n//\n\n\n1212(\n\n1_\n\n[- A D3\n\nI\n\n--A 2&a\nA\n\nf3D\n\n452-3 -Cs3Iock) XSM %5"SS (A)cr CO7\nr\'6)\n(Pi)\n\nrope-\n\nT\n\n\n1\n\n\n-G.\n\nPEI_\n\n3A3\nA\'s-\n\nDT~\n\nC;,\'\n\nP1i.\n\ntM g-3623OIM\n\nOUT N-)\n\n-\n\nIECr\n\nENONIAISHEET\n\nEXoot5B\xc2\xad\nxj8.\n\nSa\n\nBOO,\nFUNCTION\n\nP GE IS\n\n2Z \n\n\n-4-\n\n*11\n\n,\n\nu\n\n,j\xc2\xa7-A- 3 C)\n\nJs0A -- o\n4~o\n3\n\nT+\n\nA\n-\n\n__-\n\n__\n\n__\n\nD\n\nN.,\n\n\xc2\xad\n\n_\n\n_\n\nI\n\nV5A -3 J 3\n\n01\n\nD\nr___\nD1\nT/,\n.13b\n\'T/\\I\nR\n\n17B\n\n61\n\nN\nRT+\nRTN\n\nD\n\n3\n\nJSB.3S ceik)\n(Pik)\n\n-\n\n-\n\n,\nU--\'\n\n____\n\n___\n\n___\n\ntB9M S36\'3\nIBM 5t362301\n\nOUT\n\nP\n\n\xc2\xad\n\nA3-5\n\nT P\n\nAR7\n\n3\n\nJ, -3 J/\n\n1 15\nM\n[ e1\n\nA\n\n,"3\n\ndlrD\n.26..>\'\n\nSo\n\nIk\n\nJ\n\nFVI\n\n-3,\n\nL -\n\n3)\n\n_.-\n\n13D\n\n1 ,.\nW\'6 7(A)\n\nP\n\nA 2- 1J\n\n-I\n\nEXT\n\n\'C=IcW\n\n________IE)____YS\xc2\xad\n\n.TTT -7;\n\nA\nI..AI\n\nsm\n\nI\nB\xc2\xad\n\n-\n\nA~~tS\n\n00\n\n-\n\nN\n\n"W,\n\nrU-\n\n-TO\n\nFUNCTION\n\n\nRTtJ\n\nTO.\n\nSD\nTP1,t 4ETN\n\no,\nO\n"7r 0 1 ~)Ti\nTb0\n\nP\n\n_ _ _ __t\n\n_\n\n-r\n\n_\n\n_\n\n3D\n\nJ/c\n\nTr0L76\n\nPJ,,\n___\n\n\'RN\n\nSiG\ns .93D\n7;\n\nD\nFD\n\n12\n\nSe\nTEST\n\n5- 14\'\'\n\xc2\xad\n\n- .\n\nAH\n\nDi\n\na\n1r-\n\na\n\nA\n\n7\n\nc , .\n\n2_\n\nP\nF\n\nJ\n\n_\n\n7\n\n3\n\n-\n\nTP\n\nl\n\n\nT P\n\n\nf5 o\n\n_D\n\n-0lok\n\nreG\n\nRr4\n\n-\n\nL7\n\nA\nD___ .n--\xc2\xad -5 q\n\nGL/\nr3\n\n1ThiTo\n\n"\n\nD\n\n...\n\nT__7\n\n-1\n\nItPJ\nT\n\nq\n\n,- ,-\n\n_\'\n\ng\n\n-Tgh\'Oa\n\nA\n\nD\n13 D7\n\n________~4\n\n____rQ\n\nA\n\na\n\n6 P-.2.\n\n\nIR5~TT\n\nI\n\nD\n\n?\'1___\nI\n\nJ?\n\nA L\nALq15\n\n1 E 1) Z\nt D1 a\n\ni,_ 13 (?\n\n__5\nAyvlc\n\n\niT\n\n51T2\n\nD2TD\n\naf\n\nF6P()-MDG\n\n3230\n\nIDA\n\nSIZE Ci-PT%4\n\n>A\n\n1\'0 p (_-1\n111-76\n\n\nSHEET / oil\n\n422\n\n--\n\n1 "\n\n--\n\nL-I\n\nEEL\n\nZ\n.00\n\n-\n\nTu\n\n$ Q_ ,; V\n\nD\n\n7\n\n1\n\nL\n_.,-\n\n-Pztr\n___\n\n-\n\nD\n\n-;_\n\nTBe\nJ_\n\n__\n\n(Tik\n\n-(Block__6-1\n__\n\nj\n\njIO\n\n1\n\nD\n\nto\n\n"630\n\nL.\n\n5\n\nED\n\niL..\n..\n\n\nV\n\n6\n\n10P.L.\nTEST___ IB\n \xc2\xa33t230,111o77\n(?IM.)\n\n111-77\n\nI\n\nA I\n\nAl\nk\n\nA 3\n\n--.\n\n--\n\nTI\n\nIA\n\nAll\n\n3 7 \'i\n\nZ\nq.\n\nB\n\nNt\n\n3\n\nD.\n\nD\n\n-rJ\n\nTr 51,$s-,\n\n_\n\nI\xc2\xad\n\nID\n\n-7 ,.,02\n-6\n\nI\n\n3\n\nr\n\nA 15\n\n-------E)\n\nF-\n\n.3\n\n1\n\n3\n\n. SIZET\n\n)\n\nc a\n1\n\n5-\n\nis\n\nilE\n\nA-\n\nCIP\n\nxr\n\n4...\n\nQ4\nqU\n\n-\n\n-\n\nTrO\'i\n\n70P lTtJ\n\nTp\n\nOJ\'T\n\n-L L/\xc2\xad A\n\n.\n\nD\nB D\n\n"-I\nL"\n\n-L\n\nT L .1M \' T\'A)\n\n- b\nf\n\nD0\n\n4-1\n611\n\nR~v\nT PmDR\nrAbk\nI " L I~tl\n\n..\n\n-\n\nIw RTo.\n\ne p\n\nH\n\nA\n\n\'H\n\nAA\n\nV,\n\nr - 9\n\nOJT\n\nTrsup OUT\n\nD\n\nI\n\n-A\nP.\n\n-r P\n\nD\nB5\n\n,B\n-/\n\nD E_ B\n\n,\n\nD\n\n6\n\n-5 7\n\nSNO\n\niw\n\nI\n\nc/J/c\n\ne\n\nl/c\nA\n\n7.\n\n/v/c\n\nl\n\n?\n\n7,/c\n\nTHELD OUT RTKl\n\nt;Z\n\n8 D\n\nFNI-78\n\n\nLl -\n\n:>\nao\n\nFUNCTION\n\nw\n\n0Z\n\n,\n\nD)\n\n7-$TA _11J RIN\nwj\nFUNTIA\nU\n\nT\n\nI)\n\n\'/J\n\nL\n-r,\nI\xc2\xad\n2 5 -d7 p\n\nb D\nAD\n\n-\n\nD7\n\nRT/J\n\nT6EL\n\nz-,,\n\nD-q\n\nD\n\nT EL OTYJ\n\n2.\n\n1\n6\n\nTcPv ouT-RT\n\nDA\n\n/J/c\nL ,/c\n\'\n\n_1\n\n__\n\nBr\n\nP\n\n__\n\n_7\n\nI\nI\n\nI\n\n1A\n\nJ 7\nJ\n\nijid\n\nI\n-J\n\na\n\n1al\n\n_\n\n_\n\n_\n\n--\xc2\xad\n\n18---\n\nIIB5171P\n\nTCM51 OUT RVN D o_\nTUI 0 OUT\n\n/376\n\n-\n\na\n\nToP OUT RJ\n\n8 7/ Z\n\n---(?Mk)\n\nTEST\n\nXSM\n\nTOQP\n\nTJ92301\n\n(-A)\n\nICWO\n\nI siz\n\nISHEEIT\n\n111-79\n\nwEXr JC-Z\nP,\n\naP\n\ni\n\n>\n\nZE\n\na. Z\nFUNCTION\n\nT Po, RV-,\n\n/\n\n{3\n\n-\n\n-A\n\ni D\nD\nB7L\n\n/\n\n7-os0-717\n\nI\nI\n\n1\n\nID\n\n/f-\n\nD\n\n-2\n\n7baD\n6\n\n7\n\nG\n\nIT\n\n3\n\nTO\n\na\n\nJ6-3\n-P\n\n________L\n_\n\nL\n\n_\n\nT P\n--\n\nA\nj\n\n5\n-\n\nA\n\n.1\n-A\n\n-P\n\n6\n\n-\n\n_"7,_IaD\n\n_\n\n-Tp\n\nb\n\n-31\n\nLEI\nJ\n\n7 B"1\n\nI L 6\n6\nA ~\n\n-jt7\n\n3\n\n-\n\nTrT\n_\n\n---\n\n_\n\nG a"I\n\nT____1"\n\n51\n\nrgoSl\n\n,D\n\nT P\xc2\xad\n\nq1\n\n_\n\n1B\n\n0\n,. RTM\n\n7-8\n\nA11 5\n\n-\n\na 71\n\n1\n\nL 1,!\n\nB D\n\nLk\n\nT2ol, RT/-J\n-\n\nB\n\nB_2\n\n_\n\n_\n\nL\n\nA\n\n-I-\n\n-)\n-M\n\n-3\n\n-\n\n8-\n\nF1\n8-\n\nSHEE\n-\n\n11\n\n.\n\n1\n\n___\n\n-\xc2\xad\n\n-4\n\n\nu\n\n\n9\xc2\xad\n04\nm :3\n\na)..\n\nFUNCTION\n\nD Z--F\n\n-\n\n--\n\n7rTBob__\n\n\xc2\xad\n\n-\n\n-\n\n-\n\n3\n13 D\n\n5_\nD -\n\nI\n\nT7J\n-rB94-1R\n\nI\n\nD\n~ 1_\n\n?\nLD\n\n-\n\n-\n\nA\nA\n\n-\n\n-\n\n-\n\n-\n\n-\n\n-\n\nL\n\n-\n\n-\n\n-\n\n-\n\n-\n\n1A\n\n-\n\n2\xc2\xad\n\n\'\n\nDIA\n\nA; iL\n\n_[I\n\n__\n___\n\n-T\n\nD7J0\n01A\n\n4Q6\n\n-1\n\n-\n\n-\n\n-\n\n-\n\n-\n\n7\n\n__\n\n7i\n806;\n\nEm\n\n81s-8\n\nB\n-\n\nJ6-3\n\nc.k) IBM\n\n-\n\n(Pk)\n\nTST\n\nBM\n\n~l\n\nLE,\n\n-35\n-\n\n1.\nT396 (1\n\n" L23 0\n\nlop C-3)\n\nA\n\nri\n\n2\n\nDVG.\n\nLJi\n\nISHE\nCrt EXrtJ6-3\n\nAF1E\n\na\n\nP 4\n\nFUNCTION\n\nTHSI\n\n-\n\nZJ-\n\n-\n\nIT-\n\nA\n\n0115\ninTIME\nEftt~o&,TIME\nTIMe ERROR 4 D\n\nl le\n\nG\n\nCHASSIS GUD\nRZ\nI IHZCK4\n?M41 C -\n\nJ\n\n5\n\nI\nI I\n\nl 7B2\nrY\xc2\xad I\n\nJ1l\n\n?TOOCE-\n\nH\n\nb\n\nR\n\nf3 D\n\nL2A\n\n4LP\n\n17\n\nt\n\nMt- jos3X (SR)\n\nTI ME\nItIN\n\n82\n\nA\n\n.cru\n\nz\n\nA\n\nSKEET\n\nexr\nIo\n\nJ7\n\n4\n\n0\n\nFUNCTION\n\nSUP\nSUP\n\n8Z3t-\n\n4\n\nCN\n\n-\n\nX\xc2\xa3\n\nLA\n\njo\n\nc i\'eroa\n\nCASSGAID\n\nIII\n\nA fPJ_ 1 1\n\n0\nc D \'-\n\nA\n\n\' C\n\njm7,_a\n\nOotcoia\n\nI\n\n=DUT. .\n\nSUPERVISORY\n\nA a L/\n\nItIR..).1\n\nt fr- P~l\n\n8USIMAI\n111-83\n\n\n-\n\n-\n\nSHEET\n\n\n-\n\nJ\n\n>I\n\na,\n\nZ\n\nr\nr\n\nFUNCTION\n\nCOVEr f\n\nRPLY 8160\n(3\nRPLYB\n\n-\n\nCI4ASSIS GAJD\n\nJ9- Tffl\n\nREPLY\n\n- l\n\n_\n\nLO0A(\'r\nC4amE cr\n\n(kq\n\nRD\n\nIpt\nV4\n\nIt\n\n1\n\n6\n\nhTI\n\nB\n1P,\n\n17\n\n0040M\n\n-3"1\n\nCJ\'T& SIZE\nIDXT. DWG. C.1 U.g~ d\nNo.\n"Mi A\n\n13US\n111-84\n\n\nSHUTI\n\n04\n\nc\n\nFUNCTION\n\n0.\n\n+- A\n01\n*Z8VDC (RTnJ-\n\n+28VDC\n\nN/C\n\n1\n\na-\n\nZ2\n\n.A\n\n4,I\n\nc\n\nA1/C.\n\nSw\n\no\n\nCHASSIS\n\nG&D\n\nE\n\nII\n\nJIO-\n\n?TOOCE-14 -SS (SR)\n\n?OWERj\n111-85\n\nICDE\n\nDWG.\n\nClt.\n\n[DENT. SZE\'31\n\nIAI\n\nEXT\n\n\'SHEET\n\nI\n\n14\n\nSECTION IV\n\nDATA INTERFACE UNIT\n\n\nTABLE OF CONTENTS\n1.0\n\nDIU FUNCTIONAL CHARACTERISTICS\n\n\n2.0\n\nDIU ELECTRICAL CHARACTERISTICS\n\n\n3.0\n\nDIU MECHANICAL CONFIGURATION\n\n\n4.0\n\nDIU FUNCTIONAL DESCRIPTION\n\n4. 1\n\nPower Supply\n\n4.2\n\nSupervisory Bus Receiver\n\n\n4. 3\n\nTiming Logic\n\n4.4\n\nReceive Logic\n\n\n4.5\n\nError Status Logic\n\n\n4.6\n\nReply Sequencers\n\n\n4.7\n\nTransmit Logic\n\n\n4.8\n\nDiscrete Inputs\n\n\n4.9\n\nDiscrete Outputs\n\n\n4. 10\n\nAnalog Outputs\n\n4.11\n\nRecord In/Record Out\n\n\n4. 12\n\nAnalog Inputs\n\n4.13\n\nFront Panel Display\n\n\nIV-l\n\n1.0\n\nDIU FUNCTIONAL CHARACTERISTICS\n\nThe Data Interface Unit (DIU) supplies the input/output interfaces between\nthe Computer Interface Unit (CIU) and the user subsystems of the Data\nManagement System.\n\nThe DIS receives serial command messages from the\n\nCI on the Supervisory Bus, and transmits reply data and error status infor\xc2\xad\nmation to the CIU on a separate Reply Bus.\nwith each CIU.\n\nUp to 32 DIU\'s may be interfaced\n\nThe five-bit unit address for each DIU is controlled by a\n\nfront-panel thumbwheel switch.\n\nThe block diagram for the DIU interfaces\n\nis shown in Figure 1.0-1.\n\nData Bus Operation\nEach command message from the CIU contains an Address word (A-WD),\na Word Count Word (WC-WD), followed by the number of Data Words (D-WD)\nspecified by the WC-WD for write commands,\ncommands.\n\nor blank words for read\n\nThe responding DIU replies with a 12-bit sync word, followed\n\nby blank words or D-Words, and an Error Status Word (ES-WD).\n\nThe Data\n\nBus word formats are shown in Figure 1.0-2, and the ES-WD bit assignments\nin Figure 1.0-3.\n\nThe five-bit OP Code Field is decoded by the addressed DIU for execution\nif no errors are detected in the message.\n\nThe OP Code functions are as\n\nfollows:\nOP CODE\n\nCOMMAND FUNCTION\n\n038\n\nRead RI\n\n07\n\nWrite RO\n\n12\n\nRead Error Status\n\n13\n\nRead AI Deltas (Al \xc2\xb0 - AI63 )\n\n15\n\nWrite AI Deltas (AI - AI 6 3 )\n\n20\n\nWrite DI Monitor Contol\n\nIV-a\n\n\n(Continued)\nCOMMAND FUNCTION\n\nOP CODE\n21\n\nRead DI\n\n22\n\nRead DI Changes\n\n23\n\nRead DI Monitor Control\n\n25\n\nDIU to DIU Transfer\n\n30\n\nWrite DO\n\n31\n\nRead DO Status\n\n3Z\n\nRead AI\n\n33\n\nRead AI Deltas (Al 6 4 - AI 12 7 )\n\n34\n\nRead AI Exceeding Delta\n\n35\n\nWrite Al Deltas (AI 6 4 - A 1 2 7 )\n\n36\n\nWrite AO\n\n37\n\nReset DIU\n\nThe six-bit channel address field is used to select RI/RO channels, and as\na starting address for DI, DO, AI, and AO address sequences.\n\nFor the\n\nLatter case, if the word count exceeds the number of channels or groups\nremaining after the starting address, the DIU address counters will wrap\naround to the first address implemented and continue until the word count\nis satisfied.\n\nThe addressed DIU tests the Supervisory Bus message for the error conditions\nshown in Figure 1.0-3.\nRO commands,\n\nWith the exception of D-word parity errors on Write\n\ndetection of an error condition will cause the DIU to terminate\n\nexecution of the instruction, set the appropriate bit in the Error Status word,\ntransmit the Error Status word to the CIU to complete the reply, and stop\n.the RI/RO clock where applicable.\n\nFor Write RO D-word parity errors, the\n\nDIUI will transmit the incorrect data to the subsystem.\n\nIV-3\n\n\nDiscrete Input Functions\nThe DIU will interface up to 128 Discrete Inputs, arranged in 8 groups of 16\nDI\' s. Associated with the DI interface modules is control logic for testing\nDl\'s for changes.\n\nThis logic contains a 128-bit memory (DI Status Table)\n\nfor comparison data, a 16-bit control register (DI monitor control) to enable/\ndisable the compare function by byte, and a change history/change status\nregister to flag changes by group. When power is applied to the DIU, the\nStatus Table is set to all zero\'s, and the Monitor Control register cleared to\nall zero\'s (enable). A scan of all DI groups implemented is initiated and\nchanges are flagged by setting the appropriate bit in the Change History\nregister.\n\nThe Change Status register and the Status Table are updated only\n\nduring a Read DI Changes instruction.\n\nThe scan function is inhibited during\n\nthe execution of Read DI, Write DI Monitor Control, and Read DI Monitor\nControl instructions.\n\nDiscrete Output Functions\nThe DIU has the capability of outputting up to 128 DO\'s, in increments of\n16 DO\'s per group.\n\nEach DO module contains a storage register for main\xc2\xad\n\ntaining the status of the DO\'s between Write DO instructions, and a read\nregister for monitoring the DO\' s by the Read DO Status instruction. When\npower is applied to the DIU, all DO\'s implemented are turned off until the\nfirst valid Write DO instruction is received.\n\nRecord In/Record Out Functions\nThe DIU contains up to 8 RI/RO interfaces.\nover three twisted shielded pair cable.\n\nData transfers are controlled\n\nThe RO line outputs continuous\n\nbi-phase data as received from the Supervisory Bus.\nand parity bits are modified before transmission.\ngated 4 IMlz clock to control all data transfers.\n\nIV-4\n\n\nThe WC word prefix\n\nThe clock line ouputs a\nFor Read RI instructions,\n\nthe DIU inserts a blank word into the reply to the CIU while receiving the\nserial RI data.\n\nTwelve bit times are allowed after the clock line is activated\n\nfor the subsystem to respond.\n\nIf no errors are detected, the word count is\n\ndecremented by detection of D word prefixes on the RI line until the word\ncount is satisfied.\n\nAnalog Output Functions\nThe DIU contains up to 4 AO modules.\n\nThe AO\'s share a common, isolated\n\nreturn, and supply a 0-5 volt output level.\n\nThe AO digital-to-analog con\xc2\xad\n\nverters are offset by 60 millivolts to accommodate the specified code for 0\nvolts.\n\nThe AO\'s are set to 0 volts when power is applied to the DIU.\n\nAnalog Input Functions\nThe DIU will accept up to 128 Analog Inputs, in increments of 16 channels.\nEach input module contains a 16 channel differential multiplexer with over\xc2\xad\nvoltage protection for + 32 volts.\n\nThe DIU utilizes two differential amplifiers\n\nand sample-and-hold circuits to compensate for multiplexer settling time.\nThe differential amplifiers contain an automatic calibration loop to compen\xc2\xad\nsate for offset drift.\n\nThe sample-and-hold outputs are routed to a common analog-to-digital con\xc2\xad\nverter.\n\nThe converter operates at a 2 MHz bit rate and supplies data to the\n\nDIU transmitter for Read AI instructions, and to the AI Delta logic for\nprocessing.\n\nThe AI logic contains a semiconductor memory for storing plus and minus\ndeltas for each AI channel, a reference Al value, and a flag bit to indicate\nexceeding delta conditions for each channel.\n\nWhen power is applied to the\n\nDIU, the plus and minus delta values are set to maximum, and the flag bits\n\nIV-5\n\n\nreset.\n\nA scan of all AI channels implemented is initiated, and each encoded\n\nvalue is tested for an exceeding delta condition.\n\nDelta values are loaded and\n\nverified by the Write AI Delta and Read AI Delta instructions.\n\nAs each\n\nchannel is encoded during the scan operation, its value is subtracted from\nthe reference value stored in memory.\n\nDepending on the sign of the sub\xc2\xad\n\ntractor output, a plus or minus delta value is read from memory and com\xc2\xad\npared to the subcontractor output.\n\nIf an exceeding delta condition is detected,\n\na flag bit for the channel is set, and the current AI value is written in memory\nfor the reference value for succeeding tests.\n\nWhen a Read AI Exceeding Delta instruction is received, the DIU scans the\nflag portion of memory, and replies with the current reference value and\naddress for those channels that exceeded delta values.\n\nThe flag bit for each\n\nchannel is reset, and scanning of AI channels is resumed.\n\nLoading of new\n\ndelta values also resets the flag bit for each channel specified in the\ninstruction.\n\nIv-6\n\nSuLJ\'SVISORV\n\nDATA\n\n0\n\nG\n\nDISCRF=7" X-NPU(TS\n/7.8 MAX\n\n3Y\n\nUNIT\n\niNTERFACE\n\n37\n\n0\n\nCw\n\n,\nDISC\xc2\xa2RETE- oATTS\n125 M AX\n\n/\ncO\nRECOR.D OUT\'\n8 MAY,\n\nOX Lk XNTERFA\n\nCE S\n\nFG(RE- /-0-/\n\n.\nANALDG OUPNT.S\n4 MlAX\n\n0\n\n7\n\nAdALOG ,P4Ts\n\nin8 MAY\n\nWSICI Clt2 01 1 213 14 - 1 171817 I /oFI !,31,11/-1 P!\nSUPERVISORY BUS\nA WORD\n\nI I\n\nI/AD ADDRESS\n\nLUG WORD\n\nWC WORE)\nSvjOR\n\nI CH.ADD:)RESST7P\n\nWORD COUNT\n\np\n\nWORDk--,s>\nCo-"uN\n\'r7z\n\nLet OF riE SAGS)\n\nD WORD-\n\nOP CODE\n\n1 o\n0\n\n\xc2\xa3YTE\n\n1 0I 1 K--\n\n->P\n\nBYT\ni.\n\nP\n\n-\'-\n\nPY-E \n\n\n(CNp OF M~mSACZ-)\n\nBLANK\n\nIj ololoo\n\nololololooIoooo\noo\nREPLY BIAS\n\nSYNC VORD\nBLANK\n\nI I I\n\nol/TwIRED DrUAD\n\nIP\n\n1oloololololooo\n00 00l0oooooo\n\nDWORD\n\n1 0\no\n\nLAS7D WDgrD\n\no I\n\nERRo, sTIS\n\nLi I Ic-\n\nBYTEZ\n\n~T\n\n5\'(BTE.l\n\n-BYTE\nTxUS\n\nDATA Bait\n\nWo.OD FORmATS\n\n\nFIGURe l.o-..\n\n\np\n-RRoR P\n\nw~clic 10 11 1 L3 145161\n\n0-\n\n114i\n\nDILk to DIV. Flaj\n\nI\n\n1718171011\n\nWord SJvAc. Error\n7L A IVorYJ Par-t 4 Errort~\n\nOPCode\n\n3\n\nIlHeyoi\n\n4\n\nW C WordJ Pat\n\n6C\n\nLUJcWord 5ek-c-E-r~or\n\nC 1\n\nError\n\nwor-J Parkj En-or\n\n6y secukiut btaOL.A\n\n\'7\n\nfl 0o-re- tka\'nrx\n\n13\n\nWor-c Com-t Ew-rot\nMwvetkan\n\nS\n\nCcoecLttot-LIa\n\nwo vds\n\nrds\n\nur\n\n.s\n\n10\n\nPa\'rttj Er-ror ar\n\n12,\n\nWocrd CoL4Th- Ey-rowr ovxRO\n\n13\n\nS Yjrtt &-r-\n\nBtj\xc2\xad\n\nte b1n RT1 II\'Aef\n\nNo resrorns- JrG&n S~k6s~sttwyvon RI Ine.\n\n11\n\nD-xSvp\ndO-tca\n\nRI Evror S-rtus w~ord t-or^ \'&vl&st)em\'\nhintf\n\njtw\n\nRepjA Statics Re- ttr\nERRD&, Sm-ras Wotbu\n\nFIt6uR&\n\n/,.0-3\n\n2.0\n\nDIU ELECTRICAL CHARACTERISTICS\n\nPOWER INPUT\nInput voltage +28 i7DC nominal\n\nNormal operation from +22 to +32 VDC\n\nReverse voltage protection\n\nD. C.\n\nisolation between input line and DIU ground\n\nSUPERVISORY BUS\nContinuous Manchester Type II Bi-Phase-L data, 2 MHz bit rate\n78 ohm input impedance\nD. C. isolation between Supervisory Bus and DIU ground\n\nREPLY BUS\nGated Manchester Type II Bi-Phase-L data, 2 MHz bit rate\n78 ohm output impedance\nShort-circuit protection\nDrive capability for 500 ft. of 78 ohm twisted shielded pair cable\nD. C. isolation between Reply Bus and DIU ground\n\nDISCRETE INPUTS\nUp to 128 Discrete Inputs, in 8 groups of 16 Discrete Inputs\nD. C. isolation between each group and DIU ground\nOvervoltage protection for + 3Z volts on each input\nZ msec filter on each input\nInput Levels:\nHigh Level:\nOpen:\n\n0\n\n0-6 volts:\n\n0\n\n10-32 volts:\n\nI\n\nInput Impedance:\n\nIV-7\n\n39K ohms to ground\n\nLow Level:\nOpen: 0\n0-1.3 volts:\n\n0\n1\n\n2.5 - 5 volts:\n\nInput Impedance:\n\n39K ohms to ground\n\nSink-to-ground:\nOpen:\n\n0\n\n0-1.3 volts:\n\n1\n\nZ. 5 - 5 volts: 0\nInput Impedance:\n\n51K ohms to +5 volts\n\nDISCRETE OUTPUTS\nUp to 128 Discrete Outputs, in 8 groups of 16 Discrete Outputs\nD. C. isolation between each group and DIU ground\n\nShort circuit protection on each output\nExternal source voltage from +5 to +32 VDC\nOutput current capability of 50 ma. maximum\nDiode suppression for inductive loads\nDiscrete outputs turned off during power on initialization\n\nRECORD IN/RECORD OUT\nUp to 8 RI/RO channels\nEach channel contains a continuous data out line (1.O), asychronous\ndata in line (-RI), and a gated 4 MHz control line (Clock)\nSignal lines are transformer isolated, 78 ohm, twisted shielded\npairs\n\nDrive capability for up to 50 ft of 78 ohm cable\n\nANALOG OUTPUTS\nUp to 4 Analog Output Channels\n\nIV-8\n\nCommon return for AO channels D. C. isolated from DIU ground\nShort circuit protection\nOutput levels from 0 to +5 volts\n0 volt code:\n+5 volt code:\n\n00000011\n\n11111100\n\n\n0.4 percent accuracy from digital input to analog output\nDrive capability for ZK ohms to ground\nStrap capability for monitoring AO\'s on AI channels 2-5.\nAnalog Outputs turned off (0 volts) during power on initialization\n\nANALOG INPUTS\n\nUp to 1Z8 Analog Input channels, in 8 groups df 16 Analog Inputs\nInput impedance 10 Megohms minimum, shunted by 50 picofarads\nmaximum\nInput voltage range from 0 to +5 volts\n0 volt code: 00000011\n\n+5 volt code:\n\n11111100\n\nOvervoltage protection for + 32 volts on each input\nAdjacent channel isolation of 100 Megohms minimum, shunted by\n5 picofarads maximum\nCommon mode rejection of 60 db minimum for 5. 0 volts RMS, from\nDC to 400 Hz.\nEnd-to-end three sigma error of + 1 LSB maximum\nAI channels have 8 bit resolution, with an encoding rate of 2 MBPS\nHigh and low calibration inputs, with strap capabilities on AI\nchannels 0 and 1\nHigh level output code:\n\n10101010\n\n\nLow level output code:\n\n01010101\n\nLV-9\n\n\n3.0\n\nDIU MECHANICAL CONFIGURATION\n\nThe DIU is packaged in a standard 19 inch pull out drawer.\nconnectors are mounted on the rear panel.\n\nAll input-output\n\nThe functions for each conriector\n\nare listed in Figure 3.0-1.\n\nThe front panel contains control switches, displays, and test points as\nfollows:\n\nControl Switches\nPOWER:\n\nSwitches + 28 VDC primary power to the DIU power supply.\n\nDIU ADDRESS: Two-digit octal thumbwheel to select DIU unit\naddress, 008 - 378.\n\nWORD SELECT: \t Selects A-Word, Error Status Word, Discrete\nInputs, or Discrete Outputs for the Word Display.\nGROUP SELECT: \t Selects 1 of 8 DI or DO groups for the Word\nDisplay.\nMODULARITY SELECT: \t Selects A\'s, RI/HO, DI\'s, or DO\'s for\nthe Modularity Display.\n\nDisplays\nWORD DISPLAY: \t 16 lamp display for functions selected by the\nWord Select and Group Select switches.\nMODULARITY: \t 8 lamp display to indicate unit configuration for\nmodule types selected by the Modularity Select\nSwitch.\nRI/RO CLOCK: \t 8 lamp display to indicate activation of 1 of 8 RI/HO\nclocks. Lamp drivers are pulsed to provide\nvisibility during transient conditions.\nWORD SYNC: \t Indicates presence of WS bit on Supervisory Bus.\nPulsed lamp driver.\nWORD SYNC ERROR: \t Indicates WS = 0 on Supervisory Bus. Lamp\ndriver is pulsed and turns off WORD SYNC\ndisplay.\n\n\nIV-10\n\nERROR DETECT: \t Pulsed indication of error condition during\naddressed message on Supervisory Bus.\nADDRESS DETECT:\n\nPulsed indication of DIU Address detection.\n\nTest Points\nWORD SYNC: \t Positive pulse coincident with WS-bit of DIU internal\ntiming.\nSUP BUS: Bi-phase data from DIU Supervisory Bus Receiver.\n\nSUP NRZ:\n\nNRZ data from DII! Supervisory Bus Receiver.\n\n\nA-WORD TIME:\n\nNegative pulse from mid-point of the C2-bit to the\n\nend of the parity bit of A-words on the Supervisory\nBus.\n\nADD DET: Negative 125 nsec. pulse during B4 bit of addressed A-words.\nDI SCAN SYNC: \t Negative pulse coincident with CZ bit. Pulse indi\xc2\xad\ncates addressing of DI Group 0 each word time\nduring DI scan operations.\nAI SCAN SYNC: \t Negative 250 nsec pulse coincident with second\nhalf of the WS-bit. Pulse indicates addressing of\nAI Channel 0 during AI scan operation. The pulse\noccurs every 64 word times with a full complement\nof AI modules.\nREPLY BUS: \t Bi-phase data from DIU Reply Bus Trahsmitter.\nREPLY NRZ: \t NRZ data from DIU Reply Bus Transmitter.\nCLOCK: \t 2 MHz square-wave clock, positive during first half of\neach bit time.\n\nThe DIU electronics are packaged on single-connector and double-connector\nprinted-circuit boards.\n\nCard location is shown in Figure 3.0-2.\n\nBefore\n\nremoving or inserting any of the boards, the power to the DIU and any attached\nsubsystems or test fixtures should be removed.\n\nIV-I\n\n\nDIU REAR PANEL CONNECTORS\n\nJl\nJ2\nJ3\nJ4\nJ5\nJ6\nJ7\nJ8\nJ9\n\nJ30\nJ11\nJ\xc2\xa32\nJ13\nJ14\nJ15\nJ16\nJ17\n\xc2\xa318\nJ19\n\xc2\xa3Z0\n\nJ21\nJZ2\nJ23\n\nJ24\nJ25\nJ26\nJ27\nJ28\nJ29\n\nDISCRETE INPUT, GROUP 0, 1\nDISCRETE INPUT, GROUP Z, 3\nDISCRETE INPUT, GROUP 4,5\nDISCRETE INPUT, GROUP 6, 7\nDISCRETE OUTPUT, GROUP 0, 1\nDISCRETE OUTPUT, GROUP 2, 3\nDISCRETE OUTPUT, GROUP 4,5\nDISCRETE OUTPUT, GROUP 6,7\nANALOG INPUT, CHANNEL 0-15\nANALOG INPUT, CHANNEL 16-31\nANALOG INPUT, CHANNEL 32-47\nANALOG INPUT, CHANNEL 48-63\nANALOG INPUT, CHANNEL 64-79\nANALOG INPUT, CHANNEL 80-95\nANALOG INPUT, CHANNEL 96-111\nANALOG INPUT, CHANNEL 112-127\nANALOG OUTPUT, CHANNEL 0-3\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\nRECORD IN/RECORD OUT, CHANNEL\n+Z8 VDC PRIMARY POWER\nSUPERVISORY BUS\nREPLY BUS\n115 VAC\n\nFigure 3.0-1\n\nIV- 12\n\n\n0\n1\n\nZ\n3\n4\n5\n6\n7\n\njfl\n53\n\nATyMx 0u( -3539-001\nA\nui\n33902\nAl Lmy&2\nMt\n\nr\n\nSal\n\n3\n\nSAMP Es HO)\n\nS.\nS6\n\nPc\nS7 AT N\'r\' 4\nm\nAl Muy S\nAZ: Ym, 4\n\n58\nS9\n\nDA I\n\n3\'31 1-0~ 2339DA06\n\n3S39-00;\n\n3,311 -0lt\n3331 -o09\n3-- 9 -ooa.\n3339 - 00D3339 -00\'.\n\n3331-006\n\nDXi\nMObtLr Z\n\nbI4PAS\'\nM*6\nnAI\nDA8\n\nDT MOtALE\n\n3\n\nv&4bDEC\nm\nB\nb~88\n\n3339-006\n\nDsXHOWL& +\nDr ?4ot\'w~ 5,\nbx MODL\'e 6\nDT MbawLe 7\n\n3,339 -026\n\nbe\n\n_______________________DO\n\nOB I\n\n3331-006\n\n0\n\nIntMoDnsL\n\nA.O\n\n3339 -004-D10\n\n3339 -01\nMI29-006\n1339 -01 B\n\nN ALE 0\n\n-OO\n3631: Po4\n1t~\n3339\n_rWO -0\'flI\n\nSil\nGAG\n\nREPL xA~sQIo 3339-0Z6\nM\n331i-o30\nATRM AMITS Losac\n3339 -06;-a\nAEEt LEORYc4t\nS14~\n*2BRc 3al -05\nDAsT\nSKAT Rtcev\n3339 -03.\nRC-eQIE O&1TR3\n530tMg\n\nVA~\n\nS3\n\n~\n\nReclf\n\nLoAc*4\n\n\xc2\xa3I\n\nL\nEekoP.ATh ow\n\n530\n\nS34\n\nLGI4\nResIE\n\n3339- 00i\n\n1>91+\n\nS 6 \'/oRc~t\n\n3339-014-\n\nbB&\n\nS 3-00-D\n\n6\n\n35WA.3fl\n\n33390.\n\nREYRsTAWsMI~\n\nDW-.\n131\n\nTOMOEr*\n\nMig\n\n3319-o00DaAIrMRLCWD-i331-6-Di\nS\nAOz-~ALEnwOA\n511.\nDoF\nz\nbA33Q\n33349-034$33D RAPL Siat~e CER\nAO~t\n\xc2\xa3-tTRostmg 3339 -01A~\nSal\n\nS37\n\n3331-00+\n33390\n\nZm~batpf6c3o\nDO/R\nsifl\nOI)Rz 4-\n\nA\nDAt\nK,9 SqeuiOgy Rr\n\n33- 030\n\n3,19-0\n\n~\n~ R~srs3n9- +~\n~\n\nDA16\n\nRoll\'\n\nXE PA CARD\n\nFItR\n\n33-04536la\nConngt-f\nurM"\n\nPANEL DISPLAY LOGI r-\n\nFRIVOXWSLEttRFE LLAtr-\n\n$34I\n\npLB3n0\n\n3.0-am\n\nANE\n\n0+Dl\n\nLOI\n\nA~LIsLA\nFPr Do\n\nDA13\n\n$3\n\n3\n\n0MMAe13\n\nSU\n\nPAN\n\nDE\n\ng\n\nPAE\n\nDIM\n\n3339-r)74-\n\n3339-07/9\n\n339 -0W2.D53\n\n__\n\nJ3 DI GROUPS 0 & I\nPin\nA\nB\nC\nD\nE\nF\nG\nH\n3\nK\nL\nM\nN\nP\nR\nS\nT\nU\nV\nW\nX\nY\nz\n\nFunction\nDIO\nDll\nDIZ\nD13\nDI4\nD1S\nD16\nD17\nD18\nD19\nDI1\nDII 1\nDI12\nD113\nDI14\nD115\nIsolated Return\nDIO\nDII\nDIZ\nD13\nD14\nbI5\n\nGroup\n\n0\n\n0\n0\n0\n0\n0\n0\n0\n0\n\nPin\na\nb\nc\nd\ne\nf\ng\nh\ni\n\n0\n\nj\n\n0\n\nk\nm\nn\np\nq\nr\ns\nt\n\n0\n0\n0\n0\n0\n0\nI\n1\n1\nI\nI\n1\n\nIV-13\n\n\nFunction\nD16\nD17\nD18\nI9\nDII\nDIll\nDI12\nD113\nD114\nDI15\nIsolated Return\nChassis Gnd.\nSpare\nSpare\nSpare\nSpare\nDIU Common I\nDIU Common Z\n\nGroup\nI\n1\n1\n1\n1\n1\n1\n1\nI\n1\n1\n\nJZ DI GROUPS 2 & 3\n\nFunction\n\nGroup\n\nFunction\n\nGroup\n\nPin\n\nA\n\nDI0\n\n2\n\na\n\nD16\n\n3\n\n\nB\nC\nD\nE\nF\nG\nG\n3\nK\n\nDI1\nDIZ\nD13\nD14\nDIE\nD16\nDI7\nDI8\nD19\n\n2\n2\nz\n2\nz\n2\n2\n2\n2\n\nb\nc\nd\ne\nf\ng\nh\ni\nj\n\nD17\nDIB\nD19\nD1 0\nDIl 1\nDIIZ\nD11 3\nD114\nDI15\n\n3\n\n3\n\n3\n\n3\n\n3\n\n3\n\n3\n\n3\n\n3\n\n\nL\n\n2\n2\n2\n2\nz\nz\n2\n3\n\nk\nm\nn\np\nq\nr\ns\nt\n\nIsolated Return\nChassis Gnd.\n\nSpare\n\nSpare\n\nSpare\n\nSpare\n\nDIU Common I\n\nDIU Common 2\n\n\n3\n\n\nN\nP\nR\nS\nT\nU\n\nDII 0\nDIll\nDIIZ\nDII3\nD114\nDi5\nIsolated Return\nDI\n\nV\nW\nX\n\nDII\nDI2\nD13\n\n3\n\n3\n\n3\n\n\nY\nz\n\nDI4\nDI5\n\n3\n\n3\n\n\nPin\n\nM\n\nIV- 14\n\n\nJ3 DI GROUPS 4 & 5\nGroup\n\nFunction\n\nGroup\n\nPin\n\nFunction\n\nA\nB\n\nDI0\nDII\n\n4\n4\n\na\nb\n\nD16\n\nC\nD\n\nDIZ\nD3\n\n4\n4\n\nc\nd\n\nDI8\nD19\n\n5\n5\n\nE\nF\n\nDI4\nDI5\n\n4\n4\n\ne\nf\n\nD110\nDIl 1\n\n5\n5\n\nG\nH\n\nD16\nD17\nf18\nD\n\n4\n4\n4\n\ng\nh\ni\n\nDI1Z\nDI13\nDI14\n\n5\n5\n5\n\nX<\nL\n\nD19\nDII 0\n\n4\n4\n\nj\nk\n\nDI15\nIsolated Return\n\n5\n5\n\nM\n\nDIll\n\n4\n\nrn\n\nChassis Gnd\nSpare\n\nSpare\nSpare\nSpare\nDIU Common 1\nDIU Common Z\n\nPin\n\nN\n\nDI1Z\n\n4\n\nn\n\nP\nft\nS\nT\nU\nV\nW\nX\nY\nZ\n\nDI13\nDI14\nDI15\nIsolated Return\nDI0\nDI1\nDIZ\nD3\nDI4\nDI5\n\n4\n4\n4\n4\n5\n5\n5\n5\n5\n5\n\np\nq\nr\ns\nt\n\nIV- 15\n\n\nD17\n\n5\n5\n\nJ4 DI GROUPS 6 &.7\nPin\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nS\nT\nU\nV\nW\nX\nY\nZ\n\nFunction\nD10\nDI\nDIZ\nD13\nD14\nD15\nD16\nD17\nD18\nD19\nD10\nDII 1\nDIIZ\n\'DI13\nDI14\nDI15\nIsolated Return\nDI\nDll\nDIZ\nD13\nDI4\nD15\n\nGroup\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n6\n7\n7\n7\n7\n7\n7\n\nIV-16\n\n\nPin\na\nb\nc\nd\ne\nf\ng\nh\ni\n\nj\nk\nm\nn\np\nq\nr\ns\nt\n\nFunction\nD16\nD17\nD18\nD19\nD10\nDIII\nDIIZ\nDI13\nD114\nD115\nIsolated Return\nChasis Gnd\nSpare\nSpare\nSpare\nSpare\nDI Common 1\nDI Common 2\n\nGroup\n7\n7\n7\n7\n7\n7\n7\n7\n7\n7\n7\n\nJ5 DO GROUPS 0 & 1\n\nPin\n\nFunction\n\nA\nB\n\nDOO\nD01\n\nC\nD\nE\nF\nG\nH\nJ\n\nDOZ\nD03\nD04\nDO5\nD06\nD07\nDO8\n\nK\n\nD09\n\nL\nM\nN\nP\ni.\nS\nT\nU\nV\n.W\n\nDOO\nDOll\nD012\nD013\nD014\nD015\nV Supp\nV Supp\nIsolated Return\nDO\n\nx\n\nDOI\n\ny\nZ\n\nDOZ\nD03\n\nGroup\n\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n0\n1\n1\n1\n1\n\nIV-17\n\n\nPin\n\nFunction\n\nGroup\n\na\nb\n\nDO4\nDO5\n\n1\n1\n\nc\nd\ne\nf\ng\nh\ni\n\nD06\nD07\nDO8\nD09\nDOI1\nDOll\nD012\n\n1\n1\n1\n1\n1\nI\nI\n\nj\n\nD013\n\nI\n\nk\nm\nn\np\nq\nr\ns\nt\n\nD014\nD015\nV Supp.\nV Supp.\nIsolated Return\nChassis Gnd\nDIU Common 1\nDIU Common 2\n\nI\n1\n1\n1\nI\n\nJ6 DO GROUPS 2 & 3\nFunction\n\nGroup\n\nGroup\n\nPin\n\nDO\nDOI\nDOZ\nD03\nD04\nDO5\nD06\nDO7\nDO8\n\n2\n2\n\na\nb\nc\nd\ne\nf\ng\nh\n1\n\nD04\nDO5\nDO6\nD07\nD08\nD09\nDO1O\nDOll\nDOI2\n\n3\n3\n3\n3\n3\n3\n3\n3\n3\n\nD09\nD010\nDOil\nD012\nD013\n\n2\n2\n2\n2\n2\n\nj\nk\nm\nn\np\n\nD013\nD014\nDO115\nV Supp.\nV Supp.\n\n3\n3\n3\n3\n3\n\nD014\nD015\n\n2\n\nIsolated Return\nChassis Gnd\n\nT\nU\n\nV Supp.\nV Supp.\n\n2\n2\n2\n\nq\nr\n\n3\n\nS\n\ns\nt\n\nDIU Common 1\nDIU Common 2\n\nV\n\nIsolated Return\n\nz\n\nw\nX\nY\nZ\n\nn00\nDOI\nDOZ\nDO3\n\n3\n3\n3\n3\n\nPin\nA\nB\nC\nD\nE\nF\nG\nH\n\nS\nK\nL\nM\nN\nP\nI\n\nFunction\n\nz\n2\n2\n2\n2\n2\n2\n\nIV-18\n\n\nJ7 DO GROUPS 4 & 5\n\nPin\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\nL\nM\nN\nP\nR\nS\nT\nU\nV\nW\nX\nY\nZ\n\nFunction\nDO\nDO\nDO2\nD03\nD04\nDO5\nDO6\nD07\nD08\nD09\nDOl0\nDOll\nDOZ\nD013\nD014\nD015\nV Supp.\nV Supp.\nIsolated Return\nDO\nDO\nDOZ\nD03\n\nGroup\n\nPin\n\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n4\n\n5\n\n5\n\n5\n\n5\n\n\na\nb\nc\nd,\ne\nf\ng\nh\ni\n\nIV- 19\n\n\nj\nk\nm\nn\np\nq\nr\ns\nt\n\nFunction\nD04\nD05\nD06\nD07\nD08\nD09\nDO10\nDOll\nDO1Z\nD013\nD014\nD015\nV Supp.\nV Supp.\nIsolated Return\nChassis Gnd\n\nDIU Common I\n\nDIU Common 2\n\n\nGroup\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n5\n\n\nJ8 DO GROUPS 6 & 7\n\nPin\n\nFunction\n\nGroup\n\nPin\n\nFunction\n\nGroup\n\nA\nB\nC\nD\n\nDO\nDO1\nDOZ\nD03\n\n6\n6\n6\n6\n\na\nb\nc\nd\n\nD04\nD05\nD06\nD07\n\n7\n7\n7\n7\n\nE\nF\nG\nH\n3\nE\n\nD04\nD05\nD06\nD07\nDO8\nD09\n\n6\n6\n6\n6\n6\n6\n\ne\nf\ng\nh\ni\n\nj\n\nDO8\nD09\nDOlO\nDOll\nDOIZ\nD013\n\n7\n7\n7\n7\n7\n7\n\nL\nM\nN\nP\ni\nS\ny\nU\nV\nW\nX\ny\nZ\n\nDO10\nDOlil\nDOIZ\nD013\nD014\nDO15\nV Supp.\nV Supp.\nIsolated Return\nDO0\nDOI\nDOZ\nD03\n\n6\n6\n6\n6\n6\n6\n6\n6\n6\n7\n7\n7\n7\n\nk\nm\nn\np\nq\nr\ns\nt\n\nD014\nDO15\nV Supp.\nV Supp.\nIsolated Return\nChassis Gnd\nDIU Common 1\nDIU Common 2\n\n7\n7\n7\n7\n7\n\nIV-20\n\n\nJ9 AT GIOUP 0\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\nH\n5\nK\nL\nM\nN\nP\nP\nS\nT\nU\nV\nW\nX\nY\nZ\na\nb\nc\nd\ne\nf\ng\nh\ni\n\nAIO +\nAI All +\nAll AIZ +\nAIZ A13 +\nA13 \xc2\xad\nAt4 +\nA14A15 +\nAI5 A16 +\nA16 A17 +\nA17 AI8 +\nA18 A19 +\nA19 A10 +\nAl10 AMI +\nAil\n\xc2\xad\nAI1Z +\nAI1Z \xc2\xad\nAI13 +\nAI13 \xc2\xad\nA114 +\nA14 \xc2\xad\nA115 +\nA1l5 \xc2\xad\n\nj\n\nCommon Shield\n\nk\n\nChassis Gnd.\n\nI\nm\n\nSpare:\nSpare\n\nn\np\nq\nr\ns\nt\n\nSpare\nSpare\nSpare\nSpare\nDIU Common 1\nDIU Common 2\n\nIV-zl\n\n\nJ10 AI GROUP 1\n\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\nH\n5\nK\nL\nM\nN\nP\nR\nS\nT\nU\nV\nW\nX\ny\nZ\na\nb\nc\n\nA116 +\nAI16 AI17 +\nAI17 A118 +\nAIlS AI19 +\nA119 \xc2\xad\nAIZO +\nAIZO AIZ1 +\nAIZ1 AIZZ +\nAIZZ A123 +\nA123 A124 +\nAIZ4 AIZ5 +\nA125 A126 +\nA126 A127 +\nAIZ7 \xc2\xad\nAIZ18 +\nAI28 \xc2\xad\n\nd\n\nAIZ9 +\n\ne\nf\ng\nh\ni\n\nAIZ9 \xc2\xad\nA130 +\nA130 \xc2\xad\nA131 +\nA131 \xc2\xad\nCommon Shield\nChassis Gnd.\nSpare\nSpare\nSpare\nSpare\nSpar e\nSpare\nDIU Common 1\nDIU Common 2\n\nj\n\nk\nI\nm\nn\np\nq\nr\ns\nt\n\nIV-Z2\n\n\nJl3 Al GROUP 2\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\nH\nj\nK\nL\nM\nN\nP\nR\nS\nT\nU\nV\n\nA132 +\nA132 A133 +\nA133 A134 +\nA134 A135 +\nA135 A136 +\nA136 A137 +\nA137 A138 +\nA138 A139 +\nA139A140 +\nA140 AI41 +\nAI41 A142 +\nA142 AI43 +\nA143 AI44 +\nA144 A145 +\nA145 A146 +\nAI46 A147 +\nA147"\nCommon Shield\nChassis Gnd\nSpare\n\nW\nX\nY\nZ\na\nb\nc\nd\ne\nf\ng\nh\n\ni\n\nj\nk\n1\n.m\nn\np\nq\nr\n\ns\nt\n\n.Spare\nSpare\nSpare\nSpare\nSpare\n\nDIU Common 1\nDIU Common 2\n\nIV-23\n\n\nJ1Z AI GROUP 3\nPin \t\n\nFunction\n\nA\t\nB\t\n\nX148 +\nA148 -\n\nC\t\n\nA149 +\n\nD\t\n\nA149 -\n\nE\t\n\nAI50 +\n\nF\t\nG\t\nH\t\nJ\t\n\nA150\nAI51\nAI51\nA152\n\nK\t\n\nAIZ -\n\nL\nM\n\nA153+\nA153 -\n\nN\nP\nR.\nS\n\nA154 +\nA154A155 +\nAI55 -\n\nT\n\nA156 +\n\nU\nV\n\nA156 A157 +\n\n+\n+\n\nW\n\nA157 \xc2\xad\n\nx\n\nA158 +\n\ny\nz\n\nAI58 \xc2\xad\nA159 +\n\na\n\nA159 \xc2\xad\n\nb\n\nA160 +\n\nc\nd\n\nA160 \xc2\xad\nA161 +\n\ne\n\nA161 \xc2\xad\n\nf\ng\nh\n\nA16Z +\nA162 \xc2\xad\nA163 +\n\ni\n\n-\n\nA163 \xc2\xad\n\n5Common\n\nShield\n\nk\n1\n\nChassis Gnd.\nSpare\n\n.m \t\n\nSpare\n\nn\np\nq\nr\n\nSpare\nSpare\nSpare\nSpare\n\ns\n\nDIU Common I\n\nt\n\nDIU Common 2\nIV-24\n\nJ13 Al GROUP 4\nPin\n\nFunction\n\nA\nB\nC\n\nD\n\nE\n\nF\n\nG\n\nH\n5\nK\n\nA164\nA164\nA165\nA165\nA166\nA166\nA167\nA167\nA168\nA168\n\nL\n\nA169 +.\n\n\nM\n\nN\n\nP\n\nR\nS\nT\nU\nV\nW\nX\n\n+\n\n-\n\n+\n\n-\n\n+\n\n-\n\n+\n\n-\n\n+\n\n-\n\n\nA169 -\n\nA170 +\n\nA170 -\n\nAI71 +\n\nA171\'-\n\nAI7Z +\n\nA172 -\n\nA173 +\n\nA173 -\n\nA174 +\n\n\nY\n\nA174 -\n\n\nZ\na\nb\nc\nd\ne\nf\ng\nh\ni\n\nA175 +\n\nA175 -\n\nA176 +\n\nA176 -\n\nA177 +\n\nA177 -\n\nA178 +\n\nA178 -\n\nA179 +\n\nA179 -\n\nCommon Shield\nChassis Gnd.\nSpare\nSpare\nSpare\nSpare\nSpare\nSpare\nDIU Common 1\nDIU Common 2\n\nj\n\nk\n1\nm \n\nn\np\nq\nr\ns\nt\n\nIV-25\n\nJ14 AI GROUP 5\n\nPin\n\nFunction\n\nA\n\nB\n\nC\n\nD\nE\n\nF\n\n\nAI80\nA180\nAI81\nAI81\nA182\nA182\n\nG\n\nA183 +\n\n\nH\nJ\nK\nL\nM\nN\nP\nR\nS\nT\nU\nv\nW\nX\ny\nz\n\nA183\nA184\nA184\nAI85\nA185\nA186\nA186\nA187\nA187\nAI88\nAI88\nA189\nA189\nA190\nA190\nA191\n\na\n\nA191 -\n\n\nb\nc\nd\ne\nf\ng\nh\ni\n\nj\n\nk\n1\nIn\nn\np\nq\nr\ns\n\nA192 +\n\nA192 -\n\nA193 +\n\nA193 -\n\nA194 +\n\nA194 -\n\nA195 +\n\nA195-\n\nCommon Shield\nChassis Gnd.\nSpare\nSpare\nSpare\nSpare\nSpare\nSpare\nDIU Common 1\n\nt\n\nDIU Cormon 2\n\nIV-26\n\n+\n\n-\n\n\n+\n\n-\n\n+\n\n-\n\n-\n\n+\n\n-\n\n+.\n\n-\n\n+\n\n-\n\n+\n\n-\n\n+\n\n-\n\n+\n\n-\n\n+\n\n-\n\n+\n\n\nJ15 AI GROUP 6\n\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nKI\nL\n\nA196 +\nA196 A197 +\nA4197 A198 +\nA198 A199 +\nA199 AI100 +\nAl00A1101+"\n\nM\n\nAll01\n\nN\n\nA1102 +\n\nP\n\nAII.02 -\n\nR\n\nAIl03 +\n\nS\n\nAI1103 -\n\nT\n\nAl104 +\n\nU\n\nAII04 -\n\nV\n\nAIl05 +\n\nW\n\nAI105 -\n\nX\nY\nZ\n\nA1106 +\nA.ll06 A1107 +\n\na\n\nA1107 -\n\nb\nc\nd\ne\nf\ng\nh\ni\n\nA1108\nA1108\nAII09\nAll 09\nA110\n\n+\n+\n+\n\nA1110 -\n\nAIM1 +\nA1111 Common Shield\nChas sis Gnd.\nSpare\n\nj\nk\nI\nm\nn\np\nq\nr\ns\nt\n\n-\n\n"Spare\nSpare\nSpare\nSpare\nSpare\nDIU Common I\nDIU Common 2\nIV-27\n\n\nJ16 AI GROUP 7\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\nH\nH\nK\nL\nM\nN\nP\nR\nS\nT\nU\nV\nW\nx\nY\nZ\na\nb\nc\nd\ne\nf\n\nA1112\nAllZ\nAII13\nAll 13\nAll14\nAI114\nA1115\nAll15\nA1116\nA1116\nAll17\nAl 17\nAll18\n\n+\n+\n+\n+\n+\n+\n-\n\n+\n\nAll18 -\n\nh\ni\ni\nk\n1\nm\nn\np\nq\nr\n\nAI-119 +\nA119 AIIZ0 +\nAIIZO AIIZ +\nAIIZI AIlZZ +\nAIIZZ AIIZ3 +\nA123 AIIZ4 +\nA1124 AIlZ5 +\nA1125 A1126 +\nAII26 A127 +\nAI127.\xc2\xad\nCommon Shield\nChassis Gnd.\nSpare\nSpare\nSpare\nSpare\nSpare\nSpare\n\ns\n\nDIU Common I\n\nt\n\nDIU Common Z\n\ng\n\nIV-Z8\n\nJ17 AO\'S\nPin\n\nFunction\n\nA\n\nAO\n\n+\n\nB\nC\nD\nE\nF\n\nAO\nAO1\nAOI\nAOZ\nA02\n\n+\n+\n-\n\nG\n\nA03 +\n\nH\n\nA03 -\n\nJ\nIK\n\nCommon Shield\nChassis Gnd.\n\nIV-29\n\n\nJ18 RI/RO 0\nPin\n\nFunction\n\nA\nB\n\nROD0 +\nROD0 -\n\nc\n\nRIO +\n\nD\n\nRIO-\n\nE\n\nChassis Gnd.\n\nF\nG\nH\nj\nK\n\nROC0 +\nROC ROD0 Shield\nRI 0 Shield\nlROG 0 Shield\n\nJ19 RI/RO 1\nPin\n\nFunction\n\nA\nB\nC\n\nRODI +\nRODi RII +\n\nD\n\nRil-\n\nE\nF\nG\nH\nj\nK\n\nChassis Gnd.\nROCl +\nROCl RODI Shield\nRII Shield\nROCi Shield\n\nIV-30\n\n\nJZO RI/RO Z\nPin\n\nFunction\n\nA\nB\nC\nD\n\nRODZ +\nRODZ RIZ +\nRI2 Chassis Gnd.\nROCZ +\nROCZ RODZ Shield\nRIZ Shield\nIOC2 Shield\n\nE\nF\nG\nH\nJ\nK\n\nJ21 RIIRO 3\nPin\n\nFunction\n\nA\nB\nC\nD\n\nROM3 +\nROD3 RI3 +\nR13-\n\nE\nF\nG\nH\n3\nK\n\nChassis Gnd.\nROC3 +\nROC3 ROD3 Shield\n1I3 Shield\nROC3 Shield\n\nIV-31\n\n\njzz PJ/RO 4\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\nH\nJ\nK\n\nROD4 +\nROD4 R14 +\nR4 Chassis Gnd.\nROC4 +\nROC4 ROD4 Shield\nR14 Shield\nROC4 Shield\n\nJ23 RI/RO 5\nPin\n\nFunction\n\nA\nB\nC\nD\nE\nF\nG\n\nROD5 +\nRODS RI5 +\nRI5 Chassis Gnd.\nROC5 +\nROC5 -\n\nH\n\nRODS Shield\n\n3\n\nR15 Shield\nROC5 Shield\n\nK\n\nIV-32\n\n\nJZ4 RI/RO 6\nPin\n\nFunction\n\nA\nB\nC\nD\n\nROD6 +\nROD6 R16+\n1(16-\n\nE\n\nChassis Gnd.\n\nF\nG\nH\nJ\nK\n\nROC6 +\nROC6 ROD6 Shield\nR16 Shield\nROC6 Shield\n\nJZ5 RI/RO 7\nPin\n\nFunction\n\nA\n\nROD7 +\n\nB\nC\nD\nE\nF\nG\nH\nj\n1\n\nROD7 R7 +\nR7 Chassis Gnd.\nROC7 +\nRO07 ROD7 Shield\nR7 Shield\nRO07 Shield\n\nIV-33\n\n\nJ36 POWER\n\nPin\n\nFunction\n\nA\nB\nC\nD\nE\n\n+Z8 VDC\n+28 VDC (RTN)\nSpare\nSpare\nChassis Gnd.\n\nJZ7 SUPERVISORY BUS\nPin\n\nFunction\n\nCenter Pin\nIsolated Ring\nConn. Housing\n(Shield)\n\nSup BI0 +\nSup BI Chassis Gnd.\n\nJZ8 REPLY BUS\nPin\n\nFunction\n\nCenter Pin\nIsolated Ring\nConn. Housing\n(Shield)\n\nReply BI0 +\nReply BI0 Chassis Gnd.\n\nIV-34\n\n\n-\n\n4.0\n\nDIU FUNCTIONAL DESCRIPTION\n\nThe data flow diagram for the DIU is shown in Figure 4. 0-1.\n\nThe logic\n\nand circuits for each of the major sections shown will be described in the\nfollowing paragraphs.\n\nA block diagram for each printed-circuit board will\n\nbe described as a guide to the unit schematics and drawings.\n\n4. 1\n\nDIU POWER SUPPLY (3339022 and 33390Z4)\n\nThe power supply for the DIU is shown in simplified form in Figure 4. 1-1.\nBasically the design consists of a dc-dc.converter driven from a switching\nregulator to generate the system voltages.\n\nProtection against the application\n\nof reverse polarity voltage is provided by the input diode.\n\nThe FSWl filter\n\nreduces the current surges inherent in the dc-dc converter and the switching\nregulator, and suppresses noise on the input lines below interferring levels.\n\nRegulation of system voltages is achieved by the switching regulator.\n\nThe\n\nregulator and the dc-dc converter are synchronized to the DIU timing to force\nthe converter switching transients to occur between encode cycles of the AI\nanalog-to-digital converter.\n\nThe external sync detector allows an internal\n\noscillator to generate power supply timing when power is first applied to\nthe system.\n\nThe +20 VDC output of the regulator is monitored for overvoltage and excess\ncurrent conditions to protect both the DIU circuitry and the input power bus.\nA power-on-reset circuit detects low voltage conditions to generate an\ninitialization pulse when power is first applied to the system and for power\ndrop-out conditions.\n\nSecondary voltages for the DIU circuitry are obtained by full wave rectifi\xc2\xad\ncation and filtering.\n\nIsolated output voltages are supplied for the DI, DO,\n\nIV-35\n\n\nand AO logic.\ncircuitryz\n\nA floating supply output is provided for the Al multiplexer\n\nThis winding is driven by the sampled, analog input to reduce\n\nmultiplexer settling time.\n\nIV-36\n\n\n1\n--\n\nLOS1C.\n-\n\n,\n\nLOLOG)\n\nD:!\n\nDlD0Au\n\n"[\n\n#:zH,0\n\n-.\n\nTIMING-TA\n\nLOGI\n\nb"LOG\n\n-\n\nI C\n\nO DI[\n\nk\n\nD!Stl-A[,"i&A\n\nLOGIC,\n\n.o6PC.-\n\n6G\n\n.\n\nogo\n\nPO\n\nJA6K\n!i~Zjlk rL)CI\nF\' SURS 4-0- 1\n\ngo\n\nill\n\nCLr\n\nA\n,AA\n\nPr\n\nR\n\nA=F\n\nT\n\nS\n\nP.E~tuLA0R_\n\nEIlwztaR 4.1-)\n\n\nYNCfDWA\n\n4.2\n\nSUPERVISORY BUS RECEIVER (3339014)\n\nThe DIU bus receiver accepts continuous bi-phase data from the supervisory\nbus and performs bi-phase to NRZ conversion using pulse integration techniques.\nThe block diagram is shown in Figure 4. 2-1.\nThe front end of the receiver consists of an isolation transformer and a\nrasied-cosine input filter.\n\nThe\n\nprovides 6 db attenuation at twice\n\nthe bit rate, and is optimized for minimum intersymbol interference for\nbi-phase data.\n\nThe filter output is supplied to a voltage comparator, which is biased at\napproximately 250 my. Voltage feedback is included to provide approximately\n5 mv. of hysteresis at the comparator reference input.\n\nThe hysteresis pre\xc2\xad\n\nvents oscillation at the comparator output due to slow rise times at the filter\noutput.\n\nThe comparator output is buffered for a front panel test point, and also\nsupplied to two integrators, a bus-active detector, and the clock generator\ndelay circuits.\n\nThe outputs of the "One\'s" integrator and "Zero\'s" integrator supply set and\nreset signals to the NRZ latch. The Bus Active detector sets the NRZ latch\nto a "One\'s" condition and discharges the "Zero\'s" integrator when the\nSupervisory bus is inactive.\n\nThe comparator dutput is also supplied to two 1/4 bit delay circuits to\nsynchronize the clock and data outputs.\n\nThe outputs of the Clock latch and\n\nthe NRZ latch are Exclusive OR\'ed to generate the Receive clock.\n\nThe NRZ\n\nlatch is buffered for a front panel test point and the Receive Data signal.\n\nIV-37\n\n\nS~tPE~UISDE.\nBIAS\n\nsePT\n\nN~x\nBZSRR EIAe\nFIGLRE602AMI\n\n4.3\n\nTIMING LOGIC\n\nThe Timing Logic circuitry is contained on two printed circuit boards and\nprovides the clock synchronization with the Supervisory Bus and the system\ntiming signals for instruction execution.\n\nTiming I Logic (3339050)\nClock synchronization is implemented with the phase-locked-loop shown in\nFigure 4.3- 1.\n\nThe Receive clock -and the internal 2 MHz clock are supplied\nThis circuit generates an error signal proportional\n\nto a phase comparator.\n\nto the phase difference in the two clocks.\n\nThe low-pass filter controls the\n\nfundamental -loop characteristics such as capture range, loop bandwidth,\ncapture time, and transient response.\n\nThe filter output drives a voltage\xc2\xad\n\ncontrolled oscillator to-generate the system 8 MHz clock.\n\nAn eicternal capa\xc2\xad\n\ncitor provides a free-running frequency of approximately 8 MHz during the\nabsence of data on the Supervisory bus.\n\nA 10-stage Johnson counter and the Bit-phase generator provide the timing\nsignals for the system timing decode signals.\nshown in Figure 4.3-2.\n\nThe timing relationships are\n\nWord synchronization is provided by the Blank Word\n\nReset signal from the Receive Logic.\n\nTiming 2 Logic (3339044)\nThe Timing Z Logic provides additional decoding of the Timing I Logic out\xc2\xad\nputs and an instruction execution signal for the DIU input/output logic.\n\nThe\n\nblock diagram is shown in Figure 4.3-3.\n\nTwo gated shift clocks are generated as shown in Figure 4. 3-4 for data\ncontrol during read and write instructions.\n\nThe enable signal for the write\n\nclock is used by the transmit logic to insert the parity, word sync, and bus\nprefix into the DIU reply.\nIV-38\n\nThe OP Code Enable signal is initiated at the end of the A word for read OP\ncodes, at the end of the WC word for Read DI changes and Reset OP codes to\nallow for checking WC word parity, and at the end of the first D word for write\nOP Codes to check D word parity.\n\nThe Channel Address Load pulse is gen\xc2\xad\n\nerated at the beginning of OPCEN to load the instruction channel address where\napplicable, and at the end of OPCEN to restore the AI scan address after AI\ntype instructions.\n\nIV-39\n\n\nC-+\n\n9\n\nStEM\n\nY0o\n\n-C\n-jM\ns\n\nRrx/A\n\nr#\nmms.i:\nFIe;URE\n\nLOGIC.\n\n\n4t,3-I\n\n\n5ITTImINQ\n\nW5 le ic-1. BOB!I F1a.13314 8613\n\n131UR\n\nRS-T\n\n84.81h\n\nf.N\n\n810Tgi I21 BB I3/ Bis\' I\n\n\nn- ------\n\n13\n\n-\n\nAl,\n\nCTE\n\n\nDCb\n\nE"DO)\n\nAP A IN.-D. ,eL.,\n\n7p/~\n\n./..~r.\n\n,=/6 -,CAIAMN,\nt\n\ntoR CLIC.\n\nA JD\nA\n\nWCt W\nD\n\nD\n1DowBW t- BWI>)\n\nO\n\nCBIAfv ADD\nOPCapJ I\n(gaEAo oP UDE l\n\nCALL)\n\na FceSN I\n(RXT=S Cer)\n\nOcm COMeS)\n\n7ThlmV a ourpTcr\nnoL\nF-(6cgtRE 4,3-4\xc2\xad\n\nbor\xc2\xa7W D\n\n4.4\n\nRECEIVE LOGIC\n\nThe Receive Logic is contained on four printed-circuit boards and performs\nthe instruction recognition and processing logic for the DIU.\n\nFunctions\n\nincluded in this logic are as follows:\n\no\n\nPower-on initilization timing\n\no\n\nA word, WC word recognition\n\no\n\nUnit address recognition\n\n\n"\n\nInstruction decode and storage\n\n\no\n\nChannel address storage\n\no\n\nWord Counter\n\no\n\nBus prefix decode\n\no\n\nBus word synchronization\n\nReceive Logic 1 (3339042)\nThe block diagram for Receive Logic 1 is shown in Figure 4.4-1.\n\nThe OP\n\ncode register clock is generated at the beginning and end of each instruction\nsequence.\n\nThe timing relationships of this signal and other rec ive logic\nsignals are shown in Figure 4.4-5. This drawing illustrates an instruction\nsequence for the Read DI instruction.\n\nA six bit storage register is provided for storage. of-the channel address bits\nfrom the received A word. The register clock is generated in the Timing 2\nlogic.\n\nThe word counter load and clock pulses are generated for those instructions\nwhich utilize the word count data to determine the number of words in the\nDIU reply.\n\nThe word counter data is loaded during the x-phase of the WC-word\n\nparity bit.\n\nFor read instructions that require reply data immediately following\n\nIV-40\n\nthe sync word, the word counter is decremented during the z-phase of the\nparity bit of the WC-word and all subsequent words until a word count of I\nis detected.\n\nFor the Read AI instruction, a blank word is inserted in the\n\nreply before the first D word, and the word counter clock during the WC\nword is inhibited.\n\nThe word counter is decremented for write instructions\n\nby gating the clock with detection of D words on the supervisory bus.\n\nFor\n\nRead RI codes, the clock is gated with detection of D word prefixes on the\nRI line.\n\nInitilization of the DIU logic during power-up conditions is controlled by the\nPower On Initiate (POIN) signal.\n\nThis sequence is required to be at least\n\n64 word times long to initialize the At delta memory.\n\nThe sequence is\n\nstarted by the POR-output from the power supply and ended by decrementing\nthe word counter at the system word rate until the W/8 bit changes.\n\nThe\n\nTransmit Inhibit Z output is used to disable the DIU transmitter during the\ninitialization sequence.\n\nThe POIN signal is OR\'ed with the OP code enable output from the Timing\n2 logic to form the system enable signal (OPCEN), and OR\'ed with blank\nword detect and A word detect to generate the Sequence 1 Clear and Sequence\n2 clear signals.\n\nReceive Logic 2 (3339040)\nThe block diagram for Receive Logic 2 is shown in Figure 4.4-2.\n\nSerial\n\ndata from the DIU Bus Receiver is shifted into a 21 bit serial-to-parallel\nreceive register by the system Z MHz clock.\n\nThe last stage of the register\n\nsupplies delayed serial data to the system for write instructions.\n\nIncluded\n\non this board are a 16 bit parallel-to-serial front panel display register,\nthe 16 bit word counter, and the blank word sync decoder.\n\nThe sync decoder\n\ndetects a 1 (ws bit). followed by 19 O\'s and another 1 (ws bit), and is used to\nmaintain word synchronization with the supervisory bus.\nIV-41\n\nThe bus word logic examines the pulsed outputs from the word prefix decoder\nand sets two latches to provide levels indicating blank words and D words\nin the data received on the supervisory bus.\n\nReceive Logic 3 (333903Z)\nThe block diagram for Receive Logic 3 is shown in Figure 4.4-3.\n\nData from\n\nthe RI register and the receive register are decoded to provide pulsed word\nprefix outputs.\n\nThe D word RI latch is set to provide levels for enabling word\n\ncounter clocks during Read RI instructions.\n\nBuffered outputs from the front panel DIU address thumbwheel are compared\nto data from the receive register to provide a pulsed address compare out\xc2\xad\nput (ADD COMP) and a stored address compare level (SADD COMP) for the\nduration of a message.\n\nOutputs from the word counter are decoded to detect a word count of I to\nindicate an end-of-message condition (DEOM).\n\nThe one-shot outputs a 60\n\nnsec. reset pulse for word synchronization.\n\nReceive Logic 4 (3339036)\nThe block diagram for Receive Logic 4 is shown in Figure 4.4-4.\n\nFive data\n\nbits from the receive register are decoded to provide pulsed outputs for the\n32 possible OP codes.\n\nFourteen of these outputs are ORed to generate an\n\nillegal OP code signal (IOC).\n\nThe remaining 18 valid OP. code pulses are\n\nsupplied as outputs and also stored in the OP code register.\n\nThe message sequence logic detects the presence of an A word prefix logic\nand generates levels one word in length for A word detect and WC word detect.\n\nIV-42\n\n\nSoc.~~~\nC\nPoO. ONb\n\nO~t\n\nBIT\'n\n\nStab~~\n\nEIJ\n\npr~IL\n\nmoW\n\nII\n\n-f/UR\n\n4.4--/\n\nAj94\ntE\n\nLO6IL\n\nWEEW\n\n15M:\n\n1tirsO\n\nLOGIC\n\nI\n\no&cRz\n\nWD\n\ncam\n\nAOADAP\nb\n\nIt~\n\nRKZIOS\n\nADP\'\n\nAPPCaWP\n\nAWD\n\nDO\n\nRsceU&\nt~lCA\n4.4-3\nFistCac\n\n8WD\n\nat~\n\npE-6v\n\nEETcc4\n\nF6sa% 4.4 -4-\xc2\xad\n\n(T\n\nLAIrTUcT~w\n\ngV6\n\naiiTs\n\n=POACE\n\nTR\n\nf16ak& 4,4-4\xc2\xad\n\nAw\nW,5\n\nno A22n\n\nMA.\n\nTiINnIA\nR-D D!\n\nA\nTPV2V\n\nF16U4e\n\n\xc2\xa301l\nLIPA~\n\n4.5\n\nERROR STATUS LOGIC\n\nThe DIU performs 8 message validity tests on each addressed message re\xc2\xad\nceived on the supervisory bus. Three additional validity tests are made on\ndata received from a subsystem on the RI line. Detection of an error condition\nfrom these tests results in the DIU terminating execution of the instruction\nand inserting the Error Status word as the next word in the reply. For D\nword parity error on Write RO insturction, the DIU will complete the instruction\nand set the appropriate flag bit in the Error Status word.\n\nAn additional\n\nregister is used to save the error status conditions for each message. The\nRead Error Status instruction reply will -contain the error status wqrd from\nthe previous message as data. The error status logic is contained on thr, e\nprinted-circuit boards.\n\nError Status 1 (3339046)\nThe block diagram for the Error Status I logic is shown in Figure 4.5-1.\nThe RI blank word counter is preset to a count of 6 by detection of D words\non the RI line and during the WC word and the next following word to allow\nreception of the serial RI data.\n\nThe counter is decremented by-the decoded\n\nRI blank word pulse during a Read RI instruction and when a count of zero\nis detected, a data level and clock pulse are sent to the Error Status Registers.\nThe error detect latch supplies the instruction termination signal (ERREN)\nto the Reply Sequencers. D word parity errors during Write RO instructions\nare inhibited from setting the latch, but are indicated on the front panel\ndisplay. Errors detected by the Error Status Z logic (ERR RESET 1) are\nOR\'ed with the error detect logic shown to set the error latch;\ndetected on this board are as follows:\n\no\n\nWord count word errors\n\no\n\nGreater than 5 blank words on RI line\n\nIV-43\n\nErrors\n\no\n\nNo response on RI line\n\nControl signals for the Error Status Registers are as follows:\n\no\n\nError status register load (ESLD)\n\no\n\nSaved error status register load (SES LD)\n\no\n\nError status holding register clear (ESH CLR)\n\no\n\nBuffer read clocks for the error status registers (ESCD & ESDCP)\n\nThe ES WD display register supplies serial error status data to the front\npanel display logic.\n\nError Status 2 (3339038)\nThe block diagram for Error Status 2 logic is shown in Figure 4. 5-2.\n\nThe\n\nerror detect logic supplies data levels and clock pulses to the Error Status\nRegisters for the following error conditions:\n\no\n\nWord sync error\n\no\n\nA word parity\n\no\n\nIllegal op code\n\no\n\nWC word parity\n\no\n\nWC word sequence error\n\no\n\nD word parity\n\no\n\nRI error status parity\n\nWith the exception of the D word parity errors, the detected error signals\nare OR\'ed with the two RI error conditions detected in the Error Status 1\nlogic to form the error reset 1 signal (ER RESET 1)\n\nIV-44\n\n\nSupervisory bus parity errors are detected by resetting a flip-flop during\n\nthe y-phase of each parity bit, and counting l\'s in the following word. The\n\nRI error status word is tested for three one\'s in the WS, Cl, and CZ bits,\n\nand parity is computed for information bits BO through B4.\nBlank words on the supervisory bus are counted by presetting a counter to a\nvalue of 6 during the WC word and bus D words. The counter is decremented\nby the decoded blank word\'prefix until a count of zero is reached. The\ncounter clock is inhibited for read instruction by resetting a latch with the\n01 WC word prefix.\n\nThe DIU/DIU transfer flag is set by clocking the decoded OP code through a\nZ stage shift register by the addressed A word pulse. The first state inhibits\nthe DIU reply for the next addressed message.\n\nThe outputs of both register\n\nstages are OR\'ed to form the DIU/DIU flag bit (DIUT FLAG). The register\nis reset to the normal condition by an A WD parity error in the DIU/DIU\ninstruction, the RESET instruction, or the end-of-message pulse (DEOM)\nfrom the data transfer instruction.\n\nError Status Registers (3339048)\nThe block diagram for the Error Status Registers is shown in Figure 4. 5-3.\nThe holding register for 10 bits of the error status word is located on-this board.\nThe DIU/DIU transfer flag and the RI error status parity error bit are\nimplemented on the error status logic board.\nare received from the RI/RO logic.\n\nSubsystem error status bits\n\nTwo 16-bit parallel-to-serial registers\n\nsupply the error status word and stored error status word to the transmit\nlogic. The error status data is buffered by two flip-flops to synchronize the\ndata with the DIU transmitter timing.\n\nIV-45\n\n\nCoaNTER\n\n75ESisTER-ZE\n\nREADOSflA7\nD-WLo$1C7\n\n;shht\n\nI\nERROR\nFaS4\xc2\xad\n\nbcrCPOr\n8115as\nLOGICW3D\n\nLE\n\nSTATh-5SA\n\nERRog -rTuS\n\n.\n\n\nORIGINAhJ PAGV 13\n\nOF P0OOR LT3ALUn\n\n\nRGe Is\nrhR\n\n.Ejkor\n\n7fl7u& tcSS7&pSZ\n\n\nA\'6a4RE 4.49-\n\n3\n\n\n4.6\n\nREPLY SEQUENCERS (3339028 & 3339034)\n\nThe reply sequence logic is contained on two printed-circuit boards and\nsupplies timing signals to the DIU transmitter and the receive logic for\nthe OP code register clock and terminating the OP code enable and stored\naddress compare signals.\nshown in Figure 4. 6-1.\n\nSeven types of reply sequences are generated as\n\nThe instructions for each type of sequence are as\n\nfollows:\n\nType 1:\n\nDIU to DIU Transfer\nRead DI Changes (No Changes)\nRead AI\'s Exceeding Deltas (None Exceeded)\n\nType 2:\n\nReset\n\nType 3:\n\nRead Error Status\nRead DI Monitor Control\n\nType 4:\n\nWrite DI Monitor Control\n\nType 5:\n\nRead AI Deltas\nRead DI\'s\nRead DO Status\n\nType 6:\n\nRead\nRead\nRead\nRead\n\nType 7:\n\nWrite\nWrite\nWrite\nWrite\n\nDI Changes (With Changes)\nAI Exceeding Deltas (When Exceeded)\nAl\'s\nRI\nDO\'s\nAO\'s\nAI Deltas\nRO\n\nThe error enable signal (ERREN) from the error status logic forces the\nreply sequencers to terminate the current operation and insert the error\nstatus word into the DIU reply.\n\nIV-46\n\n\nA wo\'l\n\nB\ns\n\nTY5\n\n31\n\nPEfw\nF nv\n\nto\n\nVC. WOkUb\n\nD,\',3B\n\n&kJ\n\n~~\'~i\n\nD R{ b\no\nO\n\nD JPL)\n\nPEPtJL\'f~\n\n0tv~\n\ncg\n\nF\'&az5 4.4-;\n\n\'\n\n3g\'\n\nST71\n\n4.7\n\nTRANSMIT LOGIC\n\nThe DIU transmit logic is contained on two printed circuit boards.\n\nIncluded\n\nin this section are the sync word generator, reply data multiplexer, and the\nreply transmitter interface.\n\nTransmit Logic (3339030)\nThe block diagram for the Transmit Logic is shown in Figure 4.7-1.\n\nThe\n\nsync word register receives buffered data from the front panel address\nthumbwheel and the hardwired sync code (111101).\n\nThe parity outputs of\n\nthe two address thumbwheels are combined to form the parity bit for the\nunit address.\n\nThe sync word register is held in the load condition until the\n\nSync Word Enable (SWEN) signal is received from the Reply Sequencers.\n\nThe Read Data Select gates are used to multiplex reply data from the DI,\nAI, DO, RI, and Error Status logic.\n\nMultiplexing of the various types of\n\nreply data from each section is implemented in the logic for that section.\n\nWord prefixes and parity bits are inserted in the reply by the prefix/parity\nselect gates.\n\nRI data and reply blank words inhibit the prefix/parity function.\n\nParity for other data is generated by resetting a flip-flop during the WS bit\nand counting the number of zeroes in the reply data with the 16 bit write clock.\nWord prefixes are generated by a four-line to two-line encoder with enable\nsignals from the reply sequencers.\n\nDIU Transmitter (3339026)\nThe block diagram for the DIU Transmitter is shown in Figure 4.7-2.\n\nReply\n\nNRZ data from the transmit logic is converted to Bi-phase data by combining\nthe NRZ data with the Z MIHz system clock in an Exclusive -OR gate.\n\nEn\xc2\xad\n\ncoding glitches are removed by clocking the Bi-phase data through a flip-flop\nwith the 4 MHz system clock.\nIV-47\n\nThe transmit enable sequencer generates an enable signal to the transmitter\nthat is synchronous with the delayed Bi-phase data.\n\nThe Transmit Inhibit\n\n1 signal inhibits DIU replies during the power-on initialization sequence.\nThe Transmit Inhibit 2 signal inhibits the next reply after the DIU receives\na valid DIU-to-DIU transfer instruction.\n\nFront-panel test points are provided for the reply NRZ and Bi-phase data.\nThe NRZ data is delayed through a flip-flop to synchronize the data with the\nreply Bi-phase.\n\nThe reply transmitter is implemented with a push-pull pair of transistors\nwith Baker clamp diodes to prevent saturation, and a center-tapped output\ntransformer.\n\nAt the end of each reply, both transmitter transistors are\n\nturned on for a period of 1/2 bit to reduce ringing on the reply bus.\n\nIV-48\n\n\niT,\n\nTOM\n\nLK\n\nMARIO\n\nPEC; iSTEP.\n\nZ OKIr\n\nR-,\nW1.1-,,_,\'\nG\n-4\n\nOp\n\nLM7\n,\n\nFRYE\n\np.7t\ny\n\nRPANS ZO4 I\n\nsweM\n\n1gnk)SkiT EN/&\n\nA\n\ncp.\n\nPA\nNMCER,\n\nOR\n\np,\n*/tk\n\n-7-\n\n2\n\n5\n7 d)2\n\n4.8\n\nDISCRETE INPUTS\n\nThe DIU circuitry for interfacing the Discrete Inputs consists of two c6ntrol\nboards, DI Mux Control #1 and #2, and up to 8 Dl multiplexer boards.\nmiltiplexer boards are classified as DI #1 and #2 modules.\n\nThe\n\nThe #1 module\n\ninterfaces high-level and low-level inputs, with a jumper wire provided for\nselecting the corresponding input threshold. , The #2 modules interface with\nthe DI Sink inputs.\n\nDI MuxGontrol #1 (3339064)\nThe block diagram for the DI Mux Control #1 is shown in Figure 4.8-1.\n\nDI\n\ngroup addresses for Read DI instructions and the DI scan operation are\ncontrolled by the DI address counter.\n\nThe innx group encoder receives inputs\n\nfrom a grounded pin on each multiplexer module and outputs a binary number\nequivalent to the highest-order group implemented.\n\nWhen a compare is\n\ndetected, the address counter is reset to group 0.\n\nThe three MSB\'s of the address counter are decoded by the group select\nmux to provide enable signals to the tri-state output gates on the selected\nDI multiplexer,\n\nThe 16-bit DI outputs are buffered by Schmittbtrigger gates\n\nand loaded into a 16-bit register.\n\nFor the Read DI instruction, the data is\n\nthen shifted serially to the data multiplexer on the DI Mux Control #2 board.\nFor the scan operation, the register is operated in the parallel mode and\nloaded at a rate of one group per microsecond.\n\nFor the Read DI changes\n\ninstruction, the address select multiplexer selects the address counter for\nthe change status scan, and then is switched to the DI change addresses\ngenerated on the DI Mux Control #2 board.\n\nThe memory address register provides a delayed address for the DI scan\nfunction.\nDI data.\n\nThe LSB of the address is used as a byte select bit for the 16-bit\nThe selected byte is compared to the data outputs from the DI\n\nIV-49\n\n\nStatus Table memory and a compare signal (DICOM) is output to the DI\nMux Control #2 board.\n\nThe Status Table memory is set to all O\'s during\n\nthe power-on initiate sequence,\nDI changes instruction.\n\nand then is updated only during the Read\n\nReply DI data for this instruction is loaded into\n\nthe DI Change Data register for transmission.\n\nDI Mux Control #Z (3339074)\nThe block diagram for DI Mux Control #2 is shown in Figure 4.8-2.\n\nStored\n\nOP codes from the Receive Logic are encoded into a 3-bit binary code by the\nDI OP Code encoder.\n\nThe Read DI Changes sequencer utilizes three inputs\n\nof the encoder to provide the reply sequence of Change Histroy and Change\nStatus for the DI Pointer Word, followed by the DI Change data.\n\nThe encoder outputs are routed to the DI timing mux to provide register\nand counter clocks for the DI OP codes and the DI scan operation, and to\nthe DI data multiplexer for read and write instructions.\nplexer receives inputs from the Change History register,\n\nThe data multi\xc2\xad\nChange Status\n\nMux, and the DI Change Data register (DICD) for the Read DI Changes\ninstruction.\n\nThe output of the DI monitor control register and the delayed\n\nsupervisory Bus data (NRZ data) are selected for the Read and Write DI\nMonitor Control instructions.\n\nSerial data from the DI register (DIRD) is\n\nselected for the Read Dl\'s instruction.\n\nOutput data for read instructions\n\nis buffered by a flip-flop for synchronization with the reply data, and output\nto the Transmit logic.\n\nThe memory address bits from the DI Mux Control #1 board are used to select\nmasking bits from the DI Monitor Control register.\n\nThe selected masking\n\nbit is gated with the DI compare signal (DICOM) and is routed to the DI change\ndecoder.\n\nThe decoder receives the 3 MSB\'s of the memory address and\n\nprovides clock signals to the DI Pointer Word register.\n\nIV-50\n\n\nThe outputs of this\n\nregister are encoded into a DI change address and routed t6 the Change\nHistory register and the Change Status Mux.\n\nWhen a valid Read DI Changes\n\ninstruction is received, the Pointer Word register is loaded into the Change\nHistory register for transmission, the Pointer Word register is cleared by\nthe PWCLR signal, and then updated by the Change Status scan.\n\nThe Change\n\nStatus bits are multiplexed by a three-bit counter and an eight-to-one line\nmultiplexer for transmission.\n\nDiscrete Input Modules (3339006 & 3339018)\nDiscrete Inputs are interfaced by a two millisecond filter for rejection of\ncontact bounce, a level comparator, and photo-isolator circuit.\n\nThe input\n\ndiode and a zener diode at the comparator input provide protection against\novervoltage fault conditions.\n\nThe level comparators utilize hysteresis to\n\n\'prevent oscillations due to the slow rise-time of the filter output, and drive\nthe LED input of the photo-isolator. The isolator outputs are routed to\n\nthe tr-state bus gates coitrolled by the DI address counter, and a 16-bit\nparallel-to-serial register for the front panel display.\n\nIV-51\n\n\nBITasDZP\n\nCLbC\n\nSaLEC\nCOClOTEmsm O\n\n0 pco)Es-\n\nbR\n\n=&(AS\n\n\'.,\n5\n\n\n1A\n\nor~~RE\n.\'nux\n\nQX\n\n\nRcThOt\n\nf/CURSTWINB\xc2\xad\n\n-\n\nN AAWGE\n\nZ6 p\n\nDECODER\nMAL-\n\np\n\nDT Po)PTCP- Ooizl>\nE61 f ra\'\n\nF&.)OLR\n\n/N\n\nI\n\nI\n\nV\n\nea\n\nGeoup\nDZ MWE ADDRM AMPIZ\n\nA\n\nCRAP6E\n\nEwcomg\nI\n\nFT\n\nca VIAV11:17\n\nVE OATA\n\nOATRO L ,ele:61STEki\n\n4r11W-XEA\n\nRyTE SELEr-T\xc2\xad\nbT\n\nyo A,)C,\nli\n\n4$\n\nT)Aijl C,\n\nHiS\ne p co)D E P\nCIA96E\nci-ocrEAIA& G\npTcom\n\nBuffr R IDTPO.\n\n4.9\n\nDISCRETE OUTPUTS\n\nThe Discrete Output circuitry is contained on the DO Mux Control board,\nand up to 8 Discrete Output modules.\n\nThe DO Mux Control logic provides\n\nthe interface for the Write DO and Read DO status instructions.\n\nRegisters\n\nfor the front panel DO display are implemented on the DO modules.\n\nDiscrete Output Mux Control (3339066)\nThe block diagram for the Discrete Output Mux Control logic is shown in\nFigure 4.9-1.\n\nDelayed serial data from the Receive Logic (NRZ Data) is\n\nshifted into the DO Serial/Parallel register by the gated write clock.\n\nChannel\n\naddresses are loaded into the DO address counter by the channel address\nload signal (CALD) at the beginning of the instruction execution sequence,\nand the counter is then incremented at the DIU word rate..\n\nThe Mux Group Encoder receives inputs from a ground pin on each DO\nmodule, and outputs a binary number equal to the highest-order group\nimplemented to the address comparator.\n\nWhen an address compare is\n\ndetected, the address counter is reset to group 0.\n\nThe address counter out\xc2\xad\n\nputs are decoded to provide clock signals for the DO data holding registers\non the DO module boards.\n\nThe Write Enable (WREN) input inhibits the\n\nclock signals and the address counter clock when blank words are present\non the Supervisory bus.\n\nThe Read DO Status decoder provides enable signals to the tri-state DO\nstatus gates on the DO modules.\n\nThe 16-bit output from the enabled module\n\nis loaded into the Read DO Status register, and shifted through a buffer\nflip-flop by the gated Read Clock signal to the Transmit logic.\n\nIV-5z\n\nDiscrete Output Module (3339004)\nThe Discrete Output module contain a holding register for maintaining the\nDO data between instructions, tri-state buffer gates for the Read DO status\ninstruction, a front panel display register, and photo-isolator circuits to\ndrive the DO interface circuits.\n\nThe holding register is cleared by the\n\nPower-On Reset signal (POR) to turn off the Discrete Outputs when power\nis applied to the DIU.\n\nThe photo-isolator outputs are applied to voltage comparators with a 1. 22\nvolt reference input.\n\nA diode from the photo-isolator output to the Discrete\n\noutput clamps the comparator in the off state for short-circuit fault condition.\nThe supply voltage for the comparators is gated by a threshold detect filter\ncircuit connected to the external supply voltage from the subsystem to inhibit\nthe Discrete Outputs when external power is first applied from the subsystem.\nThe comparator output drives a PNP Darlington transistor switch to supply\nthe Discrete Output levels.\n\nA clamp diode to the DO return line provides\n\nprotection against unsuppressed inductive loads.\n\nIV-53\n\n\nfEA\n\nADru\n\n017t7fl/\n\nTp1cRI\n\nSELFYl64k-\n\nCQ/JIRIE\n\n4.9-/f\n\noSA1(S9J-\n\nAOhO&_\n\n4. 10\n\nANALOG OUTPUTS\n\nThe Analog output circuitry is contained on the AO control board and t5ro AO\nModule boards.\n\nThe AO Control board provides the interface for the write\n\nAO instruction and the initialization function for setting the AO\'s to zero\nvolts when power is applied to the DIU.\n\nEach AO module board contains\n\nthe circuitry for two Analog outputs, with jumpers for the address wrap-around\nfunction and the monitor output to the Analog Input multiplexers.\n\nAO Control Logic (3339072)\nThe block diagram for the AO Control logic is shown in Figure 4. 10-1.\nIsolation between the DIU ground and the common AO return is provided by\ntransformer coupling to the AO Data Register and the holding registers on\nthe AO modules.\n\nSerial NRZ data from the Receive Logic is converted to Bi-phase data to\nprevent transformer saturation and shifted into the AO Data register.\n\nThe\n\nchannel address for the Write AO instruction is loaded into the address\ncounter and incremented at the DIU word rate.\n\nThe address wrap-around\n\nfunction is implemented in the same manner as discussed for the DI\'s and\nDO\'s.\n\nThe channel address bits are decoded to provide load clocks for the\n\nAO Module holding register.\n\nThe power-on initialization function is imple\xc2\xad\n\nmented by operating the AO Data register in the parallel mode, and loading\na hard-wired code for zero volts output during the initialization sequence.\nThe address counter is incremented during this time to provide clocks for\nall AO modules.\n\nAnalog Output Module (3339020)\nThe circuitry for each Analog Output consists of a holding register for\nWrite AO data, a digital-to-analog converter (DACX and and output amplifier.\n\nIV-54\n\n\nComplemented data from the AO Data register is supplied to the holding\nregister to meet the interface requirements for the DAC.\n\nThe offset input\n\nof the DAC is biased with a 1. ZZ volt reference zener and a selected input\nresister to provide 0 volts output for an input code of 00000011.\n\nThe DAC\n\ngain is adjusted by select resistors to provide an output of 5. 000 volts for\nan input code of 11111100.\n\n\nThe current output of the DAC is converted to a voltage output by the output\namplifier.\n\nClamp diodes at the DAG output provide protection for the DAC\n\ninternal circuitry during power transients.\n\nThe output amplifier is internally\n\nprotected against short-circuit fault conditions.\n\nA series output resistor\n\nand feedback capacitor provide amplifier stability for capacitive loads.\n\nThe\n\nmonitor output to the Analog Input multiplexer is protected against over\xc2\xad\nvoltage conditions on the Al\'s by a series resistor and clamp diodes to the\nsupply voltage lines for the output amplifier.\n\nIV-55\n\n\nCO De\n\nACOAT\n\nb>ATA\n\nAQPESYu aocrs4\n\nI\n\nco ue~ePRGR\n\n/40\n\n;tcaHzE4WA\n\nCO/QTPO\n\n0\n\nD\n\nP\n\n91LSTEQ~\n\n4.11\n\nRECORD IN/RECORD OUT\n\nThe Record In/Record Out circuitry provides the interface for read and\nwrite messages with up to eight external subsystems. The interface logic\nand RO transmitters are contained on two printed-circuit boards.\n\nThe RI\n\nreceiver is located on the same board as the Supervisory Bus receiver.\n\nThe\n\nreceivers are identical with the addition of 8 input transformers and an input\nmultiplexer on the RI receiver.\n\nRI/1O Interface Logic (3339070)\nThe block diagrams for the RI/HO Interface logic is shown in Figure 4. 11-1.\nSupervisory Bus NRZ data from the Receive Logic is converted to Bi-phase\ndata for transmission on the HO data outputs.\n\nThe WC word prefix bits are\n\nmodified for Read RI and Write H6 instructions by the WC Word prefix logic.\nSince this function modifies the parity bit for the WC Word, the parity bit is\ncomplemented during the WC word.\nThe NRZ data from the RI receiver is synchronized with the DIU timing by\nalternately shifting the data into two 20-bit serial-to-parallel registers.\nRegister selection is controlled by alternating the RI clock from the receiver\nbetween the two registers. The select logic is initiated by the bus active\nsignal from the RI receiver and an RI/HO OP code signal (ROPC) from the HO\nTransmitter board.\n\nThe output of a 20-bit ring counter is used to toggle a\n\nflip-flop for clock and data selection.\n\nThe selected data is loaded into the RI Data register for shifting to the\nTransmit logic. Eight parallel outputs from the register are loaded into\na holding register for word prefix identification and Error Status word parity\ntests.\n\nIV-56\n\n\nRI/HO Transmitter (3339016)\nThe R/HO Transmitter board provides the channel address and OP code\n\'storage functions and the clock and data transmitter circuits.\n\nA four-bit\n\nregister is utilized to store the 3-bit channel address and an enable signal\n(ROPC) resulting from Oing\n\nthe Read RI and Write HO OP codes.\n\nThe\n\nregister is loaded by the Channel Address load pulse (CALD) and cleared\nby the Power-on-reset (POR) signal and the Reset instruction.\n\nThe stored channel address bits are output to the PS receiver multiplexer\nfor channel selection, and supplied to two data decoders to select the\ncorresponding RO clock line for activation.\n\nThe data inputs are driven by\n\nbuffered 4 MHz clocks from the RI/HO Interface logic.\n\nThe RO transmitters are discrete-component designs utilizing a push-pull\npair of NPN transistors to drive a center-tapped output transformer.\nBaker clamps are used on each transistor to prevent saturation.\n\nDiode\n\nA current\xc2\xad\n\nlimiting resistor in series with the supply lead to the center-top of each\ntransformer provides short-circuit protection for the HO outputs.\n\nIV-57\n\n\nI"rT SaIAL/PARALLeL\xc2\xad\n\nPAPo\nSeITSeRaL/PAkALLEL\n....\n\n~~~~~~\n\n----\n\niOwIg\noc.\n\nJ[\n/C r\n\no rTgg 4./-mI\nRIZ/Rl P/uGaE FAC&- LoG/ c\n\np\nPIo\n\nIIC\n\n4. 1Z\n\nANALOG INPUTS\n\nThe Analog Input circuitry provides the interface for up to 128 Al channels,\nanalog-to-digital conversion, and delta checking for all channels.\n\nAssociated\n\nwith the delta checking function is a 400 word by 8 bit memory for storing\nprogrammable delta values, a reference AI value, and an exceeding delta\nflag for each channel.\n\nDuring the power-on initialization sequence, the\n\ndelta values are loaded with maximum values (all Ones), the reference value\nare loaded with all zeros, and the exceeding delta flags are set to the none\nexceeded condition.\n\nAI Mux Address Control (3339054)\nThe block diagram for the AI Mux Address Control logic is shown in Figure\n4.12-1.\n\nChannel addresses from the Receive logic are utilized for the Read\n\nAI and Read and Write Al Delta instructions.\nis\n\nSince the Read Al instruction\n\nreferenced to two channels, and the Delta instructions are referenced to\n\na single channel, the clock/address select multiplexer performs an address\nshifting function for the channel address bits.\n\nThe address MSB for the\n\nDelta instructions (RWAO) is derived from stored OP codes on the AI Memory\nFunction Select board.\n\nWhen the DIU is not being addressed for an AI instruction, the AI address\ncounter scans through all the Al channels implemented to test for exceeding\ndelta conditions.\n\nTo allow for multiplexer settling time, the AI channels\n\nare each addressed for one word time by supplying odd and even numbered\n\nchannel addresses (A Mux and B Mux addresses).\n\nWhen the scan operation\n\nis interrupted for an Al instruction, the scan address is stored in a register\nto allow resuming the scan at the same address when the instruction sequence\nis completed.\n\nThe address wrap-around function for AI addresses is\n\nimplemented in the same manner as discussed for the DI\'s (Section 4. 8).\n\nIV-58\n\n\nThe\n\nmemory address select multiplexer performs the same address shifting\nfunction as the channel address select multiplexer.\n\nAl Memory Address Control (3339056)\nThe block diagram for the AI Memory Address Control logic is shown in\nFigure 4. lZ-Z.\n\nThe logic in this section performs the address select functic\n\nfor the Read Al\'s Exceeding Delta instruction, and for reading and writing\nin the exceeding delta flag portion of memory.\n\nAn eight bit register is used to store an exceeding delta flag for each of the\nAl groups implemented.\n\nThe three MSB\'s\'of the memory address are decode\n\nto supply clocks to the register during the scan operation, and during Read\nAI Exceeding Deltas and Write AI Deltas instructions when the exceeding\ndelta flags from memory indicate that all channels in a group have been rese\n\nThe outputs from the Group Delta Flag register are encoded into a three-bit\nbinary code to form the three MSBIs of the channel address for the Read\nAI Exceeding Delta instruction.\n\nA similar encoder on the AI Memory board\n\ngenerates the remaining address bits.\n\nAI Memory Function Select (3339060)\nThe block diagram for the Al Memory Function Select logic is shown in\nFigure 4. 12-3.\n\nStored OP codes from the Receive Logic are encoded into\n\na three-bit binary number to access instruction sequences in the AI memory\ncontrol PROM, and for reply data and instruction timing for AI scan and\ninstruction sequences.\n\nThe three MSB\'s of the PROM address (PRA3-PRA5) and the PROM enable\nsignal (PREZ) are stored in a register.\n\nIV-59\n\n\nThe PROM enable signal is shifted\n\nthrough an additional input to the register to disable the AI memory for one\nword time following AI instruction while the Al channels for the scan operation\nare being encoded.\n\nThe write enable signal (WREN) inhibits the Al memory\n\nfor blank words on the Supervisory bus during the Write AI Deltas instruction.\n\nReply data for AI instructions is selected from the analog-to-digital converter\noutput (ADCD) for Read Al\'s, the At memory output data register (MOD) for\nRead At Deltas, and the exceeding delta address register for the Read AI\nExceeding Deltas instruction.\n\nAI Memory Sequence Control (3339062)\nThe block diagram for the Al Memory Sequence Control logic is shown in\nFigure 4. 12-4.\n\nThis board contains the control PROMs for generating\n\nAl memory sequences and Al logic signals for the AI scan operation and\nAl instructions.\n\nThe PROM output signals and timing for the AI logic are\n\nshown in Figure 4. 12-5.\n\nThree address bits from the Al Memory Function Select board select the\ncontrol PROM sequence.\n\nThe sequence counter steps the PROM address\n\nLSB\'s through the eight steps of each sequence.\n\nThe AI Memory Sequence\n\nInitiate pulse (AMSIN) starts the PROM sequence at the bit time required\nfor each instruction and the Al scan operation.\n\nThe PROM outputs are gated with timing and control signals to supply Al\nmemory and logic timing.\n\nThe sign bit from the subtractor (SUBC4) on the\n\nAI Memory Data Interface board is stored in a flip-flop to control the access\nof plus or minus deltas during Al scans.\n\nIV-60\n\n\nAl Memory Data Interface (3339058)\nThe block diagram for the Al Memory Data Interface logic is shown in\nFigure 4. 1Z-6.\n\nParallel data from the ADC is stored in a holding register\n\nfor delta checking during Al scans.\n\nThe reset input to the register and the\n\ndata complement gates are used for writing l\'s and O\'s into the AI memory.\n\nDuring Al scans, the reference Al value from memory is stored in the\nmemory output data register.\n\nThe current Al value from the ADC is com\xc2\xad\n\nplemented, and the two values are input to an eight-bit to subtract the data\nvalues.\n\nExclusive -OR gates at the adder output are controlled by the adder\n\nsign bit output to generate an absolute-value result from the subtraction.\n\nThe\n\nplus or minus delta value is read from memory and compared to the sub\xc2\xad\ntractor output to test for exceeding delta conditions.\n\nThe memory output data\n\nregister is used as a parallel-to serial register for the Read Al Deltas and\nRead Al Exceeding Deltas instructions.\n\nEight chip-enable signals for the Al memory are generated by decoding three\naddress bits from the AI Memory Address control logic.\n\nThe memory timing\n\nrequires stable address and data inputs before the chip-enable inputs are\nactivated.\n\nThe AI Memory Enable timing pulse (AMEN) supplies these timing\n\nrequirements.\n\nThe eight chip-enable outputs are activated simultaneously\n\nfor reading and writing in the AI delta and Al reference portions of memory.\nWhen the exceeding delta flags are accessed, the decoder activates only one\nof the *chip enable- outputs.\n-\n\nAI Memory (333905Z)\nThe AI rmemory is implemented with CMOS 512 bit devices powered by a +10\nvolt supply voltage.\n\nOpen-collector interface gates for all input signals perform\n\nthe voltage translation from the 5 volt TTL AI logic levels.\n\niv-61\n\nMemory data\n\noutputs are interfaced with CMOS-to-TTL buffer gates.\n\nThe data outputs\n\nare encoded into a three-bit binary value to generate address bits for the\nRead AI Exceeding Deltas instruction.\n\nThe EDFGS output from the decoder\n\nprovides a signals to indicate the presence of an exceeding delta flag in the\neight channels accessed.\n\nThe AI memory organization is shown in Figure\n\n4.12-7.\n\nAl Multiplexer (3339002)\nThe AI multiplexer modules are implemented with two integrated-circuit\n8-channel differential multiplexer devices.\n\nOvervoltage protection for + 32\n\nvolt input fault conditions is provided by the devices.\n\nChannel interaction\n\ndue to an overvoltage on one input is eliminated by diode-clamping the\nmultiplexer outputs to a voltage that is 1. 2 volts less than the supply voltage.\nTo improve multiplexex settling time, the supply voltages are derived from\na floating output from the DIU power supply.\n\nThe returns for these outputs\n\nare driven by the common-mode output from the AI differential amplifiers.\n\nGuard Amplifier & Group Select (3339068)\nThe circuitry on this board provides the two Al reference voltages, the\namplifiers for driving the floating AI supply voltages, and the Al multiplexer\nselect decoders.\n\nThe reference voltages are generated by a temperature-compensated zener\ndiode biased by an operational amplifier operated in non-inverting mode.\nThe circuit gain is controlled by select resistors to provide a +10 volt out\xc2\xad\nput.\n\nTwo resistive dividers are used to generate the High Cal output of 3. 340\n\nvolts and the Low Cal output of 1. 640 volts.\nto AI channels 0 and 1.\n\nThe reference voltages are wired\n\nJumpers are provided on the board to allow the\n\noption of using these inputs for external channels.\n\niv-62\n\nGroup Select Mux & Sample/Hold Amplifiers (3339011)\nThe circuitry on this board provides the Al group multiplexers, input buffer\nand differential amplifiers, and the sample-and-hold amplifiers for the A\nMux and B Mux analog inputs.\n\nThe differential outputs bf the Al multiplexers are selected by the group\naddress bits from the AI mux control logic to supply inputs to the buffer\namplifiers.\n\nThe buffer amplifiers are implemented with FET-input operational\n\namplifiers to minimize loading on the input signals.\n\nA resistive divider\n\nbetween the buffer amplifier outputs provides the common mode output\nvoltage for driving the At guard voltage amplifiers.\n\nSince this type of ampli\xc2\xad\n\nfier has inherently high offset voltage and offset drift, a calibration loop is\nused to minimize these errors.\n\nA multiplexer at the buffer amplifier inputs\n\nis alternately switched between the input signal and ground.\n\nA comparator\n\nat the differential amplifier output provides an error signal to a flip-flop\nwhich is clocked at the end of the ground-sample period.\n\nThe flip-flop output\n\ncharges a capacitor at the input of a two-transistor differential amplifier.\nThe amplifier outputs are connected to the bias control inputs of the buffer\namplifiers to supply the offset correction voltage.\n\nThe sample-and-hold amplifier charges a holding capacitor during the sample\nperiod, and supplies a stable output voltage to the ADC during the hold period.\nAn additional capacitor in the amplifier feedback loop minimizes the effects\nof charge transfer during switching transients.\n\nDIU ADC (3339009)\nThe DIU ADO is implemented with a successive-approximation analog-to-digital\nconverter which provides two encode cycles during each 10 microsecond\nword time.\n\nTiming for the converter is provided by a divide-by-t n counter\n\nIV-63\n\n\nwhich is clocked by the 2 MHz system clock.\n\nWord synchronization is pro\xc2\xad\n\nvided by resetting the counter during the WS bit of each word.\n\nThe counter outputs are decoded and supplied as clock signals to eight-bit\nsuccessive approximation register (SAl).\n\nThe SAlt outputs drive an\n\neight-bit digital-to-analog converter to supply a precision reference voltage\nfor comparison with the Al signal, and are routed to the ADC output register\nfor loading at the end of the encode cycle.\n\nAt the beginning of each encode cycle, the SAR is set to the half-scale value\n(10000090) to provide the initial reference voltage from the DAG.\n\nThe voltage\n\ncomparisons are made by driving the DAG feedback resistor with the Al\nvoltage and comparing the DAC output with a fixed reference value.\n\nThis\n\nvalue is adjusted by select resistors to provide the 60 my. offset necessary\nto encode zero volts with a data value of 00000011.\n\nThe DAC output and fixed\n\noffset voltage are buffered by a high-impedance differential amplifier to\nminimize loading.\n\nThe amplifier outputs are supplied to a voltage comparator\n\nto generate data inputs to the SAIt.\n\nIv-64\n\n~AIICL\n\nADDRISSSA\nC PA SL\no\nMk\n\nqfU\nADDE?-\n\nDtSScNR\n\nF164ZPE 41/.)--/\n\nEKYCES NMC DCLIA\n\n5&elcO~\'\nf, I> aas\n\nI/6P\n\nEACbftD)MG bl:&TA FLA&\xc2\xad\n\nDACS\n\nCoIJTIDL\n\n4,2\xc2\xad\n\nA li MrmpI?"J.\n.\nAD CO\n\n________\n\nS\n\n.I&\n\nAA\n\ncPcl\n\nAf mWdAUC1V\n\nSELEESt\n\nAf 690VOL\n\npnlas\npplEa\n\nSFVC(61)q NV7902--\n\nF1(5\nweE. 4. 1., \xc2\xad\n\nFOERAt SCAJ\n\nNALZ\n\nld]Jff\n\n----- IILLFLLFLL-I\nUJlf\n\nljjllflh~lfflljTlfl\n\nA~h~\n\nUTI-LF\n\nISLUMIU JLJ\nLFL~ffUtUJ-F~lAFLM-fLUJJU\n\n=-\n\n~iUhl~\n\n-\n\nL7\n\na;\'\nF~j\n\n~\n\n-FA\n\n-\n\nLLLLUL-F\n\n1l-lffJTF~~~lJ-LrihJ-L- Jumu1J-TQJ\n\nLJPJVJ\n\nvL\n\nFULP\n\nn~UUI\n\n-FLIoocF\n1\n\n-FI-L\xc2\xad\n\n-_~n-\n\nQWuiJLWLFLFLFUTPW1WJW1TfIT\nLTfJJJALr--\n\nAwt5\n\nHfl-OJFFL~r K\'\n\nFr-8\n\njr * f-\n\nArI o\n\nAw\n\'~i~uW\'\n\n!bC\n\nm;$~j\n\n____________----------___\n\n________________________\n____________________\n\n-b___________________________\n\nORIGINAJI~~~L\nULTI\nOFPOfZ\n\n/,\n\n-A--A-----56~s~s\n4k\n\nDT\nADC.\n\nir DATA&F\n\ncnW~~J\n\nTmNGrIN\n\nSCetLRP\n\n/m~rn~~A \t\n\nPICA\n\nA r~rY.~c*( pA \tzALU MC\n4.1t-6\nADC DATAE\n\nIp"\n\nADDRESS\n\nGPttiAP%) ()N3flJr3L o-1\nI, CIJEL 5--K\n\n387toCkOL(P\n\n-\n\nGoPIW~f\n\nPtL-TA\n\n)rW\n\nFASrGztA\n\nPt FE REICE\nDA TA\n~SS~c, MIt) LAS\nDELTA S\n\nDE-LTA S\n\nfct11?a\n\n4,.-\n\n7\n\n4. 13\n\nFRONT PANEL DISPLAY (3339076)\n\n\nThe block diagram for the Front Panel Display logic is shown in Figure\n\n4. 13-1.\n\nThe circuitry in this section provides the data selection, clock\n\n\ngeneration, and display interfaces for the front panel word, error, and RI/RO\n\nclock displays.\n\n\nThe DIU data registers for A word, ES word, DI, and DO displays are\nimplemented with CMOS logic to minimize power consumption.\n\nA 500 KHz\n\ngated display clock is supplied to all display registers, with register selection\ncontrolled by clock enable signals (A WD CE, etc. ).\n\nThe display clock\n\ncounter generates a gated 16 bit clock signal when timing pulses from the\nDIU logic indicate the\'selected display register has-been updated.\n\nFor the\n\nDI and DO registers, a load pulse is output to read the selected data.\n\nThe serial display data is selected by levels from the front panel controls\nand shifted into a 16-bit serial-to-parallel register.\n\nAt the end of the gated\n\ndisplay shift clock, the data is loaded into a holding register to update the\nfront panel word display.\n\nFour signals are received from the Receive logic and Error Status logic to\ndrive the Address Detect, Error Detect, Word Sync Error, and Word Sync\nDetect displays.\n\nThese signals are interfaced through one-shots to provide\n\na visible display for transient conditions.\n\nThe RI/RO clock display is interfaced by storing\n\nand decoding the channel\n\naddress bits for RI/ItO OP codes, and pulsing the decoder with a one-shot\nfor visibility.\n\nThe modularity display receives the "group implemented"\n\nground lines from the DIU modules through an eight-pole rotary switch to\nindicate the DIU configuration for Al, RI/RO, DI and DO modules.\n\nIv-65\n\nCLOCKK\n\nYA\n\nis*\n\ni-r\n\n-ISPCLK\n\nL-gmo\n0\nIJfrp\nyffC\nCob1uiIT\'\n\nb//Y\n~\nFicakiV\n\nFeowr ~\n\n~\n\nlLOiC\nrAE\nI.3\xc2\xad\n\nI\n\neL__\n\nA,\n\n_\n\n_\n\nP1 S \'\'I\n\n.A-4..\n\n;t\n\nA-h\' L\n\n_\n\n_\n\n_\n\n_\n\n_\n\n_\n\n,4_\n\n_\n__\n\nfP\n\n_\nm\n\n_\n_\n\n_\n\nt~LI\n\nA-4a\n\nDIS4\n\n4\n\n0\n\n)\n\n8-+1\n_\n\n/ 4 7 \xc2\xb17 13\n___A,\nA_\n9L0\nA\n3a\n\n~\n\n0\n\n4\n\n9\n7\n\n9\xc2\xb1\n-\xc2\xad\n\n3\n\n9 94\n\n~33~/\n\ni~\n\nif\n\xc2\xb1\n\n7451/\n\n~~\n4\n\n___\n\n7~.0\n\n~\n\n30w\n\n2434\xc2\xb179\n\n/\n\n1\'\n\n-\n\n\'\n\n-\n\n, [\n\n-,\n\n*34\n\n......4\n4\n.\n\n74LA9\n\n1-\n\n16\n\nS\n\n4\n\n1\n\n4\n\n7 11"\nT.\n\nI+\n\nIf\n\n4.\n\n2\n\n/41\n\n11,4\n\nA4L4~\n\nI\n\nsts~g\n\nOR\n\n0bb4\n\n-740A2\n\nA~\n\n4LAl 6\n1\n/\n\n45\n\n~\n\n4t4.443\n\nto1\n1\n\n31,.,ib\n\n4AA\n\nl\n3-<k\n\n-1\n700\'.\n70\n\nNI.\n\n1+4\n\n7\n\n6k.\n\n4\n\nfi\n\nfAS\n\nI\n\nm-.\n004\n\n4\n\n1\'S\n<\n\n\'\nA\n\n950\n\nf LSJ0\n..uF\nos4.04\n\n4\n\nTFo\n*b\'/\n\n-44~sa1\n9-4\n\n.4QR0000100100\n*b.49.E20\n\nAL ,-\n\n3$400\n\nI\n\n*."E5flz\n\nRA\n\n\nH7?\n\n-a-~j7os\n\nAfftLA0\n\nFFj\n\nMMIIUA1PAGE I\nPOOR QuA~M\n\nOF\n\n-__\n\n*3 IF\n\n~\'\n\nit\n\n44\n\n~rrIff~ "Ft\n\n~-Jt?3\n\n\n7:-37\n\nAt:\n\nCRA\n\n9\n\n04/0\n\n,-4hipOlO\n\nC~rtAIar4-2\naf37*9\n\n-3oa.1\n-\n\nO\n\nJo41\n\n\'y\'\n\n,Al 7~\n\n7B,\n\n133O7\n\n~\n4)Jh7\n\nvoc\n\nIt\n\nASF\n\'Al\n\n4t,\nso~\n\n---------------------\n\n~~\n\nChJ\'\n\n-~~~~~~Is\n\n-A\n\n-\n\n-----\n\nAv\n\n3391\n\n+SV\n\n4\n\n3\n\n-\n\nI\n\n2\n\n"\n\nI\n\n-I\n\n. .\n\n.\n\n.\n\n~~-5v.\n\n.\n\nZ.ORI\'t..\n\n.\n\ngm .\n2y-jl\n\n_T.\n\n13\n\nAM\n\n...9 1 1 .\n\n0\n\nM9\n\nlo-."\n\nV"\n\n, OVALAfl,\'\n\nI3\n\n4\n\n21\n\n\nR3Is\n\n57\n\n>sr\n\nC,\nA7l\n\n,\',ga\n\nM64s\n\nCi\n\njiR\n\nICA\n\nT/\nLI\n\nA\n\nON\n\n2GGT/t-..\n:3S\nIl+\n\ni~\n\nTIP\n\n~\n\n.\n\nno\n+dS\n\nCOOCK\n\n.or\n\nD~)RECEVER\n\nA\n\nwhr\n\nT.\n\n8~an\n\n41\n\n4\n\n\'x\n\nk F-\n\n.\n\nIt\n\naq\n\nill\n\n-T\n\nw\ni.\nj14\n41\n\nB-M\n\nlei\n\nI\n\nr\n\niL\n\nTI\n\nIII\n\n2\n\n1\n\nl\n\n-\n\nT I\n\nTI 1\n\n6-Ir\n\n=14=\n\nT\n\nF -P\n\n8 ,a\n813\n\nTI\n\n--T44.D\n\nD\nrd\n\nI\n\nIDF POOR QUAU" ,\n\n1,01\n\nIE i\n\n1\n\nN R\n\n1\n\n4\n\n1\n\nr\n\nI\n\nIV\n\nI,,\n\ng\n\n[9\n\n?.B. 3a3\n\n045-0\n\nI ILt1\n\n1,-IT\n\nA~All\n\nr~~~~31\n4*\n\n.Os\n\n....\n\n\nA\n\np\n\n3\n\n___\n\n__\n\n____\n\n____\n\n,\n\n1~"\n\n*1,W5r\n\n___R3.\n\nCR7n\nAS0\n\nSufR\n\nG33\n\n0 .\n\n9.\n\n1\n\n11\n\nS\n\n4\n\n11\n\nD\n\nu\n\nL16\n\nmP~\n\n043631\n\nnob\n\nS26-0__\n\nIll-A\n3?\nst-b\n\n233532\n\n__ _ _ _ _ _ _ ___1,_\n\nr\n\n________________\n-D\n_ _ __ _ _ _ _ _ _ _ __ _ _ _ _ _ _ __ _ _ _ _ _ _ _ "\n\nS~S\n56S\neA4 17t\n4\nZM\n\n31.-o\n\n3\n\nsg~-3\n\nPMEL04hrC~sl\n\nP~24P$\n\natS\nn-Al\n\n~\n\n041\n\n.4~\n2)\n\ne\n\n~\n\n7fC\n\ngee\n\nL)\n\nAo~\n\n(a111/zr\nvtr\n\n9s\n\n-\n\n.\n\nR\n\n~~VIua\n\nfl 6.\nP\n\n8.2K\n\n3355305\n\n~\'Ba4d#:77>\nas,0Qg,1 014,\n0/3,\n\n54815\n\n~~~(As,)(Ass)(MIYMW)\n-5VA,(AYAI7tg\n\n_____\n\n.--\n\n.\n\n.-\n\nI.\n\ntr5\n\n\'4\n\nA/,,.~\nQ.,\n\na~a, oa\n\nPs~H*~\n\n4J\n\n26\'qgS\n\no-PiCzfTaJ\n\n5\n\n4.\n\no,)~\n\nq\n\n~\n\nn\n\nA)\n\nAl\n\n~\n\nAS)\n\n@\'\n\n~a\n\n(S\n\n\'~~)\n\n,\n\n-\n\n,\n\nN\n\nsn\n\n-\n\nt\n\n743\n\n,YS3\n\ns\n\nI\noz,\n\n(A\n\n2,,~~36\n0\n\n0\n\n0\n10\n\n1\n\na-IO)\n0\n\n0\n\na5\n\n8\n\n0\n\nV,1.6-n7\n\n,6\n\n7\n\n6.;a5\n\np71i LA;8) 1.7\n\n(A)\n\nT)53-3l\n\n33)\xc2\xad\n\nO,,,\n\n,\n\nsr,\n\n\'IL\n\n.68 ll,\n\n\'l\n\nI\n\n1\n\nqY~Tw\n\nstU\n\n5\n\nA,~~~\n\n9\n\nta~~~\'\n\'5a\n\na\'I70\n\n~.\n\nr\'\nt\n\ns\n\nM~\n\nto\n\n(\n\n5 r1h\n\nIA.\nM A\'A\n\na\n\nCAW\n\nOr3\n\nORO\n01\n\n14LIY\nq:\n\n:1\n\n1I\n\n~\n\n+1K\n\nJ8\n>rn~s -a\nMe)\n\nq\n\nPs\nGND:T~t-F\n\na7L\n\nA0Z~oc97\n\nT\n\n70Nb(A7\nCa\nu\n0\n\nTh.~\n\n.\n\n~~.r\n\nAaa\xc2\xad\n\n7\n\nMCE\n\nasZ\n\n4tAI1,Z,~,aAq*\n\nIT\'l "I11 1 I I I Ill\n\nP,\n\nST\n8M\n\ntal\n\nya7a\n\nOR\n\nS~ill\n\nA(D\n\n-D\n\nS\n\n.\n\nQ7M\n\n2.\n\n,h_\n\nLD\n\n5\n\nI\n\ne\n\nV\n\n-~~~V\nHI\n\nH\n\n----\n\nI?\n\n0\n\n~\no\'e\n\nY\n\nN\n\nR,;\n\nIn-i\n\n40\n\nGs\n\nTn\n\njo\n\n53\n\n~~0i\n\n1[Nb\n5A\n\n6"--\n\nT15\n\nIi2\n\nI~\n\nBL5\n\n---\n\nl\n\n____\n\niMs\n44\n\n____\n\nMD\n7-6i 42\ni\n\n56\n\n2-k\n\nLq)\n>\n\n\'L~i\n\n75\n9L.5\n\n-\n\nU\n\nto\n\nII\n\n-,\n\nI\n\n2.\n\n660\n17fl,\n\nN_\n7\n\nAE\n33393\n\nT\n"allI\n\nI15a\n\n21tA\n\nL,\n\n7\n\nr7\n\n5\nT/ e\n\nCA\n\nz TAE\n\nHE\n3,\n\n7\n\nNOT\'\n11 C.1\nZ-1,2\n302\nl T ll\nI\'ll Cl .\nLl ;2 -,I"oEsHo.\n\nmFrf-TwE\n\n!.i Ak,\n\n-o-w7F;I ,,,d\n\nRZ\nA7\n\nSl\n\nI\n7-11 6&\n\nM\n\nA-\'\n\n-)SHT\n\nA,\n\n1913)\n\nl\nCRS\nOq -I\nOf-\n\nlco\'\n\n1\nIV4\nRd\n113\nT1311,\n\ne?&Zel o IN\ni?,",\nLo-7-\n\nFAS\nJ\n\nki 11 j\n\n11 11,1111\n\n-------\n\n(N6T\n\n7\n\nUSED)\n\n13\n\n1 1 1\n\n.etGr\n7141\n\nlov\n\n(82)\n\n-1-S\n\nb I)\n(E\n\n4f\xc2\xad\n.10\n\nJlll\n\nCIU\n\nFTIMI TIME\n\nOa-fd\nc\n\n17981\n\nRECEII )\n\n313\nuww\n\n-F-\xc2\xad\n\n.107-9S\n\n(CZO\n\na)\n\ni3\n\n74t11K4\n\nj\n\nOL- la~V~S9\n\nTel\n\nFQUALM\nOFri\n\nFI\n\nOm)\n\nI\n\nPOOR\n\n~\n\nA07122\n-~~~~~~~~~-\n\na~si\n\n0\n\nI1,00303\n\nira\n\n04\n\n0 ___\n\nOr,\n\n~,aGE\n\n.110\n\n,\n\nr\n\nIaV0\n\nE\n\n5\n\nT\n\n\':\n\n11\n\n0\n\n33\n\nI\n\nrnaVv\n\n__\n\n"\n\nO\n\n"\n\nkS\n\nA-\'"\n\no\n\nI\n\na4,,\n\n4\n\n,\n\nQ\n\n\'34\n\n7T/\n\n,\ni\n\n-, __\'5-\'\n,10\n\n4.,5\n\n)RIGINAI4\n\nPA(9\n\nDREIG\n\n(A\n\nIS\n\nPOORlf\n\nt\n\noi-7I\n\n7\n\n)(\n\nLs..\n\nQULI\n\nLUAOL\n\nLAPnoalia~N\n\n(D/\n\nN\n"m\nSI\nVIMEC\n\n.\n\n,rNO.\n\n-t\n\n...\n"....\nR\n\nKEER\n\nAT\n\n0\n\n.\nU9\n....... \n\n\'. \n\n"\':\'\n..\n\n-\n\n0\n\n\n,. .\n\n\nv..\n\n-V\n\n.3 4k d,,)____\n\xe2\x80\xa2\nR,%If%3 \'fRt \xc2\xad \'s.S\nrt\'\nAD 42\n\n.i ,\n\npA .fl, ri\' .\n .\n\n\nov\n\nPOOR~\n\n..\n\n\n*\n\nf\n\n2t\n\n_. ..\n\n\n(As)\n\n3\n\n9\n\n(A23)\n\n,F~\n\ng\n\n-\n\n.\n\n/\n\nU3\n\ne~~\n\n5\n\n00\n\n8\n\n7A~ff\n(A,\n\nOESIG\n4Th\n\nIA\n\niN\n\n4\n\n)\n\n79t(;45\n515529\n\n$R\n\n00\n\n-\n\nGANAR\xc2\xa72\n\n97\n\n0m\n\n-\n\nrl\n\nIs$1\n\nTM~~~\n\n(i\n\n~I\n\nsccn4i5A__\n\n@\n\nall,9z\n\n.2~\n\nI__\'~\n\nzna\n\n00~~~50\n\nQ CCs\n\n&\n\nIlA\n\n9\n\n50s\n-G7\n\n_\n\nio\n\nL3-)1\n\nG\xc2\xad\n\nXIS\n\n~~\n\n~\n\n%(\n~\n$4itaiXoYe AX\n\n5\n\nMI\n\n3X\n\nX\nA\n\nXd *JzXC,\n\n45\n01o,~\n\n-\n\n~SD~\n\n____\n\n__\n\n-\n\n-\n\na\n\nL57\n\n(1\n\n7\n\nIAqs\xc2\xad\n\n-N,145t\n\n2\n\n\'U9__\n\n_\n\n_\n\n-I---\n\nA4\n\n~?O~\n\n____--\n\n~\n\n__\n\nJ4-7K\n\n~"\n\ntrio\n\n5UP N9 FP, Bt3i\n0~~~~~~\nsiriopL\'\n\nM.Mz (AAZ\n\ntA3\n\n&\n\n711\n\n\'7q LS79\n\nL\n\n175\n\n7\n\n-p\n\n~\n\n,((As,)\n\n(A\n\nCLR\n\nCLR\n\n25\n\n()11\n\nfrflic7\n7\'\n\n11111\n\nI\n\na\n\nS15\n\nM7Y\n\n15,\n\n17\n\n7V\n\nI(fl\n\n-.\n\n45\n\n1,\n4\n\nkJ\n\nq-Sv\n_____\n\n77-\n\nRtIO\n\n16 7/A\n\n(f)\n\n405 PD8 RD7 /?P 405 )4045\n\n10\n\n(\n\n)(S1\n\nIA~\nzs\n\nPDO CswI\nRDS RDI90\n\n- .,\n\n(503\n\n"7\n\n~\n\n#0~~\n\nAJ(3\n\nN3, (ii\n\nPN,4RbLI RD013404\n\n7\n\nA\n\n"DR\n\n)(AIXA )\nA\'A\'\n\n44t.\n\n-6,c\'\n\nAC\n\nA6-\'t-.\n\n14\n\n362\nZWTmD-lONPl\n\nY\'\n\n15it\ncgstv\nPp,,J-lJ\n\ntt.\n\nR.\n\nA)\n\n72C305\n\n.1I CO&R2\nL-O\n\nZ\'GGTI25SDS\n046\nON121\n\nPE,2\n\n0\n\n9MA\n\nr 01\n\na\nA\n\nW4Am\n\n03M\n\n7"0\n\n.97\n\nCRO\n\nAlk\n\n11 \'\n2ooit\n\n16\n\n1,,/\n\n15V-\n\nQtSY\n\nA\n\n-.\n\nCIU REqe-IVER\n\n7->\n\n-\n\n-\n\nWW\n\n33\n17 li\xc2\xad\n-\n\n-d4-\xc2\xad\n\nS\n\n-\n\n033-SCALE,4\n....\n\n1.2&4JO\n\nRECIVE\n\n-Al\n\n(9 2s 4s,;4D-0 *\n\n~~j)~1\n\n14A4gtu1\n\n-C\ne\'4\nIS\n\nMIGIN\nOF1\n\nPOORr,\nU\n\n7\n\n-\n\n10\nPIP\n\n,\n\nKJV\n\ntM\'\n\nIf\n\n.--\n\n-31-CA]_<M\n\n15"l-\n\n16\n\nrt\n\n0DRfG)WAPAol IS\n0?POOR\n\nQUALr7\n\n/\n\n\xc2\xae\n\n\xc2\xb1\xc2\xad\n\nIt\n\nEwe\n\nAF4W\n\nzlee\xc2\xae\n\n(A\n\n)\n\n5.1\n\n\'1\n\nITITA\nIAGEIII\nro13r~ff\n\n(Lol~O\nZ3~~~~~\n\n31\n\nds),l\n\nsc-\n\n2\n\n~\n\n~\nis\n\n[)T.~~z/\n\n~\n,D\n\nu4Ia-ot\n\nI!~fT~I~i\n/i\n\nA.\n\n1\n\n:\n\n3\n\nci"\n\nA\n\nI.\n\nUij\n\nVI\n\n/\n\n020\n\nI\n\n7AC o\n\no\n\n.\n\n7\n\n\'H\n\n\'-I\n\n0\n\nI\n\n1\'s1oa\n\nyqc7sy\nLb\n\nT\n\now\n\n7\n\nlI\n\nL\n71\n\nCO\n\nwe\n.\n\nw\n\nz\n\n--\n\n,\n\n91 L5\n\n7\n\xc2\xad\n\n7 )o\n\n~M\n\n3\n\n5\n\nd\n\n\'a\n\n9\n\nal\n7\n\n__\n\n(\n\n,\n\nm\n\n__\n\nJ\n\n..\n\nA\n\n,\n\nT\n\nI. I\n\nI\n\nI\n\nI\n\nI\n\n__\n\n__\n\na\n\n__\n\nc\n\nPi\n\ni ENOW o ]\n\nc.xc\n\n.,~~T\n\nPT\n\nAim\n\n~\n\nU7\n\nS\n\nZ\n\n~\n\n94\n\n07\n\nIAT5)\n\nk\n\nI".\n\ntm.\n\ncwC~mq\n\n~2~s\'Y~C&4\n\n.\n\nU7\n\nW\n\n07\n\n5pwa\n\n50Sfi\n\n051)0\n\nI\n_\n\n___\n\n_\n\n_\n\n8____\n\nI\n\n_\n\n..\n\n_\n\n_\n\nItoO\ntt.cA\n\nI\n\nIL\n\nA\n\n~~\n\nA\n\n131\n\n(A-5)\n\n@80ho\n\nI\n\nSIA\n5171 4151 ")1 )3\n\nII4\n\n15 IVLf3.\n\n8\n\nI\n\n173(\nll\n\n1l1Y 13\n\n1tne 14,\n\n,\n\n4 1\nG\n\n71\n\n9 1\n\n9\n\n1\n\n1&11\ndo\n\ni\n\nt3\n\n41At\n\n) "w, GO\n1\n\nI,\n\n++\n\n1++\nP-04a(Asse\n\n2\n\nm*&\'\n\nII,\n\n1, 0\n\n7r\n\n(Aq5)\n\nIS\n\nI\nt5INH)3\n\n3\n\nZ\n\n~\n\nt4*\n\n_\n\nAsW\n\nIS\xc2\xaeL2,\n\np\n\nh-\n\n(dqfl\n\nbct\n\n(630 0\n\n?6m\n\n+npf\n__sI.\n\n+(\nto55--\n\n-\n\n.11 ""\n\n.-\xc2\xad\n\nt!\n\n+J2++3\n(A\n\n00 (A 2 5)\nitO\xc2\xad\n,\'40\n________\n\n-.....\n(8,7)\n\nAI\n\nU.G2L,,\n\n7\n\n\'9?\n\n3c\'\n053\nA\n\n_ __\n\nn\'\n\n2:\n\nal\nA7\nORIGINAL PAGfl IS,____\n\n0583\n\n7__\n\np\n\n03\n\n_\n\nor POOR WA=I\n\n"++\not~m\n\np\nj+\n\n,trl\n\nm\n\n,C\n\n,r;\n\nA\xc2\xad\n\nm\n\nF-J\n\ny\n\n,-*33393\n\nAsq, A6\n\n"5\n\n6\nE AM kEL\n\nSSn\n\n@~*\n\nz1\n\nzA~\n\nEftwLiAr\n\n02Y17\n\n=\n\n-\n\nii\n\n-\n\nZ6\n\nW3x.3t5rio-\n\n$~m~lT74\n\nW\n~\n\n.a"t\n1dfl\n\nPAf4I574rO4L,\n\nOF~~~~~\n\n3OAQUJY333\n13\n\nYn&\n\n13\n\nF\n\np\n\n(4\n\n&\na/I\'\n\n~~~(PIG\n\nN"A\')\n\n)\n\n-)(A\n\n\xc2\xaes(()A\n\nD\n\nRS\nRa\n\n"\n\n1\n\na\n\n\'-2dL\'~\n\n5t\n\n(A~~s\'\n\n3\n\n?\n\n16J\n\n(A499\n\n/\n\n+-+\'9\n\n11 1\n\n4\n\nxc-\n\n5)\n\n(\n\n,,7\n\nWiU2,\n\n,\n\n,\n\n(An\n\nORa3r\nO~~\n\n(MI~I~L.U27LO\n\nL3fl\n\n47ny\n/S\'\n\n/0\nc~r,\n\n7r\'CVp\n\nt\n\nTI.\n\nwi~\n\nZS\n\n-LP7\n\nnL)\n\nA)\n\nr\'5\'\n\n~\n\n(As\n\nED\n\n0]n\n\n(5\n\n%ii55"\'\n\n~ ~\n\'\'\n\n/\n\n(IZ2\n\n6\n\ni5\n\nioj-\n\nIf\n\nV\n\n-:::" "3,s\n\n7-,\n\n(955)\n\n4LS,95\n\nulq\n45V\n\n(ev)\n0\n\n"D\n\n(,451YA60)\n\nwom\n\nERM\n\nc\'n\n\n(Aq~fl\n\n,,\n\n51\n\n\n5\n\nI\n\nC45s7\n\nG,\n\n@9\n\nQU rq\n\n533\n\n\'\n\n9\n\n3\n\n1\n\n7\n\nII\n\nIrO\n\n\n3\n\n\nZ~i4\'\n&\n\nP\nEL\n\n-233533/\n\n59 ~~4\n\n-\n\noil\n\n(A-,liliYVA\n\nI\xc2\xad\n\n@\n\ns\n\n-\n\n*@~i\n\n6\xc2\xae\xc2\xa9(aar\nG-7-\n\n/2s\xc2\xad\n\nIMtA2I\n(A lk\n\n(-~sc~\n\nle\n\n5o/4\n\n.N\n\n\n"~r647)\nC\n\nm\'r#\n\n=\n\n""\n\nII\n\n--\n\nU1\n\n01\n\n...\n\nll l\n\n[0\n\n..\n\n/\n\ns-u". / m\nA\n\n,\n\nDII]\n\nI\n\n51T\n\n-\n\n.\n\n(ct\n\n-.\n\n/3\n\n,\n\nuPsi\n\n.\n\n.9\nA\n\nI\nA-\'\n\nPAPi\n\n(nsa)\n\nHilln35933\nA\n\n*K.3333333\nS7O~~004--\n\nI I\n\na.~cmn\'\n/1\n\nDEIG\n\nSSn\n\n9T\nfz,\n\nIl47Cyf I\nI\n\'\'74cl\'\n\n2.\n\n/\n\n(6)\nCay)\n\n\xc2\xaeAs\n\nye\nU2i\n\n(35s)\n\nor\n\n@(\n\ntoo\n\nPOR QAQI~J\n(1U24\n\n/Jo\n\nS(\n\nIiL0\n\n57\n\n(015)\n0\n\nA-\n\nILIV\nCOAZ\nFA6\n\n\'\n\nCIAt\n\nN14\n\n-1\n\n-\n\n34N\n\n13\n\nLix\n\nT3(\n\nIz;\n\nI\n\nFM&Ru \xc2\xad\n\nU19\n\n\n10\n\n042\n\nD70\n\nI\n\nT\n\njn-)\n02\' 4a\n\nUL~\n\n~\n\n~\n\n-B\xc2\xad\n\n1\n\n09\n\n~~\n~ U\'~~tfoL ~~~\n4\n\n-.\n\nJ\nS~a\n\nBA\nOR1GST iL\nUAflL\n0 ~ot\n\n_\n\n&tnlso~k~\n_\n\n(3)\n\n&ngt4\n\nU\n\n____~03\n\n~C\'\n\n9-(\nU3d8WVt~\n\n3_\n\ng_\n\n~~~~\'r\n\nF8\n.2\n\nb~\n\n_\n\n6,,\nwL68J~[\n\n11-4__\n\n12\n\nLL_\n\n6S~nofl\n\n_\n\n__\nOAS64 J~~4wd@J\n\nJo/A\n\n1>22*~\n\n*3333s\ni\nasto\n\n1,\n\nLI\n\nL\n4R\n\n/CcrCC\nE\n\n3B4\n\n. 4 7133s\n\nT-9--?\n\n-\n\n-O--\n\n34X .\n\ns\n\n-\xc2\xad\n\n3\'OR\n\n3\nS 4&t\n\n__\n\n_\n\n_\n\n_\n\n_\n\n_\n\n_\n\nw\n\nR66\n\nC83\n\nMV.1\n\nC4 f\nQL,;\xc2\xad\n\n17k\n\n~~~\'~~~~~I~\n_\n\n_\n\n_\n\n_\n\n_\n\nK\n\n_\n\n_\n\n3\n\n;5r\n\n!L-\n\nIM\n\n_\n\n-\n\nsgktli\n\nI\n\nMN\ni\nI / *\n\nS7___\n\nC1 U\n013\n\nI~rI27.\n~\n\nFE)\n\nER\nfP\n41X1-\n\nSUPPLY\nV +-o-r\n\nrcR\n\n3333337~\nN O 3S49(fql\n0E\n\n/J)/\n\n%hkv3\n\nd bt\nU\n\nC.T. U.\n\n644\n\nSR\n\nR44\n\nL\n\n11\n\nSo3\n\n-\n\n41___\nU1\n\n\'62\n\nst z,\xc2\xad\n\n-3\n\n05-?\n\nIse,~icl\n\nseic9\n\nTW\n\n8s-\n\nUA/NCA\n\nb\n\n_____\n\nSA4\n\nt4\n\n6 11\n\n60\n\nO 1r\n\n6g9cc,\n\n+3V\n\nOF POO\n\n(M\n\nLd0,I\n\n~~4\n\nm\n\n\'Iso\n\nel\n\n60\n\n45\n\nj\'ibl9CO\n\nlkC 160\nTIT\n\n90\n\nj\n\nA02.\n\nACTr\nH\n\no\n\nph\n\n~\n\n14,---4M\n\nI\',A\n\nF\n\n,,\n\n$~AV4\n\nCo,\n\nAf4\'\n___T_\nITl\n\nI\nlT-49\n44311\n\nS\n\n\'\n\nAj\n\n\'\'7\n\nso\n\n:\n\n~\n\ncW\'\n\n958. 3339OO?\xc2\xad\n\n~!X)LOQO\n.,Q\xc2\xa37A-M\n\n...\n. ..\n\nU-\n\nII4I\n\n~\n\nM.\'\n\n40#\n\nI\'l\n\nI\n_-\n\nPAGE\n\nqUL\n,OF\n\nI\n\nPOOR\n\n1313,0TA\n\n164\n\nA-;\n\n.C\n\n~l6\n\nl\n\nA\n\ntS!\nIV-Sy.\n\nyitrll\n\n.POOJZ\n\n90\n2415M\n794oZ\n\n4100<\n\nI\n\n-\'sv\n\nplz\n\n4\n\n__________________________*\n5\n_________________f\n\nla7,0\n\nIM-M\n\n0At\n\n____________\n\n33\n\n4.7KA\ni~\n\n.j-37\nA\n\nq\n\nAA\n\n-177\xc2\xb1\n\n,19\n\not\n\n,lK\n\n"15o\n\nyr\xc2\xb13\n\np.~~\n\n+11\n\n*w\n\nN I\n\n4\n\nIf(~ --- -----A ----- p~onono\n\nAIA IF\'CXOLP itt\n&MCb\n\nT\n\n4C1\n\n47______\n\n56\n\n47\n\n2\xc2\xad\n\n-\n\n7\n\nto\n\n7\n\nt\n\n__\n\nZA\xc2\xb1\nt\n\nZ__\n\n\'qULLIZLM\nMAIM\'\'l/\n\n__\n\nI,.\n1261~A&\n\n\'3 eaxO\n\nft\n\nL\n\n/6six\n\n1.RIY\n\n1-01\n\nilE1~Ii2iWPAto\n\nIa\n\nDII)\n\nA\n\n__\n\nQQ~~\n\nUAIYE\nAt )fbfl.\nSn4S\nRD~ 333~X,\n\nLIM\n\nLn"\n\n-0\n\n16\'\n\nAi4\n\nVOM~aAGV\nM-Aw~\n\n0\nqua\n\n4.\n\n1JL\n\nit\n\n7\n\n1,\n\ns3\n\n74\n\nI C\n117\n\n,\n\n4 4\n\ns\n\n\'\n\n4\n\n7\n\ns-t\n\n10~1\n\'\nL\n\n51+-+\n\n_\xc2\xb0++\n\n+Y\n\nM\n\n+\n++\n\n.\n\nm\n\nL\n\nii\n\n,\nop-\n\n,,\n3-?43\nT,\n\nE\nM ,/\nWN\n\n5l-.\n\n1\n\n3-t\n\n3 s ., 1\n\nSX\xc2\xad\n\n13__~>2\n\n5/1-\'\n14-\n\nFRA\n\nMfhhO1t915\n\n4i,\n\ns--i\n\n4A4l\n\n14\n\nI\n\n?fnso\n\n14\n\nLE\'f\n\nU\n_oDOV\n\n_____\n\nIf\n\n-I\n\nT\n\nAAOL06\n\n509)0~ 10M\n\nfin\n\n3.5\n\nI~ T"L\n:09;\n\n--\xc2\xad\n\n.\n\n___\n_8___\n\n_ I_\n_ 9_ ....\n___ -\n\nIf\nq,4\n\n7\n-1\n\n--\n\n41,\nnoP\n_\n\na\n\n6T.,\n\n4\n\n14,In\n\nq\n\n4 0\n\ntC\n\n3\n\n1\nPfO4\n\n45\'\n\nste\n\n_\n\nt\n\n1\n\nA Oj\n\nA\n\n_\n__\n_\'b_\n\n,\n\nO\n-\n\n4r\n\nIIN\n0\n\n.\n\nA6-\n\niiJ1.\n\nO\n\n_\n\nA1\n\'\n\nS.,---\n\nj4~11\n\n-- ILh ,\n\n~\n\xc2\xae4O\xc2\xb1\n\n0\n\n-\n\n0~~~~~0\n\n@\n\nOcI.\n\n_________\n\nr,,\n\n101\n\na,\n\n4j37tL\n\nit0\n\n0I\n\no_\n\n"0 8\n\n\'\n\nI03.\n\n\'-I\nA\nTIM\n\nraD\n\n4V\n44\n\n4\n\n6\n\n20\n\no\n\n4\n\nC\'6\n\n0\n\nV tt o jt\n\n4\n\nM4L50\n\n14\n\n3 lis\n4w\n\n4\n\na\n\n347512\n14\n\n7\n\no\n\n01.\'S\n\nIL7(ID14\n\nw00\n\n2\nJO7\n\n1\n\n134S~\n______~~1\n\n3\n\nSn\n\ni#\n\n6\n\ng~w\n\n,w\n\n4A14\n\n440\n\n\n37\n\n______3_____\n\nAa~\n\n314\n\nftWy\n\nT- *tl\n\n11\n\n4ecsn\n\n14-\n\n4\n\n7BM\n\n10s\n\n333"A2.\n\n1309\n\n+3\n\n7\n\na..C\n\nL\n\n.3 .....\n\nI\n\n3t\n\'I\n\n5\n\n3\n\naxx\n\nQR_\n\nI\n\n.\n\nIq~\n,or-tlv~cwr33\n\nI\n\nIV\n\nIojt\n\n1+8\n\n\'-I~~~~~--\n\n- -i ----------------\n\nj\n\n1\n\n4\n\nOO~4\n\ni4oP,\n\n____\n\n____\n\n_________\n\n47\n\n\nA\'%f3\n\n50V\n\n/4 74LSQo4 14\n\n/\n\n7\n\n\nKS. j33903.\n\n-1\n\n-\n\nESTt\'4\n\n-~\n\nIr~k~i~rto\n\n~b\n\nLp CtS\n\ntp.\n\nFIWOO\n\nS(to\n\n94tTOO\n\nkv~ttat~41\nas.\n\nI\n\npt.\n\nPE~\n\n_____\n- ______\n\nI\nU0417-2i\n\nt\n\nM\'tRtN\n\n_~\n\nilll-i\n4 503$\n\nOk.mai4SC\n\n0t\n05500.\n\nso 030 0-\n\nOtt~i\'*3\n\nnA~\n4\n\nst~o0i~\n\n0\n\n0\n06\n7\n\n0\n\noar\n\not. zaiototz\n\n200\n\n______\n\nDC \'a\nW\n\n30\n\n4O\n\niiAO\n\n\'Ot3t\n\n0\n\nO~tEf&.333703C94\n\n________________________37\n\n--\n\n,,\n\n.\n\n.\n\n-\n\n4\n\nI~ 4452-\n\nI _\n\n.\n\nTwA\n\nR.L4-1G\n\nv-\n\nI\n\n7\n\nG\n\n_\n\n__\n\ni4 6\n\n. ..I_\'\n4\n\nI\n\nI--\n\n-l\n\n3L\n6T1\n\nJ,~\n\n\',\'\n\n4\n\n-,iMF\n\nTh\n\n4,\n\n417\'\n9\n.(D\n\nIQN\n\nS4JC\n\n717\nRtt 339034\n\n\nL\xc2\xad\n\n13.3\n\n--\n\n___\n___\n\n-*\n\n_____\n\n_____\n\n~~~T-\n\n-~\xc2\xad -------- -_\n--\n\n\'\n\n-\xc2\xad --- -\n\n- -\n\n-\n\n0\n\n13i\n\n3\n\n-iI\n\n453\n\n~\n\n3b1\n\n-p ,( S V 3\n*\'\n\n;\n\n6\n\n;\n\n-\n\nj\n\n~\n\n;\n\n-\n\n~\n\nj\n\n-\n\n-\n\n-\n\n_______________\n\niPir~5\n\n51\n\n4jtv\n\n53 %\n\nALt1~tfVt\n\n\'\n\n~\n\n_\n\nd\n\nIi\n\n?\n\n3\n\nI \'t~t\nK~ t\nu ~.\n\n--\n\nQ*\n\n7+ -\n\n\'\n\n33\n\n~\n\n~ .\'\n\n~ f ~s\n\n7\n\nJ 4-\n\nI\n\nSgznf< 175T3 RSISJ\n\nPt\n\n3 34\n\nl\n\n-fa\n\n166\n1\n3\n\n31\n\n3o\n\nM\n\nI,\n\n)1\n\nl\n\n,EOCP\n\n05?\n\n00\n\n00.401\n\n4-Artlt\n\nf\n\nS\n\n0\n\nS\n\nIIe\n\n337\n\n4\n74400\n744507\n7~134"\n\n\'445\n\n0I44.. i\n\n7400.\n\n14\n\n\'7\n\nS.-\n\n14\n\n7\n\n7o\n\nA40\n\nfig\n\n-Co.\n\nEf.C\n\n1,\n50o70S\n\nts333904\n\n____________0,\n\n*\n\n-L5~\n\n4\n\n4\xc2\xad\n\n-\n\n3@P3\n\n3Q6\n\nMTOSI\nSag9\n\n37\n\n33\xc2\xad\n\nu20\n\n13,\n\n1\n\n74L54\n\n4\n\n7\n\n57\n\nit 15, 1\n1\n\nL\'~,st4\nIls.\n\n1 41130 it2\n\nti.\n\n7\n\n4iA\n00\n\nA-\n\n8\n\n-\n\n~\n\n\n43\n\n74\n\nIo\n\nA\n\nrnintchL\n\n-tt\n\ntn,\n\nI\nn\n\nI\n\n.\n\n>~~4-4Z\n\n-~\n\n4K\n\nA-\n\n..\n\nI\n\nI\n\nDISkeI\n\nA4\'~l#\n\n+3OO\n\n150\n\nA~~~~~D\n\nOu\',nbyp\n\n4e4\n\n7\n\nA-6\n19-7- -\n\n--\n\nOW0\'0~\xc2\xb1~cC\n\nU\'\n\n- 83-001L O A\n\n00\xc2\xb1;\n\nC\'\n\n=1\n\nCA.\n\nbo.\n\n+8o,.\n\n4ooo\n\nA\xc2\xad\n05-4\n\nCIA..~I\n\nn______\n\n0C\n\nA0\n-1\nul\n\nL~\n\nE\n\nI17\n\nAC\n\n*00N~~~~6\n\nI\n\nt\n\nV,\n\n-\n\nMb35ojF\n\nA-C\n\xc2\xa3009\n\nk~\n\n0\n\n104\n\n:3 724\n\np~\n\nlo~n3\n\n_______\n\n-\n\nRE.o\n\nIt\n\nS\n\n\xc2\xad\n\n-\n\n-\n\n-\n\n---\n\n-\n\nu\'03M34i&6\n\nno\n\ne4\n\n0\n\n____ "L~~\'\n.\n\nn~j\n_______________\n\nA-i\n\n-.\n\ns,.\n\n0\n\n\'.\n\n.\n\n\'.\n\n0\n\nVA,\n\nr~i\n\n--\n\na0-3,\n\'-oo\n\n\n0\'.\n\n3\n\nPS\n\n\'a\n\n\'3-3\n\n1.\n\n24\n\nH\'~~i\n\nD\n\nq?__\n\nO/CFeUP\nonto\n\noM\n\n15\n\n09\n\nkh\n\n?\n\n- o\n\nn30M\n\nS. 339009\n-\n\n03\n\nAltA\n\nA\'?,\n\nSt~lt\n\n5\n0\nj10\n\n@41\nA-B\n\n002\n5\n\n0015\n\nA\n\na\n5017\n\n~-.~ tlts\n~~~~~~~~~~~,~~~~~~~~~.\n/3\nI\n\n0*\n\nat]\n\ntIB\n\nB\n\'\n\n0032\n\nj\n\n--\n\nU~t/1\nt\'t\n\n4\n\n__\n\n-5\xc2\xad\n\n?t\'574,/4\n\nI4B/a\n\n~\n\n;V\n\nC\naB\n\nIPWIS\n\nl\'t.,r\nasaiU\n\n_\n\nU\nTma\n\n~se 9~ ~\n64,554\n\nepNMO\n118\n\n19\n\nlo\n\nDATA MANAGEMENT SYSTEM\n\nCIU AND DIU\n\nFINAL TECH1NICAL REPORT\nAPPENDIX A\nCIU AND DIU SCHEMATICS\n\n\nPREPARED FOR\n\nNATIONAL AERONAUTICS AND SPACE ADMINISTRATION\n\nGEORGE C.\n\nMARSHALL SPACE FLIGHT CENTER\n\nUNDER CONTRACT\n\nNAS8-29155\n\n\nPREPARED BY\nSCI SYSTEMS, INC.\nOCTOBER, 1975\n\n'