# Reading pref.tcl
# OpenFile C:/Users/Carlton/PDC_Lab/Verilog/TCL_Scripts/FPGA/EdgeA7_Seven_Segment_Display/ch7_3_SevenSegDisp.srcs/sources_1/new/driver7seg.v
