
SEU_EN1_SBC_54016341J.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009260  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000544  08009400  08009400  00019400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009944  08009944  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009944  08009944  00019944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800994c  0800994c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800994c  0800994c  0001994c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009950  08009950  00019950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009954  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a18  200001e0  08009b34  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bf8  08009b34  00024bf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001420d  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e52  00000000  00000000  0003441d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00037270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f18  00000000  00000000  000382a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d10  00000000  00000000  000391b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012079  00000000  00000000  00051ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d397  00000000  00000000  00063f41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001012d8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000537c  00000000  00000000  00101328  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080093e8 	.word	0x080093e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080093e8 	.word	0x080093e8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <put_leds>:
 *      Author: sbrot
 */

#include "HW.h"

void put_leds(uint8_t dato){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]

	if (dato&0x01)
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	f003 0301 	and.w	r3, r3, #1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d005      	beq.n	8000f7c <put_leds+0x20>
		  HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_SET);
 8000f70:	2201      	movs	r2, #1
 8000f72:	2110      	movs	r1, #16
 8000f74:	4845      	ldr	r0, [pc, #276]	; (800108c <put_leds+0x130>)
 8000f76:	f001 fe69 	bl	8002c4c <HAL_GPIO_WritePin>
 8000f7a:	e004      	b.n	8000f86 <put_leds+0x2a>
	else
		  HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2110      	movs	r1, #16
 8000f80:	4842      	ldr	r0, [pc, #264]	; (800108c <put_leds+0x130>)
 8000f82:	f001 fe63 	bl	8002c4c <HAL_GPIO_WritePin>

	if (dato&0x02)
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	f003 0302 	and.w	r3, r3, #2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d006      	beq.n	8000f9e <put_leds+0x42>
			  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f96:	483d      	ldr	r0, [pc, #244]	; (800108c <put_leds+0x130>)
 8000f98:	f001 fe58 	bl	8002c4c <HAL_GPIO_WritePin>
 8000f9c:	e005      	b.n	8000faa <put_leds+0x4e>
		else
			  HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa4:	4839      	ldr	r0, [pc, #228]	; (800108c <put_leds+0x130>)
 8000fa6:	f001 fe51 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato&0x04)
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	f003 0304 	and.w	r3, r3, #4
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d006      	beq.n	8000fc2 <put_leds+0x66>
				  HAL_GPIO_WritePin(GPIOA, LED3_Pin, GPIO_PIN_SET);
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fba:	4835      	ldr	r0, [pc, #212]	; (8001090 <put_leds+0x134>)
 8000fbc:	f001 fe46 	bl	8002c4c <HAL_GPIO_WritePin>
 8000fc0:	e005      	b.n	8000fce <put_leds+0x72>
			else
				  HAL_GPIO_WritePin(GPIOA, LED3_Pin, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc8:	4831      	ldr	r0, [pc, #196]	; (8001090 <put_leds+0x134>)
 8000fca:	f001 fe3f 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato&0x08)
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d005      	beq.n	8000fe4 <put_leds+0x88>
				  HAL_GPIO_WritePin(GPIOB, LED4_Pin, GPIO_PIN_SET);
 8000fd8:	2201      	movs	r2, #1
 8000fda:	2120      	movs	r1, #32
 8000fdc:	482b      	ldr	r0, [pc, #172]	; (800108c <put_leds+0x130>)
 8000fde:	f001 fe35 	bl	8002c4c <HAL_GPIO_WritePin>
 8000fe2:	e004      	b.n	8000fee <put_leds+0x92>
			else
				  HAL_GPIO_WritePin(GPIOB, LED4_Pin, GPIO_PIN_RESET);
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	2120      	movs	r1, #32
 8000fe8:	4828      	ldr	r0, [pc, #160]	; (800108c <put_leds+0x130>)
 8000fea:	f001 fe2f 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato&0x10)
 8000fee:	79fb      	ldrb	r3, [r7, #7]
 8000ff0:	f003 0310 	and.w	r3, r3, #16
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d005      	beq.n	8001004 <put_leds+0xa8>
				  HAL_GPIO_WritePin(GPIOB, LED5_Pin, GPIO_PIN_SET);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2108      	movs	r1, #8
 8000ffc:	4823      	ldr	r0, [pc, #140]	; (800108c <put_leds+0x130>)
 8000ffe:	f001 fe25 	bl	8002c4c <HAL_GPIO_WritePin>
 8001002:	e004      	b.n	800100e <put_leds+0xb2>
			else
				  HAL_GPIO_WritePin(GPIOB, LED5_Pin, GPIO_PIN_RESET);
 8001004:	2200      	movs	r2, #0
 8001006:	2108      	movs	r1, #8
 8001008:	4820      	ldr	r0, [pc, #128]	; (800108c <put_leds+0x130>)
 800100a:	f001 fe1f 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato&0x20)
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	f003 0320 	and.w	r3, r3, #32
 8001014:	2b00      	cmp	r3, #0
 8001016:	d005      	beq.n	8001024 <put_leds+0xc8>
				  HAL_GPIO_WritePin(GPIOA, LED6_Pin, GPIO_PIN_SET);
 8001018:	2201      	movs	r2, #1
 800101a:	2140      	movs	r1, #64	; 0x40
 800101c:	481c      	ldr	r0, [pc, #112]	; (8001090 <put_leds+0x134>)
 800101e:	f001 fe15 	bl	8002c4c <HAL_GPIO_WritePin>
 8001022:	e004      	b.n	800102e <put_leds+0xd2>
			else
				  HAL_GPIO_WritePin(GPIOA, LED6_Pin, GPIO_PIN_RESET);
 8001024:	2200      	movs	r2, #0
 8001026:	2140      	movs	r1, #64	; 0x40
 8001028:	4819      	ldr	r0, [pc, #100]	; (8001090 <put_leds+0x134>)
 800102a:	f001 fe0f 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato&0x40)
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001034:	2b00      	cmp	r3, #0
 8001036:	d005      	beq.n	8001044 <put_leds+0xe8>
				  HAL_GPIO_WritePin(GPIOB, LED7_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2101      	movs	r1, #1
 800103c:	4813      	ldr	r0, [pc, #76]	; (800108c <put_leds+0x130>)
 800103e:	f001 fe05 	bl	8002c4c <HAL_GPIO_WritePin>
 8001042:	e004      	b.n	800104e <put_leds+0xf2>
			else
				  HAL_GPIO_WritePin(GPIOB, LED7_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2101      	movs	r1, #1
 8001048:	4810      	ldr	r0, [pc, #64]	; (800108c <put_leds+0x130>)
 800104a:	f001 fdff 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato&0x80)
 800104e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001052:	2b00      	cmp	r3, #0
 8001054:	da05      	bge.n	8001062 <put_leds+0x106>
				  HAL_GPIO_WritePin(GPIOA, LED8_Pin, GPIO_PIN_SET);
 8001056:	2201      	movs	r2, #1
 8001058:	2120      	movs	r1, #32
 800105a:	480d      	ldr	r0, [pc, #52]	; (8001090 <put_leds+0x134>)
 800105c:	f001 fdf6 	bl	8002c4c <HAL_GPIO_WritePin>
 8001060:	e004      	b.n	800106c <put_leds+0x110>
			else
				  HAL_GPIO_WritePin(GPIOA, LED8_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	2120      	movs	r1, #32
 8001066:	480a      	ldr	r0, [pc, #40]	; (8001090 <put_leds+0x134>)
 8001068:	f001 fdf0 	bl	8002c4c <HAL_GPIO_WritePin>
	if (dato == 0) {
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d107      	bne.n	8001082 <put_leds+0x126>
		put_leds(1);
 8001072:	2001      	movs	r0, #1
 8001074:	f7ff ff72 	bl	8000f5c <put_leds>
		HAL_GPIO_WritePin(GPIOB, LED1_Pin, GPIO_PIN_RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2110      	movs	r1, #16
 800107c:	4803      	ldr	r0, [pc, #12]	; (800108c <put_leds+0x130>)
 800107e:	f001 fde5 	bl	8002c4c <HAL_GPIO_WritePin>
	}
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40020400 	.word	0x40020400
 8001090:	40020000 	.word	0x40020000

08001094 <ConvertidorA_D>:
	} else if (value <= (3.3*7/8)) {
		put_leds(255);
	}
}

uint32_t ConvertidorA_D(uint8_t channel) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b088      	sub	sp, #32
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	71fb      	strb	r3, [r7, #7]
	uint32_t valueAD;
	ADC_ChannelConfTypeDef sConfig;
	switch(channel) {
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	2b04      	cmp	r3, #4
 80010a2:	d014      	beq.n	80010ce <ConvertidorA_D+0x3a>
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	dc19      	bgt.n	80010dc <ConvertidorA_D+0x48>
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <ConvertidorA_D+0x1e>
 80010ac:	2b01      	cmp	r3, #1
 80010ae:	d007      	beq.n	80010c0 <ConvertidorA_D+0x2c>
 80010b0:	e014      	b.n	80010dc <ConvertidorA_D+0x48>
	case 0:
		//sensor de luz
		sConfig.Channel = ADC_CHANNEL_0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
				sConfig.Rank = 1;
 80010b6:	2301      	movs	r3, #1
 80010b8:	613b      	str	r3, [r7, #16]
				sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010ba:	2300      	movs	r3, #0
 80010bc:	617b      	str	r3, [r7, #20]
				break;
 80010be:	e00d      	b.n	80010dc <ConvertidorA_D+0x48>
	case 1:
			//sensor de temp
			sConfig.Channel = ADC_CHANNEL_1;
 80010c0:	2301      	movs	r3, #1
 80010c2:	60fb      	str	r3, [r7, #12]
					sConfig.Rank = 1;
 80010c4:	2301      	movs	r3, #1
 80010c6:	613b      	str	r3, [r7, #16]
					sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
					break;
 80010cc:	e006      	b.n	80010dc <ConvertidorA_D+0x48>
	case 4:
			sConfig.Channel = ADC_CHANNEL_4;
 80010ce:	2304      	movs	r3, #4
 80010d0:	60fb      	str	r3, [r7, #12]
			sConfig.Rank = 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	613b      	str	r3, [r7, #16]
			sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010d6:	2300      	movs	r3, #0
 80010d8:	617b      	str	r3, [r7, #20]
			break;
 80010da:	bf00      	nop
	}
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80010dc:	f107 030c 	add.w	r3, r7, #12
 80010e0:	4619      	mov	r1, r3
 80010e2:	480a      	ldr	r0, [pc, #40]	; (800110c <ConvertidorA_D+0x78>)
 80010e4:	f001 f902 	bl	80022ec <HAL_ADC_ConfigChannel>

	HAL_ADC_Start(&hadc1);
 80010e8:	4808      	ldr	r0, [pc, #32]	; (800110c <ConvertidorA_D+0x78>)
 80010ea:	f000 ffb3 	bl	8002054 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 10000);
 80010ee:	f242 7110 	movw	r1, #10000	; 0x2710
 80010f2:	4806      	ldr	r0, [pc, #24]	; (800110c <ConvertidorA_D+0x78>)
 80010f4:	f001 f862 	bl	80021bc <HAL_ADC_PollForConversion>
	valueAD=HAL_ADC_GetValue(&hadc1);
 80010f8:	4804      	ldr	r0, [pc, #16]	; (800110c <ConvertidorA_D+0x78>)
 80010fa:	f001 f8ea 	bl	80022d2 <HAL_ADC_GetValue>
 80010fe:	61f8      	str	r0, [r7, #28]
	return valueAD;
 8001100:	69fb      	ldr	r3, [r7, #28]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	200001fc 	.word	0x200001fc

08001110 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	e00b      	b.n	800113a <_write+0x2a>
		HAL_UART_Transmit(&huart2, (uint8_t*) ptr++, 1, 1000);
 8001122:	68b9      	ldr	r1, [r7, #8]
 8001124:	1c4b      	adds	r3, r1, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800112c:	2201      	movs	r2, #1
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <_write+0x3c>)
 8001130:	f002 fa8b 	bl	800364a <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3301      	adds	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697a      	ldr	r2, [r7, #20]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	429a      	cmp	r2, r3
 8001140:	dbef      	blt.n	8001122 <_write+0x12>
	}
	return len;
 8001142:	687b      	ldr	r3, [r7, #4]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000244 	.word	0x20000244

08001150 <setOffAlarm>:

void setOffAlarm(float value, float trigger) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	ed87 0a01 	vstr	s0, [r7, #4]
 800115a:	edc7 0a00 	vstr	s1, [r7]
	if (value > trigger ) {
 800115e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001162:	edd7 7a00 	vldr	s15, [r7]
 8001166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116e:	dd05      	ble.n	800117c <setOffAlarm+0x2c>
	 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_SET);
 8001170:	2201      	movs	r2, #1
 8001172:	2180      	movs	r1, #128	; 0x80
 8001174:	4806      	ldr	r0, [pc, #24]	; (8001190 <setOffAlarm+0x40>)
 8001176:	f001 fd69 	bl	8002c4c <HAL_GPIO_WritePin>
	} else {
	 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
	}
}
 800117a:	e004      	b.n	8001186 <setOffAlarm+0x36>
	 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
 800117c:	2200      	movs	r2, #0
 800117e:	2180      	movs	r1, #128	; 0x80
 8001180:	4803      	ldr	r0, [pc, #12]	; (8001190 <setOffAlarm+0x40>)
 8001182:	f001 fd63 	bl	8002c4c <HAL_GPIO_WritePin>
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40020000 	.word	0x40020000

08001194 <turnOnLeds>:

void turnOnLeds(float value) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	ed87 0a01 	vstr	s0, [r7, #4]
	float div = 3.3/8;
 800119e:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <turnOnLeds+0x100>)
 80011a0:	60fb      	str	r3, [r7, #12]
	if (value <= div) {
 80011a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80011a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80011aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	d803      	bhi.n	80011bc <turnOnLeds+0x28>
		put_leds(1);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f7ff fed1 	bl	8000f5c <put_leds>
	} else if (value <= div*7) {
		put_leds(127);
	} else {
		put_leds(255);
	}
}
 80011ba:	e066      	b.n	800128a <turnOnLeds+0xf6>
	} else if (value <= div*2) {
 80011bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80011c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80011c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d0:	d803      	bhi.n	80011da <turnOnLeds+0x46>
		put_leds(3);
 80011d2:	2003      	movs	r0, #3
 80011d4:	f7ff fec2 	bl	8000f5c <put_leds>
}
 80011d8:	e057      	b.n	800128a <turnOnLeds+0xf6>
	} else if (value <= div*3) {
 80011da:	edd7 7a03 	vldr	s15, [r7, #12]
 80011de:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80011e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011e6:	ed97 7a01 	vldr	s14, [r7, #4]
 80011ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f2:	d803      	bhi.n	80011fc <turnOnLeds+0x68>
		put_leds(7);
 80011f4:	2007      	movs	r0, #7
 80011f6:	f7ff feb1 	bl	8000f5c <put_leds>
}
 80011fa:	e046      	b.n	800128a <turnOnLeds+0xf6>
	} else if (value <= div*4) {
 80011fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001200:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001208:	ed97 7a01 	vldr	s14, [r7, #4]
 800120c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001214:	d803      	bhi.n	800121e <turnOnLeds+0x8a>
		put_leds(15);
 8001216:	200f      	movs	r0, #15
 8001218:	f7ff fea0 	bl	8000f5c <put_leds>
}
 800121c:	e035      	b.n	800128a <turnOnLeds+0xf6>
	} else if (value <= div*5) {
 800121e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001222:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001226:	ee67 7a87 	vmul.f32	s15, s15, s14
 800122a:	ed97 7a01 	vldr	s14, [r7, #4]
 800122e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001236:	d803      	bhi.n	8001240 <turnOnLeds+0xac>
		put_leds(31);
 8001238:	201f      	movs	r0, #31
 800123a:	f7ff fe8f 	bl	8000f5c <put_leds>
}
 800123e:	e024      	b.n	800128a <turnOnLeds+0xf6>
	} else if (value <= div*6) {
 8001240:	edd7 7a03 	vldr	s15, [r7, #12]
 8001244:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8001248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800124c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001250:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001258:	d803      	bhi.n	8001262 <turnOnLeds+0xce>
		put_leds(63);
 800125a:	203f      	movs	r0, #63	; 0x3f
 800125c:	f7ff fe7e 	bl	8000f5c <put_leds>
}
 8001260:	e013      	b.n	800128a <turnOnLeds+0xf6>
	} else if (value <= div*7) {
 8001262:	edd7 7a03 	vldr	s15, [r7, #12]
 8001266:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 800126a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800126e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127a:	d803      	bhi.n	8001284 <turnOnLeds+0xf0>
		put_leds(127);
 800127c:	207f      	movs	r0, #127	; 0x7f
 800127e:	f7ff fe6d 	bl	8000f5c <put_leds>
}
 8001282:	e002      	b.n	800128a <turnOnLeds+0xf6>
		put_leds(255);
 8001284:	20ff      	movs	r0, #255	; 0xff
 8001286:	f7ff fe69 	bl	8000f5c <put_leds>
}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	3ed33333 	.word	0x3ed33333

08001298 <turnOnLedsTemp>:

void turnOnLedsTemp(float initValue, float currentValue) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	ed87 0a01 	vstr	s0, [r7, #4]
 80012a2:	edc7 0a00 	vstr	s1, [r7]
	float div = 0.04;
 80012a6:	4b53      	ldr	r3, [pc, #332]	; (80013f4 <turnOnLedsTemp+0x15c>)
 80012a8:	60fb      	str	r3, [r7, #12]
	printf(" div value %.2f\n", (initValue + (div*2)));
 80012aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80012ae:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ba:	ee17 0a90 	vmov	r0, s15
 80012be:	f7ff f94b 	bl	8000558 <__aeabi_f2d>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	484c      	ldr	r0, [pc, #304]	; (80013f8 <turnOnLedsTemp+0x160>)
 80012c8:	f005 ff62 	bl	8007190 <iprintf>
	if (currentValue <= (initValue + div)) {
 80012cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80012d0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d8:	ed97 7a00 	vldr	s14, [r7]
 80012dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e4:	d803      	bhi.n	80012ee <turnOnLedsTemp+0x56>
		put_leds(1);
 80012e6:	2001      	movs	r0, #1
 80012e8:	f7ff fe38 	bl	8000f5c <put_leds>
	} else if (currentValue <= (initValue + (div*7))) {
		put_leds(127);
	} else {
		put_leds(255);
	}
}
 80012ec:	e07e      	b.n	80013ec <turnOnLedsTemp+0x154>
	} else if (currentValue <= (initValue + (div*2))) {
 80012ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80012f2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80012f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	ed97 7a00 	vldr	s14, [r7]
 8001302:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130a:	d803      	bhi.n	8001314 <turnOnLedsTemp+0x7c>
		put_leds(3);
 800130c:	2003      	movs	r0, #3
 800130e:	f7ff fe25 	bl	8000f5c <put_leds>
}
 8001312:	e06b      	b.n	80013ec <turnOnLedsTemp+0x154>
	} else if (currentValue <= (initValue + (div*3))) {
 8001314:	edd7 7a03 	vldr	s15, [r7, #12]
 8001318:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800131c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001320:	edd7 7a01 	vldr	s15, [r7, #4]
 8001324:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001328:	ed97 7a00 	vldr	s14, [r7]
 800132c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001334:	d803      	bhi.n	800133e <turnOnLedsTemp+0xa6>
		put_leds(7);
 8001336:	2007      	movs	r0, #7
 8001338:	f7ff fe10 	bl	8000f5c <put_leds>
}
 800133c:	e056      	b.n	80013ec <turnOnLedsTemp+0x154>
	} else if (currentValue <= (initValue + (div*4))) {
 800133e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001342:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001346:	ee27 7a87 	vmul.f32	s14, s15, s14
 800134a:	edd7 7a01 	vldr	s15, [r7, #4]
 800134e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001352:	ed97 7a00 	vldr	s14, [r7]
 8001356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d803      	bhi.n	8001368 <turnOnLedsTemp+0xd0>
		put_leds(15);
 8001360:	200f      	movs	r0, #15
 8001362:	f7ff fdfb 	bl	8000f5c <put_leds>
}
 8001366:	e041      	b.n	80013ec <turnOnLedsTemp+0x154>
	} else if (currentValue <= (initValue + (div*5))) {
 8001368:	edd7 7a03 	vldr	s15, [r7, #12]
 800136c:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001370:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001374:	edd7 7a01 	vldr	s15, [r7, #4]
 8001378:	ee77 7a27 	vadd.f32	s15, s14, s15
 800137c:	ed97 7a00 	vldr	s14, [r7]
 8001380:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001388:	d803      	bhi.n	8001392 <turnOnLedsTemp+0xfa>
		put_leds(31);
 800138a:	201f      	movs	r0, #31
 800138c:	f7ff fde6 	bl	8000f5c <put_leds>
}
 8001390:	e02c      	b.n	80013ec <turnOnLedsTemp+0x154>
	} else if (currentValue <= (initValue + (div*6))) {
 8001392:	edd7 7a03 	vldr	s15, [r7, #12]
 8001396:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 800139a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a6:	ed97 7a00 	vldr	s14, [r7]
 80013aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b2:	d803      	bhi.n	80013bc <turnOnLedsTemp+0x124>
		put_leds(63);
 80013b4:	203f      	movs	r0, #63	; 0x3f
 80013b6:	f7ff fdd1 	bl	8000f5c <put_leds>
}
 80013ba:	e017      	b.n	80013ec <turnOnLedsTemp+0x154>
	} else if (currentValue <= (initValue + (div*7))) {
 80013bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80013c0:	eeb1 7a0c 	vmov.f32	s14, #28	; 0x40e00000  7.0
 80013c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d0:	ed97 7a00 	vldr	s14, [r7]
 80013d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013dc:	d803      	bhi.n	80013e6 <turnOnLedsTemp+0x14e>
		put_leds(127);
 80013de:	207f      	movs	r0, #127	; 0x7f
 80013e0:	f7ff fdbc 	bl	8000f5c <put_leds>
}
 80013e4:	e002      	b.n	80013ec <turnOnLedsTemp+0x154>
		put_leds(255);
 80013e6:	20ff      	movs	r0, #255	; 0xff
 80013e8:	f7ff fdb8 	bl	8000f5c <put_leds>
}
 80013ec:	bf00      	nop
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	3d23d70a 	.word	0x3d23d70a
 80013f8:	08009418 	.word	0x08009418
 80013fc:	00000000 	.word	0x00000000

08001400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b098      	sub	sp, #96	; 0x60
 8001404:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001406:	f000 fd6f 	bl	8001ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800140a:	f000 fa13 	bl	8001834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800140e:	f000 faf7 	bl	8001a00 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001412:	f000 facb 	bl	80019ac <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001416:	f000 fa77 	bl	8001908 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  printf("PRJ: %s, Date: %s\r\n", "mi proyecto", __TIME__);
 800141a:	4aa5      	ldr	r2, [pc, #660]	; (80016b0 <main+0x2b0>)
 800141c:	49a5      	ldr	r1, [pc, #660]	; (80016b4 <main+0x2b4>)
 800141e:	48a6      	ldr	r0, [pc, #664]	; (80016b8 <main+0x2b8>)
 8001420:	f005 feb6 	bl	8007190 <iprintf>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001424:	f002 fcba 	bl	8003d9c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001428:	4aa4      	ldr	r2, [pc, #656]	; (80016bc <main+0x2bc>)
 800142a:	2100      	movs	r1, #0
 800142c:	48a4      	ldr	r0, [pc, #656]	; (80016c0 <main+0x2c0>)
 800142e:	f002 fcff 	bl	8003e30 <osThreadNew>
 8001432:	4603      	mov	r3, r0
 8001434:	4aa3      	ldr	r2, [pc, #652]	; (80016c4 <main+0x2c4>)
 8001436:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8001438:	4aa3      	ldr	r2, [pc, #652]	; (80016c8 <main+0x2c8>)
 800143a:	2100      	movs	r1, #0
 800143c:	48a3      	ldr	r0, [pc, #652]	; (80016cc <main+0x2cc>)
 800143e:	f002 fcf7 	bl	8003e30 <osThreadNew>
 8001442:	4603      	mov	r3, r0
 8001444:	4aa2      	ldr	r2, [pc, #648]	; (80016d0 <main+0x2d0>)
 8001446:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001448:	f002 fccc 	bl	8003de4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  GPIO_PinState leftButtonState = GPIO_PIN_SET;
 800144c:	2301      	movs	r3, #1
 800144e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  GPIO_PinState rightButtonState = GPIO_PIN_SET;
 8001452:	2301      	movs	r3, #1
 8001454:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
  int sensor = 0; //0 = LDR || 1 = NTC
 8001458:	2300      	movs	r3, #0
 800145a:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t valuePot = ConvertidorA_D(4);
 800145c:	2004      	movs	r0, #4
 800145e:	f7ff fe19 	bl	8001094 <ConvertidorA_D>
 8001462:	4603      	mov	r3, r0
 8001464:	633b      	str	r3, [r7, #48]	; 0x30
  float lastPot = ((valuePot * 3.3)/4095.0);
 8001466:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001468:	f7ff f854 	bl	8000514 <__aeabi_ui2d>
 800146c:	a38a      	add	r3, pc, #552	; (adr r3, 8001698 <main+0x298>)
 800146e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001472:	f7ff f8c9 	bl	8000608 <__aeabi_dmul>
 8001476:	4602      	mov	r2, r0
 8001478:	460b      	mov	r3, r1
 800147a:	4610      	mov	r0, r2
 800147c:	4619      	mov	r1, r3
 800147e:	a388      	add	r3, pc, #544	; (adr r3, 80016a0 <main+0x2a0>)
 8001480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001484:	f7ff f9ea 	bl	800085c <__aeabi_ddiv>
 8001488:	4602      	mov	r2, r0
 800148a:	460b      	mov	r3, r1
 800148c:	4610      	mov	r0, r2
 800148e:	4619      	mov	r1, r3
 8001490:	f7ff fb92 	bl	8000bb8 <__aeabi_d2f>
 8001494:	4603      	mov	r3, r0
 8001496:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t tempInit = ConvertidorA_D(1);
 8001498:	2001      	movs	r0, #1
 800149a:	f7ff fdfb 	bl	8001094 <ConvertidorA_D>
 800149e:	4603      	mov	r3, r0
 80014a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  float initTempValue = ((4096-tempInit)*3.3)/4095;
 80014a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014a4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff f833 	bl	8000514 <__aeabi_ui2d>
 80014ae:	a37a      	add	r3, pc, #488	; (adr r3, 8001698 <main+0x298>)
 80014b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b4:	f7ff f8a8 	bl	8000608 <__aeabi_dmul>
 80014b8:	4602      	mov	r2, r0
 80014ba:	460b      	mov	r3, r1
 80014bc:	4610      	mov	r0, r2
 80014be:	4619      	mov	r1, r3
 80014c0:	a377      	add	r3, pc, #476	; (adr r3, 80016a0 <main+0x2a0>)
 80014c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c6:	f7ff f9c9 	bl	800085c <__aeabi_ddiv>
 80014ca:	4602      	mov	r2, r0
 80014cc:	460b      	mov	r3, r1
 80014ce:	4610      	mov	r0, r2
 80014d0:	4619      	mov	r1, r3
 80014d2:	f7ff fb71 	bl	8000bb8 <__aeabi_d2f>
 80014d6:	4603      	mov	r3, r0
 80014d8:	62bb      	str	r3, [r7, #40]	; 0x28
  float trigger = lastPot;
 80014da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014dc:	64bb      	str	r3, [r7, #72]	; 0x48
  while (1)
  {
	 //Choose sensor
	 GPIO_PinState lbCurrentState = HAL_GPIO_ReadPin(BTN2_GPIO_Port, BTN2_Pin);
 80014de:	2140      	movs	r1, #64	; 0x40
 80014e0:	487c      	ldr	r0, [pc, #496]	; (80016d4 <main+0x2d4>)
 80014e2:	f001 fb9b 	bl	8002c1c <HAL_GPIO_ReadPin>
 80014e6:	4603      	mov	r3, r0
 80014e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	 if(leftButtonState != lbCurrentState && lbCurrentState == GPIO_PIN_RESET) {
 80014ec:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80014f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d006      	beq.n	8001506 <main+0x106>
 80014f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <main+0x106>
		  leftButtonState = GPIO_PIN_RESET;
 8001500:	2300      	movs	r3, #0
 8001502:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	 }

	 if(leftButtonState != lbCurrentState && lbCurrentState == GPIO_PIN_SET) {
 8001506:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800150a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800150e:	429a      	cmp	r2, r3
 8001510:	d014      	beq.n	800153c <main+0x13c>
 8001512:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001516:	2b01      	cmp	r3, #1
 8001518:	d110      	bne.n	800153c <main+0x13c>
		 leftButtonState = GPIO_PIN_SET;
 800151a:	2301      	movs	r3, #1
 800151c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		 if (sensor == 0) {
 8001520:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001522:	2b00      	cmp	r3, #0
 8001524:	d105      	bne.n	8001532 <main+0x132>
			 printf("changing to NTC\r\n");
 8001526:	486c      	ldr	r0, [pc, #432]	; (80016d8 <main+0x2d8>)
 8001528:	f005 feb8 	bl	800729c <puts>
			 sensor = 1;
 800152c:	2301      	movs	r3, #1
 800152e:	653b      	str	r3, [r7, #80]	; 0x50
 8001530:	e004      	b.n	800153c <main+0x13c>
		 } else {
			 printf("changing to LDR\r\n");
 8001532:	486a      	ldr	r0, [pc, #424]	; (80016dc <main+0x2dc>)
 8001534:	f005 feb2 	bl	800729c <puts>
			 sensor = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	653b      	str	r3, [r7, #80]	; 0x50
	 }



	 //LIGHT SENSOR
	 if (sensor == 0) {
 800153c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800153e:	2b00      	cmp	r3, #0
 8001540:	f040 80e9 	bne.w	8001716 <main+0x316>
		 uint32_t valueADLum = ConvertidorA_D(0);
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff fda5 	bl	8001094 <ConvertidorA_D>
 800154a:	4603      	mov	r3, r0
 800154c:	623b      	str	r3, [r7, #32]
		 float valueBigLum = 4096-valueADLum;
 800154e:	6a3b      	ldr	r3, [r7, #32]
 8001550:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8001554:	ee07 3a90 	vmov	s15, r3
 8001558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800155c:	edc7 7a07 	vstr	s15, [r7, #28]
		 float lumValue = (valueBigLum*3.3)/4095;
 8001560:	69f8      	ldr	r0, [r7, #28]
 8001562:	f7fe fff9 	bl	8000558 <__aeabi_f2d>
 8001566:	a34c      	add	r3, pc, #304	; (adr r3, 8001698 <main+0x298>)
 8001568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156c:	f7ff f84c 	bl	8000608 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	a349      	add	r3, pc, #292	; (adr r3, 80016a0 <main+0x2a0>)
 800157a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157e:	f7ff f96d 	bl	800085c <__aeabi_ddiv>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fb15 	bl	8000bb8 <__aeabi_d2f>
 800158e:	4603      	mov	r3, r0
 8001590:	61bb      	str	r3, [r7, #24]
		 printf("Value de la luz %.2f \r\n", lumValue);
 8001592:	69b8      	ldr	r0, [r7, #24]
 8001594:	f7fe ffe0 	bl	8000558 <__aeabi_f2d>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4850      	ldr	r0, [pc, #320]	; (80016e0 <main+0x2e0>)
 800159e:	f005 fdf7 	bl	8007190 <iprintf>
		 turnOnLeds(lumValue);
 80015a2:	ed97 0a06 	vldr	s0, [r7, #24]
 80015a6:	f7ff fdf5 	bl	8001194 <turnOnLeds>

		 //set trigger
		 uint32_t valuePot = ConvertidorA_D(4);
 80015aa:	2004      	movs	r0, #4
 80015ac:	f7ff fd72 	bl	8001094 <ConvertidorA_D>
 80015b0:	4603      	mov	r3, r0
 80015b2:	617b      	str	r3, [r7, #20]
		 float currentPot = ((valuePot * 3.3)/4095.0);
 80015b4:	6978      	ldr	r0, [r7, #20]
 80015b6:	f7fe ffad 	bl	8000514 <__aeabi_ui2d>
 80015ba:	a337      	add	r3, pc, #220	; (adr r3, 8001698 <main+0x298>)
 80015bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015c0:	f7ff f822 	bl	8000608 <__aeabi_dmul>
 80015c4:	4602      	mov	r2, r0
 80015c6:	460b      	mov	r3, r1
 80015c8:	4610      	mov	r0, r2
 80015ca:	4619      	mov	r1, r3
 80015cc:	a334      	add	r3, pc, #208	; (adr r3, 80016a0 <main+0x2a0>)
 80015ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d2:	f7ff f943 	bl	800085c <__aeabi_ddiv>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4610      	mov	r0, r2
 80015dc:	4619      	mov	r1, r3
 80015de:	f7ff faeb 	bl	8000bb8 <__aeabi_d2f>
 80015e2:	4603      	mov	r3, r0
 80015e4:	613b      	str	r3, [r7, #16]
		 printf("Value del pot %.2f \r\n", currentPot);
 80015e6:	6938      	ldr	r0, [r7, #16]
 80015e8:	f7fe ffb6 	bl	8000558 <__aeabi_f2d>
 80015ec:	4602      	mov	r2, r0
 80015ee:	460b      	mov	r3, r1
 80015f0:	483c      	ldr	r0, [pc, #240]	; (80016e4 <main+0x2e4>)
 80015f2:	f005 fdcd 	bl	8007190 <iprintf>
		 if (currentPot > (lastPot+0.35) || currentPot < (lastPot - 0.35)) {
 80015f6:	6938      	ldr	r0, [r7, #16]
 80015f8:	f7fe ffae 	bl	8000558 <__aeabi_f2d>
 80015fc:	4604      	mov	r4, r0
 80015fe:	460d      	mov	r5, r1
 8001600:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001602:	f7fe ffa9 	bl	8000558 <__aeabi_f2d>
 8001606:	a328      	add	r3, pc, #160	; (adr r3, 80016a8 <main+0x2a8>)
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	f7fe fe46 	bl	800029c <__adddf3>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	4620      	mov	r0, r4
 8001616:	4629      	mov	r1, r5
 8001618:	f7ff fa86 	bl	8000b28 <__aeabi_dcmpgt>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d115      	bne.n	800164e <main+0x24e>
 8001622:	6938      	ldr	r0, [r7, #16]
 8001624:	f7fe ff98 	bl	8000558 <__aeabi_f2d>
 8001628:	4604      	mov	r4, r0
 800162a:	460d      	mov	r5, r1
 800162c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800162e:	f7fe ff93 	bl	8000558 <__aeabi_f2d>
 8001632:	a31d      	add	r3, pc, #116	; (adr r3, 80016a8 <main+0x2a8>)
 8001634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001638:	f7fe fe2e 	bl	8000298 <__aeabi_dsub>
 800163c:	4602      	mov	r2, r0
 800163e:	460b      	mov	r3, r1
 8001640:	4620      	mov	r0, r4
 8001642:	4629      	mov	r1, r5
 8001644:	f7ff fa52 	bl	8000aec <__aeabi_dcmplt>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d05d      	beq.n	800170a <main+0x30a>
			 printf("pot changed %.2f\r\n", currentPot);
 800164e:	6938      	ldr	r0, [r7, #16]
 8001650:	f7fe ff82 	bl	8000558 <__aeabi_f2d>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4823      	ldr	r0, [pc, #140]	; (80016e8 <main+0x2e8>)
 800165a:	f005 fd99 	bl	8007190 <iprintf>
			 lastPot = currentPot;
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	64fb      	str	r3, [r7, #76]	; 0x4c
		 	 trigger = currentPot;
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	64bb      	str	r3, [r7, #72]	; 0x48
		 	 for(int i = 0; i<8;i++) {
 8001666:	2300      	movs	r3, #0
 8001668:	647b      	str	r3, [r7, #68]	; 0x44
 800166a:	e04b      	b.n	8001704 <main+0x304>
		 		 turnOnLeds(currentPot);
 800166c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001670:	f7ff fd90 	bl	8001194 <turnOnLeds>
		 		 for (int j = 0; j < 1000000; j++) {}
 8001674:	2300      	movs	r3, #0
 8001676:	643b      	str	r3, [r7, #64]	; 0x40
 8001678:	e002      	b.n	8001680 <main+0x280>
 800167a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800167c:	3301      	adds	r3, #1
 800167e:	643b      	str	r3, [r7, #64]	; 0x40
 8001680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001682:	4a1a      	ldr	r2, [pc, #104]	; (80016ec <main+0x2ec>)
 8001684:	4293      	cmp	r3, r2
 8001686:	ddf8      	ble.n	800167a <main+0x27a>
		 		 put_leds(0);
 8001688:	2000      	movs	r0, #0
 800168a:	f7ff fc67 	bl	8000f5c <put_leds>
		 		 for (int j = 0; j < 1000000; j++) {}
 800168e:	2300      	movs	r3, #0
 8001690:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001692:	e030      	b.n	80016f6 <main+0x2f6>
 8001694:	f3af 8000 	nop.w
 8001698:	66666666 	.word	0x66666666
 800169c:	400a6666 	.word	0x400a6666
 80016a0:	00000000 	.word	0x00000000
 80016a4:	40affe00 	.word	0x40affe00
 80016a8:	66666666 	.word	0x66666666
 80016ac:	3fd66666 	.word	0x3fd66666
 80016b0:	0800942c 	.word	0x0800942c
 80016b4:	08009438 	.word	0x08009438
 80016b8:	08009444 	.word	0x08009444
 80016bc:	0800950c 	.word	0x0800950c
 80016c0:	08001b3d 	.word	0x08001b3d
 80016c4:	20000288 	.word	0x20000288
 80016c8:	08009530 	.word	0x08009530
 80016cc:	08001b4d 	.word	0x08001b4d
 80016d0:	2000028c 	.word	0x2000028c
 80016d4:	40020400 	.word	0x40020400
 80016d8:	08009458 	.word	0x08009458
 80016dc:	0800946c 	.word	0x0800946c
 80016e0:	08009480 	.word	0x08009480
 80016e4:	08009498 	.word	0x08009498
 80016e8:	080094b0 	.word	0x080094b0
 80016ec:	000f423f 	.word	0x000f423f
 80016f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016f2:	3301      	adds	r3, #1
 80016f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016f8:	4a49      	ldr	r2, [pc, #292]	; (8001820 <main+0x420>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	ddf8      	ble.n	80016f0 <main+0x2f0>
		 	 for(int i = 0; i<8;i++) {
 80016fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001700:	3301      	adds	r3, #1
 8001702:	647b      	str	r3, [r7, #68]	; 0x44
 8001704:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001706:	2b07      	cmp	r3, #7
 8001708:	ddb0      	ble.n	800166c <main+0x26c>
		 	 }
		 	}
		 setOffAlarm(lumValue, trigger);
 800170a:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 800170e:	ed97 0a06 	vldr	s0, [r7, #24]
 8001712:	f7ff fd1d 	bl	8001150 <setOffAlarm>
	 }

	 //TEMP SENSOR
 	 if (sensor == 1) {
 8001716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001718:	2b01      	cmp	r3, #1
 800171a:	d143      	bne.n	80017a4 <main+0x3a4>
 		uint32_t valueADTemp = ConvertidorA_D(1);
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff fcb9 	bl	8001094 <ConvertidorA_D>
 8001722:	4603      	mov	r3, r0
 8001724:	60fb      	str	r3, [r7, #12]
 		float valueBigTemp = 4096-valueADTemp;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001734:	edc7 7a02 	vstr	s15, [r7, #8]
 		float tempValue = (valueBigTemp*3.3)/4095;
 8001738:	68b8      	ldr	r0, [r7, #8]
 800173a:	f7fe ff0d 	bl	8000558 <__aeabi_f2d>
 800173e:	a334      	add	r3, pc, #208	; (adr r3, 8001810 <main+0x410>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7fe ff60 	bl	8000608 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4610      	mov	r0, r2
 800174e:	4619      	mov	r1, r3
 8001750:	a331      	add	r3, pc, #196	; (adr r3, 8001818 <main+0x418>)
 8001752:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001756:	f7ff f881 	bl	800085c <__aeabi_ddiv>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff fa29 	bl	8000bb8 <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	607b      	str	r3, [r7, #4]
 		//float resis = ((3.3*10000)/((3.3-valueBigTemp)/(4095*3.3)))-10000;
 		printf("Value de la temp %.2f \r\n Value init temp %.2f \n", tempValue, initTempValue);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7fe fef4 	bl	8000558 <__aeabi_f2d>
 8001770:	4604      	mov	r4, r0
 8001772:	460d      	mov	r5, r1
 8001774:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001776:	f7fe feef 	bl	8000558 <__aeabi_f2d>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	e9cd 2300 	strd	r2, r3, [sp]
 8001782:	4622      	mov	r2, r4
 8001784:	462b      	mov	r3, r5
 8001786:	4827      	ldr	r0, [pc, #156]	; (8001824 <main+0x424>)
 8001788:	f005 fd02 	bl	8007190 <iprintf>
 		//printf("Value de la resis %.2f \r\n", resis);
 		turnOnLedsTemp(initTempValue, tempValue);
 800178c:	edd7 0a01 	vldr	s1, [r7, #4]
 8001790:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8001794:	f7ff fd80 	bl	8001298 <turnOnLedsTemp>

 		//adjust leds maxvalue - minvalue and set leds according to the currentValue
 		setOffAlarm(tempValue, trigger);
 8001798:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 800179c:	ed97 0a01 	vldr	s0, [r7, #4]
 80017a0:	f7ff fcd6 	bl	8001150 <setOffAlarm>
	 } else {
	 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
	 }*/

	 //RESET SCREAM
	 GPIO_PinState rbCurrentState = HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin);
 80017a4:	2180      	movs	r1, #128	; 0x80
 80017a6:	4820      	ldr	r0, [pc, #128]	; (8001828 <main+0x428>)
 80017a8:	f001 fa38 	bl	8002c1c <HAL_GPIO_ReadPin>
 80017ac:	4603      	mov	r3, r0
 80017ae:	70fb      	strb	r3, [r7, #3]
	 if(rightButtonState != rbCurrentState && rbCurrentState== GPIO_PIN_RESET) {
 80017b0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d014      	beq.n	80017e4 <main+0x3e4>
 80017ba:	78fb      	ldrb	r3, [r7, #3]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d111      	bne.n	80017e4 <main+0x3e4>
	 	rightButtonState = GPIO_PIN_RESET;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	 	HAL_GPIO_WritePin(GPIOA, BUZZER_Pin, GPIO_PIN_RESET);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2180      	movs	r1, #128	; 0x80
 80017ca:	4818      	ldr	r0, [pc, #96]	; (800182c <main+0x42c>)
 80017cc:	f001 fa3e 	bl	8002c4c <HAL_GPIO_WritePin>
	 	for (int j = 0; j < 70000000; j++) {}
 80017d0:	2300      	movs	r3, #0
 80017d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80017d4:	e002      	b.n	80017dc <main+0x3dc>
 80017d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017d8:	3301      	adds	r3, #1
 80017da:	63bb      	str	r3, [r7, #56]	; 0x38
 80017dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80017de:	4a14      	ldr	r2, [pc, #80]	; (8001830 <main+0x430>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	ddf8      	ble.n	80017d6 <main+0x3d6>
	 }

	 if(rightButtonState != rbCurrentState && rbCurrentState == GPIO_PIN_SET) {
 80017e4:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 80017e8:	78fb      	ldrb	r3, [r7, #3]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d005      	beq.n	80017fa <main+0x3fa>
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d102      	bne.n	80017fa <main+0x3fa>
	 	rightButtonState = GPIO_PIN_SET;
 80017f4:	2301      	movs	r3, #1
 80017f6:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	 }

	 {int c;for (c = 0; c < 1000000; c++);}
 80017fa:	2300      	movs	r3, #0
 80017fc:	637b      	str	r3, [r7, #52]	; 0x34
 80017fe:	e002      	b.n	8001806 <main+0x406>
 8001800:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001802:	3301      	adds	r3, #1
 8001804:	637b      	str	r3, [r7, #52]	; 0x34
 8001806:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001808:	4a05      	ldr	r2, [pc, #20]	; (8001820 <main+0x420>)
 800180a:	4293      	cmp	r3, r2
 800180c:	ddf8      	ble.n	8001800 <main+0x400>
  {
 800180e:	e666      	b.n	80014de <main+0xde>
 8001810:	66666666 	.word	0x66666666
 8001814:	400a6666 	.word	0x400a6666
 8001818:	00000000 	.word	0x00000000
 800181c:	40affe00 	.word	0x40affe00
 8001820:	000f423f 	.word	0x000f423f
 8001824:	080094c4 	.word	0x080094c4
 8001828:	40020800 	.word	0x40020800
 800182c:	40020000 	.word	0x40020000
 8001830:	042c1d7f 	.word	0x042c1d7f

08001834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b094      	sub	sp, #80	; 0x50
 8001838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183a:	f107 0320 	add.w	r3, r7, #32
 800183e:	2230      	movs	r2, #48	; 0x30
 8001840:	2100      	movs	r1, #0
 8001842:	4618      	mov	r0, r3
 8001844:	f005 f832 	bl	80068ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001848:	f107 030c 	add.w	r3, r7, #12
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]
 8001856:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001858:	2300      	movs	r3, #0
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	4b28      	ldr	r3, [pc, #160]	; (8001900 <SystemClock_Config+0xcc>)
 800185e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001860:	4a27      	ldr	r2, [pc, #156]	; (8001900 <SystemClock_Config+0xcc>)
 8001862:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001866:	6413      	str	r3, [r2, #64]	; 0x40
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <SystemClock_Config+0xcc>)
 800186a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800186c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001874:	2300      	movs	r3, #0
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	4b22      	ldr	r3, [pc, #136]	; (8001904 <SystemClock_Config+0xd0>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a21      	ldr	r2, [pc, #132]	; (8001904 <SystemClock_Config+0xd0>)
 800187e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001882:	6013      	str	r3, [r2, #0]
 8001884:	4b1f      	ldr	r3, [pc, #124]	; (8001904 <SystemClock_Config+0xd0>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001890:	2302      	movs	r3, #2
 8001892:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001894:	2301      	movs	r3, #1
 8001896:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001898:	2310      	movs	r3, #16
 800189a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800189c:	2302      	movs	r3, #2
 800189e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018a0:	2300      	movs	r3, #0
 80018a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80018a4:	2310      	movs	r3, #16
 80018a6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80018a8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80018ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80018ae:	2304      	movs	r3, #4
 80018b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018b2:	2304      	movs	r3, #4
 80018b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b6:	f107 0320 	add.w	r3, r7, #32
 80018ba:	4618      	mov	r0, r3
 80018bc:	f001 f9e0 	bl	8002c80 <HAL_RCC_OscConfig>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <SystemClock_Config+0x96>
  {
    Error_Handler();
 80018c6:	f000 f949 	bl	8001b5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ca:	230f      	movs	r3, #15
 80018cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ce:	2302      	movs	r3, #2
 80018d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018e0:	f107 030c 	add.w	r3, r7, #12
 80018e4:	2102      	movs	r1, #2
 80018e6:	4618      	mov	r0, r3
 80018e8:	f001 fc42 	bl	8003170 <HAL_RCC_ClockConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018f2:	f000 f933 	bl	8001b5c <Error_Handler>
  }
}
 80018f6:	bf00      	nop
 80018f8:	3750      	adds	r7, #80	; 0x50
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800
 8001904:	40007000 	.word	0x40007000

08001908 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800190e:	463b      	mov	r3, r7
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	609a      	str	r2, [r3, #8]
 8001918:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800191a:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <MX_ADC1_Init+0x98>)
 800191c:	4a21      	ldr	r2, [pc, #132]	; (80019a4 <MX_ADC1_Init+0x9c>)
 800191e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001920:	4b1f      	ldr	r3, [pc, #124]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001922:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001926:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001928:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <MX_ADC1_Init+0x98>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800192e:	4b1c      	ldr	r3, [pc, #112]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001934:	4b1a      	ldr	r3, [pc, #104]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001936:	2200      	movs	r2, #0
 8001938:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800193a:	4b19      	ldr	r3, [pc, #100]	; (80019a0 <MX_ADC1_Init+0x98>)
 800193c:	2200      	movs	r2, #0
 800193e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001942:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001944:	2200      	movs	r2, #0
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001948:	4b15      	ldr	r3, [pc, #84]	; (80019a0 <MX_ADC1_Init+0x98>)
 800194a:	4a17      	ldr	r2, [pc, #92]	; (80019a8 <MX_ADC1_Init+0xa0>)
 800194c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800194e:	4b14      	ldr	r3, [pc, #80]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001950:	2200      	movs	r2, #0
 8001952:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001954:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001956:	2201      	movs	r2, #1
 8001958:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800195a:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <MX_ADC1_Init+0x98>)
 800195c:	2200      	movs	r2, #0
 800195e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <MX_ADC1_Init+0x98>)
 8001964:	2201      	movs	r2, #1
 8001966:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001968:	480d      	ldr	r0, [pc, #52]	; (80019a0 <MX_ADC1_Init+0x98>)
 800196a:	f000 fb2f 	bl	8001fcc <HAL_ADC_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001974:	f000 f8f2 	bl	8001b5c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001978:	2300      	movs	r3, #0
 800197a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800197c:	2301      	movs	r3, #1
 800197e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001984:	463b      	mov	r3, r7
 8001986:	4619      	mov	r1, r3
 8001988:	4805      	ldr	r0, [pc, #20]	; (80019a0 <MX_ADC1_Init+0x98>)
 800198a:	f000 fcaf 	bl	80022ec <HAL_ADC_ConfigChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001994:	f000 f8e2 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	3710      	adds	r7, #16
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	200001fc 	.word	0x200001fc
 80019a4:	40012000 	.word	0x40012000
 80019a8:	0f000001 	.word	0x0f000001

080019ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019b0:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	; (80019fc <MX_USART2_UART_Init+0x50>)
 80019b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019ca:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019d0:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019d2:	220c      	movs	r2, #12
 80019d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d6:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019dc:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019e2:	4805      	ldr	r0, [pc, #20]	; (80019f8 <MX_USART2_UART_Init+0x4c>)
 80019e4:	f001 fde4 	bl	80035b0 <HAL_UART_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019ee:	f000 f8b5 	bl	8001b5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	20000244 	.word	0x20000244
 80019fc:	40004400 	.word	0x40004400

08001a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b08a      	sub	sp, #40	; 0x28
 8001a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
 8001a14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
 8001a1a:	4b44      	ldr	r3, [pc, #272]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	4a43      	ldr	r2, [pc, #268]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a20:	f043 0304 	orr.w	r3, r3, #4
 8001a24:	6313      	str	r3, [r2, #48]	; 0x30
 8001a26:	4b41      	ldr	r3, [pc, #260]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	f003 0304 	and.w	r3, r3, #4
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	4b3d      	ldr	r3, [pc, #244]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	4a3c      	ldr	r2, [pc, #240]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a40:	6313      	str	r3, [r2, #48]	; 0x30
 8001a42:	4b3a      	ldr	r3, [pc, #232]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a56:	4a35      	ldr	r2, [pc, #212]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a5e:	4b33      	ldr	r3, [pc, #204]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	607b      	str	r3, [r7, #4]
 8001a6e:	4b2f      	ldr	r3, [pc, #188]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	4a2e      	ldr	r2, [pc, #184]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	6313      	str	r3, [r2, #48]	; 0x30
 8001a7a:	4b2c      	ldr	r3, [pc, #176]	; (8001b2c <MX_GPIO_Init+0x12c>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED8_Pin|LED6_Pin|BUZZER_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001a86:	2200      	movs	r2, #0
 8001a88:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8001a8c:	4828      	ldr	r0, [pc, #160]	; (8001b30 <MX_GPIO_Init+0x130>)
 8001a8e:	f001 f8dd 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED7_Pin|LED2_Pin|LED5_Pin|LED1_Pin
 8001a92:	2200      	movs	r2, #0
 8001a94:	f240 4139 	movw	r1, #1081	; 0x439
 8001a98:	4826      	ldr	r0, [pc, #152]	; (8001b34 <MX_GPIO_Init+0x134>)
 8001a9a:	f001 f8d7 	bl	8002c4c <HAL_GPIO_WritePin>
                          |LED4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 BTN1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|BTN1_Pin;
 8001a9e:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4821      	ldr	r0, [pc, #132]	; (8001b38 <MX_GPIO_Init+0x138>)
 8001ab4:	f000 ff2e 	bl	8002914 <HAL_GPIO_Init>

  /*Configure GPIO pin : POT_Pin */
  GPIO_InitStruct.Pin = POT_Pin;
 8001ab8:	2310      	movs	r3, #16
 8001aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001abc:	2303      	movs	r3, #3
 8001abe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(POT_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4819      	ldr	r0, [pc, #100]	; (8001b30 <MX_GPIO_Init+0x130>)
 8001acc:	f000 ff22 	bl	8002914 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED8_Pin LED6_Pin BUZZER_Pin LED3_Pin */
  GPIO_InitStruct.Pin = LED8_Pin|LED6_Pin|BUZZER_Pin|LED3_Pin;
 8001ad0:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4811      	ldr	r0, [pc, #68]	; (8001b30 <MX_GPIO_Init+0x130>)
 8001aea:	f000 ff13 	bl	8002914 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED7_Pin LED2_Pin LED5_Pin LED1_Pin
                           LED4_Pin */
  GPIO_InitStruct.Pin = LED7_Pin|LED2_Pin|LED5_Pin|LED1_Pin
 8001aee:	f240 4339 	movw	r3, #1081	; 0x439
 8001af2:	617b      	str	r3, [r7, #20]
                          |LED4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	480b      	ldr	r0, [pc, #44]	; (8001b34 <MX_GPIO_Init+0x134>)
 8001b08:	f000 ff04 	bl	8002914 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 8001b0c:	2340      	movs	r3, #64	; 0x40
 8001b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b10:	2300      	movs	r3, #0
 8001b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b14:	2301      	movs	r3, #1
 8001b16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 0314 	add.w	r3, r7, #20
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4805      	ldr	r0, [pc, #20]	; (8001b34 <MX_GPIO_Init+0x134>)
 8001b20:	f000 fef8 	bl	8002914 <HAL_GPIO_Init>

}
 8001b24:	bf00      	nop
 8001b26:	3728      	adds	r7, #40	; 0x28
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40020000 	.word	0x40020000
 8001b34:	40020400 	.word	0x40020400
 8001b38:	40020800 	.word	0x40020800

08001b3c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001b44:	2001      	movs	r0, #1
 8001b46:	f002 fa05 	bl	8003f54 <osDelay>
 8001b4a:	e7fb      	b.n	8001b44 <StartDefaultTask+0x8>

08001b4c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001b54:	2001      	movs	r0, #1
 8001b56:	f002 f9fd 	bl	8003f54 <osDelay>
 8001b5a:	e7fb      	b.n	8001b54 <StartTask02+0x8>

08001b5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b60:	b672      	cpsid	i
}
 8001b62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <Error_Handler+0x8>
	...

08001b68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b12      	ldr	r3, [pc, #72]	; (8001bbc <HAL_MspInit+0x54>)
 8001b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b76:	4a11      	ldr	r2, [pc, #68]	; (8001bbc <HAL_MspInit+0x54>)
 8001b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b7e:	4b0f      	ldr	r3, [pc, #60]	; (8001bbc <HAL_MspInit+0x54>)
 8001b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	603b      	str	r3, [r7, #0]
 8001b8e:	4b0b      	ldr	r3, [pc, #44]	; (8001bbc <HAL_MspInit+0x54>)
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	4a0a      	ldr	r2, [pc, #40]	; (8001bbc <HAL_MspInit+0x54>)
 8001b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b98:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9a:	4b08      	ldr	r3, [pc, #32]	; (8001bbc <HAL_MspInit+0x54>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba2:	603b      	str	r3, [r7, #0]
 8001ba4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	210f      	movs	r1, #15
 8001baa:	f06f 0001 	mvn.w	r0, #1
 8001bae:	f000 fe88 	bl	80028c2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800

08001bc0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b08a      	sub	sp, #40	; 0x28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	605a      	str	r2, [r3, #4]
 8001bd2:	609a      	str	r2, [r3, #8]
 8001bd4:	60da      	str	r2, [r3, #12]
 8001bd6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a17      	ldr	r2, [pc, #92]	; (8001c3c <HAL_ADC_MspInit+0x7c>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d127      	bne.n	8001c32 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	613b      	str	r3, [r7, #16]
 8001be6:	4b16      	ldr	r3, [pc, #88]	; (8001c40 <HAL_ADC_MspInit+0x80>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bea:	4a15      	ldr	r2, [pc, #84]	; (8001c40 <HAL_ADC_MspInit+0x80>)
 8001bec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8001bf2:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <HAL_ADC_MspInit+0x80>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfa:	613b      	str	r3, [r7, #16]
 8001bfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b0f      	ldr	r3, [pc, #60]	; (8001c40 <HAL_ADC_MspInit+0x80>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a0e      	ldr	r2, [pc, #56]	; (8001c40 <HAL_ADC_MspInit+0x80>)
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <HAL_ADC_MspInit+0x80>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0301 	and.w	r3, r3, #1
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c26:	f107 0314 	add.w	r3, r7, #20
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4805      	ldr	r0, [pc, #20]	; (8001c44 <HAL_ADC_MspInit+0x84>)
 8001c2e:	f000 fe71 	bl	8002914 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	; 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40012000 	.word	0x40012000
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020000 	.word	0x40020000

08001c48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b08a      	sub	sp, #40	; 0x28
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c50:	f107 0314 	add.w	r3, r7, #20
 8001c54:	2200      	movs	r2, #0
 8001c56:	601a      	str	r2, [r3, #0]
 8001c58:	605a      	str	r2, [r3, #4]
 8001c5a:	609a      	str	r2, [r3, #8]
 8001c5c:	60da      	str	r2, [r3, #12]
 8001c5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a19      	ldr	r2, [pc, #100]	; (8001ccc <HAL_UART_MspInit+0x84>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d12b      	bne.n	8001cc2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b18      	ldr	r3, [pc, #96]	; (8001cd0 <HAL_UART_MspInit+0x88>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c72:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <HAL_UART_MspInit+0x88>)
 8001c74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c78:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7a:	4b15      	ldr	r3, [pc, #84]	; (8001cd0 <HAL_UART_MspInit+0x88>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_UART_MspInit+0x88>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	4a10      	ldr	r2, [pc, #64]	; (8001cd0 <HAL_UART_MspInit+0x88>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6313      	str	r3, [r2, #48]	; 0x30
 8001c96:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <HAL_UART_MspInit+0x88>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ca2:	230c      	movs	r3, #12
 8001ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cb2:	2307      	movs	r3, #7
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4805      	ldr	r0, [pc, #20]	; (8001cd4 <HAL_UART_MspInit+0x8c>)
 8001cbe:	f000 fe29 	bl	8002914 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3728      	adds	r7, #40	; 0x28
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40004400 	.word	0x40004400
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <NMI_Handler+0x4>

08001cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <HardFault_Handler+0x4>

08001ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <MemManage_Handler+0x4>

08001cea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <BusFault_Handler+0x4>

08001cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <UsageFault_Handler+0x4>

08001cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr

08001d04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d08:	f000 f940 	bl	8001f8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001d0c:	f003 fd30 	bl	8005770 <xTaskGetSchedulerState>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d001      	beq.n	8001d1a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001d16:	f004 fb17 	bl	8006348 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
	return 1;
 8001d22:	2301      	movs	r3, #1
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <_kill>:

int _kill(int pid, int sig)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d38:	f004 fd80 	bl	800683c <__errno>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2216      	movs	r2, #22
 8001d40:	601a      	str	r2, [r3, #0]
	return -1;
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <_exit>:

void _exit (int status)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d56:	f04f 31ff 	mov.w	r1, #4294967295
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f7ff ffe7 	bl	8001d2e <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d60:	e7fe      	b.n	8001d60 <_exit+0x12>

08001d62 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b086      	sub	sp, #24
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	e00a      	b.n	8001d8a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d74:	f3af 8000 	nop.w
 8001d78:	4601      	mov	r1, r0
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	1c5a      	adds	r2, r3, #1
 8001d7e:	60ba      	str	r2, [r7, #8]
 8001d80:	b2ca      	uxtb	r2, r1
 8001d82:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	3301      	adds	r3, #1
 8001d88:	617b      	str	r3, [r7, #20]
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	dbf0      	blt.n	8001d74 <_read+0x12>
	}

return len;
 8001d92:	687b      	ldr	r3, [r7, #4]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <_close>:
	}
	return len;
}

int _close(int file)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
	return -1;
 8001da4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dc4:	605a      	str	r2, [r3, #4]
	return 0;
 8001dc6:	2300      	movs	r3, #0
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <_isatty>:

int _isatty(int file)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
	return 1;
 8001ddc:	2301      	movs	r3, #1
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr

08001dea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dea:	b480      	push	{r7}
 8001dec:	b085      	sub	sp, #20
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	60f8      	str	r0, [r7, #12]
 8001df2:	60b9      	str	r1, [r7, #8]
 8001df4:	607a      	str	r2, [r7, #4]
	return 0;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	3714      	adds	r7, #20
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e0c:	4a14      	ldr	r2, [pc, #80]	; (8001e60 <_sbrk+0x5c>)
 8001e0e:	4b15      	ldr	r3, [pc, #84]	; (8001e64 <_sbrk+0x60>)
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e18:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <_sbrk+0x64>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d102      	bne.n	8001e26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <_sbrk+0x64>)
 8001e22:	4a12      	ldr	r2, [pc, #72]	; (8001e6c <_sbrk+0x68>)
 8001e24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <_sbrk+0x64>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d207      	bcs.n	8001e44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e34:	f004 fd02 	bl	800683c <__errno>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	220c      	movs	r2, #12
 8001e3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e42:	e009      	b.n	8001e58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e44:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <_sbrk+0x64>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e4a:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <_sbrk+0x64>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	4a05      	ldr	r2, [pc, #20]	; (8001e68 <_sbrk+0x64>)
 8001e54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e56:	68fb      	ldr	r3, [r7, #12]
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3718      	adds	r7, #24
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20020000 	.word	0x20020000
 8001e64:	00000400 	.word	0x00000400
 8001e68:	20000290 	.word	0x20000290
 8001e6c:	20004bf8 	.word	0x20004bf8

08001e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e74:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <SystemInit+0x20>)
 8001e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e7a:	4a05      	ldr	r2, [pc, #20]	; (8001e90 <SystemInit+0x20>)
 8001e7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e84:	bf00      	nop
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ecc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e98:	480d      	ldr	r0, [pc, #52]	; (8001ed0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e9a:	490e      	ldr	r1, [pc, #56]	; (8001ed4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e9c:	4a0e      	ldr	r2, [pc, #56]	; (8001ed8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea0:	e002      	b.n	8001ea8 <LoopCopyDataInit>

08001ea2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ea6:	3304      	adds	r3, #4

08001ea8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eac:	d3f9      	bcc.n	8001ea2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eae:	4a0b      	ldr	r2, [pc, #44]	; (8001edc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001eb0:	4c0b      	ldr	r4, [pc, #44]	; (8001ee0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001eb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb4:	e001      	b.n	8001eba <LoopFillZerobss>

08001eb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb8:	3204      	adds	r2, #4

08001eba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ebc:	d3fb      	bcc.n	8001eb6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ebe:	f7ff ffd7 	bl	8001e70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ec2:	f004 fcc1 	bl	8006848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ec6:	f7ff fa9b 	bl	8001400 <main>
  bx  lr    
 8001eca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ecc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ed8:	08009954 	.word	0x08009954
  ldr r2, =_sbss
 8001edc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ee0:	20004bf8 	.word	0x20004bf8

08001ee4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <ADC_IRQHandler>
	...

08001ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001eec:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <HAL_Init+0x40>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	; (8001f28 <HAL_Init+0x40>)
 8001ef2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ef6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <HAL_Init+0x40>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <HAL_Init+0x40>)
 8001efe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f04:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <HAL_Init+0x40>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a07      	ldr	r2, [pc, #28]	; (8001f28 <HAL_Init+0x40>)
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f10:	2003      	movs	r0, #3
 8001f12:	f000 fccb 	bl	80028ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f16:	200f      	movs	r0, #15
 8001f18:	f000 f808 	bl	8001f2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f1c:	f7ff fe24 	bl	8001b68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023c00 	.word	0x40023c00

08001f2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f34:	4b12      	ldr	r3, [pc, #72]	; (8001f80 <HAL_InitTick+0x54>)
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b12      	ldr	r3, [pc, #72]	; (8001f84 <HAL_InitTick+0x58>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f000 fcd5 	bl	80028fa <HAL_SYSTICK_Config>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00e      	b.n	8001f78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2b0f      	cmp	r3, #15
 8001f5e:	d80a      	bhi.n	8001f76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f60:	2200      	movs	r2, #0
 8001f62:	6879      	ldr	r1, [r7, #4]
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295
 8001f68:	f000 fcab 	bl	80028c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f6c:	4a06      	ldr	r2, [pc, #24]	; (8001f88 <HAL_InitTick+0x5c>)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
 8001f74:	e000      	b.n	8001f78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000000 	.word	0x20000000
 8001f84:	20000008 	.word	0x20000008
 8001f88:	20000004 	.word	0x20000004

08001f8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f90:	4b06      	ldr	r3, [pc, #24]	; (8001fac <HAL_IncTick+0x20>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	461a      	mov	r2, r3
 8001f96:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <HAL_IncTick+0x24>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	4a04      	ldr	r2, [pc, #16]	; (8001fb0 <HAL_IncTick+0x24>)
 8001f9e:	6013      	str	r3, [r2, #0]
}
 8001fa0:	bf00      	nop
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	20000008 	.word	0x20000008
 8001fb0:	20000294 	.word	0x20000294

08001fb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fb8:	4b03      	ldr	r3, [pc, #12]	; (8001fc8 <HAL_GetTick+0x14>)
 8001fba:	681b      	ldr	r3, [r3, #0]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	20000294 	.word	0x20000294

08001fcc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e033      	b.n	800204a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d109      	bne.n	8001ffe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f7ff fde8 	bl	8001bc0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002002:	f003 0310 	and.w	r3, r3, #16
 8002006:	2b00      	cmp	r3, #0
 8002008:	d118      	bne.n	800203c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002012:	f023 0302 	bic.w	r3, r3, #2
 8002016:	f043 0202 	orr.w	r2, r3, #2
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fa96 	bl	8002550 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202e:	f023 0303 	bic.w	r3, r3, #3
 8002032:	f043 0201 	orr.w	r2, r3, #1
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	641a      	str	r2, [r3, #64]	; 0x40
 800203a:	e001      	b.n	8002040 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002048:	7bfb      	ldrb	r3, [r7, #15]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
	...

08002054 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800205c:	2300      	movs	r3, #0
 800205e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002066:	2b01      	cmp	r3, #1
 8002068:	d101      	bne.n	800206e <HAL_ADC_Start+0x1a>
 800206a:	2302      	movs	r3, #2
 800206c:	e097      	b.n	800219e <HAL_ADC_Start+0x14a>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2201      	movs	r2, #1
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b01      	cmp	r3, #1
 8002082:	d018      	beq.n	80020b6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f042 0201 	orr.w	r2, r2, #1
 8002092:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002094:	4b45      	ldr	r3, [pc, #276]	; (80021ac <HAL_ADC_Start+0x158>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a45      	ldr	r2, [pc, #276]	; (80021b0 <HAL_ADC_Start+0x15c>)
 800209a:	fba2 2303 	umull	r2, r3, r2, r3
 800209e:	0c9a      	lsrs	r2, r3, #18
 80020a0:	4613      	mov	r3, r2
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	4413      	add	r3, r2
 80020a6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80020a8:	e002      	b.n	80020b0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	3b01      	subs	r3, #1
 80020ae:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d1f9      	bne.n	80020aa <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d15f      	bne.n	8002184 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80020cc:	f023 0301 	bic.w	r3, r3, #1
 80020d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d007      	beq.n	80020f6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020ee:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002102:	d106      	bne.n	8002112 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002108:	f023 0206 	bic.w	r2, r3, #6
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	645a      	str	r2, [r3, #68]	; 0x44
 8002110:	e002      	b.n	8002118 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2200      	movs	r2, #0
 800211c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002120:	4b24      	ldr	r3, [pc, #144]	; (80021b4 <HAL_ADC_Start+0x160>)
 8002122:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800212c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 031f 	and.w	r3, r3, #31
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10f      	bne.n	800215a <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d129      	bne.n	800219c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002156:	609a      	str	r2, [r3, #8]
 8002158:	e020      	b.n	800219c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a16      	ldr	r2, [pc, #88]	; (80021b8 <HAL_ADC_Start+0x164>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d11b      	bne.n	800219c <HAL_ADC_Start+0x148>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d114      	bne.n	800219c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002180:	609a      	str	r2, [r3, #8]
 8002182:	e00b      	b.n	800219c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002188:	f043 0210 	orr.w	r2, r3, #16
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002194:	f043 0201 	orr.w	r2, r3, #1
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000000 	.word	0x20000000
 80021b0:	431bde83 	.word	0x431bde83
 80021b4:	40012300 	.word	0x40012300
 80021b8:	40012000 	.word	0x40012000

080021bc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021d8:	d113      	bne.n	8002202 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e8:	d10b      	bne.n	8002202 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ee:	f043 0220 	orr.w	r2, r3, #32
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80021fe:	2301      	movs	r3, #1
 8002200:	e063      	b.n	80022ca <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002202:	f7ff fed7 	bl	8001fb4 <HAL_GetTick>
 8002206:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002208:	e021      	b.n	800224e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002210:	d01d      	beq.n	800224e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d007      	beq.n	8002228 <HAL_ADC_PollForConversion+0x6c>
 8002218:	f7ff fecc 	bl	8001fb4 <HAL_GetTick>
 800221c:	4602      	mov	r2, r0
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1ad3      	subs	r3, r2, r3
 8002222:	683a      	ldr	r2, [r7, #0]
 8002224:	429a      	cmp	r2, r3
 8002226:	d212      	bcs.n	800224e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	2b02      	cmp	r3, #2
 8002234:	d00b      	beq.n	800224e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f043 0204 	orr.w	r2, r3, #4
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e03d      	b.n	80022ca <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b02      	cmp	r3, #2
 800225a:	d1d6      	bne.n	800220a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f06f 0212 	mvn.w	r2, #18
 8002264:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d123      	bne.n	80022c8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002284:	2b00      	cmp	r3, #0
 8002286:	d11f      	bne.n	80022c8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800228e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002292:	2b00      	cmp	r3, #0
 8002294:	d006      	beq.n	80022a4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d111      	bne.n	80022c8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d105      	bne.n	80022c8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c0:	f043 0201 	orr.w	r2, r3, #1
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}

080022d2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80022d2:	b480      	push	{r7}
 80022d4:	b083      	sub	sp, #12
 80022d6:	af00      	add	r7, sp, #0
 80022d8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002300:	2b01      	cmp	r3, #1
 8002302:	d101      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x1c>
 8002304:	2302      	movs	r3, #2
 8002306:	e113      	b.n	8002530 <HAL_ADC_ConfigChannel+0x244>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2b09      	cmp	r3, #9
 8002316:	d925      	bls.n	8002364 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68d9      	ldr	r1, [r3, #12]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	b29b      	uxth	r3, r3
 8002324:	461a      	mov	r2, r3
 8002326:	4613      	mov	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	4413      	add	r3, r2
 800232c:	3b1e      	subs	r3, #30
 800232e:	2207      	movs	r2, #7
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43da      	mvns	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	400a      	ands	r2, r1
 800233c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	68d9      	ldr	r1, [r3, #12]
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	b29b      	uxth	r3, r3
 800234e:	4618      	mov	r0, r3
 8002350:	4603      	mov	r3, r0
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4403      	add	r3, r0
 8002356:	3b1e      	subs	r3, #30
 8002358:	409a      	lsls	r2, r3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	430a      	orrs	r2, r1
 8002360:	60da      	str	r2, [r3, #12]
 8002362:	e022      	b.n	80023aa <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6919      	ldr	r1, [r3, #16]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	461a      	mov	r2, r3
 8002372:	4613      	mov	r3, r2
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	4413      	add	r3, r2
 8002378:	2207      	movs	r2, #7
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43da      	mvns	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	400a      	ands	r2, r1
 8002386:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	6919      	ldr	r1, [r3, #16]
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	689a      	ldr	r2, [r3, #8]
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	b29b      	uxth	r3, r3
 8002398:	4618      	mov	r0, r3
 800239a:	4603      	mov	r3, r0
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	4403      	add	r3, r0
 80023a0:	409a      	lsls	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	2b06      	cmp	r3, #6
 80023b0:	d824      	bhi.n	80023fc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685a      	ldr	r2, [r3, #4]
 80023bc:	4613      	mov	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	3b05      	subs	r3, #5
 80023c4:	221f      	movs	r2, #31
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	43da      	mvns	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	400a      	ands	r2, r1
 80023d2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4618      	mov	r0, r3
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	685a      	ldr	r2, [r3, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	3b05      	subs	r3, #5
 80023ee:	fa00 f203 	lsl.w	r2, r0, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	635a      	str	r2, [r3, #52]	; 0x34
 80023fa:	e04c      	b.n	8002496 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b0c      	cmp	r3, #12
 8002402:	d824      	bhi.n	800244e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	3b23      	subs	r3, #35	; 0x23
 8002416:	221f      	movs	r2, #31
 8002418:	fa02 f303 	lsl.w	r3, r2, r3
 800241c:	43da      	mvns	r2, r3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	400a      	ands	r2, r1
 8002424:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	b29b      	uxth	r3, r3
 8002432:	4618      	mov	r0, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	4413      	add	r3, r2
 800243e:	3b23      	subs	r3, #35	; 0x23
 8002440:	fa00 f203 	lsl.w	r2, r0, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	430a      	orrs	r2, r1
 800244a:	631a      	str	r2, [r3, #48]	; 0x30
 800244c:	e023      	b.n	8002496 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	685a      	ldr	r2, [r3, #4]
 8002458:	4613      	mov	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	4413      	add	r3, r2
 800245e:	3b41      	subs	r3, #65	; 0x41
 8002460:	221f      	movs	r2, #31
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43da      	mvns	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	400a      	ands	r2, r1
 800246e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	b29b      	uxth	r3, r3
 800247c:	4618      	mov	r0, r3
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	4613      	mov	r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	4413      	add	r3, r2
 8002488:	3b41      	subs	r3, #65	; 0x41
 800248a:	fa00 f203 	lsl.w	r2, r0, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002496:	4b29      	ldr	r3, [pc, #164]	; (800253c <HAL_ADC_ConfigChannel+0x250>)
 8002498:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a28      	ldr	r2, [pc, #160]	; (8002540 <HAL_ADC_ConfigChannel+0x254>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d10f      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x1d8>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2b12      	cmp	r3, #18
 80024aa:	d10b      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a1d      	ldr	r2, [pc, #116]	; (8002540 <HAL_ADC_ConfigChannel+0x254>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d12b      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x23a>
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a1c      	ldr	r2, [pc, #112]	; (8002544 <HAL_ADC_ConfigChannel+0x258>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d003      	beq.n	80024e0 <HAL_ADC_ConfigChannel+0x1f4>
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2b11      	cmp	r3, #17
 80024de:	d122      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a11      	ldr	r2, [pc, #68]	; (8002544 <HAL_ADC_ConfigChannel+0x258>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d111      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002502:	4b11      	ldr	r3, [pc, #68]	; (8002548 <HAL_ADC_ConfigChannel+0x25c>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a11      	ldr	r2, [pc, #68]	; (800254c <HAL_ADC_ConfigChannel+0x260>)
 8002508:	fba2 2303 	umull	r2, r3, r2, r3
 800250c:	0c9a      	lsrs	r2, r3, #18
 800250e:	4613      	mov	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002518:	e002      	b.n	8002520 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	3b01      	subs	r3, #1
 800251e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1f9      	bne.n	800251a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	3714      	adds	r7, #20
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	40012300 	.word	0x40012300
 8002540:	40012000 	.word	0x40012000
 8002544:	10000012 	.word	0x10000012
 8002548:	20000000 	.word	0x20000000
 800254c:	431bde83 	.word	0x431bde83

08002550 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002558:	4b79      	ldr	r3, [pc, #484]	; (8002740 <ADC_Init+0x1f0>)
 800255a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	431a      	orrs	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685a      	ldr	r2, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002584:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	6859      	ldr	r1, [r3, #4]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	691b      	ldr	r3, [r3, #16]
 8002590:	021a      	lsls	r2, r3, #8
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80025a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	6859      	ldr	r1, [r3, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	430a      	orrs	r2, r1
 80025ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689a      	ldr	r2, [r3, #8]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6899      	ldr	r1, [r3, #8]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e2:	4a58      	ldr	r2, [pc, #352]	; (8002744 <ADC_Init+0x1f4>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d022      	beq.n	800262e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6899      	ldr	r1, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002618:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6899      	ldr	r1, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	430a      	orrs	r2, r1
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	e00f      	b.n	800264e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800263c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	689a      	ldr	r2, [r3, #8]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800264c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0202 	bic.w	r2, r2, #2
 800265c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6899      	ldr	r1, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	7e1b      	ldrb	r3, [r3, #24]
 8002668:	005a      	lsls	r2, r3, #1
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	430a      	orrs	r2, r1
 8002670:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01b      	beq.n	80026b4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800268a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800269a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6859      	ldr	r1, [r3, #4]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a6:	3b01      	subs	r3, #1
 80026a8:	035a      	lsls	r2, r3, #13
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	e007      	b.n	80026c4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80026d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	69db      	ldr	r3, [r3, #28]
 80026de:	3b01      	subs	r3, #1
 80026e0:	051a      	lsls	r2, r3, #20
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6899      	ldr	r1, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002706:	025a      	lsls	r2, r3, #9
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	430a      	orrs	r2, r1
 800270e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800271e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6899      	ldr	r1, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	029a      	lsls	r2, r3, #10
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	430a      	orrs	r2, r1
 8002732:	609a      	str	r2, [r3, #8]
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	40012300 	.word	0x40012300
 8002744:	0f000001 	.word	0x0f000001

08002748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002748:	b480      	push	{r7}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f003 0307 	and.w	r3, r3, #7
 8002756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002758:	4b0c      	ldr	r3, [pc, #48]	; (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002764:	4013      	ands	r3, r2
 8002766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002770:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002778:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800277a:	4a04      	ldr	r2, [pc, #16]	; (800278c <__NVIC_SetPriorityGrouping+0x44>)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	60d3      	str	r3, [r2, #12]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000ed00 	.word	0xe000ed00

08002790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002794:	4b04      	ldr	r3, [pc, #16]	; (80027a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	0a1b      	lsrs	r3, r3, #8
 800279a:	f003 0307 	and.w	r3, r3, #7
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	6039      	str	r1, [r7, #0]
 80027b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	db0a      	blt.n	80027d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	490c      	ldr	r1, [pc, #48]	; (80027f8 <__NVIC_SetPriority+0x4c>)
 80027c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ca:	0112      	lsls	r2, r2, #4
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	440b      	add	r3, r1
 80027d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027d4:	e00a      	b.n	80027ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4908      	ldr	r1, [pc, #32]	; (80027fc <__NVIC_SetPriority+0x50>)
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	3b04      	subs	r3, #4
 80027e4:	0112      	lsls	r2, r2, #4
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	440b      	add	r3, r1
 80027ea:	761a      	strb	r2, [r3, #24]
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000e100 	.word	0xe000e100
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002800:	b480      	push	{r7}
 8002802:	b089      	sub	sp, #36	; 0x24
 8002804:	af00      	add	r7, sp, #0
 8002806:	60f8      	str	r0, [r7, #12]
 8002808:	60b9      	str	r1, [r7, #8]
 800280a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	f1c3 0307 	rsb	r3, r3, #7
 800281a:	2b04      	cmp	r3, #4
 800281c:	bf28      	it	cs
 800281e:	2304      	movcs	r3, #4
 8002820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3304      	adds	r3, #4
 8002826:	2b06      	cmp	r3, #6
 8002828:	d902      	bls.n	8002830 <NVIC_EncodePriority+0x30>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3b03      	subs	r3, #3
 800282e:	e000      	b.n	8002832 <NVIC_EncodePriority+0x32>
 8002830:	2300      	movs	r3, #0
 8002832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002834:	f04f 32ff 	mov.w	r2, #4294967295
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43da      	mvns	r2, r3
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	401a      	ands	r2, r3
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002848:	f04f 31ff 	mov.w	r1, #4294967295
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa01 f303 	lsl.w	r3, r1, r3
 8002852:	43d9      	mvns	r1, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	4313      	orrs	r3, r2
         );
}
 800285a:	4618      	mov	r0, r3
 800285c:	3724      	adds	r7, #36	; 0x24
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
	...

08002868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3b01      	subs	r3, #1
 8002874:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002878:	d301      	bcc.n	800287e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287a:	2301      	movs	r3, #1
 800287c:	e00f      	b.n	800289e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800287e:	4a0a      	ldr	r2, [pc, #40]	; (80028a8 <SysTick_Config+0x40>)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3b01      	subs	r3, #1
 8002884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002886:	210f      	movs	r1, #15
 8002888:	f04f 30ff 	mov.w	r0, #4294967295
 800288c:	f7ff ff8e 	bl	80027ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002890:	4b05      	ldr	r3, [pc, #20]	; (80028a8 <SysTick_Config+0x40>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002896:	4b04      	ldr	r3, [pc, #16]	; (80028a8 <SysTick_Config+0x40>)
 8002898:	2207      	movs	r2, #7
 800289a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	e000e010 	.word	0xe000e010

080028ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7ff ff47 	bl	8002748 <__NVIC_SetPriorityGrouping>
}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}

080028c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c2:	b580      	push	{r7, lr}
 80028c4:	b086      	sub	sp, #24
 80028c6:	af00      	add	r7, sp, #0
 80028c8:	4603      	mov	r3, r0
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607a      	str	r2, [r7, #4]
 80028ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d0:	2300      	movs	r3, #0
 80028d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d4:	f7ff ff5c 	bl	8002790 <__NVIC_GetPriorityGrouping>
 80028d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	68b9      	ldr	r1, [r7, #8]
 80028de:	6978      	ldr	r0, [r7, #20]
 80028e0:	f7ff ff8e 	bl	8002800 <NVIC_EncodePriority>
 80028e4:	4602      	mov	r2, r0
 80028e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ea:	4611      	mov	r1, r2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff5d 	bl	80027ac <__NVIC_SetPriority>
}
 80028f2:	bf00      	nop
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b082      	sub	sp, #8
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f7ff ffb0 	bl	8002868 <SysTick_Config>
 8002908:	4603      	mov	r3, r0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
	...

08002914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002914:	b480      	push	{r7}
 8002916:	b089      	sub	sp, #36	; 0x24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800292a:	2300      	movs	r3, #0
 800292c:	61fb      	str	r3, [r7, #28]
 800292e:	e159      	b.n	8002be4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002930:	2201      	movs	r2, #1
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	4013      	ands	r3, r2
 8002942:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	429a      	cmp	r2, r3
 800294a:	f040 8148 	bne.w	8002bde <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	2b01      	cmp	r3, #1
 8002958:	d005      	beq.n	8002966 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002962:	2b02      	cmp	r3, #2
 8002964:	d130      	bne.n	80029c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800296c:	69fb      	ldr	r3, [r7, #28]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	2203      	movs	r2, #3
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	43db      	mvns	r3, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4013      	ands	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	68da      	ldr	r2, [r3, #12]
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800299c:	2201      	movs	r2, #1
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	43db      	mvns	r3, r3
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	4013      	ands	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 0201 	and.w	r2, r3, #1
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	4313      	orrs	r3, r2
 80029c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b03      	cmp	r3, #3
 80029d2:	d017      	beq.n	8002a04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	2203      	movs	r2, #3
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	43db      	mvns	r3, r3
 80029e6:	69ba      	ldr	r2, [r7, #24]
 80029e8:	4013      	ands	r3, r2
 80029ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	689a      	ldr	r2, [r3, #8]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d123      	bne.n	8002a58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	08da      	lsrs	r2, r3, #3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	3208      	adds	r2, #8
 8002a18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	220f      	movs	r2, #15
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	43db      	mvns	r3, r3
 8002a2e:	69ba      	ldr	r2, [r7, #24]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	691a      	ldr	r2, [r3, #16]
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	f003 0307 	and.w	r3, r3, #7
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	08da      	lsrs	r2, r3, #3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	3208      	adds	r2, #8
 8002a52:	69b9      	ldr	r1, [r7, #24]
 8002a54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	2203      	movs	r2, #3
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f003 0203 	and.w	r2, r3, #3
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	f000 80a2 	beq.w	8002bde <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	4b57      	ldr	r3, [pc, #348]	; (8002bfc <HAL_GPIO_Init+0x2e8>)
 8002aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa2:	4a56      	ldr	r2, [pc, #344]	; (8002bfc <HAL_GPIO_Init+0x2e8>)
 8002aa4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8002aaa:	4b54      	ldr	r3, [pc, #336]	; (8002bfc <HAL_GPIO_Init+0x2e8>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ab6:	4a52      	ldr	r2, [pc, #328]	; (8002c00 <HAL_GPIO_Init+0x2ec>)
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	089b      	lsrs	r3, r3, #2
 8002abc:	3302      	adds	r3, #2
 8002abe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	f003 0303 	and.w	r3, r3, #3
 8002aca:	009b      	lsls	r3, r3, #2
 8002acc:	220f      	movs	r2, #15
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a49      	ldr	r2, [pc, #292]	; (8002c04 <HAL_GPIO_Init+0x2f0>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d019      	beq.n	8002b16 <HAL_GPIO_Init+0x202>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a48      	ldr	r2, [pc, #288]	; (8002c08 <HAL_GPIO_Init+0x2f4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d013      	beq.n	8002b12 <HAL_GPIO_Init+0x1fe>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a47      	ldr	r2, [pc, #284]	; (8002c0c <HAL_GPIO_Init+0x2f8>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d00d      	beq.n	8002b0e <HAL_GPIO_Init+0x1fa>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a46      	ldr	r2, [pc, #280]	; (8002c10 <HAL_GPIO_Init+0x2fc>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d007      	beq.n	8002b0a <HAL_GPIO_Init+0x1f6>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a45      	ldr	r2, [pc, #276]	; (8002c14 <HAL_GPIO_Init+0x300>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d101      	bne.n	8002b06 <HAL_GPIO_Init+0x1f2>
 8002b02:	2304      	movs	r3, #4
 8002b04:	e008      	b.n	8002b18 <HAL_GPIO_Init+0x204>
 8002b06:	2307      	movs	r3, #7
 8002b08:	e006      	b.n	8002b18 <HAL_GPIO_Init+0x204>
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e004      	b.n	8002b18 <HAL_GPIO_Init+0x204>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e002      	b.n	8002b18 <HAL_GPIO_Init+0x204>
 8002b12:	2301      	movs	r3, #1
 8002b14:	e000      	b.n	8002b18 <HAL_GPIO_Init+0x204>
 8002b16:	2300      	movs	r3, #0
 8002b18:	69fa      	ldr	r2, [r7, #28]
 8002b1a:	f002 0203 	and.w	r2, r2, #3
 8002b1e:	0092      	lsls	r2, r2, #2
 8002b20:	4093      	lsls	r3, r2
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b28:	4935      	ldr	r1, [pc, #212]	; (8002c00 <HAL_GPIO_Init+0x2ec>)
 8002b2a:	69fb      	ldr	r3, [r7, #28]
 8002b2c:	089b      	lsrs	r3, r3, #2
 8002b2e:	3302      	adds	r3, #2
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b36:	4b38      	ldr	r3, [pc, #224]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4013      	ands	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b5a:	4a2f      	ldr	r2, [pc, #188]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b60:	4b2d      	ldr	r3, [pc, #180]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d003      	beq.n	8002b84 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b84:	4a24      	ldr	r2, [pc, #144]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b8a:	4b23      	ldr	r3, [pc, #140]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	43db      	mvns	r3, r3
 8002b94:	69ba      	ldr	r2, [r7, #24]
 8002b96:	4013      	ands	r3, r2
 8002b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d003      	beq.n	8002bae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bae:	4a1a      	ldr	r2, [pc, #104]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bb4:	4b18      	ldr	r3, [pc, #96]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bd8:	4a0f      	ldr	r2, [pc, #60]	; (8002c18 <HAL_GPIO_Init+0x304>)
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	3301      	adds	r3, #1
 8002be2:	61fb      	str	r3, [r7, #28]
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	2b0f      	cmp	r3, #15
 8002be8:	f67f aea2 	bls.w	8002930 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bec:	bf00      	nop
 8002bee:	bf00      	nop
 8002bf0:	3724      	adds	r7, #36	; 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40013800 	.word	0x40013800
 8002c04:	40020000 	.word	0x40020000
 8002c08:	40020400 	.word	0x40020400
 8002c0c:	40020800 	.word	0x40020800
 8002c10:	40020c00 	.word	0x40020c00
 8002c14:	40021000 	.word	0x40021000
 8002c18:	40013c00 	.word	0x40013c00

08002c1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	460b      	mov	r3, r1
 8002c26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	887b      	ldrh	r3, [r7, #2]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d002      	beq.n	8002c3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c34:	2301      	movs	r3, #1
 8002c36:	73fb      	strb	r3, [r7, #15]
 8002c38:	e001      	b.n	8002c3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c5c:	787b      	ldrb	r3, [r7, #1]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c68:	e003      	b.n	8002c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c6a:	887b      	ldrh	r3, [r7, #2]
 8002c6c:	041a      	lsls	r2, r3, #16
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	619a      	str	r2, [r3, #24]
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
	...

08002c80 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b086      	sub	sp, #24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e267      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d075      	beq.n	8002d8a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002c9e:	4b88      	ldr	r3, [pc, #544]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d00c      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002caa:	4b85      	ldr	r3, [pc, #532]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cb2:	2b08      	cmp	r3, #8
 8002cb4:	d112      	bne.n	8002cdc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cb6:	4b82      	ldr	r3, [pc, #520]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002cc2:	d10b      	bne.n	8002cdc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cc4:	4b7e      	ldr	r3, [pc, #504]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d05b      	beq.n	8002d88 <HAL_RCC_OscConfig+0x108>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d157      	bne.n	8002d88 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e242      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ce4:	d106      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x74>
 8002ce6:	4b76      	ldr	r3, [pc, #472]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a75      	ldr	r2, [pc, #468]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002cec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf0:	6013      	str	r3, [r2, #0]
 8002cf2:	e01d      	b.n	8002d30 <HAL_RCC_OscConfig+0xb0>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x98>
 8002cfe:	4b70      	ldr	r3, [pc, #448]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a6f      	ldr	r2, [pc, #444]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	4b6d      	ldr	r3, [pc, #436]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a6c      	ldr	r2, [pc, #432]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	e00b      	b.n	8002d30 <HAL_RCC_OscConfig+0xb0>
 8002d18:	4b69      	ldr	r3, [pc, #420]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a68      	ldr	r2, [pc, #416]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d22:	6013      	str	r3, [r2, #0]
 8002d24:	4b66      	ldr	r3, [pc, #408]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a65      	ldr	r2, [pc, #404]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d2e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d013      	beq.n	8002d60 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d38:	f7ff f93c 	bl	8001fb4 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d40:	f7ff f938 	bl	8001fb4 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b64      	cmp	r3, #100	; 0x64
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e207      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d52:	4b5b      	ldr	r3, [pc, #364]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d0f0      	beq.n	8002d40 <HAL_RCC_OscConfig+0xc0>
 8002d5e:	e014      	b.n	8002d8a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7ff f928 	bl	8001fb4 <HAL_GetTick>
 8002d64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d68:	f7ff f924 	bl	8001fb4 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b64      	cmp	r3, #100	; 0x64
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e1f3      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d7a:	4b51      	ldr	r3, [pc, #324]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d1f0      	bne.n	8002d68 <HAL_RCC_OscConfig+0xe8>
 8002d86:	e000      	b.n	8002d8a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d88:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d063      	beq.n	8002e5e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002d96:	4b4a      	ldr	r3, [pc, #296]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 030c 	and.w	r3, r3, #12
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d00b      	beq.n	8002dba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002da2:	4b47      	ldr	r3, [pc, #284]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d11c      	bne.n	8002de8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dae:	4b44      	ldr	r3, [pc, #272]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d116      	bne.n	8002de8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dba:	4b41      	ldr	r3, [pc, #260]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d005      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x152>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d001      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e1c7      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd2:	4b3b      	ldr	r3, [pc, #236]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	4937      	ldr	r1, [pc, #220]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002de6:	e03a      	b.n	8002e5e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d020      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002df0:	4b34      	ldr	r3, [pc, #208]	; (8002ec4 <HAL_RCC_OscConfig+0x244>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7ff f8dd 	bl	8001fb4 <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dfe:	f7ff f8d9 	bl	8001fb4 <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e1a8      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e10:	4b2b      	ldr	r3, [pc, #172]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e1c:	4b28      	ldr	r3, [pc, #160]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	691b      	ldr	r3, [r3, #16]
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	4925      	ldr	r1, [pc, #148]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	600b      	str	r3, [r1, #0]
 8002e30:	e015      	b.n	8002e5e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e32:	4b24      	ldr	r3, [pc, #144]	; (8002ec4 <HAL_RCC_OscConfig+0x244>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e38:	f7ff f8bc 	bl	8001fb4 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e3e:	e008      	b.n	8002e52 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e40:	f7ff f8b8 	bl	8001fb4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e187      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f0      	bne.n	8002e40 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d036      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d016      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e72:	4b15      	ldr	r3, [pc, #84]	; (8002ec8 <HAL_RCC_OscConfig+0x248>)
 8002e74:	2201      	movs	r2, #1
 8002e76:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e78:	f7ff f89c 	bl	8001fb4 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e80:	f7ff f898 	bl	8001fb4 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e167      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e92:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <HAL_RCC_OscConfig+0x240>)
 8002e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0x200>
 8002e9e:	e01b      	b.n	8002ed8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea0:	4b09      	ldr	r3, [pc, #36]	; (8002ec8 <HAL_RCC_OscConfig+0x248>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ea6:	f7ff f885 	bl	8001fb4 <HAL_GetTick>
 8002eaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eac:	e00e      	b.n	8002ecc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eae:	f7ff f881 	bl	8001fb4 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	693b      	ldr	r3, [r7, #16]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d907      	bls.n	8002ecc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	e150      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	42470000 	.word	0x42470000
 8002ec8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ecc:	4b88      	ldr	r3, [pc, #544]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d1ea      	bne.n	8002eae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f000 8097 	beq.w	8003014 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eea:	4b81      	ldr	r3, [pc, #516]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10f      	bne.n	8002f16 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	4b7d      	ldr	r3, [pc, #500]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	4a7c      	ldr	r2, [pc, #496]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f04:	6413      	str	r3, [r2, #64]	; 0x40
 8002f06:	4b7a      	ldr	r3, [pc, #488]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f0e:	60bb      	str	r3, [r7, #8]
 8002f10:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f12:	2301      	movs	r3, #1
 8002f14:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f16:	4b77      	ldr	r3, [pc, #476]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d118      	bne.n	8002f54 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f22:	4b74      	ldr	r3, [pc, #464]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a73      	ldr	r2, [pc, #460]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f2e:	f7ff f841 	bl	8001fb4 <HAL_GetTick>
 8002f32:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f36:	f7ff f83d 	bl	8001fb4 <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e10c      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f48:	4b6a      	ldr	r3, [pc, #424]	; (80030f4 <HAL_RCC_OscConfig+0x474>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d0f0      	beq.n	8002f36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d106      	bne.n	8002f6a <HAL_RCC_OscConfig+0x2ea>
 8002f5c:	4b64      	ldr	r3, [pc, #400]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f60:	4a63      	ldr	r2, [pc, #396]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f62:	f043 0301 	orr.w	r3, r3, #1
 8002f66:	6713      	str	r3, [r2, #112]	; 0x70
 8002f68:	e01c      	b.n	8002fa4 <HAL_RCC_OscConfig+0x324>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	2b05      	cmp	r3, #5
 8002f70:	d10c      	bne.n	8002f8c <HAL_RCC_OscConfig+0x30c>
 8002f72:	4b5f      	ldr	r3, [pc, #380]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f76:	4a5e      	ldr	r2, [pc, #376]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f78:	f043 0304 	orr.w	r3, r3, #4
 8002f7c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7e:	4b5c      	ldr	r3, [pc, #368]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f82:	4a5b      	ldr	r2, [pc, #364]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f84:	f043 0301 	orr.w	r3, r3, #1
 8002f88:	6713      	str	r3, [r2, #112]	; 0x70
 8002f8a:	e00b      	b.n	8002fa4 <HAL_RCC_OscConfig+0x324>
 8002f8c:	4b58      	ldr	r3, [pc, #352]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f90:	4a57      	ldr	r2, [pc, #348]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f92:	f023 0301 	bic.w	r3, r3, #1
 8002f96:	6713      	str	r3, [r2, #112]	; 0x70
 8002f98:	4b55      	ldr	r3, [pc, #340]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9c:	4a54      	ldr	r2, [pc, #336]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	f023 0304 	bic.w	r3, r3, #4
 8002fa2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d015      	beq.n	8002fd8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fac:	f7ff f802 	bl	8001fb4 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb2:	e00a      	b.n	8002fca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fb4:	f7fe fffe 	bl	8001fb4 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e0cb      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fca:	4b49      	ldr	r3, [pc, #292]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0ee      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x334>
 8002fd6:	e014      	b.n	8003002 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fd8:	f7fe ffec 	bl	8001fb4 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fde:	e00a      	b.n	8002ff6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fe0:	f7fe ffe8 	bl	8001fb4 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e0b5      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ff6:	4b3e      	ldr	r3, [pc, #248]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8002ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1ee      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003002:	7dfb      	ldrb	r3, [r7, #23]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d105      	bne.n	8003014 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003008:	4b39      	ldr	r3, [pc, #228]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 800300a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300c:	4a38      	ldr	r2, [pc, #224]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 800300e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003012:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	2b00      	cmp	r3, #0
 800301a:	f000 80a1 	beq.w	8003160 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800301e:	4b34      	ldr	r3, [pc, #208]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 030c 	and.w	r3, r3, #12
 8003026:	2b08      	cmp	r3, #8
 8003028:	d05c      	beq.n	80030e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	2b02      	cmp	r3, #2
 8003030:	d141      	bne.n	80030b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003032:	4b31      	ldr	r3, [pc, #196]	; (80030f8 <HAL_RCC_OscConfig+0x478>)
 8003034:	2200      	movs	r2, #0
 8003036:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003038:	f7fe ffbc 	bl	8001fb4 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003040:	f7fe ffb8 	bl	8001fb4 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e087      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003052:	4b27      	ldr	r3, [pc, #156]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1f0      	bne.n	8003040 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	69da      	ldr	r2, [r3, #28]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a1b      	ldr	r3, [r3, #32]
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	019b      	lsls	r3, r3, #6
 800306e:	431a      	orrs	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003074:	085b      	lsrs	r3, r3, #1
 8003076:	3b01      	subs	r3, #1
 8003078:	041b      	lsls	r3, r3, #16
 800307a:	431a      	orrs	r2, r3
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003080:	061b      	lsls	r3, r3, #24
 8003082:	491b      	ldr	r1, [pc, #108]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 8003084:	4313      	orrs	r3, r2
 8003086:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003088:	4b1b      	ldr	r3, [pc, #108]	; (80030f8 <HAL_RCC_OscConfig+0x478>)
 800308a:	2201      	movs	r2, #1
 800308c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800308e:	f7fe ff91 	bl	8001fb4 <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003096:	f7fe ff8d 	bl	8001fb4 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e05c      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x416>
 80030b4:	e054      	b.n	8003160 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030b6:	4b10      	ldr	r3, [pc, #64]	; (80030f8 <HAL_RCC_OscConfig+0x478>)
 80030b8:	2200      	movs	r2, #0
 80030ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030bc:	f7fe ff7a 	bl	8001fb4 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030c4:	f7fe ff76 	bl	8001fb4 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e045      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <HAL_RCC_OscConfig+0x470>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x444>
 80030e2:	e03d      	b.n	8003160 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e038      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40007000 	.word	0x40007000
 80030f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030fc:	4b1b      	ldr	r3, [pc, #108]	; (800316c <HAL_RCC_OscConfig+0x4ec>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d028      	beq.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003114:	429a      	cmp	r2, r3
 8003116:	d121      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003122:	429a      	cmp	r2, r3
 8003124:	d11a      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800312c:	4013      	ands	r3, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003132:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003134:	4293      	cmp	r3, r2
 8003136:	d111      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	3b01      	subs	r3, #1
 8003146:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d107      	bne.n	800315c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003156:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003158:	429a      	cmp	r2, r3
 800315a:	d001      	beq.n	8003160 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40023800 	.word	0x40023800

08003170 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d101      	bne.n	8003184 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0cc      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003184:	4b68      	ldr	r3, [pc, #416]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	683a      	ldr	r2, [r7, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d90c      	bls.n	80031ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003192:	4b65      	ldr	r3, [pc, #404]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003194:	683a      	ldr	r2, [r7, #0]
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	4b63      	ldr	r3, [pc, #396]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0b8      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0302 	and.w	r3, r3, #2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d020      	beq.n	80031fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0304 	and.w	r3, r3, #4
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d005      	beq.n	80031d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031c4:	4b59      	ldr	r3, [pc, #356]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	4a58      	ldr	r2, [pc, #352]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0308 	and.w	r3, r3, #8
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d005      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031dc:	4b53      	ldr	r3, [pc, #332]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	4a52      	ldr	r2, [pc, #328]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e8:	4b50      	ldr	r3, [pc, #320]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	494d      	ldr	r1, [pc, #308]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d044      	beq.n	8003290 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d107      	bne.n	800321e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	4b47      	ldr	r3, [pc, #284]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d119      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
 800321c:	e07f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d003      	beq.n	800322e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800322a:	2b03      	cmp	r3, #3
 800322c:	d107      	bne.n	800323e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800322e:	4b3f      	ldr	r3, [pc, #252]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d109      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e06f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800323e:	4b3b      	ldr	r3, [pc, #236]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e067      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800324e:	4b37      	ldr	r3, [pc, #220]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f023 0203 	bic.w	r2, r3, #3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	4934      	ldr	r1, [pc, #208]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	4313      	orrs	r3, r2
 800325e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003260:	f7fe fea8 	bl	8001fb4 <HAL_GetTick>
 8003264:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003266:	e00a      	b.n	800327e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003268:	f7fe fea4 	bl	8001fb4 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	f241 3288 	movw	r2, #5000	; 0x1388
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e04f      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327e:	4b2b      	ldr	r3, [pc, #172]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 020c 	and.w	r2, r3, #12
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	429a      	cmp	r2, r3
 800328e:	d1eb      	bne.n	8003268 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003290:	4b25      	ldr	r3, [pc, #148]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d20c      	bcs.n	80032b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329e:	4b22      	ldr	r3, [pc, #136]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 80032a0:	683a      	ldr	r2, [r7, #0]
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032a6:	4b20      	ldr	r3, [pc, #128]	; (8003328 <HAL_RCC_ClockConfig+0x1b8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0307 	and.w	r3, r3, #7
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d001      	beq.n	80032b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e032      	b.n	800331e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d008      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032c4:	4b19      	ldr	r3, [pc, #100]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	4916      	ldr	r1, [pc, #88]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032e2:	4b12      	ldr	r3, [pc, #72]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	00db      	lsls	r3, r3, #3
 80032f0:	490e      	ldr	r1, [pc, #56]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80032f6:	f000 f821 	bl	800333c <HAL_RCC_GetSysClockFreq>
 80032fa:	4602      	mov	r2, r0
 80032fc:	4b0b      	ldr	r3, [pc, #44]	; (800332c <HAL_RCC_ClockConfig+0x1bc>)
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 030f 	and.w	r3, r3, #15
 8003306:	490a      	ldr	r1, [pc, #40]	; (8003330 <HAL_RCC_ClockConfig+0x1c0>)
 8003308:	5ccb      	ldrb	r3, [r1, r3]
 800330a:	fa22 f303 	lsr.w	r3, r2, r3
 800330e:	4a09      	ldr	r2, [pc, #36]	; (8003334 <HAL_RCC_ClockConfig+0x1c4>)
 8003310:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003312:	4b09      	ldr	r3, [pc, #36]	; (8003338 <HAL_RCC_ClockConfig+0x1c8>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe fe08 	bl	8001f2c <HAL_InitTick>

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	40023c00 	.word	0x40023c00
 800332c:	40023800 	.word	0x40023800
 8003330:	08009554 	.word	0x08009554
 8003334:	20000000 	.word	0x20000000
 8003338:	20000004 	.word	0x20000004

0800333c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800333c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003340:	b094      	sub	sp, #80	; 0x50
 8003342:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003344:	2300      	movs	r3, #0
 8003346:	647b      	str	r3, [r7, #68]	; 0x44
 8003348:	2300      	movs	r3, #0
 800334a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800334c:	2300      	movs	r3, #0
 800334e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003350:	2300      	movs	r3, #0
 8003352:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003354:	4b79      	ldr	r3, [pc, #484]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f003 030c 	and.w	r3, r3, #12
 800335c:	2b08      	cmp	r3, #8
 800335e:	d00d      	beq.n	800337c <HAL_RCC_GetSysClockFreq+0x40>
 8003360:	2b08      	cmp	r3, #8
 8003362:	f200 80e1 	bhi.w	8003528 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x34>
 800336a:	2b04      	cmp	r3, #4
 800336c:	d003      	beq.n	8003376 <HAL_RCC_GetSysClockFreq+0x3a>
 800336e:	e0db      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003370:	4b73      	ldr	r3, [pc, #460]	; (8003540 <HAL_RCC_GetSysClockFreq+0x204>)
 8003372:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003374:	e0db      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003376:	4b73      	ldr	r3, [pc, #460]	; (8003544 <HAL_RCC_GetSysClockFreq+0x208>)
 8003378:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800337a:	e0d8      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800337c:	4b6f      	ldr	r3, [pc, #444]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003384:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003386:	4b6d      	ldr	r3, [pc, #436]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d063      	beq.n	800345a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003392:	4b6a      	ldr	r3, [pc, #424]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	099b      	lsrs	r3, r3, #6
 8003398:	2200      	movs	r2, #0
 800339a:	63bb      	str	r3, [r7, #56]	; 0x38
 800339c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800339e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a4:	633b      	str	r3, [r7, #48]	; 0x30
 80033a6:	2300      	movs	r3, #0
 80033a8:	637b      	str	r3, [r7, #52]	; 0x34
 80033aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033ae:	4622      	mov	r2, r4
 80033b0:	462b      	mov	r3, r5
 80033b2:	f04f 0000 	mov.w	r0, #0
 80033b6:	f04f 0100 	mov.w	r1, #0
 80033ba:	0159      	lsls	r1, r3, #5
 80033bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033c0:	0150      	lsls	r0, r2, #5
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4621      	mov	r1, r4
 80033c8:	1a51      	subs	r1, r2, r1
 80033ca:	6139      	str	r1, [r7, #16]
 80033cc:	4629      	mov	r1, r5
 80033ce:	eb63 0301 	sbc.w	r3, r3, r1
 80033d2:	617b      	str	r3, [r7, #20]
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	f04f 0300 	mov.w	r3, #0
 80033dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033e0:	4659      	mov	r1, fp
 80033e2:	018b      	lsls	r3, r1, #6
 80033e4:	4651      	mov	r1, sl
 80033e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033ea:	4651      	mov	r1, sl
 80033ec:	018a      	lsls	r2, r1, #6
 80033ee:	4651      	mov	r1, sl
 80033f0:	ebb2 0801 	subs.w	r8, r2, r1
 80033f4:	4659      	mov	r1, fp
 80033f6:	eb63 0901 	sbc.w	r9, r3, r1
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003406:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800340a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800340e:	4690      	mov	r8, r2
 8003410:	4699      	mov	r9, r3
 8003412:	4623      	mov	r3, r4
 8003414:	eb18 0303 	adds.w	r3, r8, r3
 8003418:	60bb      	str	r3, [r7, #8]
 800341a:	462b      	mov	r3, r5
 800341c:	eb49 0303 	adc.w	r3, r9, r3
 8003420:	60fb      	str	r3, [r7, #12]
 8003422:	f04f 0200 	mov.w	r2, #0
 8003426:	f04f 0300 	mov.w	r3, #0
 800342a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800342e:	4629      	mov	r1, r5
 8003430:	024b      	lsls	r3, r1, #9
 8003432:	4621      	mov	r1, r4
 8003434:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003438:	4621      	mov	r1, r4
 800343a:	024a      	lsls	r2, r1, #9
 800343c:	4610      	mov	r0, r2
 800343e:	4619      	mov	r1, r3
 8003440:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003442:	2200      	movs	r2, #0
 8003444:	62bb      	str	r3, [r7, #40]	; 0x28
 8003446:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003448:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800344c:	f7fd fc04 	bl	8000c58 <__aeabi_uldivmod>
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4613      	mov	r3, r2
 8003456:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003458:	e058      	b.n	800350c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800345a:	4b38      	ldr	r3, [pc, #224]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	099b      	lsrs	r3, r3, #6
 8003460:	2200      	movs	r2, #0
 8003462:	4618      	mov	r0, r3
 8003464:	4611      	mov	r1, r2
 8003466:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800346a:	623b      	str	r3, [r7, #32]
 800346c:	2300      	movs	r3, #0
 800346e:	627b      	str	r3, [r7, #36]	; 0x24
 8003470:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003474:	4642      	mov	r2, r8
 8003476:	464b      	mov	r3, r9
 8003478:	f04f 0000 	mov.w	r0, #0
 800347c:	f04f 0100 	mov.w	r1, #0
 8003480:	0159      	lsls	r1, r3, #5
 8003482:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003486:	0150      	lsls	r0, r2, #5
 8003488:	4602      	mov	r2, r0
 800348a:	460b      	mov	r3, r1
 800348c:	4641      	mov	r1, r8
 800348e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003492:	4649      	mov	r1, r9
 8003494:	eb63 0b01 	sbc.w	fp, r3, r1
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034a4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034a8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034ac:	ebb2 040a 	subs.w	r4, r2, sl
 80034b0:	eb63 050b 	sbc.w	r5, r3, fp
 80034b4:	f04f 0200 	mov.w	r2, #0
 80034b8:	f04f 0300 	mov.w	r3, #0
 80034bc:	00eb      	lsls	r3, r5, #3
 80034be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034c2:	00e2      	lsls	r2, r4, #3
 80034c4:	4614      	mov	r4, r2
 80034c6:	461d      	mov	r5, r3
 80034c8:	4643      	mov	r3, r8
 80034ca:	18e3      	adds	r3, r4, r3
 80034cc:	603b      	str	r3, [r7, #0]
 80034ce:	464b      	mov	r3, r9
 80034d0:	eb45 0303 	adc.w	r3, r5, r3
 80034d4:	607b      	str	r3, [r7, #4]
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	f04f 0300 	mov.w	r3, #0
 80034de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034e2:	4629      	mov	r1, r5
 80034e4:	028b      	lsls	r3, r1, #10
 80034e6:	4621      	mov	r1, r4
 80034e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034ec:	4621      	mov	r1, r4
 80034ee:	028a      	lsls	r2, r1, #10
 80034f0:	4610      	mov	r0, r2
 80034f2:	4619      	mov	r1, r3
 80034f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034f6:	2200      	movs	r2, #0
 80034f8:	61bb      	str	r3, [r7, #24]
 80034fa:	61fa      	str	r2, [r7, #28]
 80034fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003500:	f7fd fbaa 	bl	8000c58 <__aeabi_uldivmod>
 8003504:	4602      	mov	r2, r0
 8003506:	460b      	mov	r3, r1
 8003508:	4613      	mov	r3, r2
 800350a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800350c:	4b0b      	ldr	r3, [pc, #44]	; (800353c <HAL_RCC_GetSysClockFreq+0x200>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	0c1b      	lsrs	r3, r3, #16
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	3301      	adds	r3, #1
 8003518:	005b      	lsls	r3, r3, #1
 800351a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800351c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800351e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003520:	fbb2 f3f3 	udiv	r3, r2, r3
 8003524:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003526:	e002      	b.n	800352e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003528:	4b05      	ldr	r3, [pc, #20]	; (8003540 <HAL_RCC_GetSysClockFreq+0x204>)
 800352a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800352c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003530:	4618      	mov	r0, r3
 8003532:	3750      	adds	r7, #80	; 0x50
 8003534:	46bd      	mov	sp, r7
 8003536:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800353a:	bf00      	nop
 800353c:	40023800 	.word	0x40023800
 8003540:	00f42400 	.word	0x00f42400
 8003544:	007a1200 	.word	0x007a1200

08003548 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800354c:	4b03      	ldr	r3, [pc, #12]	; (800355c <HAL_RCC_GetHCLKFreq+0x14>)
 800354e:	681b      	ldr	r3, [r3, #0]
}
 8003550:	4618      	mov	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
 800355a:	bf00      	nop
 800355c:	20000000 	.word	0x20000000

08003560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003564:	f7ff fff0 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003568:	4602      	mov	r2, r0
 800356a:	4b05      	ldr	r3, [pc, #20]	; (8003580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	0a9b      	lsrs	r3, r3, #10
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	4903      	ldr	r1, [pc, #12]	; (8003584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003576:	5ccb      	ldrb	r3, [r1, r3]
 8003578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800357c:	4618      	mov	r0, r3
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40023800 	.word	0x40023800
 8003584:	08009564 	.word	0x08009564

08003588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800358c:	f7ff ffdc 	bl	8003548 <HAL_RCC_GetHCLKFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	0b5b      	lsrs	r3, r3, #13
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	4903      	ldr	r1, [pc, #12]	; (80035ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40023800 	.word	0x40023800
 80035ac:	08009564 	.word	0x08009564

080035b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e03f      	b.n	8003642 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d106      	bne.n	80035dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035d6:	6878      	ldr	r0, [r7, #4]
 80035d8:	f7fe fb36 	bl	8001c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2224      	movs	r2, #36	; 0x24
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68da      	ldr	r2, [r3, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 f929 	bl	800384c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	691a      	ldr	r2, [r3, #16]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003608:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	695a      	ldr	r2, [r3, #20]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003618:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68da      	ldr	r2, [r3, #12]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003628:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2220      	movs	r2, #32
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b08a      	sub	sp, #40	; 0x28
 800364e:	af02      	add	r7, sp, #8
 8003650:	60f8      	str	r0, [r7, #12]
 8003652:	60b9      	str	r1, [r7, #8]
 8003654:	603b      	str	r3, [r7, #0]
 8003656:	4613      	mov	r3, r2
 8003658:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b20      	cmp	r3, #32
 8003668:	d17c      	bne.n	8003764 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d002      	beq.n	8003676 <HAL_UART_Transmit+0x2c>
 8003670:	88fb      	ldrh	r3, [r7, #6]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e075      	b.n	8003766 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_UART_Transmit+0x3e>
 8003684:	2302      	movs	r3, #2
 8003686:	e06e      	b.n	8003766 <HAL_UART_Transmit+0x11c>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2221      	movs	r2, #33	; 0x21
 800369a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800369e:	f7fe fc89 	bl	8001fb4 <HAL_GetTick>
 80036a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	88fa      	ldrh	r2, [r7, #6]
 80036a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	88fa      	ldrh	r2, [r7, #6]
 80036ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b8:	d108      	bne.n	80036cc <HAL_UART_Transmit+0x82>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d104      	bne.n	80036cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	61bb      	str	r3, [r7, #24]
 80036ca:	e003      	b.n	80036d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80036dc:	e02a      	b.n	8003734 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	9300      	str	r3, [sp, #0]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	2200      	movs	r2, #0
 80036e6:	2180      	movs	r1, #128	; 0x80
 80036e8:	68f8      	ldr	r0, [r7, #12]
 80036ea:	f000 f840 	bl	800376e <UART_WaitOnFlagUntilTimeout>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d001      	beq.n	80036f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e036      	b.n	8003766 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d10b      	bne.n	8003716 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	881b      	ldrh	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800370c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	3302      	adds	r3, #2
 8003712:	61bb      	str	r3, [r7, #24]
 8003714:	e007      	b.n	8003726 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	781a      	ldrb	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	3301      	adds	r3, #1
 8003724:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003738:	b29b      	uxth	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1cf      	bne.n	80036de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	9300      	str	r3, [sp, #0]
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2200      	movs	r2, #0
 8003746:	2140      	movs	r1, #64	; 0x40
 8003748:	68f8      	ldr	r0, [r7, #12]
 800374a:	f000 f810 	bl	800376e <UART_WaitOnFlagUntilTimeout>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d001      	beq.n	8003758 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e006      	b.n	8003766 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	e000      	b.n	8003766 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003764:	2302      	movs	r3, #2
  }
}
 8003766:	4618      	mov	r0, r3
 8003768:	3720      	adds	r7, #32
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b090      	sub	sp, #64	; 0x40
 8003772:	af00      	add	r7, sp, #0
 8003774:	60f8      	str	r0, [r7, #12]
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	603b      	str	r3, [r7, #0]
 800377a:	4613      	mov	r3, r2
 800377c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800377e:	e050      	b.n	8003822 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003780:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003786:	d04c      	beq.n	8003822 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003788:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800378a:	2b00      	cmp	r3, #0
 800378c:	d007      	beq.n	800379e <UART_WaitOnFlagUntilTimeout+0x30>
 800378e:	f7fe fc11 	bl	8001fb4 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800379a:	429a      	cmp	r2, r3
 800379c:	d241      	bcs.n	8003822 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	330c      	adds	r3, #12
 80037a4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a8:	e853 3f00 	ldrex	r3, [r3]
 80037ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80037ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80037b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	330c      	adds	r3, #12
 80037bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037be:	637a      	str	r2, [r7, #52]	; 0x34
 80037c0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80037c6:	e841 2300 	strex	r3, r2, [r1]
 80037ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80037cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d1e5      	bne.n	800379e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	3314      	adds	r3, #20
 80037d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	e853 3f00 	ldrex	r3, [r3]
 80037e0:	613b      	str	r3, [r7, #16]
   return(result);
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	f023 0301 	bic.w	r3, r3, #1
 80037e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	3314      	adds	r3, #20
 80037f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80037f2:	623a      	str	r2, [r7, #32]
 80037f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f6:	69f9      	ldr	r1, [r7, #28]
 80037f8:	6a3a      	ldr	r2, [r7, #32]
 80037fa:	e841 2300 	strex	r3, r2, [r1]
 80037fe:	61bb      	str	r3, [r7, #24]
   return(result);
 8003800:	69bb      	ldr	r3, [r7, #24]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1e5      	bne.n	80037d2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2220      	movs	r2, #32
 800380a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2220      	movs	r2, #32
 8003812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e00f      	b.n	8003842 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	4013      	ands	r3, r2
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	429a      	cmp	r2, r3
 8003830:	bf0c      	ite	eq
 8003832:	2301      	moveq	r3, #1
 8003834:	2300      	movne	r3, #0
 8003836:	b2db      	uxtb	r3, r3
 8003838:	461a      	mov	r2, r3
 800383a:	79fb      	ldrb	r3, [r7, #7]
 800383c:	429a      	cmp	r2, r3
 800383e:	d09f      	beq.n	8003780 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3740      	adds	r7, #64	; 0x40
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
	...

0800384c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800384c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003850:	b0c0      	sub	sp, #256	; 0x100
 8003852:	af00      	add	r7, sp, #0
 8003854:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003858:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	691b      	ldr	r3, [r3, #16]
 8003860:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003868:	68d9      	ldr	r1, [r3, #12]
 800386a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	ea40 0301 	orr.w	r3, r0, r1
 8003874:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	431a      	orrs	r2, r3
 8003884:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	431a      	orrs	r2, r3
 800388c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80038a4:	f021 010c 	bic.w	r1, r1, #12
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80038b2:	430b      	orrs	r3, r1
 80038b4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80038c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038c6:	6999      	ldr	r1, [r3, #24]
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	ea40 0301 	orr.w	r3, r0, r1
 80038d2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	4b8f      	ldr	r3, [pc, #572]	; (8003b18 <UART_SetConfig+0x2cc>)
 80038dc:	429a      	cmp	r2, r3
 80038de:	d005      	beq.n	80038ec <UART_SetConfig+0xa0>
 80038e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038e4:	681a      	ldr	r2, [r3, #0]
 80038e6:	4b8d      	ldr	r3, [pc, #564]	; (8003b1c <UART_SetConfig+0x2d0>)
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d104      	bne.n	80038f6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038ec:	f7ff fe4c 	bl	8003588 <HAL_RCC_GetPCLK2Freq>
 80038f0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80038f4:	e003      	b.n	80038fe <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038f6:	f7ff fe33 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
 80038fa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003902:	69db      	ldr	r3, [r3, #28]
 8003904:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003908:	f040 810c 	bne.w	8003b24 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800390c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003910:	2200      	movs	r2, #0
 8003912:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003916:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800391a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800391e:	4622      	mov	r2, r4
 8003920:	462b      	mov	r3, r5
 8003922:	1891      	adds	r1, r2, r2
 8003924:	65b9      	str	r1, [r7, #88]	; 0x58
 8003926:	415b      	adcs	r3, r3
 8003928:	65fb      	str	r3, [r7, #92]	; 0x5c
 800392a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800392e:	4621      	mov	r1, r4
 8003930:	eb12 0801 	adds.w	r8, r2, r1
 8003934:	4629      	mov	r1, r5
 8003936:	eb43 0901 	adc.w	r9, r3, r1
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003946:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800394a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800394e:	4690      	mov	r8, r2
 8003950:	4699      	mov	r9, r3
 8003952:	4623      	mov	r3, r4
 8003954:	eb18 0303 	adds.w	r3, r8, r3
 8003958:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800395c:	462b      	mov	r3, r5
 800395e:	eb49 0303 	adc.w	r3, r9, r3
 8003962:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003972:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003976:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800397a:	460b      	mov	r3, r1
 800397c:	18db      	adds	r3, r3, r3
 800397e:	653b      	str	r3, [r7, #80]	; 0x50
 8003980:	4613      	mov	r3, r2
 8003982:	eb42 0303 	adc.w	r3, r2, r3
 8003986:	657b      	str	r3, [r7, #84]	; 0x54
 8003988:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800398c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003990:	f7fd f962 	bl	8000c58 <__aeabi_uldivmod>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4b61      	ldr	r3, [pc, #388]	; (8003b20 <UART_SetConfig+0x2d4>)
 800399a:	fba3 2302 	umull	r2, r3, r3, r2
 800399e:	095b      	lsrs	r3, r3, #5
 80039a0:	011c      	lsls	r4, r3, #4
 80039a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039a6:	2200      	movs	r2, #0
 80039a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80039ac:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80039b0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80039b4:	4642      	mov	r2, r8
 80039b6:	464b      	mov	r3, r9
 80039b8:	1891      	adds	r1, r2, r2
 80039ba:	64b9      	str	r1, [r7, #72]	; 0x48
 80039bc:	415b      	adcs	r3, r3
 80039be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039c0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80039c4:	4641      	mov	r1, r8
 80039c6:	eb12 0a01 	adds.w	sl, r2, r1
 80039ca:	4649      	mov	r1, r9
 80039cc:	eb43 0b01 	adc.w	fp, r3, r1
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039dc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039e4:	4692      	mov	sl, r2
 80039e6:	469b      	mov	fp, r3
 80039e8:	4643      	mov	r3, r8
 80039ea:	eb1a 0303 	adds.w	r3, sl, r3
 80039ee:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80039f2:	464b      	mov	r3, r9
 80039f4:	eb4b 0303 	adc.w	r3, fp, r3
 80039f8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80039fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a08:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003a0c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003a10:	460b      	mov	r3, r1
 8003a12:	18db      	adds	r3, r3, r3
 8003a14:	643b      	str	r3, [r7, #64]	; 0x40
 8003a16:	4613      	mov	r3, r2
 8003a18:	eb42 0303 	adc.w	r3, r2, r3
 8003a1c:	647b      	str	r3, [r7, #68]	; 0x44
 8003a1e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a22:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003a26:	f7fd f917 	bl	8000c58 <__aeabi_uldivmod>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	4611      	mov	r1, r2
 8003a30:	4b3b      	ldr	r3, [pc, #236]	; (8003b20 <UART_SetConfig+0x2d4>)
 8003a32:	fba3 2301 	umull	r2, r3, r3, r1
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	2264      	movs	r2, #100	; 0x64
 8003a3a:	fb02 f303 	mul.w	r3, r2, r3
 8003a3e:	1acb      	subs	r3, r1, r3
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003a46:	4b36      	ldr	r3, [pc, #216]	; (8003b20 <UART_SetConfig+0x2d4>)
 8003a48:	fba3 2302 	umull	r2, r3, r3, r2
 8003a4c:	095b      	lsrs	r3, r3, #5
 8003a4e:	005b      	lsls	r3, r3, #1
 8003a50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a54:	441c      	add	r4, r3
 8003a56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003a60:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003a64:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003a68:	4642      	mov	r2, r8
 8003a6a:	464b      	mov	r3, r9
 8003a6c:	1891      	adds	r1, r2, r2
 8003a6e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003a70:	415b      	adcs	r3, r3
 8003a72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a74:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003a78:	4641      	mov	r1, r8
 8003a7a:	1851      	adds	r1, r2, r1
 8003a7c:	6339      	str	r1, [r7, #48]	; 0x30
 8003a7e:	4649      	mov	r1, r9
 8003a80:	414b      	adcs	r3, r1
 8003a82:	637b      	str	r3, [r7, #52]	; 0x34
 8003a84:	f04f 0200 	mov.w	r2, #0
 8003a88:	f04f 0300 	mov.w	r3, #0
 8003a8c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003a90:	4659      	mov	r1, fp
 8003a92:	00cb      	lsls	r3, r1, #3
 8003a94:	4651      	mov	r1, sl
 8003a96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a9a:	4651      	mov	r1, sl
 8003a9c:	00ca      	lsls	r2, r1, #3
 8003a9e:	4610      	mov	r0, r2
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	4642      	mov	r2, r8
 8003aa6:	189b      	adds	r3, r3, r2
 8003aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003aac:	464b      	mov	r3, r9
 8003aae:	460a      	mov	r2, r1
 8003ab0:	eb42 0303 	adc.w	r3, r2, r3
 8003ab4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003ac4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ac8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003acc:	460b      	mov	r3, r1
 8003ace:	18db      	adds	r3, r3, r3
 8003ad0:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	eb42 0303 	adc.w	r3, r2, r3
 8003ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003ada:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003ade:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003ae2:	f7fd f8b9 	bl	8000c58 <__aeabi_uldivmod>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4b0d      	ldr	r3, [pc, #52]	; (8003b20 <UART_SetConfig+0x2d4>)
 8003aec:	fba3 1302 	umull	r1, r3, r3, r2
 8003af0:	095b      	lsrs	r3, r3, #5
 8003af2:	2164      	movs	r1, #100	; 0x64
 8003af4:	fb01 f303 	mul.w	r3, r1, r3
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	00db      	lsls	r3, r3, #3
 8003afc:	3332      	adds	r3, #50	; 0x32
 8003afe:	4a08      	ldr	r2, [pc, #32]	; (8003b20 <UART_SetConfig+0x2d4>)
 8003b00:	fba2 2303 	umull	r2, r3, r2, r3
 8003b04:	095b      	lsrs	r3, r3, #5
 8003b06:	f003 0207 	and.w	r2, r3, #7
 8003b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4422      	add	r2, r4
 8003b12:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b14:	e105      	b.n	8003d22 <UART_SetConfig+0x4d6>
 8003b16:	bf00      	nop
 8003b18:	40011000 	.word	0x40011000
 8003b1c:	40011400 	.word	0x40011400
 8003b20:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003b2e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003b32:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003b36:	4642      	mov	r2, r8
 8003b38:	464b      	mov	r3, r9
 8003b3a:	1891      	adds	r1, r2, r2
 8003b3c:	6239      	str	r1, [r7, #32]
 8003b3e:	415b      	adcs	r3, r3
 8003b40:	627b      	str	r3, [r7, #36]	; 0x24
 8003b42:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b46:	4641      	mov	r1, r8
 8003b48:	1854      	adds	r4, r2, r1
 8003b4a:	4649      	mov	r1, r9
 8003b4c:	eb43 0501 	adc.w	r5, r3, r1
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	00eb      	lsls	r3, r5, #3
 8003b5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b5e:	00e2      	lsls	r2, r4, #3
 8003b60:	4614      	mov	r4, r2
 8003b62:	461d      	mov	r5, r3
 8003b64:	4643      	mov	r3, r8
 8003b66:	18e3      	adds	r3, r4, r3
 8003b68:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b6c:	464b      	mov	r3, r9
 8003b6e:	eb45 0303 	adc.w	r3, r5, r3
 8003b72:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003b82:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003b92:	4629      	mov	r1, r5
 8003b94:	008b      	lsls	r3, r1, #2
 8003b96:	4621      	mov	r1, r4
 8003b98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b9c:	4621      	mov	r1, r4
 8003b9e:	008a      	lsls	r2, r1, #2
 8003ba0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003ba4:	f7fd f858 	bl	8000c58 <__aeabi_uldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4b60      	ldr	r3, [pc, #384]	; (8003d30 <UART_SetConfig+0x4e4>)
 8003bae:	fba3 2302 	umull	r2, r3, r3, r2
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	011c      	lsls	r4, r3, #4
 8003bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003bc0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003bc4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003bc8:	4642      	mov	r2, r8
 8003bca:	464b      	mov	r3, r9
 8003bcc:	1891      	adds	r1, r2, r2
 8003bce:	61b9      	str	r1, [r7, #24]
 8003bd0:	415b      	adcs	r3, r3
 8003bd2:	61fb      	str	r3, [r7, #28]
 8003bd4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bd8:	4641      	mov	r1, r8
 8003bda:	1851      	adds	r1, r2, r1
 8003bdc:	6139      	str	r1, [r7, #16]
 8003bde:	4649      	mov	r1, r9
 8003be0:	414b      	adcs	r3, r1
 8003be2:	617b      	str	r3, [r7, #20]
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bf0:	4659      	mov	r1, fp
 8003bf2:	00cb      	lsls	r3, r1, #3
 8003bf4:	4651      	mov	r1, sl
 8003bf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bfa:	4651      	mov	r1, sl
 8003bfc:	00ca      	lsls	r2, r1, #3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	4619      	mov	r1, r3
 8003c02:	4603      	mov	r3, r0
 8003c04:	4642      	mov	r2, r8
 8003c06:	189b      	adds	r3, r3, r2
 8003c08:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c0c:	464b      	mov	r3, r9
 8003c0e:	460a      	mov	r2, r1
 8003c10:	eb42 0303 	adc.w	r3, r2, r3
 8003c14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c22:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003c24:	f04f 0200 	mov.w	r2, #0
 8003c28:	f04f 0300 	mov.w	r3, #0
 8003c2c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003c30:	4649      	mov	r1, r9
 8003c32:	008b      	lsls	r3, r1, #2
 8003c34:	4641      	mov	r1, r8
 8003c36:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c3a:	4641      	mov	r1, r8
 8003c3c:	008a      	lsls	r2, r1, #2
 8003c3e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003c42:	f7fd f809 	bl	8000c58 <__aeabi_uldivmod>
 8003c46:	4602      	mov	r2, r0
 8003c48:	460b      	mov	r3, r1
 8003c4a:	4b39      	ldr	r3, [pc, #228]	; (8003d30 <UART_SetConfig+0x4e4>)
 8003c4c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	2164      	movs	r1, #100	; 0x64
 8003c54:	fb01 f303 	mul.w	r3, r1, r3
 8003c58:	1ad3      	subs	r3, r2, r3
 8003c5a:	011b      	lsls	r3, r3, #4
 8003c5c:	3332      	adds	r3, #50	; 0x32
 8003c5e:	4a34      	ldr	r2, [pc, #208]	; (8003d30 <UART_SetConfig+0x4e4>)
 8003c60:	fba2 2303 	umull	r2, r3, r2, r3
 8003c64:	095b      	lsrs	r3, r3, #5
 8003c66:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c6a:	441c      	add	r4, r3
 8003c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003c70:	2200      	movs	r2, #0
 8003c72:	673b      	str	r3, [r7, #112]	; 0x70
 8003c74:	677a      	str	r2, [r7, #116]	; 0x74
 8003c76:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003c7a:	4642      	mov	r2, r8
 8003c7c:	464b      	mov	r3, r9
 8003c7e:	1891      	adds	r1, r2, r2
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	415b      	adcs	r3, r3
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c8a:	4641      	mov	r1, r8
 8003c8c:	1851      	adds	r1, r2, r1
 8003c8e:	6039      	str	r1, [r7, #0]
 8003c90:	4649      	mov	r1, r9
 8003c92:	414b      	adcs	r3, r1
 8003c94:	607b      	str	r3, [r7, #4]
 8003c96:	f04f 0200 	mov.w	r2, #0
 8003c9a:	f04f 0300 	mov.w	r3, #0
 8003c9e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ca2:	4659      	mov	r1, fp
 8003ca4:	00cb      	lsls	r3, r1, #3
 8003ca6:	4651      	mov	r1, sl
 8003ca8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cac:	4651      	mov	r1, sl
 8003cae:	00ca      	lsls	r2, r1, #3
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	4642      	mov	r2, r8
 8003cb8:	189b      	adds	r3, r3, r2
 8003cba:	66bb      	str	r3, [r7, #104]	; 0x68
 8003cbc:	464b      	mov	r3, r9
 8003cbe:	460a      	mov	r2, r1
 8003cc0:	eb42 0303 	adc.w	r3, r2, r3
 8003cc4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	663b      	str	r3, [r7, #96]	; 0x60
 8003cd0:	667a      	str	r2, [r7, #100]	; 0x64
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	f04f 0300 	mov.w	r3, #0
 8003cda:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003cde:	4649      	mov	r1, r9
 8003ce0:	008b      	lsls	r3, r1, #2
 8003ce2:	4641      	mov	r1, r8
 8003ce4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ce8:	4641      	mov	r1, r8
 8003cea:	008a      	lsls	r2, r1, #2
 8003cec:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003cf0:	f7fc ffb2 	bl	8000c58 <__aeabi_uldivmod>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4b0d      	ldr	r3, [pc, #52]	; (8003d30 <UART_SetConfig+0x4e4>)
 8003cfa:	fba3 1302 	umull	r1, r3, r3, r2
 8003cfe:	095b      	lsrs	r3, r3, #5
 8003d00:	2164      	movs	r1, #100	; 0x64
 8003d02:	fb01 f303 	mul.w	r3, r1, r3
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	3332      	adds	r3, #50	; 0x32
 8003d0c:	4a08      	ldr	r2, [pc, #32]	; (8003d30 <UART_SetConfig+0x4e4>)
 8003d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d12:	095b      	lsrs	r3, r3, #5
 8003d14:	f003 020f 	and.w	r2, r3, #15
 8003d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4422      	add	r2, r4
 8003d20:	609a      	str	r2, [r3, #8]
}
 8003d22:	bf00      	nop
 8003d24:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d2e:	bf00      	nop
 8003d30:	51eb851f 	.word	0x51eb851f

08003d34 <__NVIC_SetPriority>:
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	6039      	str	r1, [r7, #0]
 8003d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	db0a      	blt.n	8003d5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	490c      	ldr	r1, [pc, #48]	; (8003d80 <__NVIC_SetPriority+0x4c>)
 8003d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d52:	0112      	lsls	r2, r2, #4
 8003d54:	b2d2      	uxtb	r2, r2
 8003d56:	440b      	add	r3, r1
 8003d58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003d5c:	e00a      	b.n	8003d74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	4908      	ldr	r1, [pc, #32]	; (8003d84 <__NVIC_SetPriority+0x50>)
 8003d64:	79fb      	ldrb	r3, [r7, #7]
 8003d66:	f003 030f 	and.w	r3, r3, #15
 8003d6a:	3b04      	subs	r3, #4
 8003d6c:	0112      	lsls	r2, r2, #4
 8003d6e:	b2d2      	uxtb	r2, r2
 8003d70:	440b      	add	r3, r1
 8003d72:	761a      	strb	r2, [r3, #24]
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr
 8003d80:	e000e100 	.word	0xe000e100
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f06f 0004 	mvn.w	r0, #4
 8003d92:	f7ff ffcf 	bl	8003d34 <__NVIC_SetPriority>
#endif
}
 8003d96:	bf00      	nop
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003da2:	f3ef 8305 	mrs	r3, IPSR
 8003da6:	603b      	str	r3, [r7, #0]
  return(result);
 8003da8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d003      	beq.n	8003db6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003dae:	f06f 0305 	mvn.w	r3, #5
 8003db2:	607b      	str	r3, [r7, #4]
 8003db4:	e00c      	b.n	8003dd0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003db6:	4b0a      	ldr	r3, [pc, #40]	; (8003de0 <osKernelInitialize+0x44>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d105      	bne.n	8003dca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003dbe:	4b08      	ldr	r3, [pc, #32]	; (8003de0 <osKernelInitialize+0x44>)
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	607b      	str	r3, [r7, #4]
 8003dc8:	e002      	b.n	8003dd0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003dca:	f04f 33ff 	mov.w	r3, #4294967295
 8003dce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003dd0:	687b      	ldr	r3, [r7, #4]
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	20000298 	.word	0x20000298

08003de4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003dea:	f3ef 8305 	mrs	r3, IPSR
 8003dee:	603b      	str	r3, [r7, #0]
  return(result);
 8003df0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d003      	beq.n	8003dfe <osKernelStart+0x1a>
    stat = osErrorISR;
 8003df6:	f06f 0305 	mvn.w	r3, #5
 8003dfa:	607b      	str	r3, [r7, #4]
 8003dfc:	e010      	b.n	8003e20 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003dfe:	4b0b      	ldr	r3, [pc, #44]	; (8003e2c <osKernelStart+0x48>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d109      	bne.n	8003e1a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003e06:	f7ff ffbf 	bl	8003d88 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003e0a:	4b08      	ldr	r3, [pc, #32]	; (8003e2c <osKernelStart+0x48>)
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003e10:	f001 f866 	bl	8004ee0 <vTaskStartScheduler>
      stat = osOK;
 8003e14:	2300      	movs	r3, #0
 8003e16:	607b      	str	r3, [r7, #4]
 8003e18:	e002      	b.n	8003e20 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003e20:	687b      	ldr	r3, [r7, #4]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3708      	adds	r7, #8
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	20000298 	.word	0x20000298

08003e30 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08e      	sub	sp, #56	; 0x38
 8003e34:	af04      	add	r7, sp, #16
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e40:	f3ef 8305 	mrs	r3, IPSR
 8003e44:	617b      	str	r3, [r7, #20]
  return(result);
 8003e46:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d17e      	bne.n	8003f4a <osThreadNew+0x11a>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d07b      	beq.n	8003f4a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003e52:	2380      	movs	r3, #128	; 0x80
 8003e54:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003e56:	2318      	movs	r3, #24
 8003e58:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e62:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d045      	beq.n	8003ef6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d002      	beq.n	8003e78 <osThreadNew+0x48>
        name = attr->name;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d002      	beq.n	8003e86 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	699b      	ldr	r3, [r3, #24]
 8003e84:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d008      	beq.n	8003e9e <osThreadNew+0x6e>
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	2b38      	cmp	r3, #56	; 0x38
 8003e90:	d805      	bhi.n	8003e9e <osThreadNew+0x6e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <osThreadNew+0x72>
        return (NULL);
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	e054      	b.n	8003f4c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	089b      	lsrs	r3, r3, #2
 8003eb0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00e      	beq.n	8003ed8 <osThreadNew+0xa8>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	2b5b      	cmp	r3, #91	; 0x5b
 8003ec0:	d90a      	bls.n	8003ed8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d006      	beq.n	8003ed8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	695b      	ldr	r3, [r3, #20]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <osThreadNew+0xa8>
        mem = 1;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	61bb      	str	r3, [r7, #24]
 8003ed6:	e010      	b.n	8003efa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10c      	bne.n	8003efa <osThreadNew+0xca>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d108      	bne.n	8003efa <osThreadNew+0xca>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d104      	bne.n	8003efa <osThreadNew+0xca>
          mem = 0;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	61bb      	str	r3, [r7, #24]
 8003ef4:	e001      	b.n	8003efa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d110      	bne.n	8003f22 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003f08:	9202      	str	r2, [sp, #8]
 8003f0a:	9301      	str	r3, [sp, #4]
 8003f0c:	69fb      	ldr	r3, [r7, #28]
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	6a3a      	ldr	r2, [r7, #32]
 8003f14:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 fe0c 	bl	8004b34 <xTaskCreateStatic>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	613b      	str	r3, [r7, #16]
 8003f20:	e013      	b.n	8003f4a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d110      	bne.n	8003f4a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003f28:	6a3b      	ldr	r3, [r7, #32]
 8003f2a:	b29a      	uxth	r2, r3
 8003f2c:	f107 0310 	add.w	r3, r7, #16
 8003f30:	9301      	str	r3, [sp, #4]
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fe57 	bl	8004bee <xTaskCreate>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d001      	beq.n	8003f4a <osThreadNew+0x11a>
            hTask = NULL;
 8003f46:	2300      	movs	r3, #0
 8003f48:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003f4a:	693b      	ldr	r3, [r7, #16]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3728      	adds	r7, #40	; 0x28
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f5c:	f3ef 8305 	mrs	r3, IPSR
 8003f60:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f62:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <osDelay+0x1c>
    stat = osErrorISR;
 8003f68:	f06f 0305 	mvn.w	r3, #5
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	e007      	b.n	8003f80 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d002      	beq.n	8003f80 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 ff7c 	bl	8004e78 <vTaskDelay>
    }
  }

  return (stat);
 8003f80:	68fb      	ldr	r3, [r7, #12]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
	...

08003f8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4a07      	ldr	r2, [pc, #28]	; (8003fb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8003f9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	4a06      	ldr	r2, [pc, #24]	; (8003fbc <vApplicationGetIdleTaskMemory+0x30>)
 8003fa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2280      	movs	r2, #128	; 0x80
 8003fa8:	601a      	str	r2, [r3, #0]
}
 8003faa:	bf00      	nop
 8003fac:	3714      	adds	r7, #20
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	2000029c 	.word	0x2000029c
 8003fbc:	200002f8 	.word	0x200002f8

08003fc0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003fc0:	b480      	push	{r7}
 8003fc2:	b085      	sub	sp, #20
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4a07      	ldr	r2, [pc, #28]	; (8003fec <vApplicationGetTimerTaskMemory+0x2c>)
 8003fd0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	4a06      	ldr	r2, [pc, #24]	; (8003ff0 <vApplicationGetTimerTaskMemory+0x30>)
 8003fd6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fde:	601a      	str	r2, [r3, #0]
}
 8003fe0:	bf00      	nop
 8003fe2:	3714      	adds	r7, #20
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	200004f8 	.word	0x200004f8
 8003ff0:	20000554 	.word	0x20000554

08003ff4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f103 0208 	add.w	r2, r3, #8
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f04f 32ff 	mov.w	r2, #4294967295
 800400c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f103 0208 	add.w	r2, r3, #8
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f103 0208 	add.w	r2, r3, #8
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800404e:	b480      	push	{r7}
 8004050:	b085      	sub	sp, #20
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	601a      	str	r2, [r3, #0]
}
 800408a:	bf00      	nop
 800408c:	3714      	adds	r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004096:	b480      	push	{r7}
 8004098:	b085      	sub	sp, #20
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ac:	d103      	bne.n	80040b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	e00c      	b.n	80040d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	3308      	adds	r3, #8
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	e002      	b.n	80040c4 <vListInsert+0x2e>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d2f6      	bcs.n	80040be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	683a      	ldr	r2, [r7, #0]
 80040de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	1c5a      	adds	r2, r3, #1
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	601a      	str	r2, [r3, #0]
}
 80040fc:	bf00      	nop
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	6892      	ldr	r2, [r2, #8]
 800411e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6852      	ldr	r2, [r2, #4]
 8004128:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	429a      	cmp	r2, r3
 8004132:	d103      	bne.n	800413c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	1e5a      	subs	r2, r3, #1
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d10a      	bne.n	8004186 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004174:	f383 8811 	msr	BASEPRI, r3
 8004178:	f3bf 8f6f 	isb	sy
 800417c:	f3bf 8f4f 	dsb	sy
 8004180:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004182:	bf00      	nop
 8004184:	e7fe      	b.n	8004184 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004186:	f002 f84d 	bl	8006224 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004192:	68f9      	ldr	r1, [r7, #12]
 8004194:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004196:	fb01 f303 	mul.w	r3, r1, r3
 800419a:	441a      	add	r2, r3
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b6:	3b01      	subs	r3, #1
 80041b8:	68f9      	ldr	r1, [r7, #12]
 80041ba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041bc:	fb01 f303 	mul.w	r3, r1, r3
 80041c0:	441a      	add	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	22ff      	movs	r2, #255	; 0xff
 80041ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	22ff      	movs	r2, #255	; 0xff
 80041d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d114      	bne.n	8004206 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d01a      	beq.n	800421a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	3310      	adds	r3, #16
 80041e8:	4618      	mov	r0, r3
 80041ea:	f001 f903 	bl	80053f4 <xTaskRemoveFromEventList>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d012      	beq.n	800421a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041f4:	4b0c      	ldr	r3, [pc, #48]	; (8004228 <xQueueGenericReset+0xcc>)
 80041f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041fa:	601a      	str	r2, [r3, #0]
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	e009      	b.n	800421a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	3310      	adds	r3, #16
 800420a:	4618      	mov	r0, r3
 800420c:	f7ff fef2 	bl	8003ff4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	3324      	adds	r3, #36	; 0x24
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff feed 	bl	8003ff4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800421a:	f002 f833 	bl	8006284 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800421e:	2301      	movs	r3, #1
}
 8004220:	4618      	mov	r0, r3
 8004222:	3710      	adds	r7, #16
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	e000ed04 	.word	0xe000ed04

0800422c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08e      	sub	sp, #56	; 0x38
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
 8004238:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10a      	bne.n	8004256 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004252:	bf00      	nop
 8004254:	e7fe      	b.n	8004254 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10a      	bne.n	8004272 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800425c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004260:	f383 8811 	msr	BASEPRI, r3
 8004264:	f3bf 8f6f 	isb	sy
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800426e:	bf00      	nop
 8004270:	e7fe      	b.n	8004270 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d002      	beq.n	800427e <xQueueGenericCreateStatic+0x52>
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <xQueueGenericCreateStatic+0x56>
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <xQueueGenericCreateStatic+0x58>
 8004282:	2300      	movs	r3, #0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d10a      	bne.n	800429e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800428c:	f383 8811 	msr	BASEPRI, r3
 8004290:	f3bf 8f6f 	isb	sy
 8004294:	f3bf 8f4f 	dsb	sy
 8004298:	623b      	str	r3, [r7, #32]
}
 800429a:	bf00      	nop
 800429c:	e7fe      	b.n	800429c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d102      	bne.n	80042aa <xQueueGenericCreateStatic+0x7e>
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <xQueueGenericCreateStatic+0x82>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <xQueueGenericCreateStatic+0x84>
 80042ae:	2300      	movs	r3, #0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10a      	bne.n	80042ca <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	61fb      	str	r3, [r7, #28]
}
 80042c6:	bf00      	nop
 80042c8:	e7fe      	b.n	80042c8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042ca:	2350      	movs	r3, #80	; 0x50
 80042cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b50      	cmp	r3, #80	; 0x50
 80042d2:	d00a      	beq.n	80042ea <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80042d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d8:	f383 8811 	msr	BASEPRI, r3
 80042dc:	f3bf 8f6f 	isb	sy
 80042e0:	f3bf 8f4f 	dsb	sy
 80042e4:	61bb      	str	r3, [r7, #24]
}
 80042e6:	bf00      	nop
 80042e8:	e7fe      	b.n	80042e8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80042ea:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80042f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d00d      	beq.n	8004312 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f8:	2201      	movs	r2, #1
 80042fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80042fe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	4613      	mov	r3, r2
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	68b9      	ldr	r1, [r7, #8]
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f805 	bl	800431c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004312:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004314:	4618      	mov	r0, r3
 8004316:	3730      	adds	r7, #48	; 0x30
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	60f8      	str	r0, [r7, #12]
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d103      	bne.n	8004338 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	e002      	b.n	800433e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800433e:	69bb      	ldr	r3, [r7, #24]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004344:	69bb      	ldr	r3, [r7, #24]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800434a:	2101      	movs	r1, #1
 800434c:	69b8      	ldr	r0, [r7, #24]
 800434e:	f7ff ff05 	bl	800415c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	78fa      	ldrb	r2, [r7, #3]
 8004356:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800435a:	bf00      	nop
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
	...

08004364 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004364:	b580      	push	{r7, lr}
 8004366:	b08e      	sub	sp, #56	; 0x38
 8004368:	af00      	add	r7, sp, #0
 800436a:	60f8      	str	r0, [r7, #12]
 800436c:	60b9      	str	r1, [r7, #8]
 800436e:	607a      	str	r2, [r7, #4]
 8004370:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004372:	2300      	movs	r3, #0
 8004374:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800437a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800437c:	2b00      	cmp	r3, #0
 800437e:	d10a      	bne.n	8004396 <xQueueGenericSend+0x32>
	__asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004392:	bf00      	nop
 8004394:	e7fe      	b.n	8004394 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d103      	bne.n	80043a4 <xQueueGenericSend+0x40>
 800439c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800439e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <xQueueGenericSend+0x44>
 80043a4:	2301      	movs	r3, #1
 80043a6:	e000      	b.n	80043aa <xQueueGenericSend+0x46>
 80043a8:	2300      	movs	r3, #0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10a      	bne.n	80043c4 <xQueueGenericSend+0x60>
	__asm volatile
 80043ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043b2:	f383 8811 	msr	BASEPRI, r3
 80043b6:	f3bf 8f6f 	isb	sy
 80043ba:	f3bf 8f4f 	dsb	sy
 80043be:	627b      	str	r3, [r7, #36]	; 0x24
}
 80043c0:	bf00      	nop
 80043c2:	e7fe      	b.n	80043c2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	d103      	bne.n	80043d2 <xQueueGenericSend+0x6e>
 80043ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d101      	bne.n	80043d6 <xQueueGenericSend+0x72>
 80043d2:	2301      	movs	r3, #1
 80043d4:	e000      	b.n	80043d8 <xQueueGenericSend+0x74>
 80043d6:	2300      	movs	r3, #0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10a      	bne.n	80043f2 <xQueueGenericSend+0x8e>
	__asm volatile
 80043dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043e0:	f383 8811 	msr	BASEPRI, r3
 80043e4:	f3bf 8f6f 	isb	sy
 80043e8:	f3bf 8f4f 	dsb	sy
 80043ec:	623b      	str	r3, [r7, #32]
}
 80043ee:	bf00      	nop
 80043f0:	e7fe      	b.n	80043f0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80043f2:	f001 f9bd 	bl	8005770 <xTaskGetSchedulerState>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d102      	bne.n	8004402 <xQueueGenericSend+0x9e>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <xQueueGenericSend+0xa2>
 8004402:	2301      	movs	r3, #1
 8004404:	e000      	b.n	8004408 <xQueueGenericSend+0xa4>
 8004406:	2300      	movs	r3, #0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10a      	bne.n	8004422 <xQueueGenericSend+0xbe>
	__asm volatile
 800440c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004410:	f383 8811 	msr	BASEPRI, r3
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	61fb      	str	r3, [r7, #28]
}
 800441e:	bf00      	nop
 8004420:	e7fe      	b.n	8004420 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004422:	f001 feff 	bl	8006224 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800442a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800442c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442e:	429a      	cmp	r2, r3
 8004430:	d302      	bcc.n	8004438 <xQueueGenericSend+0xd4>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	2b02      	cmp	r3, #2
 8004436:	d129      	bne.n	800448c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	68b9      	ldr	r1, [r7, #8]
 800443c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800443e:	f000 fa0b 	bl	8004858 <prvCopyDataToQueue>
 8004442:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004448:	2b00      	cmp	r3, #0
 800444a:	d010      	beq.n	800446e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800444c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444e:	3324      	adds	r3, #36	; 0x24
 8004450:	4618      	mov	r0, r3
 8004452:	f000 ffcf 	bl	80053f4 <xTaskRemoveFromEventList>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d013      	beq.n	8004484 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800445c:	4b3f      	ldr	r3, [pc, #252]	; (800455c <xQueueGenericSend+0x1f8>)
 800445e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	f3bf 8f4f 	dsb	sy
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	e00a      	b.n	8004484 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800446e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004470:	2b00      	cmp	r3, #0
 8004472:	d007      	beq.n	8004484 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004474:	4b39      	ldr	r3, [pc, #228]	; (800455c <xQueueGenericSend+0x1f8>)
 8004476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004484:	f001 fefe 	bl	8006284 <vPortExitCritical>
				return pdPASS;
 8004488:	2301      	movs	r3, #1
 800448a:	e063      	b.n	8004554 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d103      	bne.n	800449a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004492:	f001 fef7 	bl	8006284 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004496:	2300      	movs	r3, #0
 8004498:	e05c      	b.n	8004554 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800449a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800449c:	2b00      	cmp	r3, #0
 800449e:	d106      	bne.n	80044ae <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044a0:	f107 0314 	add.w	r3, r7, #20
 80044a4:	4618      	mov	r0, r3
 80044a6:	f001 f809 	bl	80054bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80044aa:	2301      	movs	r3, #1
 80044ac:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80044ae:	f001 fee9 	bl	8006284 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80044b2:	f000 fd7b 	bl	8004fac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80044b6:	f001 feb5 	bl	8006224 <vPortEnterCritical>
 80044ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044bc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044c0:	b25b      	sxtb	r3, r3
 80044c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c6:	d103      	bne.n	80044d0 <xQueueGenericSend+0x16c>
 80044c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044d6:	b25b      	sxtb	r3, r3
 80044d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044dc:	d103      	bne.n	80044e6 <xQueueGenericSend+0x182>
 80044de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044e6:	f001 fecd 	bl	8006284 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80044ea:	1d3a      	adds	r2, r7, #4
 80044ec:	f107 0314 	add.w	r3, r7, #20
 80044f0:	4611      	mov	r1, r2
 80044f2:	4618      	mov	r0, r3
 80044f4:	f000 fff8 	bl	80054e8 <xTaskCheckForTimeOut>
 80044f8:	4603      	mov	r3, r0
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d124      	bne.n	8004548 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80044fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004500:	f000 faa2 	bl	8004a48 <prvIsQueueFull>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d018      	beq.n	800453c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800450a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800450c:	3310      	adds	r3, #16
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	4611      	mov	r1, r2
 8004512:	4618      	mov	r0, r3
 8004514:	f000 ff1e 	bl	8005354 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004518:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800451a:	f000 fa2d 	bl	8004978 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800451e:	f000 fd53 	bl	8004fc8 <xTaskResumeAll>
 8004522:	4603      	mov	r3, r0
 8004524:	2b00      	cmp	r3, #0
 8004526:	f47f af7c 	bne.w	8004422 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800452a:	4b0c      	ldr	r3, [pc, #48]	; (800455c <xQueueGenericSend+0x1f8>)
 800452c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004530:	601a      	str	r2, [r3, #0]
 8004532:	f3bf 8f4f 	dsb	sy
 8004536:	f3bf 8f6f 	isb	sy
 800453a:	e772      	b.n	8004422 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800453c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800453e:	f000 fa1b 	bl	8004978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004542:	f000 fd41 	bl	8004fc8 <xTaskResumeAll>
 8004546:	e76c      	b.n	8004422 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004548:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800454a:	f000 fa15 	bl	8004978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800454e:	f000 fd3b 	bl	8004fc8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004552:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004554:	4618      	mov	r0, r3
 8004556:	3738      	adds	r7, #56	; 0x38
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	e000ed04 	.word	0xe000ed04

08004560 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b090      	sub	sp, #64	; 0x40
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
 800456c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10a      	bne.n	800458e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800457c:	f383 8811 	msr	BASEPRI, r3
 8004580:	f3bf 8f6f 	isb	sy
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800458a:	bf00      	nop
 800458c:	e7fe      	b.n	800458c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d103      	bne.n	800459c <xQueueGenericSendFromISR+0x3c>
 8004594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <xQueueGenericSendFromISR+0x40>
 800459c:	2301      	movs	r3, #1
 800459e:	e000      	b.n	80045a2 <xQueueGenericSendFromISR+0x42>
 80045a0:	2300      	movs	r3, #0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10a      	bne.n	80045bc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80045a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045aa:	f383 8811 	msr	BASEPRI, r3
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f3bf 8f4f 	dsb	sy
 80045b6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80045b8:	bf00      	nop
 80045ba:	e7fe      	b.n	80045ba <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d103      	bne.n	80045ca <xQueueGenericSendFromISR+0x6a>
 80045c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <xQueueGenericSendFromISR+0x6e>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e000      	b.n	80045d0 <xQueueGenericSendFromISR+0x70>
 80045ce:	2300      	movs	r3, #0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80045d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045d8:	f383 8811 	msr	BASEPRI, r3
 80045dc:	f3bf 8f6f 	isb	sy
 80045e0:	f3bf 8f4f 	dsb	sy
 80045e4:	623b      	str	r3, [r7, #32]
}
 80045e6:	bf00      	nop
 80045e8:	e7fe      	b.n	80045e8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80045ea:	f001 fefd 	bl	80063e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80045ee:	f3ef 8211 	mrs	r2, BASEPRI
 80045f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f6:	f383 8811 	msr	BASEPRI, r3
 80045fa:	f3bf 8f6f 	isb	sy
 80045fe:	f3bf 8f4f 	dsb	sy
 8004602:	61fa      	str	r2, [r7, #28]
 8004604:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004606:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004608:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800460a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800460c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800460e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004612:	429a      	cmp	r2, r3
 8004614:	d302      	bcc.n	800461c <xQueueGenericSendFromISR+0xbc>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b02      	cmp	r3, #2
 800461a:	d12f      	bne.n	800467c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800461c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800461e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004626:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800462a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	68b9      	ldr	r1, [r7, #8]
 8004630:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004632:	f000 f911 	bl	8004858 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004636:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800463a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800463e:	d112      	bne.n	8004666 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004644:	2b00      	cmp	r3, #0
 8004646:	d016      	beq.n	8004676 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464a:	3324      	adds	r3, #36	; 0x24
 800464c:	4618      	mov	r0, r3
 800464e:	f000 fed1 	bl	80053f4 <xTaskRemoveFromEventList>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00e      	beq.n	8004676 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00b      	beq.n	8004676 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	601a      	str	r2, [r3, #0]
 8004664:	e007      	b.n	8004676 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004666:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800466a:	3301      	adds	r3, #1
 800466c:	b2db      	uxtb	r3, r3
 800466e:	b25a      	sxtb	r2, r3
 8004670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004672:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004676:	2301      	movs	r3, #1
 8004678:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800467a:	e001      	b.n	8004680 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800467c:	2300      	movs	r3, #0
 800467e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004680:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004682:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800468a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800468c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800468e:	4618      	mov	r0, r3
 8004690:	3740      	adds	r7, #64	; 0x40
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
	...

08004698 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b08c      	sub	sp, #48	; 0x30
 800469c:	af00      	add	r7, sp, #0
 800469e:	60f8      	str	r0, [r7, #12]
 80046a0:	60b9      	str	r1, [r7, #8]
 80046a2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80046a4:	2300      	movs	r3, #0
 80046a6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80046ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10a      	bne.n	80046c8 <xQueueReceive+0x30>
	__asm volatile
 80046b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b6:	f383 8811 	msr	BASEPRI, r3
 80046ba:	f3bf 8f6f 	isb	sy
 80046be:	f3bf 8f4f 	dsb	sy
 80046c2:	623b      	str	r3, [r7, #32]
}
 80046c4:	bf00      	nop
 80046c6:	e7fe      	b.n	80046c6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d103      	bne.n	80046d6 <xQueueReceive+0x3e>
 80046ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d101      	bne.n	80046da <xQueueReceive+0x42>
 80046d6:	2301      	movs	r3, #1
 80046d8:	e000      	b.n	80046dc <xQueueReceive+0x44>
 80046da:	2300      	movs	r3, #0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10a      	bne.n	80046f6 <xQueueReceive+0x5e>
	__asm volatile
 80046e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046e4:	f383 8811 	msr	BASEPRI, r3
 80046e8:	f3bf 8f6f 	isb	sy
 80046ec:	f3bf 8f4f 	dsb	sy
 80046f0:	61fb      	str	r3, [r7, #28]
}
 80046f2:	bf00      	nop
 80046f4:	e7fe      	b.n	80046f4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046f6:	f001 f83b 	bl	8005770 <xTaskGetSchedulerState>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d102      	bne.n	8004706 <xQueueReceive+0x6e>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <xQueueReceive+0x72>
 8004706:	2301      	movs	r3, #1
 8004708:	e000      	b.n	800470c <xQueueReceive+0x74>
 800470a:	2300      	movs	r3, #0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10a      	bne.n	8004726 <xQueueReceive+0x8e>
	__asm volatile
 8004710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004714:	f383 8811 	msr	BASEPRI, r3
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	61bb      	str	r3, [r7, #24]
}
 8004722:	bf00      	nop
 8004724:	e7fe      	b.n	8004724 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004726:	f001 fd7d 	bl	8006224 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800472a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	2b00      	cmp	r3, #0
 8004734:	d01f      	beq.n	8004776 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004736:	68b9      	ldr	r1, [r7, #8]
 8004738:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800473a:	f000 f8f7 	bl	800492c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	1e5a      	subs	r2, r3, #1
 8004742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004744:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00f      	beq.n	800476e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800474e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004750:	3310      	adds	r3, #16
 8004752:	4618      	mov	r0, r3
 8004754:	f000 fe4e 	bl	80053f4 <xTaskRemoveFromEventList>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d007      	beq.n	800476e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800475e:	4b3d      	ldr	r3, [pc, #244]	; (8004854 <xQueueReceive+0x1bc>)
 8004760:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	f3bf 8f4f 	dsb	sy
 800476a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800476e:	f001 fd89 	bl	8006284 <vPortExitCritical>
				return pdPASS;
 8004772:	2301      	movs	r3, #1
 8004774:	e069      	b.n	800484a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d103      	bne.n	8004784 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800477c:	f001 fd82 	bl	8006284 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004780:	2300      	movs	r3, #0
 8004782:	e062      	b.n	800484a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004786:	2b00      	cmp	r3, #0
 8004788:	d106      	bne.n	8004798 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800478a:	f107 0310 	add.w	r3, r7, #16
 800478e:	4618      	mov	r0, r3
 8004790:	f000 fe94 	bl	80054bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004794:	2301      	movs	r3, #1
 8004796:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004798:	f001 fd74 	bl	8006284 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800479c:	f000 fc06 	bl	8004fac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047a0:	f001 fd40 	bl	8006224 <vPortEnterCritical>
 80047a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047aa:	b25b      	sxtb	r3, r3
 80047ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b0:	d103      	bne.n	80047ba <xQueueReceive+0x122>
 80047b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80047c0:	b25b      	sxtb	r3, r3
 80047c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c6:	d103      	bne.n	80047d0 <xQueueReceive+0x138>
 80047c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80047d0:	f001 fd58 	bl	8006284 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047d4:	1d3a      	adds	r2, r7, #4
 80047d6:	f107 0310 	add.w	r3, r7, #16
 80047da:	4611      	mov	r1, r2
 80047dc:	4618      	mov	r0, r3
 80047de:	f000 fe83 	bl	80054e8 <xTaskCheckForTimeOut>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d123      	bne.n	8004830 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80047e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80047ea:	f000 f917 	bl	8004a1c <prvIsQueueEmpty>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d017      	beq.n	8004824 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80047f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047f6:	3324      	adds	r3, #36	; 0x24
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	4611      	mov	r1, r2
 80047fc:	4618      	mov	r0, r3
 80047fe:	f000 fda9 	bl	8005354 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004802:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004804:	f000 f8b8 	bl	8004978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004808:	f000 fbde 	bl	8004fc8 <xTaskResumeAll>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d189      	bne.n	8004726 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004812:	4b10      	ldr	r3, [pc, #64]	; (8004854 <xQueueReceive+0x1bc>)
 8004814:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004818:	601a      	str	r2, [r3, #0]
 800481a:	f3bf 8f4f 	dsb	sy
 800481e:	f3bf 8f6f 	isb	sy
 8004822:	e780      	b.n	8004726 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004824:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004826:	f000 f8a7 	bl	8004978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800482a:	f000 fbcd 	bl	8004fc8 <xTaskResumeAll>
 800482e:	e77a      	b.n	8004726 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004830:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004832:	f000 f8a1 	bl	8004978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004836:	f000 fbc7 	bl	8004fc8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800483a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800483c:	f000 f8ee 	bl	8004a1c <prvIsQueueEmpty>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	f43f af6f 	beq.w	8004726 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004848:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800484a:	4618      	mov	r0, r3
 800484c:	3730      	adds	r7, #48	; 0x30
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	e000ed04 	.word	0xe000ed04

08004858 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004864:	2300      	movs	r3, #0
 8004866:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10d      	bne.n	8004892 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d14d      	bne.n	800491a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	4618      	mov	r0, r3
 8004884:	f000 ff92 	bl	80057ac <xTaskPriorityDisinherit>
 8004888:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	609a      	str	r2, [r3, #8]
 8004890:	e043      	b.n	800491a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d119      	bne.n	80048cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6858      	ldr	r0, [r3, #4]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a0:	461a      	mov	r2, r3
 80048a2:	68b9      	ldr	r1, [r7, #8]
 80048a4:	f001 fff4 	bl	8006890 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	685a      	ldr	r2, [r3, #4]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b0:	441a      	add	r2, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	685a      	ldr	r2, [r3, #4]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d32b      	bcc.n	800491a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	605a      	str	r2, [r3, #4]
 80048ca:	e026      	b.n	800491a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	68d8      	ldr	r0, [r3, #12]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	461a      	mov	r2, r3
 80048d6:	68b9      	ldr	r1, [r7, #8]
 80048d8:	f001 ffda 	bl	8006890 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	68da      	ldr	r2, [r3, #12]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e4:	425b      	negs	r3, r3
 80048e6:	441a      	add	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d207      	bcs.n	8004908 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004900:	425b      	negs	r3, r3
 8004902:	441a      	add	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b02      	cmp	r3, #2
 800490c:	d105      	bne.n	800491a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d002      	beq.n	800491a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	3b01      	subs	r3, #1
 8004918:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	1c5a      	adds	r2, r3, #1
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004922:	697b      	ldr	r3, [r7, #20]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493a:	2b00      	cmp	r3, #0
 800493c:	d018      	beq.n	8004970 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004946:	441a      	add	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68da      	ldr	r2, [r3, #12]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	429a      	cmp	r2, r3
 8004956:	d303      	bcc.n	8004960 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	68d9      	ldr	r1, [r3, #12]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004968:	461a      	mov	r2, r3
 800496a:	6838      	ldr	r0, [r7, #0]
 800496c:	f001 ff90 	bl	8006890 <memcpy>
	}
}
 8004970:	bf00      	nop
 8004972:	3708      	adds	r7, #8
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004980:	f001 fc50 	bl	8006224 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800498a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800498c:	e011      	b.n	80049b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004992:	2b00      	cmp	r3, #0
 8004994:	d012      	beq.n	80049bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3324      	adds	r3, #36	; 0x24
 800499a:	4618      	mov	r0, r3
 800499c:	f000 fd2a 	bl	80053f4 <xTaskRemoveFromEventList>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80049a6:	f000 fe01 	bl	80055ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	dce9      	bgt.n	800498e <prvUnlockQueue+0x16>
 80049ba:	e000      	b.n	80049be <prvUnlockQueue+0x46>
					break;
 80049bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	22ff      	movs	r2, #255	; 0xff
 80049c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80049c6:	f001 fc5d 	bl	8006284 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80049ca:	f001 fc2b 	bl	8006224 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049d6:	e011      	b.n	80049fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d012      	beq.n	8004a06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	3310      	adds	r3, #16
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 fd05 	bl	80053f4 <xTaskRemoveFromEventList>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d001      	beq.n	80049f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80049f0:	f000 fddc 	bl	80055ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80049f4:	7bbb      	ldrb	r3, [r7, #14]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	dce9      	bgt.n	80049d8 <prvUnlockQueue+0x60>
 8004a04:	e000      	b.n	8004a08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004a06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	22ff      	movs	r2, #255	; 0xff
 8004a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004a10:	f001 fc38 	bl	8006284 <vPortExitCritical>
}
 8004a14:	bf00      	nop
 8004a16:	3710      	adds	r7, #16
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a24:	f001 fbfe 	bl	8006224 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d102      	bne.n	8004a36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a30:	2301      	movs	r3, #1
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	e001      	b.n	8004a3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a3a:	f001 fc23 	bl	8006284 <vPortExitCritical>

	return xReturn;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a50:	f001 fbe8 	bl	8006224 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d102      	bne.n	8004a66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a60:	2301      	movs	r3, #1
 8004a62:	60fb      	str	r3, [r7, #12]
 8004a64:	e001      	b.n	8004a6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a66:	2300      	movs	r3, #0
 8004a68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a6a:	f001 fc0b 	bl	8006284 <vPortExitCritical>

	return xReturn;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
 8004a80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004a82:	2300      	movs	r3, #0
 8004a84:	60fb      	str	r3, [r7, #12]
 8004a86:	e014      	b.n	8004ab2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004a88:	4a0f      	ldr	r2, [pc, #60]	; (8004ac8 <vQueueAddToRegistry+0x50>)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10b      	bne.n	8004aac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004a94:	490c      	ldr	r1, [pc, #48]	; (8004ac8 <vQueueAddToRegistry+0x50>)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004a9e:	4a0a      	ldr	r2, [pc, #40]	; (8004ac8 <vQueueAddToRegistry+0x50>)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	00db      	lsls	r3, r3, #3
 8004aa4:	4413      	add	r3, r2
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004aaa:	e006      	b.n	8004aba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	60fb      	str	r3, [r7, #12]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2b07      	cmp	r3, #7
 8004ab6:	d9e7      	bls.n	8004a88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004ab8:	bf00      	nop
 8004aba:	bf00      	nop
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop
 8004ac8:	20000954 	.word	0x20000954

08004acc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004adc:	f001 fba2 	bl	8006224 <vPortEnterCritical>
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ae6:	b25b      	sxtb	r3, r3
 8004ae8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aec:	d103      	bne.n	8004af6 <vQueueWaitForMessageRestricted+0x2a>
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	2200      	movs	r2, #0
 8004af2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004afc:	b25b      	sxtb	r3, r3
 8004afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b02:	d103      	bne.n	8004b0c <vQueueWaitForMessageRestricted+0x40>
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b0c:	f001 fbba 	bl	8006284 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d106      	bne.n	8004b26 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	3324      	adds	r3, #36	; 0x24
 8004b1c:	687a      	ldr	r2, [r7, #4]
 8004b1e:	68b9      	ldr	r1, [r7, #8]
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fc3b 	bl	800539c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004b26:	6978      	ldr	r0, [r7, #20]
 8004b28:	f7ff ff26 	bl	8004978 <prvUnlockQueue>
	}
 8004b2c:	bf00      	nop
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b08e      	sub	sp, #56	; 0x38
 8004b38:	af04      	add	r7, sp, #16
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004b42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d10a      	bne.n	8004b5e <xTaskCreateStatic+0x2a>
	__asm volatile
 8004b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b4c:	f383 8811 	msr	BASEPRI, r3
 8004b50:	f3bf 8f6f 	isb	sy
 8004b54:	f3bf 8f4f 	dsb	sy
 8004b58:	623b      	str	r3, [r7, #32]
}
 8004b5a:	bf00      	nop
 8004b5c:	e7fe      	b.n	8004b5c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10a      	bne.n	8004b7a <xTaskCreateStatic+0x46>
	__asm volatile
 8004b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	61fb      	str	r3, [r7, #28]
}
 8004b76:	bf00      	nop
 8004b78:	e7fe      	b.n	8004b78 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004b7a:	235c      	movs	r3, #92	; 0x5c
 8004b7c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	2b5c      	cmp	r3, #92	; 0x5c
 8004b82:	d00a      	beq.n	8004b9a <xTaskCreateStatic+0x66>
	__asm volatile
 8004b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b88:	f383 8811 	msr	BASEPRI, r3
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	61bb      	str	r3, [r7, #24]
}
 8004b96:	bf00      	nop
 8004b98:	e7fe      	b.n	8004b98 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004b9a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d01e      	beq.n	8004be0 <xTaskCreateStatic+0xac>
 8004ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01b      	beq.n	8004be0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004baa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004bb0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004bba:	2300      	movs	r3, #0
 8004bbc:	9303      	str	r3, [sp, #12]
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	9302      	str	r3, [sp, #8]
 8004bc2:	f107 0314 	add.w	r3, r7, #20
 8004bc6:	9301      	str	r3, [sp, #4]
 8004bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bca:	9300      	str	r3, [sp, #0]
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	68b9      	ldr	r1, [r7, #8]
 8004bd2:	68f8      	ldr	r0, [r7, #12]
 8004bd4:	f000 f850 	bl	8004c78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bda:	f000 f8dd 	bl	8004d98 <prvAddNewTaskToReadyList>
 8004bde:	e001      	b.n	8004be4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8004be0:	2300      	movs	r3, #0
 8004be2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004be4:	697b      	ldr	r3, [r7, #20]
	}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3728      	adds	r7, #40	; 0x28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b08c      	sub	sp, #48	; 0x30
 8004bf2:	af04      	add	r7, sp, #16
 8004bf4:	60f8      	str	r0, [r7, #12]
 8004bf6:	60b9      	str	r1, [r7, #8]
 8004bf8:	603b      	str	r3, [r7, #0]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004bfe:	88fb      	ldrh	r3, [r7, #6]
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	4618      	mov	r0, r3
 8004c04:	f001 fc30 	bl	8006468 <pvPortMalloc>
 8004c08:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00e      	beq.n	8004c2e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c10:	205c      	movs	r0, #92	; 0x5c
 8004c12:	f001 fc29 	bl	8006468 <pvPortMalloc>
 8004c16:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d003      	beq.n	8004c26 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	631a      	str	r2, [r3, #48]	; 0x30
 8004c24:	e005      	b.n	8004c32 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004c26:	6978      	ldr	r0, [r7, #20]
 8004c28:	f001 fcea 	bl	8006600 <vPortFree>
 8004c2c:	e001      	b.n	8004c32 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d017      	beq.n	8004c68 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004c38:	69fb      	ldr	r3, [r7, #28]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c40:	88fa      	ldrh	r2, [r7, #6]
 8004c42:	2300      	movs	r3, #0
 8004c44:	9303      	str	r3, [sp, #12]
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	9302      	str	r3, [sp, #8]
 8004c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4c:	9301      	str	r3, [sp, #4]
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	68b9      	ldr	r1, [r7, #8]
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 f80e 	bl	8004c78 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004c5c:	69f8      	ldr	r0, [r7, #28]
 8004c5e:	f000 f89b 	bl	8004d98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004c62:	2301      	movs	r3, #1
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	e002      	b.n	8004c6e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c68:	f04f 33ff 	mov.w	r3, #4294967295
 8004c6c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
	}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3720      	adds	r7, #32
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b088      	sub	sp, #32
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
 8004c84:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c88:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	461a      	mov	r2, r3
 8004c90:	21a5      	movs	r1, #165	; 0xa5
 8004c92:	f001 fe0b 	bl	80068ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	4413      	add	r3, r2
 8004ca6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	f023 0307 	bic.w	r3, r3, #7
 8004cae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	f003 0307 	and.w	r3, r3, #7
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d00a      	beq.n	8004cd0 <prvInitialiseNewTask+0x58>
	__asm volatile
 8004cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	617b      	str	r3, [r7, #20]
}
 8004ccc:	bf00      	nop
 8004cce:	e7fe      	b.n	8004cce <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d01f      	beq.n	8004d16 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	61fb      	str	r3, [r7, #28]
 8004cda:	e012      	b.n	8004d02 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004cdc:	68ba      	ldr	r2, [r7, #8]
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	7819      	ldrb	r1, [r3, #0]
 8004ce4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	4413      	add	r3, r2
 8004cea:	3334      	adds	r3, #52	; 0x34
 8004cec:	460a      	mov	r2, r1
 8004cee:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d006      	beq.n	8004d0a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cfc:	69fb      	ldr	r3, [r7, #28]
 8004cfe:	3301      	adds	r3, #1
 8004d00:	61fb      	str	r3, [r7, #28]
 8004d02:	69fb      	ldr	r3, [r7, #28]
 8004d04:	2b0f      	cmp	r3, #15
 8004d06:	d9e9      	bls.n	8004cdc <prvInitialiseNewTask+0x64>
 8004d08:	e000      	b.n	8004d0c <prvInitialiseNewTask+0x94>
			{
				break;
 8004d0a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0e:	2200      	movs	r2, #0
 8004d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d14:	e003      	b.n	8004d1e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d20:	2b37      	cmp	r3, #55	; 0x37
 8004d22:	d901      	bls.n	8004d28 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d24:	2337      	movs	r3, #55	; 0x37
 8004d26:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d2c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d32:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d36:	2200      	movs	r2, #0
 8004d38:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d3c:	3304      	adds	r3, #4
 8004d3e:	4618      	mov	r0, r3
 8004d40:	f7ff f978 	bl	8004034 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d46:	3318      	adds	r3, #24
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff f973 	bl	8004034 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d52:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d56:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d5c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d62:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d66:	2200      	movs	r2, #0
 8004d68:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	68f9      	ldr	r1, [r7, #12]
 8004d76:	69b8      	ldr	r0, [r7, #24]
 8004d78:	f001 f928 	bl	8005fcc <pxPortInitialiseStack>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d8e:	bf00      	nop
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
	...

08004d98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004da0:	f001 fa40 	bl	8006224 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004da4:	4b2d      	ldr	r3, [pc, #180]	; (8004e5c <prvAddNewTaskToReadyList+0xc4>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	3301      	adds	r3, #1
 8004daa:	4a2c      	ldr	r2, [pc, #176]	; (8004e5c <prvAddNewTaskToReadyList+0xc4>)
 8004dac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004dae:	4b2c      	ldr	r3, [pc, #176]	; (8004e60 <prvAddNewTaskToReadyList+0xc8>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d109      	bne.n	8004dca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004db6:	4a2a      	ldr	r2, [pc, #168]	; (8004e60 <prvAddNewTaskToReadyList+0xc8>)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004dbc:	4b27      	ldr	r3, [pc, #156]	; (8004e5c <prvAddNewTaskToReadyList+0xc4>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d110      	bne.n	8004de6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004dc4:	f000 fc16 	bl	80055f4 <prvInitialiseTaskLists>
 8004dc8:	e00d      	b.n	8004de6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004dca:	4b26      	ldr	r3, [pc, #152]	; (8004e64 <prvAddNewTaskToReadyList+0xcc>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d109      	bne.n	8004de6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004dd2:	4b23      	ldr	r3, [pc, #140]	; (8004e60 <prvAddNewTaskToReadyList+0xc8>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d802      	bhi.n	8004de6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004de0:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <prvAddNewTaskToReadyList+0xc8>)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004de6:	4b20      	ldr	r3, [pc, #128]	; (8004e68 <prvAddNewTaskToReadyList+0xd0>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3301      	adds	r3, #1
 8004dec:	4a1e      	ldr	r2, [pc, #120]	; (8004e68 <prvAddNewTaskToReadyList+0xd0>)
 8004dee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004df0:	4b1d      	ldr	r3, [pc, #116]	; (8004e68 <prvAddNewTaskToReadyList+0xd0>)
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dfc:	4b1b      	ldr	r3, [pc, #108]	; (8004e6c <prvAddNewTaskToReadyList+0xd4>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d903      	bls.n	8004e0c <prvAddNewTaskToReadyList+0x74>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	4a18      	ldr	r2, [pc, #96]	; (8004e6c <prvAddNewTaskToReadyList+0xd4>)
 8004e0a:	6013      	str	r3, [r2, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e10:	4613      	mov	r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	4413      	add	r3, r2
 8004e16:	009b      	lsls	r3, r3, #2
 8004e18:	4a15      	ldr	r2, [pc, #84]	; (8004e70 <prvAddNewTaskToReadyList+0xd8>)
 8004e1a:	441a      	add	r2, r3
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	4619      	mov	r1, r3
 8004e22:	4610      	mov	r0, r2
 8004e24:	f7ff f913 	bl	800404e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004e28:	f001 fa2c 	bl	8006284 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004e2c:	4b0d      	ldr	r3, [pc, #52]	; (8004e64 <prvAddNewTaskToReadyList+0xcc>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00e      	beq.n	8004e52 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e34:	4b0a      	ldr	r3, [pc, #40]	; (8004e60 <prvAddNewTaskToReadyList+0xc8>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d207      	bcs.n	8004e52 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004e42:	4b0c      	ldr	r3, [pc, #48]	; (8004e74 <prvAddNewTaskToReadyList+0xdc>)
 8004e44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e48:	601a      	str	r2, [r3, #0]
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e52:	bf00      	nop
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	20000e68 	.word	0x20000e68
 8004e60:	20000994 	.word	0x20000994
 8004e64:	20000e74 	.word	0x20000e74
 8004e68:	20000e84 	.word	0x20000e84
 8004e6c:	20000e70 	.word	0x20000e70
 8004e70:	20000998 	.word	0x20000998
 8004e74:	e000ed04 	.word	0xe000ed04

08004e78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b084      	sub	sp, #16
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004e80:	2300      	movs	r3, #0
 8004e82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d017      	beq.n	8004eba <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004e8a:	4b13      	ldr	r3, [pc, #76]	; (8004ed8 <vTaskDelay+0x60>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00a      	beq.n	8004ea8 <vTaskDelay+0x30>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	60bb      	str	r3, [r7, #8]
}
 8004ea4:	bf00      	nop
 8004ea6:	e7fe      	b.n	8004ea6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004ea8:	f000 f880 	bl	8004fac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004eac:	2100      	movs	r1, #0
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f000 fcea 	bl	8005888 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004eb4:	f000 f888 	bl	8004fc8 <xTaskResumeAll>
 8004eb8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d107      	bne.n	8004ed0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004ec0:	4b06      	ldr	r3, [pc, #24]	; (8004edc <vTaskDelay+0x64>)
 8004ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	f3bf 8f4f 	dsb	sy
 8004ecc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004ed0:	bf00      	nop
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	20000e90 	.word	0x20000e90
 8004edc:	e000ed04 	.word	0xe000ed04

08004ee0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b08a      	sub	sp, #40	; 0x28
 8004ee4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004eea:	2300      	movs	r3, #0
 8004eec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004eee:	463a      	mov	r2, r7
 8004ef0:	1d39      	adds	r1, r7, #4
 8004ef2:	f107 0308 	add.w	r3, r7, #8
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f7ff f848 	bl	8003f8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004efc:	6839      	ldr	r1, [r7, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	9202      	str	r2, [sp, #8]
 8004f04:	9301      	str	r3, [sp, #4]
 8004f06:	2300      	movs	r3, #0
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	460a      	mov	r2, r1
 8004f0e:	4921      	ldr	r1, [pc, #132]	; (8004f94 <vTaskStartScheduler+0xb4>)
 8004f10:	4821      	ldr	r0, [pc, #132]	; (8004f98 <vTaskStartScheduler+0xb8>)
 8004f12:	f7ff fe0f 	bl	8004b34 <xTaskCreateStatic>
 8004f16:	4603      	mov	r3, r0
 8004f18:	4a20      	ldr	r2, [pc, #128]	; (8004f9c <vTaskStartScheduler+0xbc>)
 8004f1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004f1c:	4b1f      	ldr	r3, [pc, #124]	; (8004f9c <vTaskStartScheduler+0xbc>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d002      	beq.n	8004f2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004f24:	2301      	movs	r3, #1
 8004f26:	617b      	str	r3, [r7, #20]
 8004f28:	e001      	b.n	8004f2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d102      	bne.n	8004f3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004f34:	f000 fcfc 	bl	8005930 <xTimerCreateTimerTask>
 8004f38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b01      	cmp	r3, #1
 8004f3e:	d116      	bne.n	8004f6e <vTaskStartScheduler+0x8e>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	613b      	str	r3, [r7, #16]
}
 8004f52:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004f54:	4b12      	ldr	r3, [pc, #72]	; (8004fa0 <vTaskStartScheduler+0xc0>)
 8004f56:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004f5c:	4b11      	ldr	r3, [pc, #68]	; (8004fa4 <vTaskStartScheduler+0xc4>)
 8004f5e:	2201      	movs	r2, #1
 8004f60:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f62:	4b11      	ldr	r3, [pc, #68]	; (8004fa8 <vTaskStartScheduler+0xc8>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004f68:	f001 f8ba 	bl	80060e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004f6c:	e00e      	b.n	8004f8c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f74:	d10a      	bne.n	8004f8c <vTaskStartScheduler+0xac>
	__asm volatile
 8004f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f7a:	f383 8811 	msr	BASEPRI, r3
 8004f7e:	f3bf 8f6f 	isb	sy
 8004f82:	f3bf 8f4f 	dsb	sy
 8004f86:	60fb      	str	r3, [r7, #12]
}
 8004f88:	bf00      	nop
 8004f8a:	e7fe      	b.n	8004f8a <vTaskStartScheduler+0xaa>
}
 8004f8c:	bf00      	nop
 8004f8e:	3718      	adds	r7, #24
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	080094f4 	.word	0x080094f4
 8004f98:	080055c5 	.word	0x080055c5
 8004f9c:	20000e8c 	.word	0x20000e8c
 8004fa0:	20000e88 	.word	0x20000e88
 8004fa4:	20000e74 	.word	0x20000e74
 8004fa8:	20000e6c 	.word	0x20000e6c

08004fac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004fb0:	4b04      	ldr	r3, [pc, #16]	; (8004fc4 <vTaskSuspendAll+0x18>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	4a03      	ldr	r2, [pc, #12]	; (8004fc4 <vTaskSuspendAll+0x18>)
 8004fb8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004fba:	bf00      	nop
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr
 8004fc4:	20000e90 	.word	0x20000e90

08004fc8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004fd6:	4b42      	ldr	r3, [pc, #264]	; (80050e0 <xTaskResumeAll+0x118>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10a      	bne.n	8004ff4 <xTaskResumeAll+0x2c>
	__asm volatile
 8004fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	603b      	str	r3, [r7, #0]
}
 8004ff0:	bf00      	nop
 8004ff2:	e7fe      	b.n	8004ff2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004ff4:	f001 f916 	bl	8006224 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004ff8:	4b39      	ldr	r3, [pc, #228]	; (80050e0 <xTaskResumeAll+0x118>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	4a38      	ldr	r2, [pc, #224]	; (80050e0 <xTaskResumeAll+0x118>)
 8005000:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005002:	4b37      	ldr	r3, [pc, #220]	; (80050e0 <xTaskResumeAll+0x118>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d162      	bne.n	80050d0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800500a:	4b36      	ldr	r3, [pc, #216]	; (80050e4 <xTaskResumeAll+0x11c>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d05e      	beq.n	80050d0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005012:	e02f      	b.n	8005074 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005014:	4b34      	ldr	r3, [pc, #208]	; (80050e8 <xTaskResumeAll+0x120>)
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3318      	adds	r3, #24
 8005020:	4618      	mov	r0, r3
 8005022:	f7ff f871 	bl	8004108 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	3304      	adds	r3, #4
 800502a:	4618      	mov	r0, r3
 800502c:	f7ff f86c 	bl	8004108 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005034:	4b2d      	ldr	r3, [pc, #180]	; (80050ec <xTaskResumeAll+0x124>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	429a      	cmp	r2, r3
 800503a:	d903      	bls.n	8005044 <xTaskResumeAll+0x7c>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005040:	4a2a      	ldr	r2, [pc, #168]	; (80050ec <xTaskResumeAll+0x124>)
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005048:	4613      	mov	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	4a27      	ldr	r2, [pc, #156]	; (80050f0 <xTaskResumeAll+0x128>)
 8005052:	441a      	add	r2, r3
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	3304      	adds	r3, #4
 8005058:	4619      	mov	r1, r3
 800505a:	4610      	mov	r0, r2
 800505c:	f7fe fff7 	bl	800404e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005064:	4b23      	ldr	r3, [pc, #140]	; (80050f4 <xTaskResumeAll+0x12c>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506a:	429a      	cmp	r2, r3
 800506c:	d302      	bcc.n	8005074 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800506e:	4b22      	ldr	r3, [pc, #136]	; (80050f8 <xTaskResumeAll+0x130>)
 8005070:	2201      	movs	r2, #1
 8005072:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005074:	4b1c      	ldr	r3, [pc, #112]	; (80050e8 <xTaskResumeAll+0x120>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1cb      	bne.n	8005014 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005082:	f000 fb55 	bl	8005730 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005086:	4b1d      	ldr	r3, [pc, #116]	; (80050fc <xTaskResumeAll+0x134>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d010      	beq.n	80050b4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005092:	f000 f847 	bl	8005124 <xTaskIncrementTick>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800509c:	4b16      	ldr	r3, [pc, #88]	; (80050f8 <xTaskResumeAll+0x130>)
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	3b01      	subs	r3, #1
 80050a6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d1f1      	bne.n	8005092 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80050ae:	4b13      	ldr	r3, [pc, #76]	; (80050fc <xTaskResumeAll+0x134>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80050b4:	4b10      	ldr	r3, [pc, #64]	; (80050f8 <xTaskResumeAll+0x130>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d009      	beq.n	80050d0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80050bc:	2301      	movs	r3, #1
 80050be:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80050c0:	4b0f      	ldr	r3, [pc, #60]	; (8005100 <xTaskResumeAll+0x138>)
 80050c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050c6:	601a      	str	r2, [r3, #0]
 80050c8:	f3bf 8f4f 	dsb	sy
 80050cc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80050d0:	f001 f8d8 	bl	8006284 <vPortExitCritical>

	return xAlreadyYielded;
 80050d4:	68bb      	ldr	r3, [r7, #8]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3710      	adds	r7, #16
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	20000e90 	.word	0x20000e90
 80050e4:	20000e68 	.word	0x20000e68
 80050e8:	20000e28 	.word	0x20000e28
 80050ec:	20000e70 	.word	0x20000e70
 80050f0:	20000998 	.word	0x20000998
 80050f4:	20000994 	.word	0x20000994
 80050f8:	20000e7c 	.word	0x20000e7c
 80050fc:	20000e78 	.word	0x20000e78
 8005100:	e000ed04 	.word	0xe000ed04

08005104 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800510a:	4b05      	ldr	r3, [pc, #20]	; (8005120 <xTaskGetTickCount+0x1c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005110:	687b      	ldr	r3, [r7, #4]
}
 8005112:	4618      	mov	r0, r3
 8005114:	370c      	adds	r7, #12
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	20000e6c 	.word	0x20000e6c

08005124 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800512a:	2300      	movs	r3, #0
 800512c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800512e:	4b4f      	ldr	r3, [pc, #316]	; (800526c <xTaskIncrementTick+0x148>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2b00      	cmp	r3, #0
 8005134:	f040 808f 	bne.w	8005256 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005138:	4b4d      	ldr	r3, [pc, #308]	; (8005270 <xTaskIncrementTick+0x14c>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005140:	4a4b      	ldr	r2, [pc, #300]	; (8005270 <xTaskIncrementTick+0x14c>)
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d120      	bne.n	800518e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800514c:	4b49      	ldr	r3, [pc, #292]	; (8005274 <xTaskIncrementTick+0x150>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <xTaskIncrementTick+0x48>
	__asm volatile
 8005156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515a:	f383 8811 	msr	BASEPRI, r3
 800515e:	f3bf 8f6f 	isb	sy
 8005162:	f3bf 8f4f 	dsb	sy
 8005166:	603b      	str	r3, [r7, #0]
}
 8005168:	bf00      	nop
 800516a:	e7fe      	b.n	800516a <xTaskIncrementTick+0x46>
 800516c:	4b41      	ldr	r3, [pc, #260]	; (8005274 <xTaskIncrementTick+0x150>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	4b41      	ldr	r3, [pc, #260]	; (8005278 <xTaskIncrementTick+0x154>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a3f      	ldr	r2, [pc, #252]	; (8005274 <xTaskIncrementTick+0x150>)
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	4a3f      	ldr	r2, [pc, #252]	; (8005278 <xTaskIncrementTick+0x154>)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6013      	str	r3, [r2, #0]
 8005180:	4b3e      	ldr	r3, [pc, #248]	; (800527c <xTaskIncrementTick+0x158>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3301      	adds	r3, #1
 8005186:	4a3d      	ldr	r2, [pc, #244]	; (800527c <xTaskIncrementTick+0x158>)
 8005188:	6013      	str	r3, [r2, #0]
 800518a:	f000 fad1 	bl	8005730 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800518e:	4b3c      	ldr	r3, [pc, #240]	; (8005280 <xTaskIncrementTick+0x15c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	429a      	cmp	r2, r3
 8005196:	d349      	bcc.n	800522c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005198:	4b36      	ldr	r3, [pc, #216]	; (8005274 <xTaskIncrementTick+0x150>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d104      	bne.n	80051ac <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051a2:	4b37      	ldr	r3, [pc, #220]	; (8005280 <xTaskIncrementTick+0x15c>)
 80051a4:	f04f 32ff 	mov.w	r2, #4294967295
 80051a8:	601a      	str	r2, [r3, #0]
					break;
 80051aa:	e03f      	b.n	800522c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051ac:	4b31      	ldr	r3, [pc, #196]	; (8005274 <xTaskIncrementTick+0x150>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	68db      	ldr	r3, [r3, #12]
 80051b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80051bc:	693a      	ldr	r2, [r7, #16]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d203      	bcs.n	80051cc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80051c4:	4a2e      	ldr	r2, [pc, #184]	; (8005280 <xTaskIncrementTick+0x15c>)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80051ca:	e02f      	b.n	800522c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4618      	mov	r0, r3
 80051d2:	f7fe ff99 	bl	8004108 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d004      	beq.n	80051e8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	3318      	adds	r3, #24
 80051e2:	4618      	mov	r0, r3
 80051e4:	f7fe ff90 	bl	8004108 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051ec:	4b25      	ldr	r3, [pc, #148]	; (8005284 <xTaskIncrementTick+0x160>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d903      	bls.n	80051fc <xTaskIncrementTick+0xd8>
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f8:	4a22      	ldr	r2, [pc, #136]	; (8005284 <xTaskIncrementTick+0x160>)
 80051fa:	6013      	str	r3, [r2, #0]
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005200:	4613      	mov	r3, r2
 8005202:	009b      	lsls	r3, r3, #2
 8005204:	4413      	add	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4a1f      	ldr	r2, [pc, #124]	; (8005288 <xTaskIncrementTick+0x164>)
 800520a:	441a      	add	r2, r3
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	3304      	adds	r3, #4
 8005210:	4619      	mov	r1, r3
 8005212:	4610      	mov	r0, r2
 8005214:	f7fe ff1b 	bl	800404e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800521c:	4b1b      	ldr	r3, [pc, #108]	; (800528c <xTaskIncrementTick+0x168>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005222:	429a      	cmp	r2, r3
 8005224:	d3b8      	bcc.n	8005198 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005226:	2301      	movs	r3, #1
 8005228:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800522a:	e7b5      	b.n	8005198 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800522c:	4b17      	ldr	r3, [pc, #92]	; (800528c <xTaskIncrementTick+0x168>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005232:	4915      	ldr	r1, [pc, #84]	; (8005288 <xTaskIncrementTick+0x164>)
 8005234:	4613      	mov	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	440b      	add	r3, r1
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2b01      	cmp	r3, #1
 8005242:	d901      	bls.n	8005248 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005244:	2301      	movs	r3, #1
 8005246:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005248:	4b11      	ldr	r3, [pc, #68]	; (8005290 <xTaskIncrementTick+0x16c>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d007      	beq.n	8005260 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005250:	2301      	movs	r3, #1
 8005252:	617b      	str	r3, [r7, #20]
 8005254:	e004      	b.n	8005260 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005256:	4b0f      	ldr	r3, [pc, #60]	; (8005294 <xTaskIncrementTick+0x170>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	3301      	adds	r3, #1
 800525c:	4a0d      	ldr	r2, [pc, #52]	; (8005294 <xTaskIncrementTick+0x170>)
 800525e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005260:	697b      	ldr	r3, [r7, #20]
}
 8005262:	4618      	mov	r0, r3
 8005264:	3718      	adds	r7, #24
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	20000e90 	.word	0x20000e90
 8005270:	20000e6c 	.word	0x20000e6c
 8005274:	20000e20 	.word	0x20000e20
 8005278:	20000e24 	.word	0x20000e24
 800527c:	20000e80 	.word	0x20000e80
 8005280:	20000e88 	.word	0x20000e88
 8005284:	20000e70 	.word	0x20000e70
 8005288:	20000998 	.word	0x20000998
 800528c:	20000994 	.word	0x20000994
 8005290:	20000e7c 	.word	0x20000e7c
 8005294:	20000e78 	.word	0x20000e78

08005298 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800529e:	4b28      	ldr	r3, [pc, #160]	; (8005340 <vTaskSwitchContext+0xa8>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80052a6:	4b27      	ldr	r3, [pc, #156]	; (8005344 <vTaskSwitchContext+0xac>)
 80052a8:	2201      	movs	r2, #1
 80052aa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80052ac:	e041      	b.n	8005332 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80052ae:	4b25      	ldr	r3, [pc, #148]	; (8005344 <vTaskSwitchContext+0xac>)
 80052b0:	2200      	movs	r2, #0
 80052b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052b4:	4b24      	ldr	r3, [pc, #144]	; (8005348 <vTaskSwitchContext+0xb0>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]
 80052ba:	e010      	b.n	80052de <vTaskSwitchContext+0x46>
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d10a      	bne.n	80052d8 <vTaskSwitchContext+0x40>
	__asm volatile
 80052c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c6:	f383 8811 	msr	BASEPRI, r3
 80052ca:	f3bf 8f6f 	isb	sy
 80052ce:	f3bf 8f4f 	dsb	sy
 80052d2:	607b      	str	r3, [r7, #4]
}
 80052d4:	bf00      	nop
 80052d6:	e7fe      	b.n	80052d6 <vTaskSwitchContext+0x3e>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	3b01      	subs	r3, #1
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	491b      	ldr	r1, [pc, #108]	; (800534c <vTaskSwitchContext+0xb4>)
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4613      	mov	r3, r2
 80052e4:	009b      	lsls	r3, r3, #2
 80052e6:	4413      	add	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	440b      	add	r3, r1
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d0e4      	beq.n	80052bc <vTaskSwitchContext+0x24>
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	4613      	mov	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4413      	add	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4a13      	ldr	r2, [pc, #76]	; (800534c <vTaskSwitchContext+0xb4>)
 80052fe:	4413      	add	r3, r2
 8005300:	60bb      	str	r3, [r7, #8]
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	605a      	str	r2, [r3, #4]
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	685a      	ldr	r2, [r3, #4]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	3308      	adds	r3, #8
 8005314:	429a      	cmp	r2, r3
 8005316:	d104      	bne.n	8005322 <vTaskSwitchContext+0x8a>
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	685a      	ldr	r2, [r3, #4]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	605a      	str	r2, [r3, #4]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	4a09      	ldr	r2, [pc, #36]	; (8005350 <vTaskSwitchContext+0xb8>)
 800532a:	6013      	str	r3, [r2, #0]
 800532c:	4a06      	ldr	r2, [pc, #24]	; (8005348 <vTaskSwitchContext+0xb0>)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6013      	str	r3, [r2, #0]
}
 8005332:	bf00      	nop
 8005334:	3714      	adds	r7, #20
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr
 800533e:	bf00      	nop
 8005340:	20000e90 	.word	0x20000e90
 8005344:	20000e7c 	.word	0x20000e7c
 8005348:	20000e70 	.word	0x20000e70
 800534c:	20000998 	.word	0x20000998
 8005350:	20000994 	.word	0x20000994

08005354 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d10a      	bne.n	800537a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005368:	f383 8811 	msr	BASEPRI, r3
 800536c:	f3bf 8f6f 	isb	sy
 8005370:	f3bf 8f4f 	dsb	sy
 8005374:	60fb      	str	r3, [r7, #12]
}
 8005376:	bf00      	nop
 8005378:	e7fe      	b.n	8005378 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800537a:	4b07      	ldr	r3, [pc, #28]	; (8005398 <vTaskPlaceOnEventList+0x44>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	3318      	adds	r3, #24
 8005380:	4619      	mov	r1, r3
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7fe fe87 	bl	8004096 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005388:	2101      	movs	r1, #1
 800538a:	6838      	ldr	r0, [r7, #0]
 800538c:	f000 fa7c 	bl	8005888 <prvAddCurrentTaskToDelayedList>
}
 8005390:	bf00      	nop
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	20000994 	.word	0x20000994

0800539c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800539c:	b580      	push	{r7, lr}
 800539e:	b086      	sub	sp, #24
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10a      	bne.n	80053c4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	617b      	str	r3, [r7, #20]
}
 80053c0:	bf00      	nop
 80053c2:	e7fe      	b.n	80053c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80053c4:	4b0a      	ldr	r3, [pc, #40]	; (80053f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3318      	adds	r3, #24
 80053ca:	4619      	mov	r1, r3
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f7fe fe3e 	bl	800404e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d002      	beq.n	80053de <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80053d8:	f04f 33ff 	mov.w	r3, #4294967295
 80053dc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80053de:	6879      	ldr	r1, [r7, #4]
 80053e0:	68b8      	ldr	r0, [r7, #8]
 80053e2:	f000 fa51 	bl	8005888 <prvAddCurrentTaskToDelayedList>
	}
 80053e6:	bf00      	nop
 80053e8:	3718      	adds	r7, #24
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	20000994 	.word	0x20000994

080053f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b086      	sub	sp, #24
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68db      	ldr	r3, [r3, #12]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10a      	bne.n	8005420 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800540a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540e:	f383 8811 	msr	BASEPRI, r3
 8005412:	f3bf 8f6f 	isb	sy
 8005416:	f3bf 8f4f 	dsb	sy
 800541a:	60fb      	str	r3, [r7, #12]
}
 800541c:	bf00      	nop
 800541e:	e7fe      	b.n	800541e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	3318      	adds	r3, #24
 8005424:	4618      	mov	r0, r3
 8005426:	f7fe fe6f 	bl	8004108 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800542a:	4b1e      	ldr	r3, [pc, #120]	; (80054a4 <xTaskRemoveFromEventList+0xb0>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d11d      	bne.n	800546e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	3304      	adds	r3, #4
 8005436:	4618      	mov	r0, r3
 8005438:	f7fe fe66 	bl	8004108 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005440:	4b19      	ldr	r3, [pc, #100]	; (80054a8 <xTaskRemoveFromEventList+0xb4>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	429a      	cmp	r2, r3
 8005446:	d903      	bls.n	8005450 <xTaskRemoveFromEventList+0x5c>
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800544c:	4a16      	ldr	r2, [pc, #88]	; (80054a8 <xTaskRemoveFromEventList+0xb4>)
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005454:	4613      	mov	r3, r2
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	4413      	add	r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	4a13      	ldr	r2, [pc, #76]	; (80054ac <xTaskRemoveFromEventList+0xb8>)
 800545e:	441a      	add	r2, r3
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	3304      	adds	r3, #4
 8005464:	4619      	mov	r1, r3
 8005466:	4610      	mov	r0, r2
 8005468:	f7fe fdf1 	bl	800404e <vListInsertEnd>
 800546c:	e005      	b.n	800547a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	3318      	adds	r3, #24
 8005472:	4619      	mov	r1, r3
 8005474:	480e      	ldr	r0, [pc, #56]	; (80054b0 <xTaskRemoveFromEventList+0xbc>)
 8005476:	f7fe fdea 	bl	800404e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547e:	4b0d      	ldr	r3, [pc, #52]	; (80054b4 <xTaskRemoveFromEventList+0xc0>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	429a      	cmp	r2, r3
 8005486:	d905      	bls.n	8005494 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005488:	2301      	movs	r3, #1
 800548a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800548c:	4b0a      	ldr	r3, [pc, #40]	; (80054b8 <xTaskRemoveFromEventList+0xc4>)
 800548e:	2201      	movs	r2, #1
 8005490:	601a      	str	r2, [r3, #0]
 8005492:	e001      	b.n	8005498 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8005494:	2300      	movs	r3, #0
 8005496:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005498:	697b      	ldr	r3, [r7, #20]
}
 800549a:	4618      	mov	r0, r3
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20000e90 	.word	0x20000e90
 80054a8:	20000e70 	.word	0x20000e70
 80054ac:	20000998 	.word	0x20000998
 80054b0:	20000e28 	.word	0x20000e28
 80054b4:	20000994 	.word	0x20000994
 80054b8:	20000e7c 	.word	0x20000e7c

080054bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054c4:	4b06      	ldr	r3, [pc, #24]	; (80054e0 <vTaskInternalSetTimeOutState+0x24>)
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054cc:	4b05      	ldr	r3, [pc, #20]	; (80054e4 <vTaskInternalSetTimeOutState+0x28>)
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	605a      	str	r2, [r3, #4]
}
 80054d4:	bf00      	nop
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	20000e80 	.word	0x20000e80
 80054e4:	20000e6c 	.word	0x20000e6c

080054e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b088      	sub	sp, #32
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10a      	bne.n	800550e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80054f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fc:	f383 8811 	msr	BASEPRI, r3
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	613b      	str	r3, [r7, #16]
}
 800550a:	bf00      	nop
 800550c:	e7fe      	b.n	800550c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d10a      	bne.n	800552a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005518:	f383 8811 	msr	BASEPRI, r3
 800551c:	f3bf 8f6f 	isb	sy
 8005520:	f3bf 8f4f 	dsb	sy
 8005524:	60fb      	str	r3, [r7, #12]
}
 8005526:	bf00      	nop
 8005528:	e7fe      	b.n	8005528 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800552a:	f000 fe7b 	bl	8006224 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800552e:	4b1d      	ldr	r3, [pc, #116]	; (80055a4 <xTaskCheckForTimeOut+0xbc>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	69ba      	ldr	r2, [r7, #24]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800553e:	683b      	ldr	r3, [r7, #0]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005546:	d102      	bne.n	800554e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005548:	2300      	movs	r3, #0
 800554a:	61fb      	str	r3, [r7, #28]
 800554c:	e023      	b.n	8005596 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	4b15      	ldr	r3, [pc, #84]	; (80055a8 <xTaskCheckForTimeOut+0xc0>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	429a      	cmp	r2, r3
 8005558:	d007      	beq.n	800556a <xTaskCheckForTimeOut+0x82>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	685b      	ldr	r3, [r3, #4]
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	429a      	cmp	r2, r3
 8005562:	d302      	bcc.n	800556a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005564:	2301      	movs	r3, #1
 8005566:	61fb      	str	r3, [r7, #28]
 8005568:	e015      	b.n	8005596 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	697a      	ldr	r2, [r7, #20]
 8005570:	429a      	cmp	r2, r3
 8005572:	d20b      	bcs.n	800558c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	1ad2      	subs	r2, r2, r3
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f7ff ff9b 	bl	80054bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005586:	2300      	movs	r3, #0
 8005588:	61fb      	str	r3, [r7, #28]
 800558a:	e004      	b.n	8005596 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2200      	movs	r2, #0
 8005590:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005592:	2301      	movs	r3, #1
 8005594:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005596:	f000 fe75 	bl	8006284 <vPortExitCritical>

	return xReturn;
 800559a:	69fb      	ldr	r3, [r7, #28]
}
 800559c:	4618      	mov	r0, r3
 800559e:	3720      	adds	r7, #32
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	20000e6c 	.word	0x20000e6c
 80055a8:	20000e80 	.word	0x20000e80

080055ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80055b0:	4b03      	ldr	r3, [pc, #12]	; (80055c0 <vTaskMissedYield+0x14>)
 80055b2:	2201      	movs	r2, #1
 80055b4:	601a      	str	r2, [r3, #0]
}
 80055b6:	bf00      	nop
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	20000e7c 	.word	0x20000e7c

080055c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055cc:	f000 f852 	bl	8005674 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055d0:	4b06      	ldr	r3, [pc, #24]	; (80055ec <prvIdleTask+0x28>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d9f9      	bls.n	80055cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80055d8:	4b05      	ldr	r3, [pc, #20]	; (80055f0 <prvIdleTask+0x2c>)
 80055da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	f3bf 8f4f 	dsb	sy
 80055e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80055e8:	e7f0      	b.n	80055cc <prvIdleTask+0x8>
 80055ea:	bf00      	nop
 80055ec:	20000998 	.word	0x20000998
 80055f0:	e000ed04 	.word	0xe000ed04

080055f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80055fa:	2300      	movs	r3, #0
 80055fc:	607b      	str	r3, [r7, #4]
 80055fe:	e00c      	b.n	800561a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	4613      	mov	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	4413      	add	r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	4a12      	ldr	r2, [pc, #72]	; (8005654 <prvInitialiseTaskLists+0x60>)
 800560c:	4413      	add	r3, r2
 800560e:	4618      	mov	r0, r3
 8005610:	f7fe fcf0 	bl	8003ff4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3301      	adds	r3, #1
 8005618:	607b      	str	r3, [r7, #4]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b37      	cmp	r3, #55	; 0x37
 800561e:	d9ef      	bls.n	8005600 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005620:	480d      	ldr	r0, [pc, #52]	; (8005658 <prvInitialiseTaskLists+0x64>)
 8005622:	f7fe fce7 	bl	8003ff4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005626:	480d      	ldr	r0, [pc, #52]	; (800565c <prvInitialiseTaskLists+0x68>)
 8005628:	f7fe fce4 	bl	8003ff4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800562c:	480c      	ldr	r0, [pc, #48]	; (8005660 <prvInitialiseTaskLists+0x6c>)
 800562e:	f7fe fce1 	bl	8003ff4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005632:	480c      	ldr	r0, [pc, #48]	; (8005664 <prvInitialiseTaskLists+0x70>)
 8005634:	f7fe fcde 	bl	8003ff4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005638:	480b      	ldr	r0, [pc, #44]	; (8005668 <prvInitialiseTaskLists+0x74>)
 800563a:	f7fe fcdb 	bl	8003ff4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800563e:	4b0b      	ldr	r3, [pc, #44]	; (800566c <prvInitialiseTaskLists+0x78>)
 8005640:	4a05      	ldr	r2, [pc, #20]	; (8005658 <prvInitialiseTaskLists+0x64>)
 8005642:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005644:	4b0a      	ldr	r3, [pc, #40]	; (8005670 <prvInitialiseTaskLists+0x7c>)
 8005646:	4a05      	ldr	r2, [pc, #20]	; (800565c <prvInitialiseTaskLists+0x68>)
 8005648:	601a      	str	r2, [r3, #0]
}
 800564a:	bf00      	nop
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	20000998 	.word	0x20000998
 8005658:	20000df8 	.word	0x20000df8
 800565c:	20000e0c 	.word	0x20000e0c
 8005660:	20000e28 	.word	0x20000e28
 8005664:	20000e3c 	.word	0x20000e3c
 8005668:	20000e54 	.word	0x20000e54
 800566c:	20000e20 	.word	0x20000e20
 8005670:	20000e24 	.word	0x20000e24

08005674 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800567a:	e019      	b.n	80056b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800567c:	f000 fdd2 	bl	8006224 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005680:	4b10      	ldr	r3, [pc, #64]	; (80056c4 <prvCheckTasksWaitingTermination+0x50>)
 8005682:	68db      	ldr	r3, [r3, #12]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3304      	adds	r3, #4
 800568c:	4618      	mov	r0, r3
 800568e:	f7fe fd3b 	bl	8004108 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005692:	4b0d      	ldr	r3, [pc, #52]	; (80056c8 <prvCheckTasksWaitingTermination+0x54>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	3b01      	subs	r3, #1
 8005698:	4a0b      	ldr	r2, [pc, #44]	; (80056c8 <prvCheckTasksWaitingTermination+0x54>)
 800569a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800569c:	4b0b      	ldr	r3, [pc, #44]	; (80056cc <prvCheckTasksWaitingTermination+0x58>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	4a0a      	ldr	r2, [pc, #40]	; (80056cc <prvCheckTasksWaitingTermination+0x58>)
 80056a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80056a6:	f000 fded 	bl	8006284 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 f810 	bl	80056d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056b0:	4b06      	ldr	r3, [pc, #24]	; (80056cc <prvCheckTasksWaitingTermination+0x58>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d1e1      	bne.n	800567c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80056b8:	bf00      	nop
 80056ba:	bf00      	nop
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}
 80056c2:	bf00      	nop
 80056c4:	20000e3c 	.word	0x20000e3c
 80056c8:	20000e68 	.word	0x20000e68
 80056cc:	20000e50 	.word	0x20000e50

080056d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b084      	sub	sp, #16
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d108      	bne.n	80056f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 ff8a 	bl	8006600 <vPortFree>
				vPortFree( pxTCB );
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 ff87 	bl	8006600 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80056f2:	e018      	b.n	8005726 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d103      	bne.n	8005706 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 ff7e 	bl	8006600 <vPortFree>
	}
 8005704:	e00f      	b.n	8005726 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800570c:	2b02      	cmp	r3, #2
 800570e:	d00a      	beq.n	8005726 <prvDeleteTCB+0x56>
	__asm volatile
 8005710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005714:	f383 8811 	msr	BASEPRI, r3
 8005718:	f3bf 8f6f 	isb	sy
 800571c:	f3bf 8f4f 	dsb	sy
 8005720:	60fb      	str	r3, [r7, #12]
}
 8005722:	bf00      	nop
 8005724:	e7fe      	b.n	8005724 <prvDeleteTCB+0x54>
	}
 8005726:	bf00      	nop
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
	...

08005730 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005730:	b480      	push	{r7}
 8005732:	b083      	sub	sp, #12
 8005734:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005736:	4b0c      	ldr	r3, [pc, #48]	; (8005768 <prvResetNextTaskUnblockTime+0x38>)
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d104      	bne.n	800574a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005740:	4b0a      	ldr	r3, [pc, #40]	; (800576c <prvResetNextTaskUnblockTime+0x3c>)
 8005742:	f04f 32ff 	mov.w	r2, #4294967295
 8005746:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005748:	e008      	b.n	800575c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800574a:	4b07      	ldr	r3, [pc, #28]	; (8005768 <prvResetNextTaskUnblockTime+0x38>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	4a04      	ldr	r2, [pc, #16]	; (800576c <prvResetNextTaskUnblockTime+0x3c>)
 800575a:	6013      	str	r3, [r2, #0]
}
 800575c:	bf00      	nop
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	20000e20 	.word	0x20000e20
 800576c:	20000e88 	.word	0x20000e88

08005770 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005770:	b480      	push	{r7}
 8005772:	b083      	sub	sp, #12
 8005774:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005776:	4b0b      	ldr	r3, [pc, #44]	; (80057a4 <xTaskGetSchedulerState+0x34>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d102      	bne.n	8005784 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800577e:	2301      	movs	r3, #1
 8005780:	607b      	str	r3, [r7, #4]
 8005782:	e008      	b.n	8005796 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005784:	4b08      	ldr	r3, [pc, #32]	; (80057a8 <xTaskGetSchedulerState+0x38>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d102      	bne.n	8005792 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800578c:	2302      	movs	r3, #2
 800578e:	607b      	str	r3, [r7, #4]
 8005790:	e001      	b.n	8005796 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005792:	2300      	movs	r3, #0
 8005794:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005796:	687b      	ldr	r3, [r7, #4]
	}
 8005798:	4618      	mov	r0, r3
 800579a:	370c      	adds	r7, #12
 800579c:	46bd      	mov	sp, r7
 800579e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a2:	4770      	bx	lr
 80057a4:	20000e74 	.word	0x20000e74
 80057a8:	20000e90 	.word	0x20000e90

080057ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80057b8:	2300      	movs	r3, #0
 80057ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d056      	beq.n	8005870 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80057c2:	4b2e      	ldr	r3, [pc, #184]	; (800587c <xTaskPriorityDisinherit+0xd0>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	693a      	ldr	r2, [r7, #16]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d00a      	beq.n	80057e2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80057cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d0:	f383 8811 	msr	BASEPRI, r3
 80057d4:	f3bf 8f6f 	isb	sy
 80057d8:	f3bf 8f4f 	dsb	sy
 80057dc:	60fb      	str	r3, [r7, #12]
}
 80057de:	bf00      	nop
 80057e0:	e7fe      	b.n	80057e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10a      	bne.n	8005800 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80057ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ee:	f383 8811 	msr	BASEPRI, r3
 80057f2:	f3bf 8f6f 	isb	sy
 80057f6:	f3bf 8f4f 	dsb	sy
 80057fa:	60bb      	str	r3, [r7, #8]
}
 80057fc:	bf00      	nop
 80057fe:	e7fe      	b.n	80057fe <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005804:	1e5a      	subs	r2, r3, #1
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005812:	429a      	cmp	r2, r3
 8005814:	d02c      	beq.n	8005870 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800581a:	2b00      	cmp	r3, #0
 800581c:	d128      	bne.n	8005870 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	3304      	adds	r3, #4
 8005822:	4618      	mov	r0, r3
 8005824:	f7fe fc70 	bl	8004108 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005840:	4b0f      	ldr	r3, [pc, #60]	; (8005880 <xTaskPriorityDisinherit+0xd4>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	429a      	cmp	r2, r3
 8005846:	d903      	bls.n	8005850 <xTaskPriorityDisinherit+0xa4>
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800584c:	4a0c      	ldr	r2, [pc, #48]	; (8005880 <xTaskPriorityDisinherit+0xd4>)
 800584e:	6013      	str	r3, [r2, #0]
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005854:	4613      	mov	r3, r2
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4a09      	ldr	r2, [pc, #36]	; (8005884 <xTaskPriorityDisinherit+0xd8>)
 800585e:	441a      	add	r2, r3
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	3304      	adds	r3, #4
 8005864:	4619      	mov	r1, r3
 8005866:	4610      	mov	r0, r2
 8005868:	f7fe fbf1 	bl	800404e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800586c:	2301      	movs	r3, #1
 800586e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005870:	697b      	ldr	r3, [r7, #20]
	}
 8005872:	4618      	mov	r0, r3
 8005874:	3718      	adds	r7, #24
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	20000994 	.word	0x20000994
 8005880:	20000e70 	.word	0x20000e70
 8005884:	20000998 	.word	0x20000998

08005888 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005892:	4b21      	ldr	r3, [pc, #132]	; (8005918 <prvAddCurrentTaskToDelayedList+0x90>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005898:	4b20      	ldr	r3, [pc, #128]	; (800591c <prvAddCurrentTaskToDelayedList+0x94>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	3304      	adds	r3, #4
 800589e:	4618      	mov	r0, r3
 80058a0:	f7fe fc32 	bl	8004108 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058aa:	d10a      	bne.n	80058c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d007      	beq.n	80058c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058b2:	4b1a      	ldr	r3, [pc, #104]	; (800591c <prvAddCurrentTaskToDelayedList+0x94>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3304      	adds	r3, #4
 80058b8:	4619      	mov	r1, r3
 80058ba:	4819      	ldr	r0, [pc, #100]	; (8005920 <prvAddCurrentTaskToDelayedList+0x98>)
 80058bc:	f7fe fbc7 	bl	800404e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80058c0:	e026      	b.n	8005910 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4413      	add	r3, r2
 80058c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80058ca:	4b14      	ldr	r3, [pc, #80]	; (800591c <prvAddCurrentTaskToDelayedList+0x94>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d209      	bcs.n	80058ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058da:	4b12      	ldr	r3, [pc, #72]	; (8005924 <prvAddCurrentTaskToDelayedList+0x9c>)
 80058dc:	681a      	ldr	r2, [r3, #0]
 80058de:	4b0f      	ldr	r3, [pc, #60]	; (800591c <prvAddCurrentTaskToDelayedList+0x94>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3304      	adds	r3, #4
 80058e4:	4619      	mov	r1, r3
 80058e6:	4610      	mov	r0, r2
 80058e8:	f7fe fbd5 	bl	8004096 <vListInsert>
}
 80058ec:	e010      	b.n	8005910 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058ee:	4b0e      	ldr	r3, [pc, #56]	; (8005928 <prvAddCurrentTaskToDelayedList+0xa0>)
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	4b0a      	ldr	r3, [pc, #40]	; (800591c <prvAddCurrentTaskToDelayedList+0x94>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	3304      	adds	r3, #4
 80058f8:	4619      	mov	r1, r3
 80058fa:	4610      	mov	r0, r2
 80058fc:	f7fe fbcb 	bl	8004096 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005900:	4b0a      	ldr	r3, [pc, #40]	; (800592c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	429a      	cmp	r2, r3
 8005908:	d202      	bcs.n	8005910 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800590a:	4a08      	ldr	r2, [pc, #32]	; (800592c <prvAddCurrentTaskToDelayedList+0xa4>)
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	6013      	str	r3, [r2, #0]
}
 8005910:	bf00      	nop
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}
 8005918:	20000e6c 	.word	0x20000e6c
 800591c:	20000994 	.word	0x20000994
 8005920:	20000e54 	.word	0x20000e54
 8005924:	20000e24 	.word	0x20000e24
 8005928:	20000e20 	.word	0x20000e20
 800592c:	20000e88 	.word	0x20000e88

08005930 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08a      	sub	sp, #40	; 0x28
 8005934:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005936:	2300      	movs	r3, #0
 8005938:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800593a:	f000 fb07 	bl	8005f4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800593e:	4b1c      	ldr	r3, [pc, #112]	; (80059b0 <xTimerCreateTimerTask+0x80>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d021      	beq.n	800598a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005946:	2300      	movs	r3, #0
 8005948:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800594a:	2300      	movs	r3, #0
 800594c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800594e:	1d3a      	adds	r2, r7, #4
 8005950:	f107 0108 	add.w	r1, r7, #8
 8005954:	f107 030c 	add.w	r3, r7, #12
 8005958:	4618      	mov	r0, r3
 800595a:	f7fe fb31 	bl	8003fc0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800595e:	6879      	ldr	r1, [r7, #4]
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	68fa      	ldr	r2, [r7, #12]
 8005964:	9202      	str	r2, [sp, #8]
 8005966:	9301      	str	r3, [sp, #4]
 8005968:	2302      	movs	r3, #2
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	2300      	movs	r3, #0
 800596e:	460a      	mov	r2, r1
 8005970:	4910      	ldr	r1, [pc, #64]	; (80059b4 <xTimerCreateTimerTask+0x84>)
 8005972:	4811      	ldr	r0, [pc, #68]	; (80059b8 <xTimerCreateTimerTask+0x88>)
 8005974:	f7ff f8de 	bl	8004b34 <xTaskCreateStatic>
 8005978:	4603      	mov	r3, r0
 800597a:	4a10      	ldr	r2, [pc, #64]	; (80059bc <xTimerCreateTimerTask+0x8c>)
 800597c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800597e:	4b0f      	ldr	r3, [pc, #60]	; (80059bc <xTimerCreateTimerTask+0x8c>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d001      	beq.n	800598a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005986:	2301      	movs	r3, #1
 8005988:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d10a      	bne.n	80059a6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005994:	f383 8811 	msr	BASEPRI, r3
 8005998:	f3bf 8f6f 	isb	sy
 800599c:	f3bf 8f4f 	dsb	sy
 80059a0:	613b      	str	r3, [r7, #16]
}
 80059a2:	bf00      	nop
 80059a4:	e7fe      	b.n	80059a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80059a6:	697b      	ldr	r3, [r7, #20]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3718      	adds	r7, #24
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	20000ec4 	.word	0x20000ec4
 80059b4:	080094fc 	.word	0x080094fc
 80059b8:	08005af5 	.word	0x08005af5
 80059bc:	20000ec8 	.word	0x20000ec8

080059c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b08a      	sub	sp, #40	; 0x28
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	607a      	str	r2, [r7, #4]
 80059cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80059ce:	2300      	movs	r3, #0
 80059d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d10a      	bne.n	80059ee <xTimerGenericCommand+0x2e>
	__asm volatile
 80059d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	623b      	str	r3, [r7, #32]
}
 80059ea:	bf00      	nop
 80059ec:	e7fe      	b.n	80059ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80059ee:	4b1a      	ldr	r3, [pc, #104]	; (8005a58 <xTimerGenericCommand+0x98>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d02a      	beq.n	8005a4c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	2b05      	cmp	r3, #5
 8005a06:	dc18      	bgt.n	8005a3a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a08:	f7ff feb2 	bl	8005770 <xTaskGetSchedulerState>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d109      	bne.n	8005a26 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005a12:	4b11      	ldr	r3, [pc, #68]	; (8005a58 <xTimerGenericCommand+0x98>)
 8005a14:	6818      	ldr	r0, [r3, #0]
 8005a16:	f107 0110 	add.w	r1, r7, #16
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a1e:	f7fe fca1 	bl	8004364 <xQueueGenericSend>
 8005a22:	6278      	str	r0, [r7, #36]	; 0x24
 8005a24:	e012      	b.n	8005a4c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005a26:	4b0c      	ldr	r3, [pc, #48]	; (8005a58 <xTimerGenericCommand+0x98>)
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	f107 0110 	add.w	r1, r7, #16
 8005a2e:	2300      	movs	r3, #0
 8005a30:	2200      	movs	r2, #0
 8005a32:	f7fe fc97 	bl	8004364 <xQueueGenericSend>
 8005a36:	6278      	str	r0, [r7, #36]	; 0x24
 8005a38:	e008      	b.n	8005a4c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005a3a:	4b07      	ldr	r3, [pc, #28]	; (8005a58 <xTimerGenericCommand+0x98>)
 8005a3c:	6818      	ldr	r0, [r3, #0]
 8005a3e:	f107 0110 	add.w	r1, r7, #16
 8005a42:	2300      	movs	r3, #0
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	f7fe fd8b 	bl	8004560 <xQueueGenericSendFromISR>
 8005a4a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3728      	adds	r7, #40	; 0x28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	20000ec4 	.word	0x20000ec4

08005a5c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b088      	sub	sp, #32
 8005a60:	af02      	add	r7, sp, #8
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a66:	4b22      	ldr	r3, [pc, #136]	; (8005af0 <prvProcessExpiredTimer+0x94>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	3304      	adds	r3, #4
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fe fb47 	bl	8004108 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005a80:	f003 0304 	and.w	r3, r3, #4
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d022      	beq.n	8005ace <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	699a      	ldr	r2, [r3, #24]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	18d1      	adds	r1, r2, r3
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	683a      	ldr	r2, [r7, #0]
 8005a94:	6978      	ldr	r0, [r7, #20]
 8005a96:	f000 f8d1 	bl	8005c3c <prvInsertTimerInActiveList>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01f      	beq.n	8005ae0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	9300      	str	r3, [sp, #0]
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	6978      	ldr	r0, [r7, #20]
 8005aac:	f7ff ff88 	bl	80059c0 <xTimerGenericCommand>
 8005ab0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d113      	bne.n	8005ae0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005abc:	f383 8811 	msr	BASEPRI, r3
 8005ac0:	f3bf 8f6f 	isb	sy
 8005ac4:	f3bf 8f4f 	dsb	sy
 8005ac8:	60fb      	str	r3, [r7, #12]
}
 8005aca:	bf00      	nop
 8005acc:	e7fe      	b.n	8005acc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ad4:	f023 0301 	bic.w	r3, r3, #1
 8005ad8:	b2da      	uxtb	r2, r3
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	6978      	ldr	r0, [r7, #20]
 8005ae6:	4798      	blx	r3
}
 8005ae8:	bf00      	nop
 8005aea:	3718      	adds	r7, #24
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	20000ebc 	.word	0x20000ebc

08005af4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005afc:	f107 0308 	add.w	r3, r7, #8
 8005b00:	4618      	mov	r0, r3
 8005b02:	f000 f857 	bl	8005bb4 <prvGetNextExpireTime>
 8005b06:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	68f8      	ldr	r0, [r7, #12]
 8005b0e:	f000 f803 	bl	8005b18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005b12:	f000 f8d5 	bl	8005cc0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b16:	e7f1      	b.n	8005afc <prvTimerTask+0x8>

08005b18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005b22:	f7ff fa43 	bl	8004fac <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b26:	f107 0308 	add.w	r3, r7, #8
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f000 f866 	bl	8005bfc <prvSampleTimeNow>
 8005b30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d130      	bne.n	8005b9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d10a      	bne.n	8005b54 <prvProcessTimerOrBlockTask+0x3c>
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d806      	bhi.n	8005b54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005b46:	f7ff fa3f 	bl	8004fc8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005b4a:	68f9      	ldr	r1, [r7, #12]
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f7ff ff85 	bl	8005a5c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005b52:	e024      	b.n	8005b9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d008      	beq.n	8005b6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005b5a:	4b13      	ldr	r3, [pc, #76]	; (8005ba8 <prvProcessTimerOrBlockTask+0x90>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d101      	bne.n	8005b68 <prvProcessTimerOrBlockTask+0x50>
 8005b64:	2301      	movs	r3, #1
 8005b66:	e000      	b.n	8005b6a <prvProcessTimerOrBlockTask+0x52>
 8005b68:	2300      	movs	r3, #0
 8005b6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005b6c:	4b0f      	ldr	r3, [pc, #60]	; (8005bac <prvProcessTimerOrBlockTask+0x94>)
 8005b6e:	6818      	ldr	r0, [r3, #0]
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	4619      	mov	r1, r3
 8005b7a:	f7fe ffa7 	bl	8004acc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005b7e:	f7ff fa23 	bl	8004fc8 <xTaskResumeAll>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d10a      	bne.n	8005b9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005b88:	4b09      	ldr	r3, [pc, #36]	; (8005bb0 <prvProcessTimerOrBlockTask+0x98>)
 8005b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	f3bf 8f4f 	dsb	sy
 8005b94:	f3bf 8f6f 	isb	sy
}
 8005b98:	e001      	b.n	8005b9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005b9a:	f7ff fa15 	bl	8004fc8 <xTaskResumeAll>
}
 8005b9e:	bf00      	nop
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop
 8005ba8:	20000ec0 	.word	0x20000ec0
 8005bac:	20000ec4 	.word	0x20000ec4
 8005bb0:	e000ed04 	.word	0xe000ed04

08005bb4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005bbc:	4b0e      	ldr	r3, [pc, #56]	; (8005bf8 <prvGetNextExpireTime+0x44>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d101      	bne.n	8005bca <prvGetNextExpireTime+0x16>
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	e000      	b.n	8005bcc <prvGetNextExpireTime+0x18>
 8005bca:	2200      	movs	r2, #0
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d105      	bne.n	8005be4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005bd8:	4b07      	ldr	r3, [pc, #28]	; (8005bf8 <prvGetNextExpireTime+0x44>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68db      	ldr	r3, [r3, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	60fb      	str	r3, [r7, #12]
 8005be2:	e001      	b.n	8005be8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005be8:	68fb      	ldr	r3, [r7, #12]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3714      	adds	r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	20000ebc 	.word	0x20000ebc

08005bfc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005c04:	f7ff fa7e 	bl	8005104 <xTaskGetTickCount>
 8005c08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005c0a:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <prvSampleTimeNow+0x3c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	68fa      	ldr	r2, [r7, #12]
 8005c10:	429a      	cmp	r2, r3
 8005c12:	d205      	bcs.n	8005c20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005c14:	f000 f936 	bl	8005e84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	601a      	str	r2, [r3, #0]
 8005c1e:	e002      	b.n	8005c26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005c26:	4a04      	ldr	r2, [pc, #16]	; (8005c38 <prvSampleTimeNow+0x3c>)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	20000ecc 	.word	0x20000ecc

08005c3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	607a      	str	r2, [r7, #4]
 8005c48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	68ba      	ldr	r2, [r7, #8]
 8005c52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d812      	bhi.n	8005c88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	1ad2      	subs	r2, r2, r3
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d302      	bcc.n	8005c76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005c70:	2301      	movs	r3, #1
 8005c72:	617b      	str	r3, [r7, #20]
 8005c74:	e01b      	b.n	8005cae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005c76:	4b10      	ldr	r3, [pc, #64]	; (8005cb8 <prvInsertTimerInActiveList+0x7c>)
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	3304      	adds	r3, #4
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4610      	mov	r0, r2
 8005c82:	f7fe fa08 	bl	8004096 <vListInsert>
 8005c86:	e012      	b.n	8005cae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d206      	bcs.n	8005c9e <prvInsertTimerInActiveList+0x62>
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d302      	bcc.n	8005c9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	617b      	str	r3, [r7, #20]
 8005c9c:	e007      	b.n	8005cae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c9e:	4b07      	ldr	r3, [pc, #28]	; (8005cbc <prvInsertTimerInActiveList+0x80>)
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	4610      	mov	r0, r2
 8005caa:	f7fe f9f4 	bl	8004096 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005cae:	697b      	ldr	r3, [r7, #20]
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3718      	adds	r7, #24
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	20000ec0 	.word	0x20000ec0
 8005cbc:	20000ebc 	.word	0x20000ebc

08005cc0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08e      	sub	sp, #56	; 0x38
 8005cc4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005cc6:	e0ca      	b.n	8005e5e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	da18      	bge.n	8005d00 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005cce:	1d3b      	adds	r3, r7, #4
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10a      	bne.n	8005cf0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8005cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cde:	f383 8811 	msr	BASEPRI, r3
 8005ce2:	f3bf 8f6f 	isb	sy
 8005ce6:	f3bf 8f4f 	dsb	sy
 8005cea:	61fb      	str	r3, [r7, #28]
}
 8005cec:	bf00      	nop
 8005cee:	e7fe      	b.n	8005cee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cf6:	6850      	ldr	r0, [r2, #4]
 8005cf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cfa:	6892      	ldr	r2, [r2, #8]
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	f2c0 80aa 	blt.w	8005e5c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005d0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d004      	beq.n	8005d1e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d16:	3304      	adds	r3, #4
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7fe f9f5 	bl	8004108 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d1e:	463b      	mov	r3, r7
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7ff ff6b 	bl	8005bfc <prvSampleTimeNow>
 8005d26:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2b09      	cmp	r3, #9
 8005d2c:	f200 8097 	bhi.w	8005e5e <prvProcessReceivedCommands+0x19e>
 8005d30:	a201      	add	r2, pc, #4	; (adr r2, 8005d38 <prvProcessReceivedCommands+0x78>)
 8005d32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d36:	bf00      	nop
 8005d38:	08005d61 	.word	0x08005d61
 8005d3c:	08005d61 	.word	0x08005d61
 8005d40:	08005d61 	.word	0x08005d61
 8005d44:	08005dd5 	.word	0x08005dd5
 8005d48:	08005de9 	.word	0x08005de9
 8005d4c:	08005e33 	.word	0x08005e33
 8005d50:	08005d61 	.word	0x08005d61
 8005d54:	08005d61 	.word	0x08005d61
 8005d58:	08005dd5 	.word	0x08005dd5
 8005d5c:	08005de9 	.word	0x08005de9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d66:	f043 0301 	orr.w	r3, r3, #1
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	18d1      	adds	r1, r2, r3
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d80:	f7ff ff5c 	bl	8005c3c <prvInsertTimerInActiveList>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d069      	beq.n	8005e5e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d05e      	beq.n	8005e5e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005da0:	68ba      	ldr	r2, [r7, #8]
 8005da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	441a      	add	r2, r3
 8005da8:	2300      	movs	r3, #0
 8005daa:	9300      	str	r3, [sp, #0]
 8005dac:	2300      	movs	r3, #0
 8005dae:	2100      	movs	r1, #0
 8005db0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005db2:	f7ff fe05 	bl	80059c0 <xTimerGenericCommand>
 8005db6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d14f      	bne.n	8005e5e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8005dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dc2:	f383 8811 	msr	BASEPRI, r3
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	f3bf 8f4f 	dsb	sy
 8005dce:	61bb      	str	r3, [r7, #24]
}
 8005dd0:	bf00      	nop
 8005dd2:	e7fe      	b.n	8005dd2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dd6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005dda:	f023 0301 	bic.w	r3, r3, #1
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005de2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005de6:	e03a      	b.n	8005e5e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005dee:	f043 0301 	orr.w	r3, r3, #1
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dfe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10a      	bne.n	8005e1e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8005e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	617b      	str	r3, [r7, #20]
}
 8005e1a:	bf00      	nop
 8005e1c:	e7fe      	b.n	8005e1c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005e1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e20:	699a      	ldr	r2, [r3, #24]
 8005e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e24:	18d1      	adds	r1, r2, r3
 8005e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e2c:	f7ff ff06 	bl	8005c3c <prvInsertTimerInActiveList>
					break;
 8005e30:	e015      	b.n	8005e5e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d103      	bne.n	8005e48 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8005e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e42:	f000 fbdd 	bl	8006600 <vPortFree>
 8005e46:	e00a      	b.n	8005e5e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e4e:	f023 0301 	bic.w	r3, r3, #1
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005e5a:	e000      	b.n	8005e5e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005e5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e5e:	4b08      	ldr	r3, [pc, #32]	; (8005e80 <prvProcessReceivedCommands+0x1c0>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	1d39      	adds	r1, r7, #4
 8005e64:	2200      	movs	r2, #0
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7fe fc16 	bl	8004698 <xQueueReceive>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	f47f af2a 	bne.w	8005cc8 <prvProcessReceivedCommands+0x8>
	}
}
 8005e74:	bf00      	nop
 8005e76:	bf00      	nop
 8005e78:	3730      	adds	r7, #48	; 0x30
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	20000ec4 	.word	0x20000ec4

08005e84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b088      	sub	sp, #32
 8005e88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e8a:	e048      	b.n	8005f1e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005e8c:	4b2d      	ldr	r3, [pc, #180]	; (8005f44 <prvSwitchTimerLists+0xc0>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68db      	ldr	r3, [r3, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e96:	4b2b      	ldr	r3, [pc, #172]	; (8005f44 <prvSwitchTimerLists+0xc0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	3304      	adds	r3, #4
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7fe f92f 	bl	8004108 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	68f8      	ldr	r0, [r7, #12]
 8005eb0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005eb8:	f003 0304 	and.w	r3, r3, #4
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d02e      	beq.n	8005f1e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	699b      	ldr	r3, [r3, #24]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4413      	add	r3, r2
 8005ec8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005eca:	68ba      	ldr	r2, [r7, #8]
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d90e      	bls.n	8005ef0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	68ba      	ldr	r2, [r7, #8]
 8005ed6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005ede:	4b19      	ldr	r3, [pc, #100]	; (8005f44 <prvSwitchTimerLists+0xc0>)
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	3304      	adds	r3, #4
 8005ee6:	4619      	mov	r1, r3
 8005ee8:	4610      	mov	r0, r2
 8005eea:	f7fe f8d4 	bl	8004096 <vListInsert>
 8005eee:	e016      	b.n	8005f1e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	693a      	ldr	r2, [r7, #16]
 8005ef8:	2100      	movs	r1, #0
 8005efa:	68f8      	ldr	r0, [r7, #12]
 8005efc:	f7ff fd60 	bl	80059c0 <xTimerGenericCommand>
 8005f00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d10a      	bne.n	8005f1e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8005f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	603b      	str	r3, [r7, #0]
}
 8005f1a:	bf00      	nop
 8005f1c:	e7fe      	b.n	8005f1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f1e:	4b09      	ldr	r3, [pc, #36]	; (8005f44 <prvSwitchTimerLists+0xc0>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d1b1      	bne.n	8005e8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005f28:	4b06      	ldr	r3, [pc, #24]	; (8005f44 <prvSwitchTimerLists+0xc0>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005f2e:	4b06      	ldr	r3, [pc, #24]	; (8005f48 <prvSwitchTimerLists+0xc4>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a04      	ldr	r2, [pc, #16]	; (8005f44 <prvSwitchTimerLists+0xc0>)
 8005f34:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005f36:	4a04      	ldr	r2, [pc, #16]	; (8005f48 <prvSwitchTimerLists+0xc4>)
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	6013      	str	r3, [r2, #0]
}
 8005f3c:	bf00      	nop
 8005f3e:	3718      	adds	r7, #24
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}
 8005f44:	20000ebc 	.word	0x20000ebc
 8005f48:	20000ec0 	.word	0x20000ec0

08005f4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b082      	sub	sp, #8
 8005f50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005f52:	f000 f967 	bl	8006224 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005f56:	4b15      	ldr	r3, [pc, #84]	; (8005fac <prvCheckForValidListAndQueue+0x60>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d120      	bne.n	8005fa0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005f5e:	4814      	ldr	r0, [pc, #80]	; (8005fb0 <prvCheckForValidListAndQueue+0x64>)
 8005f60:	f7fe f848 	bl	8003ff4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005f64:	4813      	ldr	r0, [pc, #76]	; (8005fb4 <prvCheckForValidListAndQueue+0x68>)
 8005f66:	f7fe f845 	bl	8003ff4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005f6a:	4b13      	ldr	r3, [pc, #76]	; (8005fb8 <prvCheckForValidListAndQueue+0x6c>)
 8005f6c:	4a10      	ldr	r2, [pc, #64]	; (8005fb0 <prvCheckForValidListAndQueue+0x64>)
 8005f6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005f70:	4b12      	ldr	r3, [pc, #72]	; (8005fbc <prvCheckForValidListAndQueue+0x70>)
 8005f72:	4a10      	ldr	r2, [pc, #64]	; (8005fb4 <prvCheckForValidListAndQueue+0x68>)
 8005f74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005f76:	2300      	movs	r3, #0
 8005f78:	9300      	str	r3, [sp, #0]
 8005f7a:	4b11      	ldr	r3, [pc, #68]	; (8005fc0 <prvCheckForValidListAndQueue+0x74>)
 8005f7c:	4a11      	ldr	r2, [pc, #68]	; (8005fc4 <prvCheckForValidListAndQueue+0x78>)
 8005f7e:	2110      	movs	r1, #16
 8005f80:	200a      	movs	r0, #10
 8005f82:	f7fe f953 	bl	800422c <xQueueGenericCreateStatic>
 8005f86:	4603      	mov	r3, r0
 8005f88:	4a08      	ldr	r2, [pc, #32]	; (8005fac <prvCheckForValidListAndQueue+0x60>)
 8005f8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005f8c:	4b07      	ldr	r3, [pc, #28]	; (8005fac <prvCheckForValidListAndQueue+0x60>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d005      	beq.n	8005fa0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005f94:	4b05      	ldr	r3, [pc, #20]	; (8005fac <prvCheckForValidListAndQueue+0x60>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	490b      	ldr	r1, [pc, #44]	; (8005fc8 <prvCheckForValidListAndQueue+0x7c>)
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f7fe fd6c 	bl	8004a78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005fa0:	f000 f970 	bl	8006284 <vPortExitCritical>
}
 8005fa4:	bf00      	nop
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop
 8005fac:	20000ec4 	.word	0x20000ec4
 8005fb0:	20000e94 	.word	0x20000e94
 8005fb4:	20000ea8 	.word	0x20000ea8
 8005fb8:	20000ebc 	.word	0x20000ebc
 8005fbc:	20000ec0 	.word	0x20000ec0
 8005fc0:	20000f70 	.word	0x20000f70
 8005fc4:	20000ed0 	.word	0x20000ed0
 8005fc8:	08009504 	.word	0x08009504

08005fcc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	3b04      	subs	r3, #4
 8005fdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005fe4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	3b04      	subs	r3, #4
 8005fea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f023 0201 	bic.w	r2, r3, #1
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	3b04      	subs	r3, #4
 8005ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005ffc:	4a0c      	ldr	r2, [pc, #48]	; (8006030 <pxPortInitialiseStack+0x64>)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3b14      	subs	r3, #20
 8006006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006008:	687a      	ldr	r2, [r7, #4]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	3b04      	subs	r3, #4
 8006012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f06f 0202 	mvn.w	r2, #2
 800601a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	3b20      	subs	r3, #32
 8006020:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006022:	68fb      	ldr	r3, [r7, #12]
}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr
 8006030:	08006035 	.word	0x08006035

08006034 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800603a:	2300      	movs	r3, #0
 800603c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800603e:	4b12      	ldr	r3, [pc, #72]	; (8006088 <prvTaskExitError+0x54>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006046:	d00a      	beq.n	800605e <prvTaskExitError+0x2a>
	__asm volatile
 8006048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800604c:	f383 8811 	msr	BASEPRI, r3
 8006050:	f3bf 8f6f 	isb	sy
 8006054:	f3bf 8f4f 	dsb	sy
 8006058:	60fb      	str	r3, [r7, #12]
}
 800605a:	bf00      	nop
 800605c:	e7fe      	b.n	800605c <prvTaskExitError+0x28>
	__asm volatile
 800605e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006062:	f383 8811 	msr	BASEPRI, r3
 8006066:	f3bf 8f6f 	isb	sy
 800606a:	f3bf 8f4f 	dsb	sy
 800606e:	60bb      	str	r3, [r7, #8]
}
 8006070:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006072:	bf00      	nop
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d0fc      	beq.n	8006074 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800607a:	bf00      	nop
 800607c:	bf00      	nop
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr
 8006088:	2000000c 	.word	0x2000000c
 800608c:	00000000 	.word	0x00000000

08006090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006090:	4b07      	ldr	r3, [pc, #28]	; (80060b0 <pxCurrentTCBConst2>)
 8006092:	6819      	ldr	r1, [r3, #0]
 8006094:	6808      	ldr	r0, [r1, #0]
 8006096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800609a:	f380 8809 	msr	PSP, r0
 800609e:	f3bf 8f6f 	isb	sy
 80060a2:	f04f 0000 	mov.w	r0, #0
 80060a6:	f380 8811 	msr	BASEPRI, r0
 80060aa:	4770      	bx	lr
 80060ac:	f3af 8000 	nop.w

080060b0 <pxCurrentTCBConst2>:
 80060b0:	20000994 	.word	0x20000994
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80060b4:	bf00      	nop
 80060b6:	bf00      	nop

080060b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80060b8:	4808      	ldr	r0, [pc, #32]	; (80060dc <prvPortStartFirstTask+0x24>)
 80060ba:	6800      	ldr	r0, [r0, #0]
 80060bc:	6800      	ldr	r0, [r0, #0]
 80060be:	f380 8808 	msr	MSP, r0
 80060c2:	f04f 0000 	mov.w	r0, #0
 80060c6:	f380 8814 	msr	CONTROL, r0
 80060ca:	b662      	cpsie	i
 80060cc:	b661      	cpsie	f
 80060ce:	f3bf 8f4f 	dsb	sy
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	df00      	svc	0
 80060d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80060da:	bf00      	nop
 80060dc:	e000ed08 	.word	0xe000ed08

080060e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80060e6:	4b46      	ldr	r3, [pc, #280]	; (8006200 <xPortStartScheduler+0x120>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a46      	ldr	r2, [pc, #280]	; (8006204 <xPortStartScheduler+0x124>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d10a      	bne.n	8006106 <xPortStartScheduler+0x26>
	__asm volatile
 80060f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f4:	f383 8811 	msr	BASEPRI, r3
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	f3bf 8f4f 	dsb	sy
 8006100:	613b      	str	r3, [r7, #16]
}
 8006102:	bf00      	nop
 8006104:	e7fe      	b.n	8006104 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006106:	4b3e      	ldr	r3, [pc, #248]	; (8006200 <xPortStartScheduler+0x120>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a3f      	ldr	r2, [pc, #252]	; (8006208 <xPortStartScheduler+0x128>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d10a      	bne.n	8006126 <xPortStartScheduler+0x46>
	__asm volatile
 8006110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006114:	f383 8811 	msr	BASEPRI, r3
 8006118:	f3bf 8f6f 	isb	sy
 800611c:	f3bf 8f4f 	dsb	sy
 8006120:	60fb      	str	r3, [r7, #12]
}
 8006122:	bf00      	nop
 8006124:	e7fe      	b.n	8006124 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006126:	4b39      	ldr	r3, [pc, #228]	; (800620c <xPortStartScheduler+0x12c>)
 8006128:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	b2db      	uxtb	r3, r3
 8006130:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	22ff      	movs	r2, #255	; 0xff
 8006136:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	781b      	ldrb	r3, [r3, #0]
 800613c:	b2db      	uxtb	r3, r3
 800613e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006140:	78fb      	ldrb	r3, [r7, #3]
 8006142:	b2db      	uxtb	r3, r3
 8006144:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006148:	b2da      	uxtb	r2, r3
 800614a:	4b31      	ldr	r3, [pc, #196]	; (8006210 <xPortStartScheduler+0x130>)
 800614c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800614e:	4b31      	ldr	r3, [pc, #196]	; (8006214 <xPortStartScheduler+0x134>)
 8006150:	2207      	movs	r2, #7
 8006152:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006154:	e009      	b.n	800616a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006156:	4b2f      	ldr	r3, [pc, #188]	; (8006214 <xPortStartScheduler+0x134>)
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	3b01      	subs	r3, #1
 800615c:	4a2d      	ldr	r2, [pc, #180]	; (8006214 <xPortStartScheduler+0x134>)
 800615e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	b2db      	uxtb	r3, r3
 8006164:	005b      	lsls	r3, r3, #1
 8006166:	b2db      	uxtb	r3, r3
 8006168:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800616a:	78fb      	ldrb	r3, [r7, #3]
 800616c:	b2db      	uxtb	r3, r3
 800616e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006172:	2b80      	cmp	r3, #128	; 0x80
 8006174:	d0ef      	beq.n	8006156 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006176:	4b27      	ldr	r3, [pc, #156]	; (8006214 <xPortStartScheduler+0x134>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f1c3 0307 	rsb	r3, r3, #7
 800617e:	2b04      	cmp	r3, #4
 8006180:	d00a      	beq.n	8006198 <xPortStartScheduler+0xb8>
	__asm volatile
 8006182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006186:	f383 8811 	msr	BASEPRI, r3
 800618a:	f3bf 8f6f 	isb	sy
 800618e:	f3bf 8f4f 	dsb	sy
 8006192:	60bb      	str	r3, [r7, #8]
}
 8006194:	bf00      	nop
 8006196:	e7fe      	b.n	8006196 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006198:	4b1e      	ldr	r3, [pc, #120]	; (8006214 <xPortStartScheduler+0x134>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	021b      	lsls	r3, r3, #8
 800619e:	4a1d      	ldr	r2, [pc, #116]	; (8006214 <xPortStartScheduler+0x134>)
 80061a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80061a2:	4b1c      	ldr	r3, [pc, #112]	; (8006214 <xPortStartScheduler+0x134>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80061aa:	4a1a      	ldr	r2, [pc, #104]	; (8006214 <xPortStartScheduler+0x134>)
 80061ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	b2da      	uxtb	r2, r3
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80061b6:	4b18      	ldr	r3, [pc, #96]	; (8006218 <xPortStartScheduler+0x138>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a17      	ldr	r2, [pc, #92]	; (8006218 <xPortStartScheduler+0x138>)
 80061bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80061c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80061c2:	4b15      	ldr	r3, [pc, #84]	; (8006218 <xPortStartScheduler+0x138>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a14      	ldr	r2, [pc, #80]	; (8006218 <xPortStartScheduler+0x138>)
 80061c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80061cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80061ce:	f000 f8dd 	bl	800638c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80061d2:	4b12      	ldr	r3, [pc, #72]	; (800621c <xPortStartScheduler+0x13c>)
 80061d4:	2200      	movs	r2, #0
 80061d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80061d8:	f000 f8fc 	bl	80063d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80061dc:	4b10      	ldr	r3, [pc, #64]	; (8006220 <xPortStartScheduler+0x140>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	4a0f      	ldr	r2, [pc, #60]	; (8006220 <xPortStartScheduler+0x140>)
 80061e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80061e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80061e8:	f7ff ff66 	bl	80060b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80061ec:	f7ff f854 	bl	8005298 <vTaskSwitchContext>
	prvTaskExitError();
 80061f0:	f7ff ff20 	bl	8006034 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	e000ed00 	.word	0xe000ed00
 8006204:	410fc271 	.word	0x410fc271
 8006208:	410fc270 	.word	0x410fc270
 800620c:	e000e400 	.word	0xe000e400
 8006210:	20000fc0 	.word	0x20000fc0
 8006214:	20000fc4 	.word	0x20000fc4
 8006218:	e000ed20 	.word	0xe000ed20
 800621c:	2000000c 	.word	0x2000000c
 8006220:	e000ef34 	.word	0xe000ef34

08006224 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
	__asm volatile
 800622a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800622e:	f383 8811 	msr	BASEPRI, r3
 8006232:	f3bf 8f6f 	isb	sy
 8006236:	f3bf 8f4f 	dsb	sy
 800623a:	607b      	str	r3, [r7, #4]
}
 800623c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800623e:	4b0f      	ldr	r3, [pc, #60]	; (800627c <vPortEnterCritical+0x58>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	3301      	adds	r3, #1
 8006244:	4a0d      	ldr	r2, [pc, #52]	; (800627c <vPortEnterCritical+0x58>)
 8006246:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006248:	4b0c      	ldr	r3, [pc, #48]	; (800627c <vPortEnterCritical+0x58>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	2b01      	cmp	r3, #1
 800624e:	d10f      	bne.n	8006270 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006250:	4b0b      	ldr	r3, [pc, #44]	; (8006280 <vPortEnterCritical+0x5c>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00a      	beq.n	8006270 <vPortEnterCritical+0x4c>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	603b      	str	r3, [r7, #0]
}
 800626c:	bf00      	nop
 800626e:	e7fe      	b.n	800626e <vPortEnterCritical+0x4a>
	}
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr
 800627c:	2000000c 	.word	0x2000000c
 8006280:	e000ed04 	.word	0xe000ed04

08006284 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006284:	b480      	push	{r7}
 8006286:	b083      	sub	sp, #12
 8006288:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800628a:	4b12      	ldr	r3, [pc, #72]	; (80062d4 <vPortExitCritical+0x50>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10a      	bne.n	80062a8 <vPortExitCritical+0x24>
	__asm volatile
 8006292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006296:	f383 8811 	msr	BASEPRI, r3
 800629a:	f3bf 8f6f 	isb	sy
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	607b      	str	r3, [r7, #4]
}
 80062a4:	bf00      	nop
 80062a6:	e7fe      	b.n	80062a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80062a8:	4b0a      	ldr	r3, [pc, #40]	; (80062d4 <vPortExitCritical+0x50>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	3b01      	subs	r3, #1
 80062ae:	4a09      	ldr	r2, [pc, #36]	; (80062d4 <vPortExitCritical+0x50>)
 80062b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80062b2:	4b08      	ldr	r3, [pc, #32]	; (80062d4 <vPortExitCritical+0x50>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d105      	bne.n	80062c6 <vPortExitCritical+0x42>
 80062ba:	2300      	movs	r3, #0
 80062bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	f383 8811 	msr	BASEPRI, r3
}
 80062c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	2000000c 	.word	0x2000000c
	...

080062e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80062e0:	f3ef 8009 	mrs	r0, PSP
 80062e4:	f3bf 8f6f 	isb	sy
 80062e8:	4b15      	ldr	r3, [pc, #84]	; (8006340 <pxCurrentTCBConst>)
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	f01e 0f10 	tst.w	lr, #16
 80062f0:	bf08      	it	eq
 80062f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80062f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062fa:	6010      	str	r0, [r2, #0]
 80062fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006300:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006304:	f380 8811 	msr	BASEPRI, r0
 8006308:	f3bf 8f4f 	dsb	sy
 800630c:	f3bf 8f6f 	isb	sy
 8006310:	f7fe ffc2 	bl	8005298 <vTaskSwitchContext>
 8006314:	f04f 0000 	mov.w	r0, #0
 8006318:	f380 8811 	msr	BASEPRI, r0
 800631c:	bc09      	pop	{r0, r3}
 800631e:	6819      	ldr	r1, [r3, #0]
 8006320:	6808      	ldr	r0, [r1, #0]
 8006322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006326:	f01e 0f10 	tst.w	lr, #16
 800632a:	bf08      	it	eq
 800632c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006330:	f380 8809 	msr	PSP, r0
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	f3af 8000 	nop.w

08006340 <pxCurrentTCBConst>:
 8006340:	20000994 	.word	0x20000994
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006344:	bf00      	nop
 8006346:	bf00      	nop

08006348 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0
	__asm volatile
 800634e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006352:	f383 8811 	msr	BASEPRI, r3
 8006356:	f3bf 8f6f 	isb	sy
 800635a:	f3bf 8f4f 	dsb	sy
 800635e:	607b      	str	r3, [r7, #4]
}
 8006360:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006362:	f7fe fedf 	bl	8005124 <xTaskIncrementTick>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d003      	beq.n	8006374 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800636c:	4b06      	ldr	r3, [pc, #24]	; (8006388 <xPortSysTickHandler+0x40>)
 800636e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	2300      	movs	r3, #0
 8006376:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006378:	683b      	ldr	r3, [r7, #0]
 800637a:	f383 8811 	msr	BASEPRI, r3
}
 800637e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006380:	bf00      	nop
 8006382:	3708      	adds	r7, #8
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	e000ed04 	.word	0xe000ed04

0800638c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800638c:	b480      	push	{r7}
 800638e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006390:	4b0b      	ldr	r3, [pc, #44]	; (80063c0 <vPortSetupTimerInterrupt+0x34>)
 8006392:	2200      	movs	r2, #0
 8006394:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006396:	4b0b      	ldr	r3, [pc, #44]	; (80063c4 <vPortSetupTimerInterrupt+0x38>)
 8006398:	2200      	movs	r2, #0
 800639a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800639c:	4b0a      	ldr	r3, [pc, #40]	; (80063c8 <vPortSetupTimerInterrupt+0x3c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4a0a      	ldr	r2, [pc, #40]	; (80063cc <vPortSetupTimerInterrupt+0x40>)
 80063a2:	fba2 2303 	umull	r2, r3, r2, r3
 80063a6:	099b      	lsrs	r3, r3, #6
 80063a8:	4a09      	ldr	r2, [pc, #36]	; (80063d0 <vPortSetupTimerInterrupt+0x44>)
 80063aa:	3b01      	subs	r3, #1
 80063ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80063ae:	4b04      	ldr	r3, [pc, #16]	; (80063c0 <vPortSetupTimerInterrupt+0x34>)
 80063b0:	2207      	movs	r2, #7
 80063b2:	601a      	str	r2, [r3, #0]
}
 80063b4:	bf00      	nop
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
 80063be:	bf00      	nop
 80063c0:	e000e010 	.word	0xe000e010
 80063c4:	e000e018 	.word	0xe000e018
 80063c8:	20000000 	.word	0x20000000
 80063cc:	10624dd3 	.word	0x10624dd3
 80063d0:	e000e014 	.word	0xe000e014

080063d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80063d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80063e4 <vPortEnableVFP+0x10>
 80063d8:	6801      	ldr	r1, [r0, #0]
 80063da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80063de:	6001      	str	r1, [r0, #0]
 80063e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80063e2:	bf00      	nop
 80063e4:	e000ed88 	.word	0xe000ed88

080063e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80063ee:	f3ef 8305 	mrs	r3, IPSR
 80063f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2b0f      	cmp	r3, #15
 80063f8:	d914      	bls.n	8006424 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80063fa:	4a17      	ldr	r2, [pc, #92]	; (8006458 <vPortValidateInterruptPriority+0x70>)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	4413      	add	r3, r2
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006404:	4b15      	ldr	r3, [pc, #84]	; (800645c <vPortValidateInterruptPriority+0x74>)
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	7afa      	ldrb	r2, [r7, #11]
 800640a:	429a      	cmp	r2, r3
 800640c:	d20a      	bcs.n	8006424 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800640e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006412:	f383 8811 	msr	BASEPRI, r3
 8006416:	f3bf 8f6f 	isb	sy
 800641a:	f3bf 8f4f 	dsb	sy
 800641e:	607b      	str	r3, [r7, #4]
}
 8006420:	bf00      	nop
 8006422:	e7fe      	b.n	8006422 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006424:	4b0e      	ldr	r3, [pc, #56]	; (8006460 <vPortValidateInterruptPriority+0x78>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800642c:	4b0d      	ldr	r3, [pc, #52]	; (8006464 <vPortValidateInterruptPriority+0x7c>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	429a      	cmp	r2, r3
 8006432:	d90a      	bls.n	800644a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006438:	f383 8811 	msr	BASEPRI, r3
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	603b      	str	r3, [r7, #0]
}
 8006446:	bf00      	nop
 8006448:	e7fe      	b.n	8006448 <vPortValidateInterruptPriority+0x60>
	}
 800644a:	bf00      	nop
 800644c:	3714      	adds	r7, #20
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
 8006456:	bf00      	nop
 8006458:	e000e3f0 	.word	0xe000e3f0
 800645c:	20000fc0 	.word	0x20000fc0
 8006460:	e000ed0c 	.word	0xe000ed0c
 8006464:	20000fc4 	.word	0x20000fc4

08006468 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b08a      	sub	sp, #40	; 0x28
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006470:	2300      	movs	r3, #0
 8006472:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006474:	f7fe fd9a 	bl	8004fac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006478:	4b5b      	ldr	r3, [pc, #364]	; (80065e8 <pvPortMalloc+0x180>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d101      	bne.n	8006484 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006480:	f000 f920 	bl	80066c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006484:	4b59      	ldr	r3, [pc, #356]	; (80065ec <pvPortMalloc+0x184>)
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4013      	ands	r3, r2
 800648c:	2b00      	cmp	r3, #0
 800648e:	f040 8093 	bne.w	80065b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01d      	beq.n	80064d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006498:	2208      	movs	r2, #8
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	4413      	add	r3, r2
 800649e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f003 0307 	and.w	r3, r3, #7
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d014      	beq.n	80064d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f023 0307 	bic.w	r3, r3, #7
 80064b0:	3308      	adds	r3, #8
 80064b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f003 0307 	and.w	r3, r3, #7
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00a      	beq.n	80064d4 <pvPortMalloc+0x6c>
	__asm volatile
 80064be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c2:	f383 8811 	msr	BASEPRI, r3
 80064c6:	f3bf 8f6f 	isb	sy
 80064ca:	f3bf 8f4f 	dsb	sy
 80064ce:	617b      	str	r3, [r7, #20]
}
 80064d0:	bf00      	nop
 80064d2:	e7fe      	b.n	80064d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d06e      	beq.n	80065b8 <pvPortMalloc+0x150>
 80064da:	4b45      	ldr	r3, [pc, #276]	; (80065f0 <pvPortMalloc+0x188>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d869      	bhi.n	80065b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80064e4:	4b43      	ldr	r3, [pc, #268]	; (80065f4 <pvPortMalloc+0x18c>)
 80064e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80064e8:	4b42      	ldr	r3, [pc, #264]	; (80065f4 <pvPortMalloc+0x18c>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80064ee:	e004      	b.n	80064fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80064f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80064fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	429a      	cmp	r2, r3
 8006502:	d903      	bls.n	800650c <pvPortMalloc+0xa4>
 8006504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1f1      	bne.n	80064f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800650c:	4b36      	ldr	r3, [pc, #216]	; (80065e8 <pvPortMalloc+0x180>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006512:	429a      	cmp	r2, r3
 8006514:	d050      	beq.n	80065b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006516:	6a3b      	ldr	r3, [r7, #32]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2208      	movs	r2, #8
 800651c:	4413      	add	r3, r2
 800651e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	6a3b      	ldr	r3, [r7, #32]
 8006526:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800652a:	685a      	ldr	r2, [r3, #4]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	1ad2      	subs	r2, r2, r3
 8006530:	2308      	movs	r3, #8
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	429a      	cmp	r2, r3
 8006536:	d91f      	bls.n	8006578 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006538:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4413      	add	r3, r2
 800653e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	f003 0307 	and.w	r3, r3, #7
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00a      	beq.n	8006560 <pvPortMalloc+0xf8>
	__asm volatile
 800654a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800654e:	f383 8811 	msr	BASEPRI, r3
 8006552:	f3bf 8f6f 	isb	sy
 8006556:	f3bf 8f4f 	dsb	sy
 800655a:	613b      	str	r3, [r7, #16]
}
 800655c:	bf00      	nop
 800655e:	e7fe      	b.n	800655e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	1ad2      	subs	r2, r2, r3
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800656c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006572:	69b8      	ldr	r0, [r7, #24]
 8006574:	f000 f908 	bl	8006788 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006578:	4b1d      	ldr	r3, [pc, #116]	; (80065f0 <pvPortMalloc+0x188>)
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	4a1b      	ldr	r2, [pc, #108]	; (80065f0 <pvPortMalloc+0x188>)
 8006584:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006586:	4b1a      	ldr	r3, [pc, #104]	; (80065f0 <pvPortMalloc+0x188>)
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	4b1b      	ldr	r3, [pc, #108]	; (80065f8 <pvPortMalloc+0x190>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	429a      	cmp	r2, r3
 8006590:	d203      	bcs.n	800659a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006592:	4b17      	ldr	r3, [pc, #92]	; (80065f0 <pvPortMalloc+0x188>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a18      	ldr	r2, [pc, #96]	; (80065f8 <pvPortMalloc+0x190>)
 8006598:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800659a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	4b13      	ldr	r3, [pc, #76]	; (80065ec <pvPortMalloc+0x184>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	431a      	orrs	r2, r3
 80065a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	2200      	movs	r2, #0
 80065ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80065ae:	4b13      	ldr	r3, [pc, #76]	; (80065fc <pvPortMalloc+0x194>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3301      	adds	r3, #1
 80065b4:	4a11      	ldr	r2, [pc, #68]	; (80065fc <pvPortMalloc+0x194>)
 80065b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80065b8:	f7fe fd06 	bl	8004fc8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	f003 0307 	and.w	r3, r3, #7
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00a      	beq.n	80065dc <pvPortMalloc+0x174>
	__asm volatile
 80065c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	60fb      	str	r3, [r7, #12]
}
 80065d8:	bf00      	nop
 80065da:	e7fe      	b.n	80065da <pvPortMalloc+0x172>
	return pvReturn;
 80065dc:	69fb      	ldr	r3, [r7, #28]
}
 80065de:	4618      	mov	r0, r3
 80065e0:	3728      	adds	r7, #40	; 0x28
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	20004bd0 	.word	0x20004bd0
 80065ec:	20004be4 	.word	0x20004be4
 80065f0:	20004bd4 	.word	0x20004bd4
 80065f4:	20004bc8 	.word	0x20004bc8
 80065f8:	20004bd8 	.word	0x20004bd8
 80065fc:	20004bdc 	.word	0x20004bdc

08006600 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b086      	sub	sp, #24
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d04d      	beq.n	80066ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006612:	2308      	movs	r3, #8
 8006614:	425b      	negs	r3, r3
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	4413      	add	r3, r2
 800661a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	685a      	ldr	r2, [r3, #4]
 8006624:	4b24      	ldr	r3, [pc, #144]	; (80066b8 <vPortFree+0xb8>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4013      	ands	r3, r2
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10a      	bne.n	8006644 <vPortFree+0x44>
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	60fb      	str	r3, [r7, #12]
}
 8006640:	bf00      	nop
 8006642:	e7fe      	b.n	8006642 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00a      	beq.n	8006662 <vPortFree+0x62>
	__asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	60bb      	str	r3, [r7, #8]
}
 800665e:	bf00      	nop
 8006660:	e7fe      	b.n	8006660 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	4b14      	ldr	r3, [pc, #80]	; (80066b8 <vPortFree+0xb8>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4013      	ands	r3, r2
 800666c:	2b00      	cmp	r3, #0
 800666e:	d01e      	beq.n	80066ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d11a      	bne.n	80066ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	685a      	ldr	r2, [r3, #4]
 800667c:	4b0e      	ldr	r3, [pc, #56]	; (80066b8 <vPortFree+0xb8>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	43db      	mvns	r3, r3
 8006682:	401a      	ands	r2, r3
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006688:	f7fe fc90 	bl	8004fac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	4b0a      	ldr	r3, [pc, #40]	; (80066bc <vPortFree+0xbc>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4413      	add	r3, r2
 8006696:	4a09      	ldr	r2, [pc, #36]	; (80066bc <vPortFree+0xbc>)
 8006698:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800669a:	6938      	ldr	r0, [r7, #16]
 800669c:	f000 f874 	bl	8006788 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80066a0:	4b07      	ldr	r3, [pc, #28]	; (80066c0 <vPortFree+0xc0>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	3301      	adds	r3, #1
 80066a6:	4a06      	ldr	r2, [pc, #24]	; (80066c0 <vPortFree+0xc0>)
 80066a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80066aa:	f7fe fc8d 	bl	8004fc8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80066ae:	bf00      	nop
 80066b0:	3718      	adds	r7, #24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	20004be4 	.word	0x20004be4
 80066bc:	20004bd4 	.word	0x20004bd4
 80066c0:	20004be0 	.word	0x20004be0

080066c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80066c4:	b480      	push	{r7}
 80066c6:	b085      	sub	sp, #20
 80066c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80066ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80066ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80066d0:	4b27      	ldr	r3, [pc, #156]	; (8006770 <prvHeapInit+0xac>)
 80066d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f003 0307 	and.w	r3, r3, #7
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d00c      	beq.n	80066f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	3307      	adds	r3, #7
 80066e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	f023 0307 	bic.w	r3, r3, #7
 80066ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80066ec:	68ba      	ldr	r2, [r7, #8]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	4a1f      	ldr	r2, [pc, #124]	; (8006770 <prvHeapInit+0xac>)
 80066f4:	4413      	add	r3, r2
 80066f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80066fc:	4a1d      	ldr	r2, [pc, #116]	; (8006774 <prvHeapInit+0xb0>)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006702:	4b1c      	ldr	r3, [pc, #112]	; (8006774 <prvHeapInit+0xb0>)
 8006704:	2200      	movs	r2, #0
 8006706:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	68ba      	ldr	r2, [r7, #8]
 800670c:	4413      	add	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006710:	2208      	movs	r2, #8
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	1a9b      	subs	r3, r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 0307 	bic.w	r3, r3, #7
 800671e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	4a15      	ldr	r2, [pc, #84]	; (8006778 <prvHeapInit+0xb4>)
 8006724:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006726:	4b14      	ldr	r3, [pc, #80]	; (8006778 <prvHeapInit+0xb4>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	2200      	movs	r2, #0
 800672c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800672e:	4b12      	ldr	r3, [pc, #72]	; (8006778 <prvHeapInit+0xb4>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2200      	movs	r2, #0
 8006734:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	1ad2      	subs	r2, r2, r3
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006744:	4b0c      	ldr	r3, [pc, #48]	; (8006778 <prvHeapInit+0xb4>)
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	4a0a      	ldr	r2, [pc, #40]	; (800677c <prvHeapInit+0xb8>)
 8006752:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	4a09      	ldr	r2, [pc, #36]	; (8006780 <prvHeapInit+0xbc>)
 800675a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800675c:	4b09      	ldr	r3, [pc, #36]	; (8006784 <prvHeapInit+0xc0>)
 800675e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006762:	601a      	str	r2, [r3, #0]
}
 8006764:	bf00      	nop
 8006766:	3714      	adds	r7, #20
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	20000fc8 	.word	0x20000fc8
 8006774:	20004bc8 	.word	0x20004bc8
 8006778:	20004bd0 	.word	0x20004bd0
 800677c:	20004bd8 	.word	0x20004bd8
 8006780:	20004bd4 	.word	0x20004bd4
 8006784:	20004be4 	.word	0x20004be4

08006788 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006790:	4b28      	ldr	r3, [pc, #160]	; (8006834 <prvInsertBlockIntoFreeList+0xac>)
 8006792:	60fb      	str	r3, [r7, #12]
 8006794:	e002      	b.n	800679c <prvInsertBlockIntoFreeList+0x14>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	60fb      	str	r3, [r7, #12]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d8f7      	bhi.n	8006796 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	68ba      	ldr	r2, [r7, #8]
 80067b0:	4413      	add	r3, r2
 80067b2:	687a      	ldr	r2, [r7, #4]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d108      	bne.n	80067ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	685a      	ldr	r2, [r3, #4]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	441a      	add	r2, r3
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	441a      	add	r2, r3
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	429a      	cmp	r2, r3
 80067dc:	d118      	bne.n	8006810 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b15      	ldr	r3, [pc, #84]	; (8006838 <prvInsertBlockIntoFreeList+0xb0>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d00d      	beq.n	8006806 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	685a      	ldr	r2, [r3, #4]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	441a      	add	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	601a      	str	r2, [r3, #0]
 8006804:	e008      	b.n	8006818 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006806:	4b0c      	ldr	r3, [pc, #48]	; (8006838 <prvInsertBlockIntoFreeList+0xb0>)
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	e003      	b.n	8006818 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006818:	68fa      	ldr	r2, [r7, #12]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	429a      	cmp	r2, r3
 800681e:	d002      	beq.n	8006826 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	687a      	ldr	r2, [r7, #4]
 8006824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006826:	bf00      	nop
 8006828:	3714      	adds	r7, #20
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	20004bc8 	.word	0x20004bc8
 8006838:	20004bd0 	.word	0x20004bd0

0800683c <__errno>:
 800683c:	4b01      	ldr	r3, [pc, #4]	; (8006844 <__errno+0x8>)
 800683e:	6818      	ldr	r0, [r3, #0]
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	20000010 	.word	0x20000010

08006848 <__libc_init_array>:
 8006848:	b570      	push	{r4, r5, r6, lr}
 800684a:	4d0d      	ldr	r5, [pc, #52]	; (8006880 <__libc_init_array+0x38>)
 800684c:	4c0d      	ldr	r4, [pc, #52]	; (8006884 <__libc_init_array+0x3c>)
 800684e:	1b64      	subs	r4, r4, r5
 8006850:	10a4      	asrs	r4, r4, #2
 8006852:	2600      	movs	r6, #0
 8006854:	42a6      	cmp	r6, r4
 8006856:	d109      	bne.n	800686c <__libc_init_array+0x24>
 8006858:	4d0b      	ldr	r5, [pc, #44]	; (8006888 <__libc_init_array+0x40>)
 800685a:	4c0c      	ldr	r4, [pc, #48]	; (800688c <__libc_init_array+0x44>)
 800685c:	f002 fdc4 	bl	80093e8 <_init>
 8006860:	1b64      	subs	r4, r4, r5
 8006862:	10a4      	asrs	r4, r4, #2
 8006864:	2600      	movs	r6, #0
 8006866:	42a6      	cmp	r6, r4
 8006868:	d105      	bne.n	8006876 <__libc_init_array+0x2e>
 800686a:	bd70      	pop	{r4, r5, r6, pc}
 800686c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006870:	4798      	blx	r3
 8006872:	3601      	adds	r6, #1
 8006874:	e7ee      	b.n	8006854 <__libc_init_array+0xc>
 8006876:	f855 3b04 	ldr.w	r3, [r5], #4
 800687a:	4798      	blx	r3
 800687c:	3601      	adds	r6, #1
 800687e:	e7f2      	b.n	8006866 <__libc_init_array+0x1e>
 8006880:	0800994c 	.word	0x0800994c
 8006884:	0800994c 	.word	0x0800994c
 8006888:	0800994c 	.word	0x0800994c
 800688c:	08009950 	.word	0x08009950

08006890 <memcpy>:
 8006890:	440a      	add	r2, r1
 8006892:	4291      	cmp	r1, r2
 8006894:	f100 33ff 	add.w	r3, r0, #4294967295
 8006898:	d100      	bne.n	800689c <memcpy+0xc>
 800689a:	4770      	bx	lr
 800689c:	b510      	push	{r4, lr}
 800689e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80068a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80068a6:	4291      	cmp	r1, r2
 80068a8:	d1f9      	bne.n	800689e <memcpy+0xe>
 80068aa:	bd10      	pop	{r4, pc}

080068ac <memset>:
 80068ac:	4402      	add	r2, r0
 80068ae:	4603      	mov	r3, r0
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d100      	bne.n	80068b6 <memset+0xa>
 80068b4:	4770      	bx	lr
 80068b6:	f803 1b01 	strb.w	r1, [r3], #1
 80068ba:	e7f9      	b.n	80068b0 <memset+0x4>

080068bc <__cvt>:
 80068bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068c0:	ec55 4b10 	vmov	r4, r5, d0
 80068c4:	2d00      	cmp	r5, #0
 80068c6:	460e      	mov	r6, r1
 80068c8:	4619      	mov	r1, r3
 80068ca:	462b      	mov	r3, r5
 80068cc:	bfbb      	ittet	lt
 80068ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80068d2:	461d      	movlt	r5, r3
 80068d4:	2300      	movge	r3, #0
 80068d6:	232d      	movlt	r3, #45	; 0x2d
 80068d8:	700b      	strb	r3, [r1, #0]
 80068da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80068e0:	4691      	mov	r9, r2
 80068e2:	f023 0820 	bic.w	r8, r3, #32
 80068e6:	bfbc      	itt	lt
 80068e8:	4622      	movlt	r2, r4
 80068ea:	4614      	movlt	r4, r2
 80068ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068f0:	d005      	beq.n	80068fe <__cvt+0x42>
 80068f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068f6:	d100      	bne.n	80068fa <__cvt+0x3e>
 80068f8:	3601      	adds	r6, #1
 80068fa:	2102      	movs	r1, #2
 80068fc:	e000      	b.n	8006900 <__cvt+0x44>
 80068fe:	2103      	movs	r1, #3
 8006900:	ab03      	add	r3, sp, #12
 8006902:	9301      	str	r3, [sp, #4]
 8006904:	ab02      	add	r3, sp, #8
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	ec45 4b10 	vmov	d0, r4, r5
 800690c:	4653      	mov	r3, sl
 800690e:	4632      	mov	r2, r6
 8006910:	f000 fe1a 	bl	8007548 <_dtoa_r>
 8006914:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006918:	4607      	mov	r7, r0
 800691a:	d102      	bne.n	8006922 <__cvt+0x66>
 800691c:	f019 0f01 	tst.w	r9, #1
 8006920:	d022      	beq.n	8006968 <__cvt+0xac>
 8006922:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006926:	eb07 0906 	add.w	r9, r7, r6
 800692a:	d110      	bne.n	800694e <__cvt+0x92>
 800692c:	783b      	ldrb	r3, [r7, #0]
 800692e:	2b30      	cmp	r3, #48	; 0x30
 8006930:	d10a      	bne.n	8006948 <__cvt+0x8c>
 8006932:	2200      	movs	r2, #0
 8006934:	2300      	movs	r3, #0
 8006936:	4620      	mov	r0, r4
 8006938:	4629      	mov	r1, r5
 800693a:	f7fa f8cd 	bl	8000ad8 <__aeabi_dcmpeq>
 800693e:	b918      	cbnz	r0, 8006948 <__cvt+0x8c>
 8006940:	f1c6 0601 	rsb	r6, r6, #1
 8006944:	f8ca 6000 	str.w	r6, [sl]
 8006948:	f8da 3000 	ldr.w	r3, [sl]
 800694c:	4499      	add	r9, r3
 800694e:	2200      	movs	r2, #0
 8006950:	2300      	movs	r3, #0
 8006952:	4620      	mov	r0, r4
 8006954:	4629      	mov	r1, r5
 8006956:	f7fa f8bf 	bl	8000ad8 <__aeabi_dcmpeq>
 800695a:	b108      	cbz	r0, 8006960 <__cvt+0xa4>
 800695c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006960:	2230      	movs	r2, #48	; 0x30
 8006962:	9b03      	ldr	r3, [sp, #12]
 8006964:	454b      	cmp	r3, r9
 8006966:	d307      	bcc.n	8006978 <__cvt+0xbc>
 8006968:	9b03      	ldr	r3, [sp, #12]
 800696a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800696c:	1bdb      	subs	r3, r3, r7
 800696e:	4638      	mov	r0, r7
 8006970:	6013      	str	r3, [r2, #0]
 8006972:	b004      	add	sp, #16
 8006974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006978:	1c59      	adds	r1, r3, #1
 800697a:	9103      	str	r1, [sp, #12]
 800697c:	701a      	strb	r2, [r3, #0]
 800697e:	e7f0      	b.n	8006962 <__cvt+0xa6>

08006980 <__exponent>:
 8006980:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006982:	4603      	mov	r3, r0
 8006984:	2900      	cmp	r1, #0
 8006986:	bfb8      	it	lt
 8006988:	4249      	neglt	r1, r1
 800698a:	f803 2b02 	strb.w	r2, [r3], #2
 800698e:	bfb4      	ite	lt
 8006990:	222d      	movlt	r2, #45	; 0x2d
 8006992:	222b      	movge	r2, #43	; 0x2b
 8006994:	2909      	cmp	r1, #9
 8006996:	7042      	strb	r2, [r0, #1]
 8006998:	dd2a      	ble.n	80069f0 <__exponent+0x70>
 800699a:	f10d 0407 	add.w	r4, sp, #7
 800699e:	46a4      	mov	ip, r4
 80069a0:	270a      	movs	r7, #10
 80069a2:	46a6      	mov	lr, r4
 80069a4:	460a      	mov	r2, r1
 80069a6:	fb91 f6f7 	sdiv	r6, r1, r7
 80069aa:	fb07 1516 	mls	r5, r7, r6, r1
 80069ae:	3530      	adds	r5, #48	; 0x30
 80069b0:	2a63      	cmp	r2, #99	; 0x63
 80069b2:	f104 34ff 	add.w	r4, r4, #4294967295
 80069b6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80069ba:	4631      	mov	r1, r6
 80069bc:	dcf1      	bgt.n	80069a2 <__exponent+0x22>
 80069be:	3130      	adds	r1, #48	; 0x30
 80069c0:	f1ae 0502 	sub.w	r5, lr, #2
 80069c4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80069c8:	1c44      	adds	r4, r0, #1
 80069ca:	4629      	mov	r1, r5
 80069cc:	4561      	cmp	r1, ip
 80069ce:	d30a      	bcc.n	80069e6 <__exponent+0x66>
 80069d0:	f10d 0209 	add.w	r2, sp, #9
 80069d4:	eba2 020e 	sub.w	r2, r2, lr
 80069d8:	4565      	cmp	r5, ip
 80069da:	bf88      	it	hi
 80069dc:	2200      	movhi	r2, #0
 80069de:	4413      	add	r3, r2
 80069e0:	1a18      	subs	r0, r3, r0
 80069e2:	b003      	add	sp, #12
 80069e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069ea:	f804 2f01 	strb.w	r2, [r4, #1]!
 80069ee:	e7ed      	b.n	80069cc <__exponent+0x4c>
 80069f0:	2330      	movs	r3, #48	; 0x30
 80069f2:	3130      	adds	r1, #48	; 0x30
 80069f4:	7083      	strb	r3, [r0, #2]
 80069f6:	70c1      	strb	r1, [r0, #3]
 80069f8:	1d03      	adds	r3, r0, #4
 80069fa:	e7f1      	b.n	80069e0 <__exponent+0x60>

080069fc <_printf_float>:
 80069fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a00:	ed2d 8b02 	vpush	{d8}
 8006a04:	b08d      	sub	sp, #52	; 0x34
 8006a06:	460c      	mov	r4, r1
 8006a08:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006a0c:	4616      	mov	r6, r2
 8006a0e:	461f      	mov	r7, r3
 8006a10:	4605      	mov	r5, r0
 8006a12:	f001 fd3f 	bl	8008494 <_localeconv_r>
 8006a16:	f8d0 a000 	ldr.w	sl, [r0]
 8006a1a:	4650      	mov	r0, sl
 8006a1c:	f7f9 fbe0 	bl	80001e0 <strlen>
 8006a20:	2300      	movs	r3, #0
 8006a22:	930a      	str	r3, [sp, #40]	; 0x28
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	9305      	str	r3, [sp, #20]
 8006a28:	f8d8 3000 	ldr.w	r3, [r8]
 8006a2c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006a30:	3307      	adds	r3, #7
 8006a32:	f023 0307 	bic.w	r3, r3, #7
 8006a36:	f103 0208 	add.w	r2, r3, #8
 8006a3a:	f8c8 2000 	str.w	r2, [r8]
 8006a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a42:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a46:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006a4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006a4e:	9307      	str	r3, [sp, #28]
 8006a50:	f8cd 8018 	str.w	r8, [sp, #24]
 8006a54:	ee08 0a10 	vmov	s16, r0
 8006a58:	4b9f      	ldr	r3, [pc, #636]	; (8006cd8 <_printf_float+0x2dc>)
 8006a5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a62:	f7fa f86b 	bl	8000b3c <__aeabi_dcmpun>
 8006a66:	bb88      	cbnz	r0, 8006acc <_printf_float+0xd0>
 8006a68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a6c:	4b9a      	ldr	r3, [pc, #616]	; (8006cd8 <_printf_float+0x2dc>)
 8006a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a72:	f7fa f845 	bl	8000b00 <__aeabi_dcmple>
 8006a76:	bb48      	cbnz	r0, 8006acc <_printf_float+0xd0>
 8006a78:	2200      	movs	r2, #0
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	4640      	mov	r0, r8
 8006a7e:	4649      	mov	r1, r9
 8006a80:	f7fa f834 	bl	8000aec <__aeabi_dcmplt>
 8006a84:	b110      	cbz	r0, 8006a8c <_printf_float+0x90>
 8006a86:	232d      	movs	r3, #45	; 0x2d
 8006a88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a8c:	4b93      	ldr	r3, [pc, #588]	; (8006cdc <_printf_float+0x2e0>)
 8006a8e:	4894      	ldr	r0, [pc, #592]	; (8006ce0 <_printf_float+0x2e4>)
 8006a90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006a94:	bf94      	ite	ls
 8006a96:	4698      	movls	r8, r3
 8006a98:	4680      	movhi	r8, r0
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	6123      	str	r3, [r4, #16]
 8006a9e:	9b05      	ldr	r3, [sp, #20]
 8006aa0:	f023 0204 	bic.w	r2, r3, #4
 8006aa4:	6022      	str	r2, [r4, #0]
 8006aa6:	f04f 0900 	mov.w	r9, #0
 8006aaa:	9700      	str	r7, [sp, #0]
 8006aac:	4633      	mov	r3, r6
 8006aae:	aa0b      	add	r2, sp, #44	; 0x2c
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f000 f9d8 	bl	8006e68 <_printf_common>
 8006ab8:	3001      	adds	r0, #1
 8006aba:	f040 8090 	bne.w	8006bde <_printf_float+0x1e2>
 8006abe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ac2:	b00d      	add	sp, #52	; 0x34
 8006ac4:	ecbd 8b02 	vpop	{d8}
 8006ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006acc:	4642      	mov	r2, r8
 8006ace:	464b      	mov	r3, r9
 8006ad0:	4640      	mov	r0, r8
 8006ad2:	4649      	mov	r1, r9
 8006ad4:	f7fa f832 	bl	8000b3c <__aeabi_dcmpun>
 8006ad8:	b140      	cbz	r0, 8006aec <_printf_float+0xf0>
 8006ada:	464b      	mov	r3, r9
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	bfbc      	itt	lt
 8006ae0:	232d      	movlt	r3, #45	; 0x2d
 8006ae2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ae6:	487f      	ldr	r0, [pc, #508]	; (8006ce4 <_printf_float+0x2e8>)
 8006ae8:	4b7f      	ldr	r3, [pc, #508]	; (8006ce8 <_printf_float+0x2ec>)
 8006aea:	e7d1      	b.n	8006a90 <_printf_float+0x94>
 8006aec:	6863      	ldr	r3, [r4, #4]
 8006aee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006af2:	9206      	str	r2, [sp, #24]
 8006af4:	1c5a      	adds	r2, r3, #1
 8006af6:	d13f      	bne.n	8006b78 <_printf_float+0x17c>
 8006af8:	2306      	movs	r3, #6
 8006afa:	6063      	str	r3, [r4, #4]
 8006afc:	9b05      	ldr	r3, [sp, #20]
 8006afe:	6861      	ldr	r1, [r4, #4]
 8006b00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006b04:	2300      	movs	r3, #0
 8006b06:	9303      	str	r3, [sp, #12]
 8006b08:	ab0a      	add	r3, sp, #40	; 0x28
 8006b0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006b0e:	ab09      	add	r3, sp, #36	; 0x24
 8006b10:	ec49 8b10 	vmov	d0, r8, r9
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	6022      	str	r2, [r4, #0]
 8006b18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	f7ff fecd 	bl	80068bc <__cvt>
 8006b22:	9b06      	ldr	r3, [sp, #24]
 8006b24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b26:	2b47      	cmp	r3, #71	; 0x47
 8006b28:	4680      	mov	r8, r0
 8006b2a:	d108      	bne.n	8006b3e <_printf_float+0x142>
 8006b2c:	1cc8      	adds	r0, r1, #3
 8006b2e:	db02      	blt.n	8006b36 <_printf_float+0x13a>
 8006b30:	6863      	ldr	r3, [r4, #4]
 8006b32:	4299      	cmp	r1, r3
 8006b34:	dd41      	ble.n	8006bba <_printf_float+0x1be>
 8006b36:	f1ab 0b02 	sub.w	fp, fp, #2
 8006b3a:	fa5f fb8b 	uxtb.w	fp, fp
 8006b3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006b42:	d820      	bhi.n	8006b86 <_printf_float+0x18a>
 8006b44:	3901      	subs	r1, #1
 8006b46:	465a      	mov	r2, fp
 8006b48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b4c:	9109      	str	r1, [sp, #36]	; 0x24
 8006b4e:	f7ff ff17 	bl	8006980 <__exponent>
 8006b52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b54:	1813      	adds	r3, r2, r0
 8006b56:	2a01      	cmp	r2, #1
 8006b58:	4681      	mov	r9, r0
 8006b5a:	6123      	str	r3, [r4, #16]
 8006b5c:	dc02      	bgt.n	8006b64 <_printf_float+0x168>
 8006b5e:	6822      	ldr	r2, [r4, #0]
 8006b60:	07d2      	lsls	r2, r2, #31
 8006b62:	d501      	bpl.n	8006b68 <_printf_float+0x16c>
 8006b64:	3301      	adds	r3, #1
 8006b66:	6123      	str	r3, [r4, #16]
 8006b68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d09c      	beq.n	8006aaa <_printf_float+0xae>
 8006b70:	232d      	movs	r3, #45	; 0x2d
 8006b72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b76:	e798      	b.n	8006aaa <_printf_float+0xae>
 8006b78:	9a06      	ldr	r2, [sp, #24]
 8006b7a:	2a47      	cmp	r2, #71	; 0x47
 8006b7c:	d1be      	bne.n	8006afc <_printf_float+0x100>
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1bc      	bne.n	8006afc <_printf_float+0x100>
 8006b82:	2301      	movs	r3, #1
 8006b84:	e7b9      	b.n	8006afa <_printf_float+0xfe>
 8006b86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006b8a:	d118      	bne.n	8006bbe <_printf_float+0x1c2>
 8006b8c:	2900      	cmp	r1, #0
 8006b8e:	6863      	ldr	r3, [r4, #4]
 8006b90:	dd0b      	ble.n	8006baa <_printf_float+0x1ae>
 8006b92:	6121      	str	r1, [r4, #16]
 8006b94:	b913      	cbnz	r3, 8006b9c <_printf_float+0x1a0>
 8006b96:	6822      	ldr	r2, [r4, #0]
 8006b98:	07d0      	lsls	r0, r2, #31
 8006b9a:	d502      	bpl.n	8006ba2 <_printf_float+0x1a6>
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	440b      	add	r3, r1
 8006ba0:	6123      	str	r3, [r4, #16]
 8006ba2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ba4:	f04f 0900 	mov.w	r9, #0
 8006ba8:	e7de      	b.n	8006b68 <_printf_float+0x16c>
 8006baa:	b913      	cbnz	r3, 8006bb2 <_printf_float+0x1b6>
 8006bac:	6822      	ldr	r2, [r4, #0]
 8006bae:	07d2      	lsls	r2, r2, #31
 8006bb0:	d501      	bpl.n	8006bb6 <_printf_float+0x1ba>
 8006bb2:	3302      	adds	r3, #2
 8006bb4:	e7f4      	b.n	8006ba0 <_printf_float+0x1a4>
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e7f2      	b.n	8006ba0 <_printf_float+0x1a4>
 8006bba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006bc0:	4299      	cmp	r1, r3
 8006bc2:	db05      	blt.n	8006bd0 <_printf_float+0x1d4>
 8006bc4:	6823      	ldr	r3, [r4, #0]
 8006bc6:	6121      	str	r1, [r4, #16]
 8006bc8:	07d8      	lsls	r0, r3, #31
 8006bca:	d5ea      	bpl.n	8006ba2 <_printf_float+0x1a6>
 8006bcc:	1c4b      	adds	r3, r1, #1
 8006bce:	e7e7      	b.n	8006ba0 <_printf_float+0x1a4>
 8006bd0:	2900      	cmp	r1, #0
 8006bd2:	bfd4      	ite	le
 8006bd4:	f1c1 0202 	rsble	r2, r1, #2
 8006bd8:	2201      	movgt	r2, #1
 8006bda:	4413      	add	r3, r2
 8006bdc:	e7e0      	b.n	8006ba0 <_printf_float+0x1a4>
 8006bde:	6823      	ldr	r3, [r4, #0]
 8006be0:	055a      	lsls	r2, r3, #21
 8006be2:	d407      	bmi.n	8006bf4 <_printf_float+0x1f8>
 8006be4:	6923      	ldr	r3, [r4, #16]
 8006be6:	4642      	mov	r2, r8
 8006be8:	4631      	mov	r1, r6
 8006bea:	4628      	mov	r0, r5
 8006bec:	47b8      	blx	r7
 8006bee:	3001      	adds	r0, #1
 8006bf0:	d12c      	bne.n	8006c4c <_printf_float+0x250>
 8006bf2:	e764      	b.n	8006abe <_printf_float+0xc2>
 8006bf4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006bf8:	f240 80e0 	bls.w	8006dbc <_printf_float+0x3c0>
 8006bfc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c00:	2200      	movs	r2, #0
 8006c02:	2300      	movs	r3, #0
 8006c04:	f7f9 ff68 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d034      	beq.n	8006c76 <_printf_float+0x27a>
 8006c0c:	4a37      	ldr	r2, [pc, #220]	; (8006cec <_printf_float+0x2f0>)
 8006c0e:	2301      	movs	r3, #1
 8006c10:	4631      	mov	r1, r6
 8006c12:	4628      	mov	r0, r5
 8006c14:	47b8      	blx	r7
 8006c16:	3001      	adds	r0, #1
 8006c18:	f43f af51 	beq.w	8006abe <_printf_float+0xc2>
 8006c1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c20:	429a      	cmp	r2, r3
 8006c22:	db02      	blt.n	8006c2a <_printf_float+0x22e>
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	07d8      	lsls	r0, r3, #31
 8006c28:	d510      	bpl.n	8006c4c <_printf_float+0x250>
 8006c2a:	ee18 3a10 	vmov	r3, s16
 8006c2e:	4652      	mov	r2, sl
 8006c30:	4631      	mov	r1, r6
 8006c32:	4628      	mov	r0, r5
 8006c34:	47b8      	blx	r7
 8006c36:	3001      	adds	r0, #1
 8006c38:	f43f af41 	beq.w	8006abe <_printf_float+0xc2>
 8006c3c:	f04f 0800 	mov.w	r8, #0
 8006c40:	f104 091a 	add.w	r9, r4, #26
 8006c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c46:	3b01      	subs	r3, #1
 8006c48:	4543      	cmp	r3, r8
 8006c4a:	dc09      	bgt.n	8006c60 <_printf_float+0x264>
 8006c4c:	6823      	ldr	r3, [r4, #0]
 8006c4e:	079b      	lsls	r3, r3, #30
 8006c50:	f100 8105 	bmi.w	8006e5e <_printf_float+0x462>
 8006c54:	68e0      	ldr	r0, [r4, #12]
 8006c56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c58:	4298      	cmp	r0, r3
 8006c5a:	bfb8      	it	lt
 8006c5c:	4618      	movlt	r0, r3
 8006c5e:	e730      	b.n	8006ac2 <_printf_float+0xc6>
 8006c60:	2301      	movs	r3, #1
 8006c62:	464a      	mov	r2, r9
 8006c64:	4631      	mov	r1, r6
 8006c66:	4628      	mov	r0, r5
 8006c68:	47b8      	blx	r7
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	f43f af27 	beq.w	8006abe <_printf_float+0xc2>
 8006c70:	f108 0801 	add.w	r8, r8, #1
 8006c74:	e7e6      	b.n	8006c44 <_printf_float+0x248>
 8006c76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	dc39      	bgt.n	8006cf0 <_printf_float+0x2f4>
 8006c7c:	4a1b      	ldr	r2, [pc, #108]	; (8006cec <_printf_float+0x2f0>)
 8006c7e:	2301      	movs	r3, #1
 8006c80:	4631      	mov	r1, r6
 8006c82:	4628      	mov	r0, r5
 8006c84:	47b8      	blx	r7
 8006c86:	3001      	adds	r0, #1
 8006c88:	f43f af19 	beq.w	8006abe <_printf_float+0xc2>
 8006c8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c90:	4313      	orrs	r3, r2
 8006c92:	d102      	bne.n	8006c9a <_printf_float+0x29e>
 8006c94:	6823      	ldr	r3, [r4, #0]
 8006c96:	07d9      	lsls	r1, r3, #31
 8006c98:	d5d8      	bpl.n	8006c4c <_printf_float+0x250>
 8006c9a:	ee18 3a10 	vmov	r3, s16
 8006c9e:	4652      	mov	r2, sl
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f af09 	beq.w	8006abe <_printf_float+0xc2>
 8006cac:	f04f 0900 	mov.w	r9, #0
 8006cb0:	f104 0a1a 	add.w	sl, r4, #26
 8006cb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb6:	425b      	negs	r3, r3
 8006cb8:	454b      	cmp	r3, r9
 8006cba:	dc01      	bgt.n	8006cc0 <_printf_float+0x2c4>
 8006cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cbe:	e792      	b.n	8006be6 <_printf_float+0x1ea>
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	4652      	mov	r2, sl
 8006cc4:	4631      	mov	r1, r6
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	47b8      	blx	r7
 8006cca:	3001      	adds	r0, #1
 8006ccc:	f43f aef7 	beq.w	8006abe <_printf_float+0xc2>
 8006cd0:	f109 0901 	add.w	r9, r9, #1
 8006cd4:	e7ee      	b.n	8006cb4 <_printf_float+0x2b8>
 8006cd6:	bf00      	nop
 8006cd8:	7fefffff 	.word	0x7fefffff
 8006cdc:	08009570 	.word	0x08009570
 8006ce0:	08009574 	.word	0x08009574
 8006ce4:	0800957c 	.word	0x0800957c
 8006ce8:	08009578 	.word	0x08009578
 8006cec:	08009580 	.word	0x08009580
 8006cf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cf2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	bfa8      	it	ge
 8006cf8:	461a      	movge	r2, r3
 8006cfa:	2a00      	cmp	r2, #0
 8006cfc:	4691      	mov	r9, r2
 8006cfe:	dc37      	bgt.n	8006d70 <_printf_float+0x374>
 8006d00:	f04f 0b00 	mov.w	fp, #0
 8006d04:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d08:	f104 021a 	add.w	r2, r4, #26
 8006d0c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d0e:	9305      	str	r3, [sp, #20]
 8006d10:	eba3 0309 	sub.w	r3, r3, r9
 8006d14:	455b      	cmp	r3, fp
 8006d16:	dc33      	bgt.n	8006d80 <_printf_float+0x384>
 8006d18:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d1c:	429a      	cmp	r2, r3
 8006d1e:	db3b      	blt.n	8006d98 <_printf_float+0x39c>
 8006d20:	6823      	ldr	r3, [r4, #0]
 8006d22:	07da      	lsls	r2, r3, #31
 8006d24:	d438      	bmi.n	8006d98 <_printf_float+0x39c>
 8006d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d28:	9a05      	ldr	r2, [sp, #20]
 8006d2a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d2c:	1a9a      	subs	r2, r3, r2
 8006d2e:	eba3 0901 	sub.w	r9, r3, r1
 8006d32:	4591      	cmp	r9, r2
 8006d34:	bfa8      	it	ge
 8006d36:	4691      	movge	r9, r2
 8006d38:	f1b9 0f00 	cmp.w	r9, #0
 8006d3c:	dc35      	bgt.n	8006daa <_printf_float+0x3ae>
 8006d3e:	f04f 0800 	mov.w	r8, #0
 8006d42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d46:	f104 0a1a 	add.w	sl, r4, #26
 8006d4a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d4e:	1a9b      	subs	r3, r3, r2
 8006d50:	eba3 0309 	sub.w	r3, r3, r9
 8006d54:	4543      	cmp	r3, r8
 8006d56:	f77f af79 	ble.w	8006c4c <_printf_float+0x250>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	4652      	mov	r2, sl
 8006d5e:	4631      	mov	r1, r6
 8006d60:	4628      	mov	r0, r5
 8006d62:	47b8      	blx	r7
 8006d64:	3001      	adds	r0, #1
 8006d66:	f43f aeaa 	beq.w	8006abe <_printf_float+0xc2>
 8006d6a:	f108 0801 	add.w	r8, r8, #1
 8006d6e:	e7ec      	b.n	8006d4a <_printf_float+0x34e>
 8006d70:	4613      	mov	r3, r2
 8006d72:	4631      	mov	r1, r6
 8006d74:	4642      	mov	r2, r8
 8006d76:	4628      	mov	r0, r5
 8006d78:	47b8      	blx	r7
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	d1c0      	bne.n	8006d00 <_printf_float+0x304>
 8006d7e:	e69e      	b.n	8006abe <_printf_float+0xc2>
 8006d80:	2301      	movs	r3, #1
 8006d82:	4631      	mov	r1, r6
 8006d84:	4628      	mov	r0, r5
 8006d86:	9205      	str	r2, [sp, #20]
 8006d88:	47b8      	blx	r7
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	f43f ae97 	beq.w	8006abe <_printf_float+0xc2>
 8006d90:	9a05      	ldr	r2, [sp, #20]
 8006d92:	f10b 0b01 	add.w	fp, fp, #1
 8006d96:	e7b9      	b.n	8006d0c <_printf_float+0x310>
 8006d98:	ee18 3a10 	vmov	r3, s16
 8006d9c:	4652      	mov	r2, sl
 8006d9e:	4631      	mov	r1, r6
 8006da0:	4628      	mov	r0, r5
 8006da2:	47b8      	blx	r7
 8006da4:	3001      	adds	r0, #1
 8006da6:	d1be      	bne.n	8006d26 <_printf_float+0x32a>
 8006da8:	e689      	b.n	8006abe <_printf_float+0xc2>
 8006daa:	9a05      	ldr	r2, [sp, #20]
 8006dac:	464b      	mov	r3, r9
 8006dae:	4442      	add	r2, r8
 8006db0:	4631      	mov	r1, r6
 8006db2:	4628      	mov	r0, r5
 8006db4:	47b8      	blx	r7
 8006db6:	3001      	adds	r0, #1
 8006db8:	d1c1      	bne.n	8006d3e <_printf_float+0x342>
 8006dba:	e680      	b.n	8006abe <_printf_float+0xc2>
 8006dbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dbe:	2a01      	cmp	r2, #1
 8006dc0:	dc01      	bgt.n	8006dc6 <_printf_float+0x3ca>
 8006dc2:	07db      	lsls	r3, r3, #31
 8006dc4:	d538      	bpl.n	8006e38 <_printf_float+0x43c>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	4642      	mov	r2, r8
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f43f ae74 	beq.w	8006abe <_printf_float+0xc2>
 8006dd6:	ee18 3a10 	vmov	r3, s16
 8006dda:	4652      	mov	r2, sl
 8006ddc:	4631      	mov	r1, r6
 8006dde:	4628      	mov	r0, r5
 8006de0:	47b8      	blx	r7
 8006de2:	3001      	adds	r0, #1
 8006de4:	f43f ae6b 	beq.w	8006abe <_printf_float+0xc2>
 8006de8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dec:	2200      	movs	r2, #0
 8006dee:	2300      	movs	r3, #0
 8006df0:	f7f9 fe72 	bl	8000ad8 <__aeabi_dcmpeq>
 8006df4:	b9d8      	cbnz	r0, 8006e2e <_printf_float+0x432>
 8006df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006df8:	f108 0201 	add.w	r2, r8, #1
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	4631      	mov	r1, r6
 8006e00:	4628      	mov	r0, r5
 8006e02:	47b8      	blx	r7
 8006e04:	3001      	adds	r0, #1
 8006e06:	d10e      	bne.n	8006e26 <_printf_float+0x42a>
 8006e08:	e659      	b.n	8006abe <_printf_float+0xc2>
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	4652      	mov	r2, sl
 8006e0e:	4631      	mov	r1, r6
 8006e10:	4628      	mov	r0, r5
 8006e12:	47b8      	blx	r7
 8006e14:	3001      	adds	r0, #1
 8006e16:	f43f ae52 	beq.w	8006abe <_printf_float+0xc2>
 8006e1a:	f108 0801 	add.w	r8, r8, #1
 8006e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e20:	3b01      	subs	r3, #1
 8006e22:	4543      	cmp	r3, r8
 8006e24:	dcf1      	bgt.n	8006e0a <_printf_float+0x40e>
 8006e26:	464b      	mov	r3, r9
 8006e28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e2c:	e6dc      	b.n	8006be8 <_printf_float+0x1ec>
 8006e2e:	f04f 0800 	mov.w	r8, #0
 8006e32:	f104 0a1a 	add.w	sl, r4, #26
 8006e36:	e7f2      	b.n	8006e1e <_printf_float+0x422>
 8006e38:	2301      	movs	r3, #1
 8006e3a:	4642      	mov	r2, r8
 8006e3c:	e7df      	b.n	8006dfe <_printf_float+0x402>
 8006e3e:	2301      	movs	r3, #1
 8006e40:	464a      	mov	r2, r9
 8006e42:	4631      	mov	r1, r6
 8006e44:	4628      	mov	r0, r5
 8006e46:	47b8      	blx	r7
 8006e48:	3001      	adds	r0, #1
 8006e4a:	f43f ae38 	beq.w	8006abe <_printf_float+0xc2>
 8006e4e:	f108 0801 	add.w	r8, r8, #1
 8006e52:	68e3      	ldr	r3, [r4, #12]
 8006e54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e56:	1a5b      	subs	r3, r3, r1
 8006e58:	4543      	cmp	r3, r8
 8006e5a:	dcf0      	bgt.n	8006e3e <_printf_float+0x442>
 8006e5c:	e6fa      	b.n	8006c54 <_printf_float+0x258>
 8006e5e:	f04f 0800 	mov.w	r8, #0
 8006e62:	f104 0919 	add.w	r9, r4, #25
 8006e66:	e7f4      	b.n	8006e52 <_printf_float+0x456>

08006e68 <_printf_common>:
 8006e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e6c:	4616      	mov	r6, r2
 8006e6e:	4699      	mov	r9, r3
 8006e70:	688a      	ldr	r2, [r1, #8]
 8006e72:	690b      	ldr	r3, [r1, #16]
 8006e74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	bfb8      	it	lt
 8006e7c:	4613      	movlt	r3, r2
 8006e7e:	6033      	str	r3, [r6, #0]
 8006e80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e84:	4607      	mov	r7, r0
 8006e86:	460c      	mov	r4, r1
 8006e88:	b10a      	cbz	r2, 8006e8e <_printf_common+0x26>
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	6033      	str	r3, [r6, #0]
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	0699      	lsls	r1, r3, #26
 8006e92:	bf42      	ittt	mi
 8006e94:	6833      	ldrmi	r3, [r6, #0]
 8006e96:	3302      	addmi	r3, #2
 8006e98:	6033      	strmi	r3, [r6, #0]
 8006e9a:	6825      	ldr	r5, [r4, #0]
 8006e9c:	f015 0506 	ands.w	r5, r5, #6
 8006ea0:	d106      	bne.n	8006eb0 <_printf_common+0x48>
 8006ea2:	f104 0a19 	add.w	sl, r4, #25
 8006ea6:	68e3      	ldr	r3, [r4, #12]
 8006ea8:	6832      	ldr	r2, [r6, #0]
 8006eaa:	1a9b      	subs	r3, r3, r2
 8006eac:	42ab      	cmp	r3, r5
 8006eae:	dc26      	bgt.n	8006efe <_printf_common+0x96>
 8006eb0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006eb4:	1e13      	subs	r3, r2, #0
 8006eb6:	6822      	ldr	r2, [r4, #0]
 8006eb8:	bf18      	it	ne
 8006eba:	2301      	movne	r3, #1
 8006ebc:	0692      	lsls	r2, r2, #26
 8006ebe:	d42b      	bmi.n	8006f18 <_printf_common+0xb0>
 8006ec0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ec4:	4649      	mov	r1, r9
 8006ec6:	4638      	mov	r0, r7
 8006ec8:	47c0      	blx	r8
 8006eca:	3001      	adds	r0, #1
 8006ecc:	d01e      	beq.n	8006f0c <_printf_common+0xa4>
 8006ece:	6823      	ldr	r3, [r4, #0]
 8006ed0:	68e5      	ldr	r5, [r4, #12]
 8006ed2:	6832      	ldr	r2, [r6, #0]
 8006ed4:	f003 0306 	and.w	r3, r3, #6
 8006ed8:	2b04      	cmp	r3, #4
 8006eda:	bf08      	it	eq
 8006edc:	1aad      	subeq	r5, r5, r2
 8006ede:	68a3      	ldr	r3, [r4, #8]
 8006ee0:	6922      	ldr	r2, [r4, #16]
 8006ee2:	bf0c      	ite	eq
 8006ee4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ee8:	2500      	movne	r5, #0
 8006eea:	4293      	cmp	r3, r2
 8006eec:	bfc4      	itt	gt
 8006eee:	1a9b      	subgt	r3, r3, r2
 8006ef0:	18ed      	addgt	r5, r5, r3
 8006ef2:	2600      	movs	r6, #0
 8006ef4:	341a      	adds	r4, #26
 8006ef6:	42b5      	cmp	r5, r6
 8006ef8:	d11a      	bne.n	8006f30 <_printf_common+0xc8>
 8006efa:	2000      	movs	r0, #0
 8006efc:	e008      	b.n	8006f10 <_printf_common+0xa8>
 8006efe:	2301      	movs	r3, #1
 8006f00:	4652      	mov	r2, sl
 8006f02:	4649      	mov	r1, r9
 8006f04:	4638      	mov	r0, r7
 8006f06:	47c0      	blx	r8
 8006f08:	3001      	adds	r0, #1
 8006f0a:	d103      	bne.n	8006f14 <_printf_common+0xac>
 8006f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f14:	3501      	adds	r5, #1
 8006f16:	e7c6      	b.n	8006ea6 <_printf_common+0x3e>
 8006f18:	18e1      	adds	r1, r4, r3
 8006f1a:	1c5a      	adds	r2, r3, #1
 8006f1c:	2030      	movs	r0, #48	; 0x30
 8006f1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f22:	4422      	add	r2, r4
 8006f24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f2c:	3302      	adds	r3, #2
 8006f2e:	e7c7      	b.n	8006ec0 <_printf_common+0x58>
 8006f30:	2301      	movs	r3, #1
 8006f32:	4622      	mov	r2, r4
 8006f34:	4649      	mov	r1, r9
 8006f36:	4638      	mov	r0, r7
 8006f38:	47c0      	blx	r8
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	d0e6      	beq.n	8006f0c <_printf_common+0xa4>
 8006f3e:	3601      	adds	r6, #1
 8006f40:	e7d9      	b.n	8006ef6 <_printf_common+0x8e>
	...

08006f44 <_printf_i>:
 8006f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f48:	7e0f      	ldrb	r7, [r1, #24]
 8006f4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f4c:	2f78      	cmp	r7, #120	; 0x78
 8006f4e:	4691      	mov	r9, r2
 8006f50:	4680      	mov	r8, r0
 8006f52:	460c      	mov	r4, r1
 8006f54:	469a      	mov	sl, r3
 8006f56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f5a:	d807      	bhi.n	8006f6c <_printf_i+0x28>
 8006f5c:	2f62      	cmp	r7, #98	; 0x62
 8006f5e:	d80a      	bhi.n	8006f76 <_printf_i+0x32>
 8006f60:	2f00      	cmp	r7, #0
 8006f62:	f000 80d8 	beq.w	8007116 <_printf_i+0x1d2>
 8006f66:	2f58      	cmp	r7, #88	; 0x58
 8006f68:	f000 80a3 	beq.w	80070b2 <_printf_i+0x16e>
 8006f6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f74:	e03a      	b.n	8006fec <_printf_i+0xa8>
 8006f76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f7a:	2b15      	cmp	r3, #21
 8006f7c:	d8f6      	bhi.n	8006f6c <_printf_i+0x28>
 8006f7e:	a101      	add	r1, pc, #4	; (adr r1, 8006f84 <_printf_i+0x40>)
 8006f80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f84:	08006fdd 	.word	0x08006fdd
 8006f88:	08006ff1 	.word	0x08006ff1
 8006f8c:	08006f6d 	.word	0x08006f6d
 8006f90:	08006f6d 	.word	0x08006f6d
 8006f94:	08006f6d 	.word	0x08006f6d
 8006f98:	08006f6d 	.word	0x08006f6d
 8006f9c:	08006ff1 	.word	0x08006ff1
 8006fa0:	08006f6d 	.word	0x08006f6d
 8006fa4:	08006f6d 	.word	0x08006f6d
 8006fa8:	08006f6d 	.word	0x08006f6d
 8006fac:	08006f6d 	.word	0x08006f6d
 8006fb0:	080070fd 	.word	0x080070fd
 8006fb4:	08007021 	.word	0x08007021
 8006fb8:	080070df 	.word	0x080070df
 8006fbc:	08006f6d 	.word	0x08006f6d
 8006fc0:	08006f6d 	.word	0x08006f6d
 8006fc4:	0800711f 	.word	0x0800711f
 8006fc8:	08006f6d 	.word	0x08006f6d
 8006fcc:	08007021 	.word	0x08007021
 8006fd0:	08006f6d 	.word	0x08006f6d
 8006fd4:	08006f6d 	.word	0x08006f6d
 8006fd8:	080070e7 	.word	0x080070e7
 8006fdc:	682b      	ldr	r3, [r5, #0]
 8006fde:	1d1a      	adds	r2, r3, #4
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	602a      	str	r2, [r5, #0]
 8006fe4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fe8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fec:	2301      	movs	r3, #1
 8006fee:	e0a3      	b.n	8007138 <_printf_i+0x1f4>
 8006ff0:	6820      	ldr	r0, [r4, #0]
 8006ff2:	6829      	ldr	r1, [r5, #0]
 8006ff4:	0606      	lsls	r6, r0, #24
 8006ff6:	f101 0304 	add.w	r3, r1, #4
 8006ffa:	d50a      	bpl.n	8007012 <_printf_i+0xce>
 8006ffc:	680e      	ldr	r6, [r1, #0]
 8006ffe:	602b      	str	r3, [r5, #0]
 8007000:	2e00      	cmp	r6, #0
 8007002:	da03      	bge.n	800700c <_printf_i+0xc8>
 8007004:	232d      	movs	r3, #45	; 0x2d
 8007006:	4276      	negs	r6, r6
 8007008:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800700c:	485e      	ldr	r0, [pc, #376]	; (8007188 <_printf_i+0x244>)
 800700e:	230a      	movs	r3, #10
 8007010:	e019      	b.n	8007046 <_printf_i+0x102>
 8007012:	680e      	ldr	r6, [r1, #0]
 8007014:	602b      	str	r3, [r5, #0]
 8007016:	f010 0f40 	tst.w	r0, #64	; 0x40
 800701a:	bf18      	it	ne
 800701c:	b236      	sxthne	r6, r6
 800701e:	e7ef      	b.n	8007000 <_printf_i+0xbc>
 8007020:	682b      	ldr	r3, [r5, #0]
 8007022:	6820      	ldr	r0, [r4, #0]
 8007024:	1d19      	adds	r1, r3, #4
 8007026:	6029      	str	r1, [r5, #0]
 8007028:	0601      	lsls	r1, r0, #24
 800702a:	d501      	bpl.n	8007030 <_printf_i+0xec>
 800702c:	681e      	ldr	r6, [r3, #0]
 800702e:	e002      	b.n	8007036 <_printf_i+0xf2>
 8007030:	0646      	lsls	r6, r0, #25
 8007032:	d5fb      	bpl.n	800702c <_printf_i+0xe8>
 8007034:	881e      	ldrh	r6, [r3, #0]
 8007036:	4854      	ldr	r0, [pc, #336]	; (8007188 <_printf_i+0x244>)
 8007038:	2f6f      	cmp	r7, #111	; 0x6f
 800703a:	bf0c      	ite	eq
 800703c:	2308      	moveq	r3, #8
 800703e:	230a      	movne	r3, #10
 8007040:	2100      	movs	r1, #0
 8007042:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007046:	6865      	ldr	r5, [r4, #4]
 8007048:	60a5      	str	r5, [r4, #8]
 800704a:	2d00      	cmp	r5, #0
 800704c:	bfa2      	ittt	ge
 800704e:	6821      	ldrge	r1, [r4, #0]
 8007050:	f021 0104 	bicge.w	r1, r1, #4
 8007054:	6021      	strge	r1, [r4, #0]
 8007056:	b90e      	cbnz	r6, 800705c <_printf_i+0x118>
 8007058:	2d00      	cmp	r5, #0
 800705a:	d04d      	beq.n	80070f8 <_printf_i+0x1b4>
 800705c:	4615      	mov	r5, r2
 800705e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007062:	fb03 6711 	mls	r7, r3, r1, r6
 8007066:	5dc7      	ldrb	r7, [r0, r7]
 8007068:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800706c:	4637      	mov	r7, r6
 800706e:	42bb      	cmp	r3, r7
 8007070:	460e      	mov	r6, r1
 8007072:	d9f4      	bls.n	800705e <_printf_i+0x11a>
 8007074:	2b08      	cmp	r3, #8
 8007076:	d10b      	bne.n	8007090 <_printf_i+0x14c>
 8007078:	6823      	ldr	r3, [r4, #0]
 800707a:	07de      	lsls	r6, r3, #31
 800707c:	d508      	bpl.n	8007090 <_printf_i+0x14c>
 800707e:	6923      	ldr	r3, [r4, #16]
 8007080:	6861      	ldr	r1, [r4, #4]
 8007082:	4299      	cmp	r1, r3
 8007084:	bfde      	ittt	le
 8007086:	2330      	movle	r3, #48	; 0x30
 8007088:	f805 3c01 	strble.w	r3, [r5, #-1]
 800708c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007090:	1b52      	subs	r2, r2, r5
 8007092:	6122      	str	r2, [r4, #16]
 8007094:	f8cd a000 	str.w	sl, [sp]
 8007098:	464b      	mov	r3, r9
 800709a:	aa03      	add	r2, sp, #12
 800709c:	4621      	mov	r1, r4
 800709e:	4640      	mov	r0, r8
 80070a0:	f7ff fee2 	bl	8006e68 <_printf_common>
 80070a4:	3001      	adds	r0, #1
 80070a6:	d14c      	bne.n	8007142 <_printf_i+0x1fe>
 80070a8:	f04f 30ff 	mov.w	r0, #4294967295
 80070ac:	b004      	add	sp, #16
 80070ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070b2:	4835      	ldr	r0, [pc, #212]	; (8007188 <_printf_i+0x244>)
 80070b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80070b8:	6829      	ldr	r1, [r5, #0]
 80070ba:	6823      	ldr	r3, [r4, #0]
 80070bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80070c0:	6029      	str	r1, [r5, #0]
 80070c2:	061d      	lsls	r5, r3, #24
 80070c4:	d514      	bpl.n	80070f0 <_printf_i+0x1ac>
 80070c6:	07df      	lsls	r7, r3, #31
 80070c8:	bf44      	itt	mi
 80070ca:	f043 0320 	orrmi.w	r3, r3, #32
 80070ce:	6023      	strmi	r3, [r4, #0]
 80070d0:	b91e      	cbnz	r6, 80070da <_printf_i+0x196>
 80070d2:	6823      	ldr	r3, [r4, #0]
 80070d4:	f023 0320 	bic.w	r3, r3, #32
 80070d8:	6023      	str	r3, [r4, #0]
 80070da:	2310      	movs	r3, #16
 80070dc:	e7b0      	b.n	8007040 <_printf_i+0xfc>
 80070de:	6823      	ldr	r3, [r4, #0]
 80070e0:	f043 0320 	orr.w	r3, r3, #32
 80070e4:	6023      	str	r3, [r4, #0]
 80070e6:	2378      	movs	r3, #120	; 0x78
 80070e8:	4828      	ldr	r0, [pc, #160]	; (800718c <_printf_i+0x248>)
 80070ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070ee:	e7e3      	b.n	80070b8 <_printf_i+0x174>
 80070f0:	0659      	lsls	r1, r3, #25
 80070f2:	bf48      	it	mi
 80070f4:	b2b6      	uxthmi	r6, r6
 80070f6:	e7e6      	b.n	80070c6 <_printf_i+0x182>
 80070f8:	4615      	mov	r5, r2
 80070fa:	e7bb      	b.n	8007074 <_printf_i+0x130>
 80070fc:	682b      	ldr	r3, [r5, #0]
 80070fe:	6826      	ldr	r6, [r4, #0]
 8007100:	6961      	ldr	r1, [r4, #20]
 8007102:	1d18      	adds	r0, r3, #4
 8007104:	6028      	str	r0, [r5, #0]
 8007106:	0635      	lsls	r5, r6, #24
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	d501      	bpl.n	8007110 <_printf_i+0x1cc>
 800710c:	6019      	str	r1, [r3, #0]
 800710e:	e002      	b.n	8007116 <_printf_i+0x1d2>
 8007110:	0670      	lsls	r0, r6, #25
 8007112:	d5fb      	bpl.n	800710c <_printf_i+0x1c8>
 8007114:	8019      	strh	r1, [r3, #0]
 8007116:	2300      	movs	r3, #0
 8007118:	6123      	str	r3, [r4, #16]
 800711a:	4615      	mov	r5, r2
 800711c:	e7ba      	b.n	8007094 <_printf_i+0x150>
 800711e:	682b      	ldr	r3, [r5, #0]
 8007120:	1d1a      	adds	r2, r3, #4
 8007122:	602a      	str	r2, [r5, #0]
 8007124:	681d      	ldr	r5, [r3, #0]
 8007126:	6862      	ldr	r2, [r4, #4]
 8007128:	2100      	movs	r1, #0
 800712a:	4628      	mov	r0, r5
 800712c:	f7f9 f860 	bl	80001f0 <memchr>
 8007130:	b108      	cbz	r0, 8007136 <_printf_i+0x1f2>
 8007132:	1b40      	subs	r0, r0, r5
 8007134:	6060      	str	r0, [r4, #4]
 8007136:	6863      	ldr	r3, [r4, #4]
 8007138:	6123      	str	r3, [r4, #16]
 800713a:	2300      	movs	r3, #0
 800713c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007140:	e7a8      	b.n	8007094 <_printf_i+0x150>
 8007142:	6923      	ldr	r3, [r4, #16]
 8007144:	462a      	mov	r2, r5
 8007146:	4649      	mov	r1, r9
 8007148:	4640      	mov	r0, r8
 800714a:	47d0      	blx	sl
 800714c:	3001      	adds	r0, #1
 800714e:	d0ab      	beq.n	80070a8 <_printf_i+0x164>
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	079b      	lsls	r3, r3, #30
 8007154:	d413      	bmi.n	800717e <_printf_i+0x23a>
 8007156:	68e0      	ldr	r0, [r4, #12]
 8007158:	9b03      	ldr	r3, [sp, #12]
 800715a:	4298      	cmp	r0, r3
 800715c:	bfb8      	it	lt
 800715e:	4618      	movlt	r0, r3
 8007160:	e7a4      	b.n	80070ac <_printf_i+0x168>
 8007162:	2301      	movs	r3, #1
 8007164:	4632      	mov	r2, r6
 8007166:	4649      	mov	r1, r9
 8007168:	4640      	mov	r0, r8
 800716a:	47d0      	blx	sl
 800716c:	3001      	adds	r0, #1
 800716e:	d09b      	beq.n	80070a8 <_printf_i+0x164>
 8007170:	3501      	adds	r5, #1
 8007172:	68e3      	ldr	r3, [r4, #12]
 8007174:	9903      	ldr	r1, [sp, #12]
 8007176:	1a5b      	subs	r3, r3, r1
 8007178:	42ab      	cmp	r3, r5
 800717a:	dcf2      	bgt.n	8007162 <_printf_i+0x21e>
 800717c:	e7eb      	b.n	8007156 <_printf_i+0x212>
 800717e:	2500      	movs	r5, #0
 8007180:	f104 0619 	add.w	r6, r4, #25
 8007184:	e7f5      	b.n	8007172 <_printf_i+0x22e>
 8007186:	bf00      	nop
 8007188:	08009582 	.word	0x08009582
 800718c:	08009593 	.word	0x08009593

08007190 <iprintf>:
 8007190:	b40f      	push	{r0, r1, r2, r3}
 8007192:	4b0a      	ldr	r3, [pc, #40]	; (80071bc <iprintf+0x2c>)
 8007194:	b513      	push	{r0, r1, r4, lr}
 8007196:	681c      	ldr	r4, [r3, #0]
 8007198:	b124      	cbz	r4, 80071a4 <iprintf+0x14>
 800719a:	69a3      	ldr	r3, [r4, #24]
 800719c:	b913      	cbnz	r3, 80071a4 <iprintf+0x14>
 800719e:	4620      	mov	r0, r4
 80071a0:	f001 f8da 	bl	8008358 <__sinit>
 80071a4:	ab05      	add	r3, sp, #20
 80071a6:	9a04      	ldr	r2, [sp, #16]
 80071a8:	68a1      	ldr	r1, [r4, #8]
 80071aa:	9301      	str	r3, [sp, #4]
 80071ac:	4620      	mov	r0, r4
 80071ae:	f001 fe89 	bl	8008ec4 <_vfiprintf_r>
 80071b2:	b002      	add	sp, #8
 80071b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071b8:	b004      	add	sp, #16
 80071ba:	4770      	bx	lr
 80071bc:	20000010 	.word	0x20000010

080071c0 <_puts_r>:
 80071c0:	b570      	push	{r4, r5, r6, lr}
 80071c2:	460e      	mov	r6, r1
 80071c4:	4605      	mov	r5, r0
 80071c6:	b118      	cbz	r0, 80071d0 <_puts_r+0x10>
 80071c8:	6983      	ldr	r3, [r0, #24]
 80071ca:	b90b      	cbnz	r3, 80071d0 <_puts_r+0x10>
 80071cc:	f001 f8c4 	bl	8008358 <__sinit>
 80071d0:	69ab      	ldr	r3, [r5, #24]
 80071d2:	68ac      	ldr	r4, [r5, #8]
 80071d4:	b913      	cbnz	r3, 80071dc <_puts_r+0x1c>
 80071d6:	4628      	mov	r0, r5
 80071d8:	f001 f8be 	bl	8008358 <__sinit>
 80071dc:	4b2c      	ldr	r3, [pc, #176]	; (8007290 <_puts_r+0xd0>)
 80071de:	429c      	cmp	r4, r3
 80071e0:	d120      	bne.n	8007224 <_puts_r+0x64>
 80071e2:	686c      	ldr	r4, [r5, #4]
 80071e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80071e6:	07db      	lsls	r3, r3, #31
 80071e8:	d405      	bmi.n	80071f6 <_puts_r+0x36>
 80071ea:	89a3      	ldrh	r3, [r4, #12]
 80071ec:	0598      	lsls	r0, r3, #22
 80071ee:	d402      	bmi.n	80071f6 <_puts_r+0x36>
 80071f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80071f2:	f001 f954 	bl	800849e <__retarget_lock_acquire_recursive>
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	0719      	lsls	r1, r3, #28
 80071fa:	d51d      	bpl.n	8007238 <_puts_r+0x78>
 80071fc:	6923      	ldr	r3, [r4, #16]
 80071fe:	b1db      	cbz	r3, 8007238 <_puts_r+0x78>
 8007200:	3e01      	subs	r6, #1
 8007202:	68a3      	ldr	r3, [r4, #8]
 8007204:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007208:	3b01      	subs	r3, #1
 800720a:	60a3      	str	r3, [r4, #8]
 800720c:	bb39      	cbnz	r1, 800725e <_puts_r+0x9e>
 800720e:	2b00      	cmp	r3, #0
 8007210:	da38      	bge.n	8007284 <_puts_r+0xc4>
 8007212:	4622      	mov	r2, r4
 8007214:	210a      	movs	r1, #10
 8007216:	4628      	mov	r0, r5
 8007218:	f000 f848 	bl	80072ac <__swbuf_r>
 800721c:	3001      	adds	r0, #1
 800721e:	d011      	beq.n	8007244 <_puts_r+0x84>
 8007220:	250a      	movs	r5, #10
 8007222:	e011      	b.n	8007248 <_puts_r+0x88>
 8007224:	4b1b      	ldr	r3, [pc, #108]	; (8007294 <_puts_r+0xd4>)
 8007226:	429c      	cmp	r4, r3
 8007228:	d101      	bne.n	800722e <_puts_r+0x6e>
 800722a:	68ac      	ldr	r4, [r5, #8]
 800722c:	e7da      	b.n	80071e4 <_puts_r+0x24>
 800722e:	4b1a      	ldr	r3, [pc, #104]	; (8007298 <_puts_r+0xd8>)
 8007230:	429c      	cmp	r4, r3
 8007232:	bf08      	it	eq
 8007234:	68ec      	ldreq	r4, [r5, #12]
 8007236:	e7d5      	b.n	80071e4 <_puts_r+0x24>
 8007238:	4621      	mov	r1, r4
 800723a:	4628      	mov	r0, r5
 800723c:	f000 f888 	bl	8007350 <__swsetup_r>
 8007240:	2800      	cmp	r0, #0
 8007242:	d0dd      	beq.n	8007200 <_puts_r+0x40>
 8007244:	f04f 35ff 	mov.w	r5, #4294967295
 8007248:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800724a:	07da      	lsls	r2, r3, #31
 800724c:	d405      	bmi.n	800725a <_puts_r+0x9a>
 800724e:	89a3      	ldrh	r3, [r4, #12]
 8007250:	059b      	lsls	r3, r3, #22
 8007252:	d402      	bmi.n	800725a <_puts_r+0x9a>
 8007254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007256:	f001 f923 	bl	80084a0 <__retarget_lock_release_recursive>
 800725a:	4628      	mov	r0, r5
 800725c:	bd70      	pop	{r4, r5, r6, pc}
 800725e:	2b00      	cmp	r3, #0
 8007260:	da04      	bge.n	800726c <_puts_r+0xac>
 8007262:	69a2      	ldr	r2, [r4, #24]
 8007264:	429a      	cmp	r2, r3
 8007266:	dc06      	bgt.n	8007276 <_puts_r+0xb6>
 8007268:	290a      	cmp	r1, #10
 800726a:	d004      	beq.n	8007276 <_puts_r+0xb6>
 800726c:	6823      	ldr	r3, [r4, #0]
 800726e:	1c5a      	adds	r2, r3, #1
 8007270:	6022      	str	r2, [r4, #0]
 8007272:	7019      	strb	r1, [r3, #0]
 8007274:	e7c5      	b.n	8007202 <_puts_r+0x42>
 8007276:	4622      	mov	r2, r4
 8007278:	4628      	mov	r0, r5
 800727a:	f000 f817 	bl	80072ac <__swbuf_r>
 800727e:	3001      	adds	r0, #1
 8007280:	d1bf      	bne.n	8007202 <_puts_r+0x42>
 8007282:	e7df      	b.n	8007244 <_puts_r+0x84>
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	250a      	movs	r5, #10
 8007288:	1c5a      	adds	r2, r3, #1
 800728a:	6022      	str	r2, [r4, #0]
 800728c:	701d      	strb	r5, [r3, #0]
 800728e:	e7db      	b.n	8007248 <_puts_r+0x88>
 8007290:	08009654 	.word	0x08009654
 8007294:	08009674 	.word	0x08009674
 8007298:	08009634 	.word	0x08009634

0800729c <puts>:
 800729c:	4b02      	ldr	r3, [pc, #8]	; (80072a8 <puts+0xc>)
 800729e:	4601      	mov	r1, r0
 80072a0:	6818      	ldr	r0, [r3, #0]
 80072a2:	f7ff bf8d 	b.w	80071c0 <_puts_r>
 80072a6:	bf00      	nop
 80072a8:	20000010 	.word	0x20000010

080072ac <__swbuf_r>:
 80072ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ae:	460e      	mov	r6, r1
 80072b0:	4614      	mov	r4, r2
 80072b2:	4605      	mov	r5, r0
 80072b4:	b118      	cbz	r0, 80072be <__swbuf_r+0x12>
 80072b6:	6983      	ldr	r3, [r0, #24]
 80072b8:	b90b      	cbnz	r3, 80072be <__swbuf_r+0x12>
 80072ba:	f001 f84d 	bl	8008358 <__sinit>
 80072be:	4b21      	ldr	r3, [pc, #132]	; (8007344 <__swbuf_r+0x98>)
 80072c0:	429c      	cmp	r4, r3
 80072c2:	d12b      	bne.n	800731c <__swbuf_r+0x70>
 80072c4:	686c      	ldr	r4, [r5, #4]
 80072c6:	69a3      	ldr	r3, [r4, #24]
 80072c8:	60a3      	str	r3, [r4, #8]
 80072ca:	89a3      	ldrh	r3, [r4, #12]
 80072cc:	071a      	lsls	r2, r3, #28
 80072ce:	d52f      	bpl.n	8007330 <__swbuf_r+0x84>
 80072d0:	6923      	ldr	r3, [r4, #16]
 80072d2:	b36b      	cbz	r3, 8007330 <__swbuf_r+0x84>
 80072d4:	6923      	ldr	r3, [r4, #16]
 80072d6:	6820      	ldr	r0, [r4, #0]
 80072d8:	1ac0      	subs	r0, r0, r3
 80072da:	6963      	ldr	r3, [r4, #20]
 80072dc:	b2f6      	uxtb	r6, r6
 80072de:	4283      	cmp	r3, r0
 80072e0:	4637      	mov	r7, r6
 80072e2:	dc04      	bgt.n	80072ee <__swbuf_r+0x42>
 80072e4:	4621      	mov	r1, r4
 80072e6:	4628      	mov	r0, r5
 80072e8:	f000 ffa2 	bl	8008230 <_fflush_r>
 80072ec:	bb30      	cbnz	r0, 800733c <__swbuf_r+0x90>
 80072ee:	68a3      	ldr	r3, [r4, #8]
 80072f0:	3b01      	subs	r3, #1
 80072f2:	60a3      	str	r3, [r4, #8]
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	1c5a      	adds	r2, r3, #1
 80072f8:	6022      	str	r2, [r4, #0]
 80072fa:	701e      	strb	r6, [r3, #0]
 80072fc:	6963      	ldr	r3, [r4, #20]
 80072fe:	3001      	adds	r0, #1
 8007300:	4283      	cmp	r3, r0
 8007302:	d004      	beq.n	800730e <__swbuf_r+0x62>
 8007304:	89a3      	ldrh	r3, [r4, #12]
 8007306:	07db      	lsls	r3, r3, #31
 8007308:	d506      	bpl.n	8007318 <__swbuf_r+0x6c>
 800730a:	2e0a      	cmp	r6, #10
 800730c:	d104      	bne.n	8007318 <__swbuf_r+0x6c>
 800730e:	4621      	mov	r1, r4
 8007310:	4628      	mov	r0, r5
 8007312:	f000 ff8d 	bl	8008230 <_fflush_r>
 8007316:	b988      	cbnz	r0, 800733c <__swbuf_r+0x90>
 8007318:	4638      	mov	r0, r7
 800731a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800731c:	4b0a      	ldr	r3, [pc, #40]	; (8007348 <__swbuf_r+0x9c>)
 800731e:	429c      	cmp	r4, r3
 8007320:	d101      	bne.n	8007326 <__swbuf_r+0x7a>
 8007322:	68ac      	ldr	r4, [r5, #8]
 8007324:	e7cf      	b.n	80072c6 <__swbuf_r+0x1a>
 8007326:	4b09      	ldr	r3, [pc, #36]	; (800734c <__swbuf_r+0xa0>)
 8007328:	429c      	cmp	r4, r3
 800732a:	bf08      	it	eq
 800732c:	68ec      	ldreq	r4, [r5, #12]
 800732e:	e7ca      	b.n	80072c6 <__swbuf_r+0x1a>
 8007330:	4621      	mov	r1, r4
 8007332:	4628      	mov	r0, r5
 8007334:	f000 f80c 	bl	8007350 <__swsetup_r>
 8007338:	2800      	cmp	r0, #0
 800733a:	d0cb      	beq.n	80072d4 <__swbuf_r+0x28>
 800733c:	f04f 37ff 	mov.w	r7, #4294967295
 8007340:	e7ea      	b.n	8007318 <__swbuf_r+0x6c>
 8007342:	bf00      	nop
 8007344:	08009654 	.word	0x08009654
 8007348:	08009674 	.word	0x08009674
 800734c:	08009634 	.word	0x08009634

08007350 <__swsetup_r>:
 8007350:	4b32      	ldr	r3, [pc, #200]	; (800741c <__swsetup_r+0xcc>)
 8007352:	b570      	push	{r4, r5, r6, lr}
 8007354:	681d      	ldr	r5, [r3, #0]
 8007356:	4606      	mov	r6, r0
 8007358:	460c      	mov	r4, r1
 800735a:	b125      	cbz	r5, 8007366 <__swsetup_r+0x16>
 800735c:	69ab      	ldr	r3, [r5, #24]
 800735e:	b913      	cbnz	r3, 8007366 <__swsetup_r+0x16>
 8007360:	4628      	mov	r0, r5
 8007362:	f000 fff9 	bl	8008358 <__sinit>
 8007366:	4b2e      	ldr	r3, [pc, #184]	; (8007420 <__swsetup_r+0xd0>)
 8007368:	429c      	cmp	r4, r3
 800736a:	d10f      	bne.n	800738c <__swsetup_r+0x3c>
 800736c:	686c      	ldr	r4, [r5, #4]
 800736e:	89a3      	ldrh	r3, [r4, #12]
 8007370:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007374:	0719      	lsls	r1, r3, #28
 8007376:	d42c      	bmi.n	80073d2 <__swsetup_r+0x82>
 8007378:	06dd      	lsls	r5, r3, #27
 800737a:	d411      	bmi.n	80073a0 <__swsetup_r+0x50>
 800737c:	2309      	movs	r3, #9
 800737e:	6033      	str	r3, [r6, #0]
 8007380:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007384:	81a3      	strh	r3, [r4, #12]
 8007386:	f04f 30ff 	mov.w	r0, #4294967295
 800738a:	e03e      	b.n	800740a <__swsetup_r+0xba>
 800738c:	4b25      	ldr	r3, [pc, #148]	; (8007424 <__swsetup_r+0xd4>)
 800738e:	429c      	cmp	r4, r3
 8007390:	d101      	bne.n	8007396 <__swsetup_r+0x46>
 8007392:	68ac      	ldr	r4, [r5, #8]
 8007394:	e7eb      	b.n	800736e <__swsetup_r+0x1e>
 8007396:	4b24      	ldr	r3, [pc, #144]	; (8007428 <__swsetup_r+0xd8>)
 8007398:	429c      	cmp	r4, r3
 800739a:	bf08      	it	eq
 800739c:	68ec      	ldreq	r4, [r5, #12]
 800739e:	e7e6      	b.n	800736e <__swsetup_r+0x1e>
 80073a0:	0758      	lsls	r0, r3, #29
 80073a2:	d512      	bpl.n	80073ca <__swsetup_r+0x7a>
 80073a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073a6:	b141      	cbz	r1, 80073ba <__swsetup_r+0x6a>
 80073a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80073ac:	4299      	cmp	r1, r3
 80073ae:	d002      	beq.n	80073b6 <__swsetup_r+0x66>
 80073b0:	4630      	mov	r0, r6
 80073b2:	f001 fc7d 	bl	8008cb0 <_free_r>
 80073b6:	2300      	movs	r3, #0
 80073b8:	6363      	str	r3, [r4, #52]	; 0x34
 80073ba:	89a3      	ldrh	r3, [r4, #12]
 80073bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80073c0:	81a3      	strh	r3, [r4, #12]
 80073c2:	2300      	movs	r3, #0
 80073c4:	6063      	str	r3, [r4, #4]
 80073c6:	6923      	ldr	r3, [r4, #16]
 80073c8:	6023      	str	r3, [r4, #0]
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	f043 0308 	orr.w	r3, r3, #8
 80073d0:	81a3      	strh	r3, [r4, #12]
 80073d2:	6923      	ldr	r3, [r4, #16]
 80073d4:	b94b      	cbnz	r3, 80073ea <__swsetup_r+0x9a>
 80073d6:	89a3      	ldrh	r3, [r4, #12]
 80073d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80073dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073e0:	d003      	beq.n	80073ea <__swsetup_r+0x9a>
 80073e2:	4621      	mov	r1, r4
 80073e4:	4630      	mov	r0, r6
 80073e6:	f001 f881 	bl	80084ec <__smakebuf_r>
 80073ea:	89a0      	ldrh	r0, [r4, #12]
 80073ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80073f0:	f010 0301 	ands.w	r3, r0, #1
 80073f4:	d00a      	beq.n	800740c <__swsetup_r+0xbc>
 80073f6:	2300      	movs	r3, #0
 80073f8:	60a3      	str	r3, [r4, #8]
 80073fa:	6963      	ldr	r3, [r4, #20]
 80073fc:	425b      	negs	r3, r3
 80073fe:	61a3      	str	r3, [r4, #24]
 8007400:	6923      	ldr	r3, [r4, #16]
 8007402:	b943      	cbnz	r3, 8007416 <__swsetup_r+0xc6>
 8007404:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007408:	d1ba      	bne.n	8007380 <__swsetup_r+0x30>
 800740a:	bd70      	pop	{r4, r5, r6, pc}
 800740c:	0781      	lsls	r1, r0, #30
 800740e:	bf58      	it	pl
 8007410:	6963      	ldrpl	r3, [r4, #20]
 8007412:	60a3      	str	r3, [r4, #8]
 8007414:	e7f4      	b.n	8007400 <__swsetup_r+0xb0>
 8007416:	2000      	movs	r0, #0
 8007418:	e7f7      	b.n	800740a <__swsetup_r+0xba>
 800741a:	bf00      	nop
 800741c:	20000010 	.word	0x20000010
 8007420:	08009654 	.word	0x08009654
 8007424:	08009674 	.word	0x08009674
 8007428:	08009634 	.word	0x08009634

0800742c <quorem>:
 800742c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007430:	6903      	ldr	r3, [r0, #16]
 8007432:	690c      	ldr	r4, [r1, #16]
 8007434:	42a3      	cmp	r3, r4
 8007436:	4607      	mov	r7, r0
 8007438:	f2c0 8081 	blt.w	800753e <quorem+0x112>
 800743c:	3c01      	subs	r4, #1
 800743e:	f101 0814 	add.w	r8, r1, #20
 8007442:	f100 0514 	add.w	r5, r0, #20
 8007446:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800744a:	9301      	str	r3, [sp, #4]
 800744c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007450:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007454:	3301      	adds	r3, #1
 8007456:	429a      	cmp	r2, r3
 8007458:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800745c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007460:	fbb2 f6f3 	udiv	r6, r2, r3
 8007464:	d331      	bcc.n	80074ca <quorem+0x9e>
 8007466:	f04f 0e00 	mov.w	lr, #0
 800746a:	4640      	mov	r0, r8
 800746c:	46ac      	mov	ip, r5
 800746e:	46f2      	mov	sl, lr
 8007470:	f850 2b04 	ldr.w	r2, [r0], #4
 8007474:	b293      	uxth	r3, r2
 8007476:	fb06 e303 	mla	r3, r6, r3, lr
 800747a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800747e:	b29b      	uxth	r3, r3
 8007480:	ebaa 0303 	sub.w	r3, sl, r3
 8007484:	f8dc a000 	ldr.w	sl, [ip]
 8007488:	0c12      	lsrs	r2, r2, #16
 800748a:	fa13 f38a 	uxtah	r3, r3, sl
 800748e:	fb06 e202 	mla	r2, r6, r2, lr
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	9b00      	ldr	r3, [sp, #0]
 8007496:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800749a:	b292      	uxth	r2, r2
 800749c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80074a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074a4:	f8bd 3000 	ldrh.w	r3, [sp]
 80074a8:	4581      	cmp	r9, r0
 80074aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074ae:	f84c 3b04 	str.w	r3, [ip], #4
 80074b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80074b6:	d2db      	bcs.n	8007470 <quorem+0x44>
 80074b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80074bc:	b92b      	cbnz	r3, 80074ca <quorem+0x9e>
 80074be:	9b01      	ldr	r3, [sp, #4]
 80074c0:	3b04      	subs	r3, #4
 80074c2:	429d      	cmp	r5, r3
 80074c4:	461a      	mov	r2, r3
 80074c6:	d32e      	bcc.n	8007526 <quorem+0xfa>
 80074c8:	613c      	str	r4, [r7, #16]
 80074ca:	4638      	mov	r0, r7
 80074cc:	f001 fad8 	bl	8008a80 <__mcmp>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	db24      	blt.n	800751e <quorem+0xf2>
 80074d4:	3601      	adds	r6, #1
 80074d6:	4628      	mov	r0, r5
 80074d8:	f04f 0c00 	mov.w	ip, #0
 80074dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80074e0:	f8d0 e000 	ldr.w	lr, [r0]
 80074e4:	b293      	uxth	r3, r2
 80074e6:	ebac 0303 	sub.w	r3, ip, r3
 80074ea:	0c12      	lsrs	r2, r2, #16
 80074ec:	fa13 f38e 	uxtah	r3, r3, lr
 80074f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80074f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074fe:	45c1      	cmp	r9, r8
 8007500:	f840 3b04 	str.w	r3, [r0], #4
 8007504:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007508:	d2e8      	bcs.n	80074dc <quorem+0xb0>
 800750a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800750e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007512:	b922      	cbnz	r2, 800751e <quorem+0xf2>
 8007514:	3b04      	subs	r3, #4
 8007516:	429d      	cmp	r5, r3
 8007518:	461a      	mov	r2, r3
 800751a:	d30a      	bcc.n	8007532 <quorem+0x106>
 800751c:	613c      	str	r4, [r7, #16]
 800751e:	4630      	mov	r0, r6
 8007520:	b003      	add	sp, #12
 8007522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007526:	6812      	ldr	r2, [r2, #0]
 8007528:	3b04      	subs	r3, #4
 800752a:	2a00      	cmp	r2, #0
 800752c:	d1cc      	bne.n	80074c8 <quorem+0x9c>
 800752e:	3c01      	subs	r4, #1
 8007530:	e7c7      	b.n	80074c2 <quorem+0x96>
 8007532:	6812      	ldr	r2, [r2, #0]
 8007534:	3b04      	subs	r3, #4
 8007536:	2a00      	cmp	r2, #0
 8007538:	d1f0      	bne.n	800751c <quorem+0xf0>
 800753a:	3c01      	subs	r4, #1
 800753c:	e7eb      	b.n	8007516 <quorem+0xea>
 800753e:	2000      	movs	r0, #0
 8007540:	e7ee      	b.n	8007520 <quorem+0xf4>
 8007542:	0000      	movs	r0, r0
 8007544:	0000      	movs	r0, r0
	...

08007548 <_dtoa_r>:
 8007548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800754c:	ed2d 8b04 	vpush	{d8-d9}
 8007550:	ec57 6b10 	vmov	r6, r7, d0
 8007554:	b093      	sub	sp, #76	; 0x4c
 8007556:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007558:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800755c:	9106      	str	r1, [sp, #24]
 800755e:	ee10 aa10 	vmov	sl, s0
 8007562:	4604      	mov	r4, r0
 8007564:	9209      	str	r2, [sp, #36]	; 0x24
 8007566:	930c      	str	r3, [sp, #48]	; 0x30
 8007568:	46bb      	mov	fp, r7
 800756a:	b975      	cbnz	r5, 800758a <_dtoa_r+0x42>
 800756c:	2010      	movs	r0, #16
 800756e:	f000 fffd 	bl	800856c <malloc>
 8007572:	4602      	mov	r2, r0
 8007574:	6260      	str	r0, [r4, #36]	; 0x24
 8007576:	b920      	cbnz	r0, 8007582 <_dtoa_r+0x3a>
 8007578:	4ba7      	ldr	r3, [pc, #668]	; (8007818 <_dtoa_r+0x2d0>)
 800757a:	21ea      	movs	r1, #234	; 0xea
 800757c:	48a7      	ldr	r0, [pc, #668]	; (800781c <_dtoa_r+0x2d4>)
 800757e:	f001 fe37 	bl	80091f0 <__assert_func>
 8007582:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007586:	6005      	str	r5, [r0, #0]
 8007588:	60c5      	str	r5, [r0, #12]
 800758a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800758c:	6819      	ldr	r1, [r3, #0]
 800758e:	b151      	cbz	r1, 80075a6 <_dtoa_r+0x5e>
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	604a      	str	r2, [r1, #4]
 8007594:	2301      	movs	r3, #1
 8007596:	4093      	lsls	r3, r2
 8007598:	608b      	str	r3, [r1, #8]
 800759a:	4620      	mov	r0, r4
 800759c:	f001 f82e 	bl	80085fc <_Bfree>
 80075a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075a2:	2200      	movs	r2, #0
 80075a4:	601a      	str	r2, [r3, #0]
 80075a6:	1e3b      	subs	r3, r7, #0
 80075a8:	bfaa      	itet	ge
 80075aa:	2300      	movge	r3, #0
 80075ac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80075b0:	f8c8 3000 	strge.w	r3, [r8]
 80075b4:	4b9a      	ldr	r3, [pc, #616]	; (8007820 <_dtoa_r+0x2d8>)
 80075b6:	bfbc      	itt	lt
 80075b8:	2201      	movlt	r2, #1
 80075ba:	f8c8 2000 	strlt.w	r2, [r8]
 80075be:	ea33 030b 	bics.w	r3, r3, fp
 80075c2:	d11b      	bne.n	80075fc <_dtoa_r+0xb4>
 80075c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075c6:	f242 730f 	movw	r3, #9999	; 0x270f
 80075ca:	6013      	str	r3, [r2, #0]
 80075cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80075d0:	4333      	orrs	r3, r6
 80075d2:	f000 8592 	beq.w	80080fa <_dtoa_r+0xbb2>
 80075d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075d8:	b963      	cbnz	r3, 80075f4 <_dtoa_r+0xac>
 80075da:	4b92      	ldr	r3, [pc, #584]	; (8007824 <_dtoa_r+0x2dc>)
 80075dc:	e022      	b.n	8007624 <_dtoa_r+0xdc>
 80075de:	4b92      	ldr	r3, [pc, #584]	; (8007828 <_dtoa_r+0x2e0>)
 80075e0:	9301      	str	r3, [sp, #4]
 80075e2:	3308      	adds	r3, #8
 80075e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80075e6:	6013      	str	r3, [r2, #0]
 80075e8:	9801      	ldr	r0, [sp, #4]
 80075ea:	b013      	add	sp, #76	; 0x4c
 80075ec:	ecbd 8b04 	vpop	{d8-d9}
 80075f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f4:	4b8b      	ldr	r3, [pc, #556]	; (8007824 <_dtoa_r+0x2dc>)
 80075f6:	9301      	str	r3, [sp, #4]
 80075f8:	3303      	adds	r3, #3
 80075fa:	e7f3      	b.n	80075e4 <_dtoa_r+0x9c>
 80075fc:	2200      	movs	r2, #0
 80075fe:	2300      	movs	r3, #0
 8007600:	4650      	mov	r0, sl
 8007602:	4659      	mov	r1, fp
 8007604:	f7f9 fa68 	bl	8000ad8 <__aeabi_dcmpeq>
 8007608:	ec4b ab19 	vmov	d9, sl, fp
 800760c:	4680      	mov	r8, r0
 800760e:	b158      	cbz	r0, 8007628 <_dtoa_r+0xe0>
 8007610:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007612:	2301      	movs	r3, #1
 8007614:	6013      	str	r3, [r2, #0]
 8007616:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007618:	2b00      	cmp	r3, #0
 800761a:	f000 856b 	beq.w	80080f4 <_dtoa_r+0xbac>
 800761e:	4883      	ldr	r0, [pc, #524]	; (800782c <_dtoa_r+0x2e4>)
 8007620:	6018      	str	r0, [r3, #0]
 8007622:	1e43      	subs	r3, r0, #1
 8007624:	9301      	str	r3, [sp, #4]
 8007626:	e7df      	b.n	80075e8 <_dtoa_r+0xa0>
 8007628:	ec4b ab10 	vmov	d0, sl, fp
 800762c:	aa10      	add	r2, sp, #64	; 0x40
 800762e:	a911      	add	r1, sp, #68	; 0x44
 8007630:	4620      	mov	r0, r4
 8007632:	f001 facb 	bl	8008bcc <__d2b>
 8007636:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800763a:	ee08 0a10 	vmov	s16, r0
 800763e:	2d00      	cmp	r5, #0
 8007640:	f000 8084 	beq.w	800774c <_dtoa_r+0x204>
 8007644:	ee19 3a90 	vmov	r3, s19
 8007648:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800764c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007650:	4656      	mov	r6, sl
 8007652:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007656:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800765a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800765e:	4b74      	ldr	r3, [pc, #464]	; (8007830 <_dtoa_r+0x2e8>)
 8007660:	2200      	movs	r2, #0
 8007662:	4630      	mov	r0, r6
 8007664:	4639      	mov	r1, r7
 8007666:	f7f8 fe17 	bl	8000298 <__aeabi_dsub>
 800766a:	a365      	add	r3, pc, #404	; (adr r3, 8007800 <_dtoa_r+0x2b8>)
 800766c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007670:	f7f8 ffca 	bl	8000608 <__aeabi_dmul>
 8007674:	a364      	add	r3, pc, #400	; (adr r3, 8007808 <_dtoa_r+0x2c0>)
 8007676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767a:	f7f8 fe0f 	bl	800029c <__adddf3>
 800767e:	4606      	mov	r6, r0
 8007680:	4628      	mov	r0, r5
 8007682:	460f      	mov	r7, r1
 8007684:	f7f8 ff56 	bl	8000534 <__aeabi_i2d>
 8007688:	a361      	add	r3, pc, #388	; (adr r3, 8007810 <_dtoa_r+0x2c8>)
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	f7f8 ffbb 	bl	8000608 <__aeabi_dmul>
 8007692:	4602      	mov	r2, r0
 8007694:	460b      	mov	r3, r1
 8007696:	4630      	mov	r0, r6
 8007698:	4639      	mov	r1, r7
 800769a:	f7f8 fdff 	bl	800029c <__adddf3>
 800769e:	4606      	mov	r6, r0
 80076a0:	460f      	mov	r7, r1
 80076a2:	f7f9 fa61 	bl	8000b68 <__aeabi_d2iz>
 80076a6:	2200      	movs	r2, #0
 80076a8:	9000      	str	r0, [sp, #0]
 80076aa:	2300      	movs	r3, #0
 80076ac:	4630      	mov	r0, r6
 80076ae:	4639      	mov	r1, r7
 80076b0:	f7f9 fa1c 	bl	8000aec <__aeabi_dcmplt>
 80076b4:	b150      	cbz	r0, 80076cc <_dtoa_r+0x184>
 80076b6:	9800      	ldr	r0, [sp, #0]
 80076b8:	f7f8 ff3c 	bl	8000534 <__aeabi_i2d>
 80076bc:	4632      	mov	r2, r6
 80076be:	463b      	mov	r3, r7
 80076c0:	f7f9 fa0a 	bl	8000ad8 <__aeabi_dcmpeq>
 80076c4:	b910      	cbnz	r0, 80076cc <_dtoa_r+0x184>
 80076c6:	9b00      	ldr	r3, [sp, #0]
 80076c8:	3b01      	subs	r3, #1
 80076ca:	9300      	str	r3, [sp, #0]
 80076cc:	9b00      	ldr	r3, [sp, #0]
 80076ce:	2b16      	cmp	r3, #22
 80076d0:	d85a      	bhi.n	8007788 <_dtoa_r+0x240>
 80076d2:	9a00      	ldr	r2, [sp, #0]
 80076d4:	4b57      	ldr	r3, [pc, #348]	; (8007834 <_dtoa_r+0x2ec>)
 80076d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076de:	ec51 0b19 	vmov	r0, r1, d9
 80076e2:	f7f9 fa03 	bl	8000aec <__aeabi_dcmplt>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	d050      	beq.n	800778c <_dtoa_r+0x244>
 80076ea:	9b00      	ldr	r3, [sp, #0]
 80076ec:	3b01      	subs	r3, #1
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	2300      	movs	r3, #0
 80076f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80076f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076f6:	1b5d      	subs	r5, r3, r5
 80076f8:	1e6b      	subs	r3, r5, #1
 80076fa:	9305      	str	r3, [sp, #20]
 80076fc:	bf45      	ittet	mi
 80076fe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007702:	9304      	strmi	r3, [sp, #16]
 8007704:	2300      	movpl	r3, #0
 8007706:	2300      	movmi	r3, #0
 8007708:	bf4c      	ite	mi
 800770a:	9305      	strmi	r3, [sp, #20]
 800770c:	9304      	strpl	r3, [sp, #16]
 800770e:	9b00      	ldr	r3, [sp, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	db3d      	blt.n	8007790 <_dtoa_r+0x248>
 8007714:	9b05      	ldr	r3, [sp, #20]
 8007716:	9a00      	ldr	r2, [sp, #0]
 8007718:	920a      	str	r2, [sp, #40]	; 0x28
 800771a:	4413      	add	r3, r2
 800771c:	9305      	str	r3, [sp, #20]
 800771e:	2300      	movs	r3, #0
 8007720:	9307      	str	r3, [sp, #28]
 8007722:	9b06      	ldr	r3, [sp, #24]
 8007724:	2b09      	cmp	r3, #9
 8007726:	f200 8089 	bhi.w	800783c <_dtoa_r+0x2f4>
 800772a:	2b05      	cmp	r3, #5
 800772c:	bfc4      	itt	gt
 800772e:	3b04      	subgt	r3, #4
 8007730:	9306      	strgt	r3, [sp, #24]
 8007732:	9b06      	ldr	r3, [sp, #24]
 8007734:	f1a3 0302 	sub.w	r3, r3, #2
 8007738:	bfcc      	ite	gt
 800773a:	2500      	movgt	r5, #0
 800773c:	2501      	movle	r5, #1
 800773e:	2b03      	cmp	r3, #3
 8007740:	f200 8087 	bhi.w	8007852 <_dtoa_r+0x30a>
 8007744:	e8df f003 	tbb	[pc, r3]
 8007748:	59383a2d 	.word	0x59383a2d
 800774c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007750:	441d      	add	r5, r3
 8007752:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007756:	2b20      	cmp	r3, #32
 8007758:	bfc1      	itttt	gt
 800775a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800775e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007762:	fa0b f303 	lslgt.w	r3, fp, r3
 8007766:	fa26 f000 	lsrgt.w	r0, r6, r0
 800776a:	bfda      	itte	le
 800776c:	f1c3 0320 	rsble	r3, r3, #32
 8007770:	fa06 f003 	lslle.w	r0, r6, r3
 8007774:	4318      	orrgt	r0, r3
 8007776:	f7f8 fecd 	bl	8000514 <__aeabi_ui2d>
 800777a:	2301      	movs	r3, #1
 800777c:	4606      	mov	r6, r0
 800777e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007782:	3d01      	subs	r5, #1
 8007784:	930e      	str	r3, [sp, #56]	; 0x38
 8007786:	e76a      	b.n	800765e <_dtoa_r+0x116>
 8007788:	2301      	movs	r3, #1
 800778a:	e7b2      	b.n	80076f2 <_dtoa_r+0x1aa>
 800778c:	900b      	str	r0, [sp, #44]	; 0x2c
 800778e:	e7b1      	b.n	80076f4 <_dtoa_r+0x1ac>
 8007790:	9b04      	ldr	r3, [sp, #16]
 8007792:	9a00      	ldr	r2, [sp, #0]
 8007794:	1a9b      	subs	r3, r3, r2
 8007796:	9304      	str	r3, [sp, #16]
 8007798:	4253      	negs	r3, r2
 800779a:	9307      	str	r3, [sp, #28]
 800779c:	2300      	movs	r3, #0
 800779e:	930a      	str	r3, [sp, #40]	; 0x28
 80077a0:	e7bf      	b.n	8007722 <_dtoa_r+0x1da>
 80077a2:	2300      	movs	r3, #0
 80077a4:	9308      	str	r3, [sp, #32]
 80077a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	dc55      	bgt.n	8007858 <_dtoa_r+0x310>
 80077ac:	2301      	movs	r3, #1
 80077ae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80077b2:	461a      	mov	r2, r3
 80077b4:	9209      	str	r2, [sp, #36]	; 0x24
 80077b6:	e00c      	b.n	80077d2 <_dtoa_r+0x28a>
 80077b8:	2301      	movs	r3, #1
 80077ba:	e7f3      	b.n	80077a4 <_dtoa_r+0x25c>
 80077bc:	2300      	movs	r3, #0
 80077be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077c0:	9308      	str	r3, [sp, #32]
 80077c2:	9b00      	ldr	r3, [sp, #0]
 80077c4:	4413      	add	r3, r2
 80077c6:	9302      	str	r3, [sp, #8]
 80077c8:	3301      	adds	r3, #1
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	9303      	str	r3, [sp, #12]
 80077ce:	bfb8      	it	lt
 80077d0:	2301      	movlt	r3, #1
 80077d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80077d4:	2200      	movs	r2, #0
 80077d6:	6042      	str	r2, [r0, #4]
 80077d8:	2204      	movs	r2, #4
 80077da:	f102 0614 	add.w	r6, r2, #20
 80077de:	429e      	cmp	r6, r3
 80077e0:	6841      	ldr	r1, [r0, #4]
 80077e2:	d93d      	bls.n	8007860 <_dtoa_r+0x318>
 80077e4:	4620      	mov	r0, r4
 80077e6:	f000 fec9 	bl	800857c <_Balloc>
 80077ea:	9001      	str	r0, [sp, #4]
 80077ec:	2800      	cmp	r0, #0
 80077ee:	d13b      	bne.n	8007868 <_dtoa_r+0x320>
 80077f0:	4b11      	ldr	r3, [pc, #68]	; (8007838 <_dtoa_r+0x2f0>)
 80077f2:	4602      	mov	r2, r0
 80077f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80077f8:	e6c0      	b.n	800757c <_dtoa_r+0x34>
 80077fa:	2301      	movs	r3, #1
 80077fc:	e7df      	b.n	80077be <_dtoa_r+0x276>
 80077fe:	bf00      	nop
 8007800:	636f4361 	.word	0x636f4361
 8007804:	3fd287a7 	.word	0x3fd287a7
 8007808:	8b60c8b3 	.word	0x8b60c8b3
 800780c:	3fc68a28 	.word	0x3fc68a28
 8007810:	509f79fb 	.word	0x509f79fb
 8007814:	3fd34413 	.word	0x3fd34413
 8007818:	080095b1 	.word	0x080095b1
 800781c:	080095c8 	.word	0x080095c8
 8007820:	7ff00000 	.word	0x7ff00000
 8007824:	080095ad 	.word	0x080095ad
 8007828:	080095a4 	.word	0x080095a4
 800782c:	08009581 	.word	0x08009581
 8007830:	3ff80000 	.word	0x3ff80000
 8007834:	08009718 	.word	0x08009718
 8007838:	08009623 	.word	0x08009623
 800783c:	2501      	movs	r5, #1
 800783e:	2300      	movs	r3, #0
 8007840:	9306      	str	r3, [sp, #24]
 8007842:	9508      	str	r5, [sp, #32]
 8007844:	f04f 33ff 	mov.w	r3, #4294967295
 8007848:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800784c:	2200      	movs	r2, #0
 800784e:	2312      	movs	r3, #18
 8007850:	e7b0      	b.n	80077b4 <_dtoa_r+0x26c>
 8007852:	2301      	movs	r3, #1
 8007854:	9308      	str	r3, [sp, #32]
 8007856:	e7f5      	b.n	8007844 <_dtoa_r+0x2fc>
 8007858:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800785a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800785e:	e7b8      	b.n	80077d2 <_dtoa_r+0x28a>
 8007860:	3101      	adds	r1, #1
 8007862:	6041      	str	r1, [r0, #4]
 8007864:	0052      	lsls	r2, r2, #1
 8007866:	e7b8      	b.n	80077da <_dtoa_r+0x292>
 8007868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800786a:	9a01      	ldr	r2, [sp, #4]
 800786c:	601a      	str	r2, [r3, #0]
 800786e:	9b03      	ldr	r3, [sp, #12]
 8007870:	2b0e      	cmp	r3, #14
 8007872:	f200 809d 	bhi.w	80079b0 <_dtoa_r+0x468>
 8007876:	2d00      	cmp	r5, #0
 8007878:	f000 809a 	beq.w	80079b0 <_dtoa_r+0x468>
 800787c:	9b00      	ldr	r3, [sp, #0]
 800787e:	2b00      	cmp	r3, #0
 8007880:	dd32      	ble.n	80078e8 <_dtoa_r+0x3a0>
 8007882:	4ab7      	ldr	r2, [pc, #732]	; (8007b60 <_dtoa_r+0x618>)
 8007884:	f003 030f 	and.w	r3, r3, #15
 8007888:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800788c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007890:	9b00      	ldr	r3, [sp, #0]
 8007892:	05d8      	lsls	r0, r3, #23
 8007894:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007898:	d516      	bpl.n	80078c8 <_dtoa_r+0x380>
 800789a:	4bb2      	ldr	r3, [pc, #712]	; (8007b64 <_dtoa_r+0x61c>)
 800789c:	ec51 0b19 	vmov	r0, r1, d9
 80078a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078a4:	f7f8 ffda 	bl	800085c <__aeabi_ddiv>
 80078a8:	f007 070f 	and.w	r7, r7, #15
 80078ac:	4682      	mov	sl, r0
 80078ae:	468b      	mov	fp, r1
 80078b0:	2503      	movs	r5, #3
 80078b2:	4eac      	ldr	r6, [pc, #688]	; (8007b64 <_dtoa_r+0x61c>)
 80078b4:	b957      	cbnz	r7, 80078cc <_dtoa_r+0x384>
 80078b6:	4642      	mov	r2, r8
 80078b8:	464b      	mov	r3, r9
 80078ba:	4650      	mov	r0, sl
 80078bc:	4659      	mov	r1, fp
 80078be:	f7f8 ffcd 	bl	800085c <__aeabi_ddiv>
 80078c2:	4682      	mov	sl, r0
 80078c4:	468b      	mov	fp, r1
 80078c6:	e028      	b.n	800791a <_dtoa_r+0x3d2>
 80078c8:	2502      	movs	r5, #2
 80078ca:	e7f2      	b.n	80078b2 <_dtoa_r+0x36a>
 80078cc:	07f9      	lsls	r1, r7, #31
 80078ce:	d508      	bpl.n	80078e2 <_dtoa_r+0x39a>
 80078d0:	4640      	mov	r0, r8
 80078d2:	4649      	mov	r1, r9
 80078d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80078d8:	f7f8 fe96 	bl	8000608 <__aeabi_dmul>
 80078dc:	3501      	adds	r5, #1
 80078de:	4680      	mov	r8, r0
 80078e0:	4689      	mov	r9, r1
 80078e2:	107f      	asrs	r7, r7, #1
 80078e4:	3608      	adds	r6, #8
 80078e6:	e7e5      	b.n	80078b4 <_dtoa_r+0x36c>
 80078e8:	f000 809b 	beq.w	8007a22 <_dtoa_r+0x4da>
 80078ec:	9b00      	ldr	r3, [sp, #0]
 80078ee:	4f9d      	ldr	r7, [pc, #628]	; (8007b64 <_dtoa_r+0x61c>)
 80078f0:	425e      	negs	r6, r3
 80078f2:	4b9b      	ldr	r3, [pc, #620]	; (8007b60 <_dtoa_r+0x618>)
 80078f4:	f006 020f 	and.w	r2, r6, #15
 80078f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	ec51 0b19 	vmov	r0, r1, d9
 8007904:	f7f8 fe80 	bl	8000608 <__aeabi_dmul>
 8007908:	1136      	asrs	r6, r6, #4
 800790a:	4682      	mov	sl, r0
 800790c:	468b      	mov	fp, r1
 800790e:	2300      	movs	r3, #0
 8007910:	2502      	movs	r5, #2
 8007912:	2e00      	cmp	r6, #0
 8007914:	d17a      	bne.n	8007a0c <_dtoa_r+0x4c4>
 8007916:	2b00      	cmp	r3, #0
 8007918:	d1d3      	bne.n	80078c2 <_dtoa_r+0x37a>
 800791a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 8082 	beq.w	8007a26 <_dtoa_r+0x4de>
 8007922:	4b91      	ldr	r3, [pc, #580]	; (8007b68 <_dtoa_r+0x620>)
 8007924:	2200      	movs	r2, #0
 8007926:	4650      	mov	r0, sl
 8007928:	4659      	mov	r1, fp
 800792a:	f7f9 f8df 	bl	8000aec <__aeabi_dcmplt>
 800792e:	2800      	cmp	r0, #0
 8007930:	d079      	beq.n	8007a26 <_dtoa_r+0x4de>
 8007932:	9b03      	ldr	r3, [sp, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d076      	beq.n	8007a26 <_dtoa_r+0x4de>
 8007938:	9b02      	ldr	r3, [sp, #8]
 800793a:	2b00      	cmp	r3, #0
 800793c:	dd36      	ble.n	80079ac <_dtoa_r+0x464>
 800793e:	9b00      	ldr	r3, [sp, #0]
 8007940:	4650      	mov	r0, sl
 8007942:	4659      	mov	r1, fp
 8007944:	1e5f      	subs	r7, r3, #1
 8007946:	2200      	movs	r2, #0
 8007948:	4b88      	ldr	r3, [pc, #544]	; (8007b6c <_dtoa_r+0x624>)
 800794a:	f7f8 fe5d 	bl	8000608 <__aeabi_dmul>
 800794e:	9e02      	ldr	r6, [sp, #8]
 8007950:	4682      	mov	sl, r0
 8007952:	468b      	mov	fp, r1
 8007954:	3501      	adds	r5, #1
 8007956:	4628      	mov	r0, r5
 8007958:	f7f8 fdec 	bl	8000534 <__aeabi_i2d>
 800795c:	4652      	mov	r2, sl
 800795e:	465b      	mov	r3, fp
 8007960:	f7f8 fe52 	bl	8000608 <__aeabi_dmul>
 8007964:	4b82      	ldr	r3, [pc, #520]	; (8007b70 <_dtoa_r+0x628>)
 8007966:	2200      	movs	r2, #0
 8007968:	f7f8 fc98 	bl	800029c <__adddf3>
 800796c:	46d0      	mov	r8, sl
 800796e:	46d9      	mov	r9, fp
 8007970:	4682      	mov	sl, r0
 8007972:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007976:	2e00      	cmp	r6, #0
 8007978:	d158      	bne.n	8007a2c <_dtoa_r+0x4e4>
 800797a:	4b7e      	ldr	r3, [pc, #504]	; (8007b74 <_dtoa_r+0x62c>)
 800797c:	2200      	movs	r2, #0
 800797e:	4640      	mov	r0, r8
 8007980:	4649      	mov	r1, r9
 8007982:	f7f8 fc89 	bl	8000298 <__aeabi_dsub>
 8007986:	4652      	mov	r2, sl
 8007988:	465b      	mov	r3, fp
 800798a:	4680      	mov	r8, r0
 800798c:	4689      	mov	r9, r1
 800798e:	f7f9 f8cb 	bl	8000b28 <__aeabi_dcmpgt>
 8007992:	2800      	cmp	r0, #0
 8007994:	f040 8295 	bne.w	8007ec2 <_dtoa_r+0x97a>
 8007998:	4652      	mov	r2, sl
 800799a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800799e:	4640      	mov	r0, r8
 80079a0:	4649      	mov	r1, r9
 80079a2:	f7f9 f8a3 	bl	8000aec <__aeabi_dcmplt>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	f040 8289 	bne.w	8007ebe <_dtoa_r+0x976>
 80079ac:	ec5b ab19 	vmov	sl, fp, d9
 80079b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	f2c0 8148 	blt.w	8007c48 <_dtoa_r+0x700>
 80079b8:	9a00      	ldr	r2, [sp, #0]
 80079ba:	2a0e      	cmp	r2, #14
 80079bc:	f300 8144 	bgt.w	8007c48 <_dtoa_r+0x700>
 80079c0:	4b67      	ldr	r3, [pc, #412]	; (8007b60 <_dtoa_r+0x618>)
 80079c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f280 80d5 	bge.w	8007b7c <_dtoa_r+0x634>
 80079d2:	9b03      	ldr	r3, [sp, #12]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	f300 80d1 	bgt.w	8007b7c <_dtoa_r+0x634>
 80079da:	f040 826f 	bne.w	8007ebc <_dtoa_r+0x974>
 80079de:	4b65      	ldr	r3, [pc, #404]	; (8007b74 <_dtoa_r+0x62c>)
 80079e0:	2200      	movs	r2, #0
 80079e2:	4640      	mov	r0, r8
 80079e4:	4649      	mov	r1, r9
 80079e6:	f7f8 fe0f 	bl	8000608 <__aeabi_dmul>
 80079ea:	4652      	mov	r2, sl
 80079ec:	465b      	mov	r3, fp
 80079ee:	f7f9 f891 	bl	8000b14 <__aeabi_dcmpge>
 80079f2:	9e03      	ldr	r6, [sp, #12]
 80079f4:	4637      	mov	r7, r6
 80079f6:	2800      	cmp	r0, #0
 80079f8:	f040 8245 	bne.w	8007e86 <_dtoa_r+0x93e>
 80079fc:	9d01      	ldr	r5, [sp, #4]
 80079fe:	2331      	movs	r3, #49	; 0x31
 8007a00:	f805 3b01 	strb.w	r3, [r5], #1
 8007a04:	9b00      	ldr	r3, [sp, #0]
 8007a06:	3301      	adds	r3, #1
 8007a08:	9300      	str	r3, [sp, #0]
 8007a0a:	e240      	b.n	8007e8e <_dtoa_r+0x946>
 8007a0c:	07f2      	lsls	r2, r6, #31
 8007a0e:	d505      	bpl.n	8007a1c <_dtoa_r+0x4d4>
 8007a10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a14:	f7f8 fdf8 	bl	8000608 <__aeabi_dmul>
 8007a18:	3501      	adds	r5, #1
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	1076      	asrs	r6, r6, #1
 8007a1e:	3708      	adds	r7, #8
 8007a20:	e777      	b.n	8007912 <_dtoa_r+0x3ca>
 8007a22:	2502      	movs	r5, #2
 8007a24:	e779      	b.n	800791a <_dtoa_r+0x3d2>
 8007a26:	9f00      	ldr	r7, [sp, #0]
 8007a28:	9e03      	ldr	r6, [sp, #12]
 8007a2a:	e794      	b.n	8007956 <_dtoa_r+0x40e>
 8007a2c:	9901      	ldr	r1, [sp, #4]
 8007a2e:	4b4c      	ldr	r3, [pc, #304]	; (8007b60 <_dtoa_r+0x618>)
 8007a30:	4431      	add	r1, r6
 8007a32:	910d      	str	r1, [sp, #52]	; 0x34
 8007a34:	9908      	ldr	r1, [sp, #32]
 8007a36:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007a3a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a3e:	2900      	cmp	r1, #0
 8007a40:	d043      	beq.n	8007aca <_dtoa_r+0x582>
 8007a42:	494d      	ldr	r1, [pc, #308]	; (8007b78 <_dtoa_r+0x630>)
 8007a44:	2000      	movs	r0, #0
 8007a46:	f7f8 ff09 	bl	800085c <__aeabi_ddiv>
 8007a4a:	4652      	mov	r2, sl
 8007a4c:	465b      	mov	r3, fp
 8007a4e:	f7f8 fc23 	bl	8000298 <__aeabi_dsub>
 8007a52:	9d01      	ldr	r5, [sp, #4]
 8007a54:	4682      	mov	sl, r0
 8007a56:	468b      	mov	fp, r1
 8007a58:	4649      	mov	r1, r9
 8007a5a:	4640      	mov	r0, r8
 8007a5c:	f7f9 f884 	bl	8000b68 <__aeabi_d2iz>
 8007a60:	4606      	mov	r6, r0
 8007a62:	f7f8 fd67 	bl	8000534 <__aeabi_i2d>
 8007a66:	4602      	mov	r2, r0
 8007a68:	460b      	mov	r3, r1
 8007a6a:	4640      	mov	r0, r8
 8007a6c:	4649      	mov	r1, r9
 8007a6e:	f7f8 fc13 	bl	8000298 <__aeabi_dsub>
 8007a72:	3630      	adds	r6, #48	; 0x30
 8007a74:	f805 6b01 	strb.w	r6, [r5], #1
 8007a78:	4652      	mov	r2, sl
 8007a7a:	465b      	mov	r3, fp
 8007a7c:	4680      	mov	r8, r0
 8007a7e:	4689      	mov	r9, r1
 8007a80:	f7f9 f834 	bl	8000aec <__aeabi_dcmplt>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d163      	bne.n	8007b50 <_dtoa_r+0x608>
 8007a88:	4642      	mov	r2, r8
 8007a8a:	464b      	mov	r3, r9
 8007a8c:	4936      	ldr	r1, [pc, #216]	; (8007b68 <_dtoa_r+0x620>)
 8007a8e:	2000      	movs	r0, #0
 8007a90:	f7f8 fc02 	bl	8000298 <__aeabi_dsub>
 8007a94:	4652      	mov	r2, sl
 8007a96:	465b      	mov	r3, fp
 8007a98:	f7f9 f828 	bl	8000aec <__aeabi_dcmplt>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	f040 80b5 	bne.w	8007c0c <_dtoa_r+0x6c4>
 8007aa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007aa4:	429d      	cmp	r5, r3
 8007aa6:	d081      	beq.n	80079ac <_dtoa_r+0x464>
 8007aa8:	4b30      	ldr	r3, [pc, #192]	; (8007b6c <_dtoa_r+0x624>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	4650      	mov	r0, sl
 8007aae:	4659      	mov	r1, fp
 8007ab0:	f7f8 fdaa 	bl	8000608 <__aeabi_dmul>
 8007ab4:	4b2d      	ldr	r3, [pc, #180]	; (8007b6c <_dtoa_r+0x624>)
 8007ab6:	4682      	mov	sl, r0
 8007ab8:	468b      	mov	fp, r1
 8007aba:	4640      	mov	r0, r8
 8007abc:	4649      	mov	r1, r9
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f7f8 fda2 	bl	8000608 <__aeabi_dmul>
 8007ac4:	4680      	mov	r8, r0
 8007ac6:	4689      	mov	r9, r1
 8007ac8:	e7c6      	b.n	8007a58 <_dtoa_r+0x510>
 8007aca:	4650      	mov	r0, sl
 8007acc:	4659      	mov	r1, fp
 8007ace:	f7f8 fd9b 	bl	8000608 <__aeabi_dmul>
 8007ad2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ad4:	9d01      	ldr	r5, [sp, #4]
 8007ad6:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ad8:	4682      	mov	sl, r0
 8007ada:	468b      	mov	fp, r1
 8007adc:	4649      	mov	r1, r9
 8007ade:	4640      	mov	r0, r8
 8007ae0:	f7f9 f842 	bl	8000b68 <__aeabi_d2iz>
 8007ae4:	4606      	mov	r6, r0
 8007ae6:	f7f8 fd25 	bl	8000534 <__aeabi_i2d>
 8007aea:	3630      	adds	r6, #48	; 0x30
 8007aec:	4602      	mov	r2, r0
 8007aee:	460b      	mov	r3, r1
 8007af0:	4640      	mov	r0, r8
 8007af2:	4649      	mov	r1, r9
 8007af4:	f7f8 fbd0 	bl	8000298 <__aeabi_dsub>
 8007af8:	f805 6b01 	strb.w	r6, [r5], #1
 8007afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007afe:	429d      	cmp	r5, r3
 8007b00:	4680      	mov	r8, r0
 8007b02:	4689      	mov	r9, r1
 8007b04:	f04f 0200 	mov.w	r2, #0
 8007b08:	d124      	bne.n	8007b54 <_dtoa_r+0x60c>
 8007b0a:	4b1b      	ldr	r3, [pc, #108]	; (8007b78 <_dtoa_r+0x630>)
 8007b0c:	4650      	mov	r0, sl
 8007b0e:	4659      	mov	r1, fp
 8007b10:	f7f8 fbc4 	bl	800029c <__adddf3>
 8007b14:	4602      	mov	r2, r0
 8007b16:	460b      	mov	r3, r1
 8007b18:	4640      	mov	r0, r8
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	f7f9 f804 	bl	8000b28 <__aeabi_dcmpgt>
 8007b20:	2800      	cmp	r0, #0
 8007b22:	d173      	bne.n	8007c0c <_dtoa_r+0x6c4>
 8007b24:	4652      	mov	r2, sl
 8007b26:	465b      	mov	r3, fp
 8007b28:	4913      	ldr	r1, [pc, #76]	; (8007b78 <_dtoa_r+0x630>)
 8007b2a:	2000      	movs	r0, #0
 8007b2c:	f7f8 fbb4 	bl	8000298 <__aeabi_dsub>
 8007b30:	4602      	mov	r2, r0
 8007b32:	460b      	mov	r3, r1
 8007b34:	4640      	mov	r0, r8
 8007b36:	4649      	mov	r1, r9
 8007b38:	f7f8 ffd8 	bl	8000aec <__aeabi_dcmplt>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	f43f af35 	beq.w	80079ac <_dtoa_r+0x464>
 8007b42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007b44:	1e6b      	subs	r3, r5, #1
 8007b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b48:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007b4c:	2b30      	cmp	r3, #48	; 0x30
 8007b4e:	d0f8      	beq.n	8007b42 <_dtoa_r+0x5fa>
 8007b50:	9700      	str	r7, [sp, #0]
 8007b52:	e049      	b.n	8007be8 <_dtoa_r+0x6a0>
 8007b54:	4b05      	ldr	r3, [pc, #20]	; (8007b6c <_dtoa_r+0x624>)
 8007b56:	f7f8 fd57 	bl	8000608 <__aeabi_dmul>
 8007b5a:	4680      	mov	r8, r0
 8007b5c:	4689      	mov	r9, r1
 8007b5e:	e7bd      	b.n	8007adc <_dtoa_r+0x594>
 8007b60:	08009718 	.word	0x08009718
 8007b64:	080096f0 	.word	0x080096f0
 8007b68:	3ff00000 	.word	0x3ff00000
 8007b6c:	40240000 	.word	0x40240000
 8007b70:	401c0000 	.word	0x401c0000
 8007b74:	40140000 	.word	0x40140000
 8007b78:	3fe00000 	.word	0x3fe00000
 8007b7c:	9d01      	ldr	r5, [sp, #4]
 8007b7e:	4656      	mov	r6, sl
 8007b80:	465f      	mov	r7, fp
 8007b82:	4642      	mov	r2, r8
 8007b84:	464b      	mov	r3, r9
 8007b86:	4630      	mov	r0, r6
 8007b88:	4639      	mov	r1, r7
 8007b8a:	f7f8 fe67 	bl	800085c <__aeabi_ddiv>
 8007b8e:	f7f8 ffeb 	bl	8000b68 <__aeabi_d2iz>
 8007b92:	4682      	mov	sl, r0
 8007b94:	f7f8 fcce 	bl	8000534 <__aeabi_i2d>
 8007b98:	4642      	mov	r2, r8
 8007b9a:	464b      	mov	r3, r9
 8007b9c:	f7f8 fd34 	bl	8000608 <__aeabi_dmul>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	4639      	mov	r1, r7
 8007ba8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007bac:	f7f8 fb74 	bl	8000298 <__aeabi_dsub>
 8007bb0:	f805 6b01 	strb.w	r6, [r5], #1
 8007bb4:	9e01      	ldr	r6, [sp, #4]
 8007bb6:	9f03      	ldr	r7, [sp, #12]
 8007bb8:	1bae      	subs	r6, r5, r6
 8007bba:	42b7      	cmp	r7, r6
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	d135      	bne.n	8007c2e <_dtoa_r+0x6e6>
 8007bc2:	f7f8 fb6b 	bl	800029c <__adddf3>
 8007bc6:	4642      	mov	r2, r8
 8007bc8:	464b      	mov	r3, r9
 8007bca:	4606      	mov	r6, r0
 8007bcc:	460f      	mov	r7, r1
 8007bce:	f7f8 ffab 	bl	8000b28 <__aeabi_dcmpgt>
 8007bd2:	b9d0      	cbnz	r0, 8007c0a <_dtoa_r+0x6c2>
 8007bd4:	4642      	mov	r2, r8
 8007bd6:	464b      	mov	r3, r9
 8007bd8:	4630      	mov	r0, r6
 8007bda:	4639      	mov	r1, r7
 8007bdc:	f7f8 ff7c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007be0:	b110      	cbz	r0, 8007be8 <_dtoa_r+0x6a0>
 8007be2:	f01a 0f01 	tst.w	sl, #1
 8007be6:	d110      	bne.n	8007c0a <_dtoa_r+0x6c2>
 8007be8:	4620      	mov	r0, r4
 8007bea:	ee18 1a10 	vmov	r1, s16
 8007bee:	f000 fd05 	bl	80085fc <_Bfree>
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	9800      	ldr	r0, [sp, #0]
 8007bf6:	702b      	strb	r3, [r5, #0]
 8007bf8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bfa:	3001      	adds	r0, #1
 8007bfc:	6018      	str	r0, [r3, #0]
 8007bfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f43f acf1 	beq.w	80075e8 <_dtoa_r+0xa0>
 8007c06:	601d      	str	r5, [r3, #0]
 8007c08:	e4ee      	b.n	80075e8 <_dtoa_r+0xa0>
 8007c0a:	9f00      	ldr	r7, [sp, #0]
 8007c0c:	462b      	mov	r3, r5
 8007c0e:	461d      	mov	r5, r3
 8007c10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007c14:	2a39      	cmp	r2, #57	; 0x39
 8007c16:	d106      	bne.n	8007c26 <_dtoa_r+0x6de>
 8007c18:	9a01      	ldr	r2, [sp, #4]
 8007c1a:	429a      	cmp	r2, r3
 8007c1c:	d1f7      	bne.n	8007c0e <_dtoa_r+0x6c6>
 8007c1e:	9901      	ldr	r1, [sp, #4]
 8007c20:	2230      	movs	r2, #48	; 0x30
 8007c22:	3701      	adds	r7, #1
 8007c24:	700a      	strb	r2, [r1, #0]
 8007c26:	781a      	ldrb	r2, [r3, #0]
 8007c28:	3201      	adds	r2, #1
 8007c2a:	701a      	strb	r2, [r3, #0]
 8007c2c:	e790      	b.n	8007b50 <_dtoa_r+0x608>
 8007c2e:	4ba6      	ldr	r3, [pc, #664]	; (8007ec8 <_dtoa_r+0x980>)
 8007c30:	2200      	movs	r2, #0
 8007c32:	f7f8 fce9 	bl	8000608 <__aeabi_dmul>
 8007c36:	2200      	movs	r2, #0
 8007c38:	2300      	movs	r3, #0
 8007c3a:	4606      	mov	r6, r0
 8007c3c:	460f      	mov	r7, r1
 8007c3e:	f7f8 ff4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8007c42:	2800      	cmp	r0, #0
 8007c44:	d09d      	beq.n	8007b82 <_dtoa_r+0x63a>
 8007c46:	e7cf      	b.n	8007be8 <_dtoa_r+0x6a0>
 8007c48:	9a08      	ldr	r2, [sp, #32]
 8007c4a:	2a00      	cmp	r2, #0
 8007c4c:	f000 80d7 	beq.w	8007dfe <_dtoa_r+0x8b6>
 8007c50:	9a06      	ldr	r2, [sp, #24]
 8007c52:	2a01      	cmp	r2, #1
 8007c54:	f300 80ba 	bgt.w	8007dcc <_dtoa_r+0x884>
 8007c58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c5a:	2a00      	cmp	r2, #0
 8007c5c:	f000 80b2 	beq.w	8007dc4 <_dtoa_r+0x87c>
 8007c60:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007c64:	9e07      	ldr	r6, [sp, #28]
 8007c66:	9d04      	ldr	r5, [sp, #16]
 8007c68:	9a04      	ldr	r2, [sp, #16]
 8007c6a:	441a      	add	r2, r3
 8007c6c:	9204      	str	r2, [sp, #16]
 8007c6e:	9a05      	ldr	r2, [sp, #20]
 8007c70:	2101      	movs	r1, #1
 8007c72:	441a      	add	r2, r3
 8007c74:	4620      	mov	r0, r4
 8007c76:	9205      	str	r2, [sp, #20]
 8007c78:	f000 fd78 	bl	800876c <__i2b>
 8007c7c:	4607      	mov	r7, r0
 8007c7e:	2d00      	cmp	r5, #0
 8007c80:	dd0c      	ble.n	8007c9c <_dtoa_r+0x754>
 8007c82:	9b05      	ldr	r3, [sp, #20]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	dd09      	ble.n	8007c9c <_dtoa_r+0x754>
 8007c88:	42ab      	cmp	r3, r5
 8007c8a:	9a04      	ldr	r2, [sp, #16]
 8007c8c:	bfa8      	it	ge
 8007c8e:	462b      	movge	r3, r5
 8007c90:	1ad2      	subs	r2, r2, r3
 8007c92:	9204      	str	r2, [sp, #16]
 8007c94:	9a05      	ldr	r2, [sp, #20]
 8007c96:	1aed      	subs	r5, r5, r3
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	9305      	str	r3, [sp, #20]
 8007c9c:	9b07      	ldr	r3, [sp, #28]
 8007c9e:	b31b      	cbz	r3, 8007ce8 <_dtoa_r+0x7a0>
 8007ca0:	9b08      	ldr	r3, [sp, #32]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f000 80af 	beq.w	8007e06 <_dtoa_r+0x8be>
 8007ca8:	2e00      	cmp	r6, #0
 8007caa:	dd13      	ble.n	8007cd4 <_dtoa_r+0x78c>
 8007cac:	4639      	mov	r1, r7
 8007cae:	4632      	mov	r2, r6
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fe1b 	bl	80088ec <__pow5mult>
 8007cb6:	ee18 2a10 	vmov	r2, s16
 8007cba:	4601      	mov	r1, r0
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	4620      	mov	r0, r4
 8007cc0:	f000 fd6a 	bl	8008798 <__multiply>
 8007cc4:	ee18 1a10 	vmov	r1, s16
 8007cc8:	4680      	mov	r8, r0
 8007cca:	4620      	mov	r0, r4
 8007ccc:	f000 fc96 	bl	80085fc <_Bfree>
 8007cd0:	ee08 8a10 	vmov	s16, r8
 8007cd4:	9b07      	ldr	r3, [sp, #28]
 8007cd6:	1b9a      	subs	r2, r3, r6
 8007cd8:	d006      	beq.n	8007ce8 <_dtoa_r+0x7a0>
 8007cda:	ee18 1a10 	vmov	r1, s16
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f000 fe04 	bl	80088ec <__pow5mult>
 8007ce4:	ee08 0a10 	vmov	s16, r0
 8007ce8:	2101      	movs	r1, #1
 8007cea:	4620      	mov	r0, r4
 8007cec:	f000 fd3e 	bl	800876c <__i2b>
 8007cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	4606      	mov	r6, r0
 8007cf6:	f340 8088 	ble.w	8007e0a <_dtoa_r+0x8c2>
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	4601      	mov	r1, r0
 8007cfe:	4620      	mov	r0, r4
 8007d00:	f000 fdf4 	bl	80088ec <__pow5mult>
 8007d04:	9b06      	ldr	r3, [sp, #24]
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	4606      	mov	r6, r0
 8007d0a:	f340 8081 	ble.w	8007e10 <_dtoa_r+0x8c8>
 8007d0e:	f04f 0800 	mov.w	r8, #0
 8007d12:	6933      	ldr	r3, [r6, #16]
 8007d14:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007d18:	6918      	ldr	r0, [r3, #16]
 8007d1a:	f000 fcd7 	bl	80086cc <__hi0bits>
 8007d1e:	f1c0 0020 	rsb	r0, r0, #32
 8007d22:	9b05      	ldr	r3, [sp, #20]
 8007d24:	4418      	add	r0, r3
 8007d26:	f010 001f 	ands.w	r0, r0, #31
 8007d2a:	f000 8092 	beq.w	8007e52 <_dtoa_r+0x90a>
 8007d2e:	f1c0 0320 	rsb	r3, r0, #32
 8007d32:	2b04      	cmp	r3, #4
 8007d34:	f340 808a 	ble.w	8007e4c <_dtoa_r+0x904>
 8007d38:	f1c0 001c 	rsb	r0, r0, #28
 8007d3c:	9b04      	ldr	r3, [sp, #16]
 8007d3e:	4403      	add	r3, r0
 8007d40:	9304      	str	r3, [sp, #16]
 8007d42:	9b05      	ldr	r3, [sp, #20]
 8007d44:	4403      	add	r3, r0
 8007d46:	4405      	add	r5, r0
 8007d48:	9305      	str	r3, [sp, #20]
 8007d4a:	9b04      	ldr	r3, [sp, #16]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	dd07      	ble.n	8007d60 <_dtoa_r+0x818>
 8007d50:	ee18 1a10 	vmov	r1, s16
 8007d54:	461a      	mov	r2, r3
 8007d56:	4620      	mov	r0, r4
 8007d58:	f000 fe22 	bl	80089a0 <__lshift>
 8007d5c:	ee08 0a10 	vmov	s16, r0
 8007d60:	9b05      	ldr	r3, [sp, #20]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	dd05      	ble.n	8007d72 <_dtoa_r+0x82a>
 8007d66:	4631      	mov	r1, r6
 8007d68:	461a      	mov	r2, r3
 8007d6a:	4620      	mov	r0, r4
 8007d6c:	f000 fe18 	bl	80089a0 <__lshift>
 8007d70:	4606      	mov	r6, r0
 8007d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d06e      	beq.n	8007e56 <_dtoa_r+0x90e>
 8007d78:	ee18 0a10 	vmov	r0, s16
 8007d7c:	4631      	mov	r1, r6
 8007d7e:	f000 fe7f 	bl	8008a80 <__mcmp>
 8007d82:	2800      	cmp	r0, #0
 8007d84:	da67      	bge.n	8007e56 <_dtoa_r+0x90e>
 8007d86:	9b00      	ldr	r3, [sp, #0]
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	ee18 1a10 	vmov	r1, s16
 8007d8e:	9300      	str	r3, [sp, #0]
 8007d90:	220a      	movs	r2, #10
 8007d92:	2300      	movs	r3, #0
 8007d94:	4620      	mov	r0, r4
 8007d96:	f000 fc53 	bl	8008640 <__multadd>
 8007d9a:	9b08      	ldr	r3, [sp, #32]
 8007d9c:	ee08 0a10 	vmov	s16, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	f000 81b1 	beq.w	8008108 <_dtoa_r+0xbc0>
 8007da6:	2300      	movs	r3, #0
 8007da8:	4639      	mov	r1, r7
 8007daa:	220a      	movs	r2, #10
 8007dac:	4620      	mov	r0, r4
 8007dae:	f000 fc47 	bl	8008640 <__multadd>
 8007db2:	9b02      	ldr	r3, [sp, #8]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	4607      	mov	r7, r0
 8007db8:	f300 808e 	bgt.w	8007ed8 <_dtoa_r+0x990>
 8007dbc:	9b06      	ldr	r3, [sp, #24]
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	dc51      	bgt.n	8007e66 <_dtoa_r+0x91e>
 8007dc2:	e089      	b.n	8007ed8 <_dtoa_r+0x990>
 8007dc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007dc6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007dca:	e74b      	b.n	8007c64 <_dtoa_r+0x71c>
 8007dcc:	9b03      	ldr	r3, [sp, #12]
 8007dce:	1e5e      	subs	r6, r3, #1
 8007dd0:	9b07      	ldr	r3, [sp, #28]
 8007dd2:	42b3      	cmp	r3, r6
 8007dd4:	bfbf      	itttt	lt
 8007dd6:	9b07      	ldrlt	r3, [sp, #28]
 8007dd8:	9607      	strlt	r6, [sp, #28]
 8007dda:	1af2      	sublt	r2, r6, r3
 8007ddc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007dde:	bfb6      	itet	lt
 8007de0:	189b      	addlt	r3, r3, r2
 8007de2:	1b9e      	subge	r6, r3, r6
 8007de4:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007de6:	9b03      	ldr	r3, [sp, #12]
 8007de8:	bfb8      	it	lt
 8007dea:	2600      	movlt	r6, #0
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	bfb7      	itett	lt
 8007df0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007df4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007df8:	1a9d      	sublt	r5, r3, r2
 8007dfa:	2300      	movlt	r3, #0
 8007dfc:	e734      	b.n	8007c68 <_dtoa_r+0x720>
 8007dfe:	9e07      	ldr	r6, [sp, #28]
 8007e00:	9d04      	ldr	r5, [sp, #16]
 8007e02:	9f08      	ldr	r7, [sp, #32]
 8007e04:	e73b      	b.n	8007c7e <_dtoa_r+0x736>
 8007e06:	9a07      	ldr	r2, [sp, #28]
 8007e08:	e767      	b.n	8007cda <_dtoa_r+0x792>
 8007e0a:	9b06      	ldr	r3, [sp, #24]
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	dc18      	bgt.n	8007e42 <_dtoa_r+0x8fa>
 8007e10:	f1ba 0f00 	cmp.w	sl, #0
 8007e14:	d115      	bne.n	8007e42 <_dtoa_r+0x8fa>
 8007e16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e1a:	b993      	cbnz	r3, 8007e42 <_dtoa_r+0x8fa>
 8007e1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007e20:	0d1b      	lsrs	r3, r3, #20
 8007e22:	051b      	lsls	r3, r3, #20
 8007e24:	b183      	cbz	r3, 8007e48 <_dtoa_r+0x900>
 8007e26:	9b04      	ldr	r3, [sp, #16]
 8007e28:	3301      	adds	r3, #1
 8007e2a:	9304      	str	r3, [sp, #16]
 8007e2c:	9b05      	ldr	r3, [sp, #20]
 8007e2e:	3301      	adds	r3, #1
 8007e30:	9305      	str	r3, [sp, #20]
 8007e32:	f04f 0801 	mov.w	r8, #1
 8007e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f47f af6a 	bne.w	8007d12 <_dtoa_r+0x7ca>
 8007e3e:	2001      	movs	r0, #1
 8007e40:	e76f      	b.n	8007d22 <_dtoa_r+0x7da>
 8007e42:	f04f 0800 	mov.w	r8, #0
 8007e46:	e7f6      	b.n	8007e36 <_dtoa_r+0x8ee>
 8007e48:	4698      	mov	r8, r3
 8007e4a:	e7f4      	b.n	8007e36 <_dtoa_r+0x8ee>
 8007e4c:	f43f af7d 	beq.w	8007d4a <_dtoa_r+0x802>
 8007e50:	4618      	mov	r0, r3
 8007e52:	301c      	adds	r0, #28
 8007e54:	e772      	b.n	8007d3c <_dtoa_r+0x7f4>
 8007e56:	9b03      	ldr	r3, [sp, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	dc37      	bgt.n	8007ecc <_dtoa_r+0x984>
 8007e5c:	9b06      	ldr	r3, [sp, #24]
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	dd34      	ble.n	8007ecc <_dtoa_r+0x984>
 8007e62:	9b03      	ldr	r3, [sp, #12]
 8007e64:	9302      	str	r3, [sp, #8]
 8007e66:	9b02      	ldr	r3, [sp, #8]
 8007e68:	b96b      	cbnz	r3, 8007e86 <_dtoa_r+0x93e>
 8007e6a:	4631      	mov	r1, r6
 8007e6c:	2205      	movs	r2, #5
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f000 fbe6 	bl	8008640 <__multadd>
 8007e74:	4601      	mov	r1, r0
 8007e76:	4606      	mov	r6, r0
 8007e78:	ee18 0a10 	vmov	r0, s16
 8007e7c:	f000 fe00 	bl	8008a80 <__mcmp>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	f73f adbb 	bgt.w	80079fc <_dtoa_r+0x4b4>
 8007e86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e88:	9d01      	ldr	r5, [sp, #4]
 8007e8a:	43db      	mvns	r3, r3
 8007e8c:	9300      	str	r3, [sp, #0]
 8007e8e:	f04f 0800 	mov.w	r8, #0
 8007e92:	4631      	mov	r1, r6
 8007e94:	4620      	mov	r0, r4
 8007e96:	f000 fbb1 	bl	80085fc <_Bfree>
 8007e9a:	2f00      	cmp	r7, #0
 8007e9c:	f43f aea4 	beq.w	8007be8 <_dtoa_r+0x6a0>
 8007ea0:	f1b8 0f00 	cmp.w	r8, #0
 8007ea4:	d005      	beq.n	8007eb2 <_dtoa_r+0x96a>
 8007ea6:	45b8      	cmp	r8, r7
 8007ea8:	d003      	beq.n	8007eb2 <_dtoa_r+0x96a>
 8007eaa:	4641      	mov	r1, r8
 8007eac:	4620      	mov	r0, r4
 8007eae:	f000 fba5 	bl	80085fc <_Bfree>
 8007eb2:	4639      	mov	r1, r7
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	f000 fba1 	bl	80085fc <_Bfree>
 8007eba:	e695      	b.n	8007be8 <_dtoa_r+0x6a0>
 8007ebc:	2600      	movs	r6, #0
 8007ebe:	4637      	mov	r7, r6
 8007ec0:	e7e1      	b.n	8007e86 <_dtoa_r+0x93e>
 8007ec2:	9700      	str	r7, [sp, #0]
 8007ec4:	4637      	mov	r7, r6
 8007ec6:	e599      	b.n	80079fc <_dtoa_r+0x4b4>
 8007ec8:	40240000 	.word	0x40240000
 8007ecc:	9b08      	ldr	r3, [sp, #32]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f000 80ca 	beq.w	8008068 <_dtoa_r+0xb20>
 8007ed4:	9b03      	ldr	r3, [sp, #12]
 8007ed6:	9302      	str	r3, [sp, #8]
 8007ed8:	2d00      	cmp	r5, #0
 8007eda:	dd05      	ble.n	8007ee8 <_dtoa_r+0x9a0>
 8007edc:	4639      	mov	r1, r7
 8007ede:	462a      	mov	r2, r5
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	f000 fd5d 	bl	80089a0 <__lshift>
 8007ee6:	4607      	mov	r7, r0
 8007ee8:	f1b8 0f00 	cmp.w	r8, #0
 8007eec:	d05b      	beq.n	8007fa6 <_dtoa_r+0xa5e>
 8007eee:	6879      	ldr	r1, [r7, #4]
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f000 fb43 	bl	800857c <_Balloc>
 8007ef6:	4605      	mov	r5, r0
 8007ef8:	b928      	cbnz	r0, 8007f06 <_dtoa_r+0x9be>
 8007efa:	4b87      	ldr	r3, [pc, #540]	; (8008118 <_dtoa_r+0xbd0>)
 8007efc:	4602      	mov	r2, r0
 8007efe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007f02:	f7ff bb3b 	b.w	800757c <_dtoa_r+0x34>
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	3202      	adds	r2, #2
 8007f0a:	0092      	lsls	r2, r2, #2
 8007f0c:	f107 010c 	add.w	r1, r7, #12
 8007f10:	300c      	adds	r0, #12
 8007f12:	f7fe fcbd 	bl	8006890 <memcpy>
 8007f16:	2201      	movs	r2, #1
 8007f18:	4629      	mov	r1, r5
 8007f1a:	4620      	mov	r0, r4
 8007f1c:	f000 fd40 	bl	80089a0 <__lshift>
 8007f20:	9b01      	ldr	r3, [sp, #4]
 8007f22:	f103 0901 	add.w	r9, r3, #1
 8007f26:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	9305      	str	r3, [sp, #20]
 8007f2e:	f00a 0301 	and.w	r3, sl, #1
 8007f32:	46b8      	mov	r8, r7
 8007f34:	9304      	str	r3, [sp, #16]
 8007f36:	4607      	mov	r7, r0
 8007f38:	4631      	mov	r1, r6
 8007f3a:	ee18 0a10 	vmov	r0, s16
 8007f3e:	f7ff fa75 	bl	800742c <quorem>
 8007f42:	4641      	mov	r1, r8
 8007f44:	9002      	str	r0, [sp, #8]
 8007f46:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007f4a:	ee18 0a10 	vmov	r0, s16
 8007f4e:	f000 fd97 	bl	8008a80 <__mcmp>
 8007f52:	463a      	mov	r2, r7
 8007f54:	9003      	str	r0, [sp, #12]
 8007f56:	4631      	mov	r1, r6
 8007f58:	4620      	mov	r0, r4
 8007f5a:	f000 fdad 	bl	8008ab8 <__mdiff>
 8007f5e:	68c2      	ldr	r2, [r0, #12]
 8007f60:	f109 3bff 	add.w	fp, r9, #4294967295
 8007f64:	4605      	mov	r5, r0
 8007f66:	bb02      	cbnz	r2, 8007faa <_dtoa_r+0xa62>
 8007f68:	4601      	mov	r1, r0
 8007f6a:	ee18 0a10 	vmov	r0, s16
 8007f6e:	f000 fd87 	bl	8008a80 <__mcmp>
 8007f72:	4602      	mov	r2, r0
 8007f74:	4629      	mov	r1, r5
 8007f76:	4620      	mov	r0, r4
 8007f78:	9207      	str	r2, [sp, #28]
 8007f7a:	f000 fb3f 	bl	80085fc <_Bfree>
 8007f7e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007f82:	ea43 0102 	orr.w	r1, r3, r2
 8007f86:	9b04      	ldr	r3, [sp, #16]
 8007f88:	430b      	orrs	r3, r1
 8007f8a:	464d      	mov	r5, r9
 8007f8c:	d10f      	bne.n	8007fae <_dtoa_r+0xa66>
 8007f8e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007f92:	d02a      	beq.n	8007fea <_dtoa_r+0xaa2>
 8007f94:	9b03      	ldr	r3, [sp, #12]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	dd02      	ble.n	8007fa0 <_dtoa_r+0xa58>
 8007f9a:	9b02      	ldr	r3, [sp, #8]
 8007f9c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007fa0:	f88b a000 	strb.w	sl, [fp]
 8007fa4:	e775      	b.n	8007e92 <_dtoa_r+0x94a>
 8007fa6:	4638      	mov	r0, r7
 8007fa8:	e7ba      	b.n	8007f20 <_dtoa_r+0x9d8>
 8007faa:	2201      	movs	r2, #1
 8007fac:	e7e2      	b.n	8007f74 <_dtoa_r+0xa2c>
 8007fae:	9b03      	ldr	r3, [sp, #12]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	db04      	blt.n	8007fbe <_dtoa_r+0xa76>
 8007fb4:	9906      	ldr	r1, [sp, #24]
 8007fb6:	430b      	orrs	r3, r1
 8007fb8:	9904      	ldr	r1, [sp, #16]
 8007fba:	430b      	orrs	r3, r1
 8007fbc:	d122      	bne.n	8008004 <_dtoa_r+0xabc>
 8007fbe:	2a00      	cmp	r2, #0
 8007fc0:	ddee      	ble.n	8007fa0 <_dtoa_r+0xa58>
 8007fc2:	ee18 1a10 	vmov	r1, s16
 8007fc6:	2201      	movs	r2, #1
 8007fc8:	4620      	mov	r0, r4
 8007fca:	f000 fce9 	bl	80089a0 <__lshift>
 8007fce:	4631      	mov	r1, r6
 8007fd0:	ee08 0a10 	vmov	s16, r0
 8007fd4:	f000 fd54 	bl	8008a80 <__mcmp>
 8007fd8:	2800      	cmp	r0, #0
 8007fda:	dc03      	bgt.n	8007fe4 <_dtoa_r+0xa9c>
 8007fdc:	d1e0      	bne.n	8007fa0 <_dtoa_r+0xa58>
 8007fde:	f01a 0f01 	tst.w	sl, #1
 8007fe2:	d0dd      	beq.n	8007fa0 <_dtoa_r+0xa58>
 8007fe4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007fe8:	d1d7      	bne.n	8007f9a <_dtoa_r+0xa52>
 8007fea:	2339      	movs	r3, #57	; 0x39
 8007fec:	f88b 3000 	strb.w	r3, [fp]
 8007ff0:	462b      	mov	r3, r5
 8007ff2:	461d      	mov	r5, r3
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007ffa:	2a39      	cmp	r2, #57	; 0x39
 8007ffc:	d071      	beq.n	80080e2 <_dtoa_r+0xb9a>
 8007ffe:	3201      	adds	r2, #1
 8008000:	701a      	strb	r2, [r3, #0]
 8008002:	e746      	b.n	8007e92 <_dtoa_r+0x94a>
 8008004:	2a00      	cmp	r2, #0
 8008006:	dd07      	ble.n	8008018 <_dtoa_r+0xad0>
 8008008:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800800c:	d0ed      	beq.n	8007fea <_dtoa_r+0xaa2>
 800800e:	f10a 0301 	add.w	r3, sl, #1
 8008012:	f88b 3000 	strb.w	r3, [fp]
 8008016:	e73c      	b.n	8007e92 <_dtoa_r+0x94a>
 8008018:	9b05      	ldr	r3, [sp, #20]
 800801a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800801e:	4599      	cmp	r9, r3
 8008020:	d047      	beq.n	80080b2 <_dtoa_r+0xb6a>
 8008022:	ee18 1a10 	vmov	r1, s16
 8008026:	2300      	movs	r3, #0
 8008028:	220a      	movs	r2, #10
 800802a:	4620      	mov	r0, r4
 800802c:	f000 fb08 	bl	8008640 <__multadd>
 8008030:	45b8      	cmp	r8, r7
 8008032:	ee08 0a10 	vmov	s16, r0
 8008036:	f04f 0300 	mov.w	r3, #0
 800803a:	f04f 020a 	mov.w	r2, #10
 800803e:	4641      	mov	r1, r8
 8008040:	4620      	mov	r0, r4
 8008042:	d106      	bne.n	8008052 <_dtoa_r+0xb0a>
 8008044:	f000 fafc 	bl	8008640 <__multadd>
 8008048:	4680      	mov	r8, r0
 800804a:	4607      	mov	r7, r0
 800804c:	f109 0901 	add.w	r9, r9, #1
 8008050:	e772      	b.n	8007f38 <_dtoa_r+0x9f0>
 8008052:	f000 faf5 	bl	8008640 <__multadd>
 8008056:	4639      	mov	r1, r7
 8008058:	4680      	mov	r8, r0
 800805a:	2300      	movs	r3, #0
 800805c:	220a      	movs	r2, #10
 800805e:	4620      	mov	r0, r4
 8008060:	f000 faee 	bl	8008640 <__multadd>
 8008064:	4607      	mov	r7, r0
 8008066:	e7f1      	b.n	800804c <_dtoa_r+0xb04>
 8008068:	9b03      	ldr	r3, [sp, #12]
 800806a:	9302      	str	r3, [sp, #8]
 800806c:	9d01      	ldr	r5, [sp, #4]
 800806e:	ee18 0a10 	vmov	r0, s16
 8008072:	4631      	mov	r1, r6
 8008074:	f7ff f9da 	bl	800742c <quorem>
 8008078:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800807c:	9b01      	ldr	r3, [sp, #4]
 800807e:	f805 ab01 	strb.w	sl, [r5], #1
 8008082:	1aea      	subs	r2, r5, r3
 8008084:	9b02      	ldr	r3, [sp, #8]
 8008086:	4293      	cmp	r3, r2
 8008088:	dd09      	ble.n	800809e <_dtoa_r+0xb56>
 800808a:	ee18 1a10 	vmov	r1, s16
 800808e:	2300      	movs	r3, #0
 8008090:	220a      	movs	r2, #10
 8008092:	4620      	mov	r0, r4
 8008094:	f000 fad4 	bl	8008640 <__multadd>
 8008098:	ee08 0a10 	vmov	s16, r0
 800809c:	e7e7      	b.n	800806e <_dtoa_r+0xb26>
 800809e:	9b02      	ldr	r3, [sp, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	bfc8      	it	gt
 80080a4:	461d      	movgt	r5, r3
 80080a6:	9b01      	ldr	r3, [sp, #4]
 80080a8:	bfd8      	it	le
 80080aa:	2501      	movle	r5, #1
 80080ac:	441d      	add	r5, r3
 80080ae:	f04f 0800 	mov.w	r8, #0
 80080b2:	ee18 1a10 	vmov	r1, s16
 80080b6:	2201      	movs	r2, #1
 80080b8:	4620      	mov	r0, r4
 80080ba:	f000 fc71 	bl	80089a0 <__lshift>
 80080be:	4631      	mov	r1, r6
 80080c0:	ee08 0a10 	vmov	s16, r0
 80080c4:	f000 fcdc 	bl	8008a80 <__mcmp>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	dc91      	bgt.n	8007ff0 <_dtoa_r+0xaa8>
 80080cc:	d102      	bne.n	80080d4 <_dtoa_r+0xb8c>
 80080ce:	f01a 0f01 	tst.w	sl, #1
 80080d2:	d18d      	bne.n	8007ff0 <_dtoa_r+0xaa8>
 80080d4:	462b      	mov	r3, r5
 80080d6:	461d      	mov	r5, r3
 80080d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80080dc:	2a30      	cmp	r2, #48	; 0x30
 80080de:	d0fa      	beq.n	80080d6 <_dtoa_r+0xb8e>
 80080e0:	e6d7      	b.n	8007e92 <_dtoa_r+0x94a>
 80080e2:	9a01      	ldr	r2, [sp, #4]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d184      	bne.n	8007ff2 <_dtoa_r+0xaaa>
 80080e8:	9b00      	ldr	r3, [sp, #0]
 80080ea:	3301      	adds	r3, #1
 80080ec:	9300      	str	r3, [sp, #0]
 80080ee:	2331      	movs	r3, #49	; 0x31
 80080f0:	7013      	strb	r3, [r2, #0]
 80080f2:	e6ce      	b.n	8007e92 <_dtoa_r+0x94a>
 80080f4:	4b09      	ldr	r3, [pc, #36]	; (800811c <_dtoa_r+0xbd4>)
 80080f6:	f7ff ba95 	b.w	8007624 <_dtoa_r+0xdc>
 80080fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	f47f aa6e 	bne.w	80075de <_dtoa_r+0x96>
 8008102:	4b07      	ldr	r3, [pc, #28]	; (8008120 <_dtoa_r+0xbd8>)
 8008104:	f7ff ba8e 	b.w	8007624 <_dtoa_r+0xdc>
 8008108:	9b02      	ldr	r3, [sp, #8]
 800810a:	2b00      	cmp	r3, #0
 800810c:	dcae      	bgt.n	800806c <_dtoa_r+0xb24>
 800810e:	9b06      	ldr	r3, [sp, #24]
 8008110:	2b02      	cmp	r3, #2
 8008112:	f73f aea8 	bgt.w	8007e66 <_dtoa_r+0x91e>
 8008116:	e7a9      	b.n	800806c <_dtoa_r+0xb24>
 8008118:	08009623 	.word	0x08009623
 800811c:	08009580 	.word	0x08009580
 8008120:	080095a4 	.word	0x080095a4

08008124 <__sflush_r>:
 8008124:	898a      	ldrh	r2, [r1, #12]
 8008126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800812a:	4605      	mov	r5, r0
 800812c:	0710      	lsls	r0, r2, #28
 800812e:	460c      	mov	r4, r1
 8008130:	d458      	bmi.n	80081e4 <__sflush_r+0xc0>
 8008132:	684b      	ldr	r3, [r1, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	dc05      	bgt.n	8008144 <__sflush_r+0x20>
 8008138:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800813a:	2b00      	cmp	r3, #0
 800813c:	dc02      	bgt.n	8008144 <__sflush_r+0x20>
 800813e:	2000      	movs	r0, #0
 8008140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008146:	2e00      	cmp	r6, #0
 8008148:	d0f9      	beq.n	800813e <__sflush_r+0x1a>
 800814a:	2300      	movs	r3, #0
 800814c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008150:	682f      	ldr	r7, [r5, #0]
 8008152:	602b      	str	r3, [r5, #0]
 8008154:	d032      	beq.n	80081bc <__sflush_r+0x98>
 8008156:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008158:	89a3      	ldrh	r3, [r4, #12]
 800815a:	075a      	lsls	r2, r3, #29
 800815c:	d505      	bpl.n	800816a <__sflush_r+0x46>
 800815e:	6863      	ldr	r3, [r4, #4]
 8008160:	1ac0      	subs	r0, r0, r3
 8008162:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008164:	b10b      	cbz	r3, 800816a <__sflush_r+0x46>
 8008166:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008168:	1ac0      	subs	r0, r0, r3
 800816a:	2300      	movs	r3, #0
 800816c:	4602      	mov	r2, r0
 800816e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008170:	6a21      	ldr	r1, [r4, #32]
 8008172:	4628      	mov	r0, r5
 8008174:	47b0      	blx	r6
 8008176:	1c43      	adds	r3, r0, #1
 8008178:	89a3      	ldrh	r3, [r4, #12]
 800817a:	d106      	bne.n	800818a <__sflush_r+0x66>
 800817c:	6829      	ldr	r1, [r5, #0]
 800817e:	291d      	cmp	r1, #29
 8008180:	d82c      	bhi.n	80081dc <__sflush_r+0xb8>
 8008182:	4a2a      	ldr	r2, [pc, #168]	; (800822c <__sflush_r+0x108>)
 8008184:	40ca      	lsrs	r2, r1
 8008186:	07d6      	lsls	r6, r2, #31
 8008188:	d528      	bpl.n	80081dc <__sflush_r+0xb8>
 800818a:	2200      	movs	r2, #0
 800818c:	6062      	str	r2, [r4, #4]
 800818e:	04d9      	lsls	r1, r3, #19
 8008190:	6922      	ldr	r2, [r4, #16]
 8008192:	6022      	str	r2, [r4, #0]
 8008194:	d504      	bpl.n	80081a0 <__sflush_r+0x7c>
 8008196:	1c42      	adds	r2, r0, #1
 8008198:	d101      	bne.n	800819e <__sflush_r+0x7a>
 800819a:	682b      	ldr	r3, [r5, #0]
 800819c:	b903      	cbnz	r3, 80081a0 <__sflush_r+0x7c>
 800819e:	6560      	str	r0, [r4, #84]	; 0x54
 80081a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081a2:	602f      	str	r7, [r5, #0]
 80081a4:	2900      	cmp	r1, #0
 80081a6:	d0ca      	beq.n	800813e <__sflush_r+0x1a>
 80081a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081ac:	4299      	cmp	r1, r3
 80081ae:	d002      	beq.n	80081b6 <__sflush_r+0x92>
 80081b0:	4628      	mov	r0, r5
 80081b2:	f000 fd7d 	bl	8008cb0 <_free_r>
 80081b6:	2000      	movs	r0, #0
 80081b8:	6360      	str	r0, [r4, #52]	; 0x34
 80081ba:	e7c1      	b.n	8008140 <__sflush_r+0x1c>
 80081bc:	6a21      	ldr	r1, [r4, #32]
 80081be:	2301      	movs	r3, #1
 80081c0:	4628      	mov	r0, r5
 80081c2:	47b0      	blx	r6
 80081c4:	1c41      	adds	r1, r0, #1
 80081c6:	d1c7      	bne.n	8008158 <__sflush_r+0x34>
 80081c8:	682b      	ldr	r3, [r5, #0]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d0c4      	beq.n	8008158 <__sflush_r+0x34>
 80081ce:	2b1d      	cmp	r3, #29
 80081d0:	d001      	beq.n	80081d6 <__sflush_r+0xb2>
 80081d2:	2b16      	cmp	r3, #22
 80081d4:	d101      	bne.n	80081da <__sflush_r+0xb6>
 80081d6:	602f      	str	r7, [r5, #0]
 80081d8:	e7b1      	b.n	800813e <__sflush_r+0x1a>
 80081da:	89a3      	ldrh	r3, [r4, #12]
 80081dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081e0:	81a3      	strh	r3, [r4, #12]
 80081e2:	e7ad      	b.n	8008140 <__sflush_r+0x1c>
 80081e4:	690f      	ldr	r7, [r1, #16]
 80081e6:	2f00      	cmp	r7, #0
 80081e8:	d0a9      	beq.n	800813e <__sflush_r+0x1a>
 80081ea:	0793      	lsls	r3, r2, #30
 80081ec:	680e      	ldr	r6, [r1, #0]
 80081ee:	bf08      	it	eq
 80081f0:	694b      	ldreq	r3, [r1, #20]
 80081f2:	600f      	str	r7, [r1, #0]
 80081f4:	bf18      	it	ne
 80081f6:	2300      	movne	r3, #0
 80081f8:	eba6 0807 	sub.w	r8, r6, r7
 80081fc:	608b      	str	r3, [r1, #8]
 80081fe:	f1b8 0f00 	cmp.w	r8, #0
 8008202:	dd9c      	ble.n	800813e <__sflush_r+0x1a>
 8008204:	6a21      	ldr	r1, [r4, #32]
 8008206:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008208:	4643      	mov	r3, r8
 800820a:	463a      	mov	r2, r7
 800820c:	4628      	mov	r0, r5
 800820e:	47b0      	blx	r6
 8008210:	2800      	cmp	r0, #0
 8008212:	dc06      	bgt.n	8008222 <__sflush_r+0xfe>
 8008214:	89a3      	ldrh	r3, [r4, #12]
 8008216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800821a:	81a3      	strh	r3, [r4, #12]
 800821c:	f04f 30ff 	mov.w	r0, #4294967295
 8008220:	e78e      	b.n	8008140 <__sflush_r+0x1c>
 8008222:	4407      	add	r7, r0
 8008224:	eba8 0800 	sub.w	r8, r8, r0
 8008228:	e7e9      	b.n	80081fe <__sflush_r+0xda>
 800822a:	bf00      	nop
 800822c:	20400001 	.word	0x20400001

08008230 <_fflush_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	690b      	ldr	r3, [r1, #16]
 8008234:	4605      	mov	r5, r0
 8008236:	460c      	mov	r4, r1
 8008238:	b913      	cbnz	r3, 8008240 <_fflush_r+0x10>
 800823a:	2500      	movs	r5, #0
 800823c:	4628      	mov	r0, r5
 800823e:	bd38      	pop	{r3, r4, r5, pc}
 8008240:	b118      	cbz	r0, 800824a <_fflush_r+0x1a>
 8008242:	6983      	ldr	r3, [r0, #24]
 8008244:	b90b      	cbnz	r3, 800824a <_fflush_r+0x1a>
 8008246:	f000 f887 	bl	8008358 <__sinit>
 800824a:	4b14      	ldr	r3, [pc, #80]	; (800829c <_fflush_r+0x6c>)
 800824c:	429c      	cmp	r4, r3
 800824e:	d11b      	bne.n	8008288 <_fflush_r+0x58>
 8008250:	686c      	ldr	r4, [r5, #4]
 8008252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d0ef      	beq.n	800823a <_fflush_r+0xa>
 800825a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800825c:	07d0      	lsls	r0, r2, #31
 800825e:	d404      	bmi.n	800826a <_fflush_r+0x3a>
 8008260:	0599      	lsls	r1, r3, #22
 8008262:	d402      	bmi.n	800826a <_fflush_r+0x3a>
 8008264:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008266:	f000 f91a 	bl	800849e <__retarget_lock_acquire_recursive>
 800826a:	4628      	mov	r0, r5
 800826c:	4621      	mov	r1, r4
 800826e:	f7ff ff59 	bl	8008124 <__sflush_r>
 8008272:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008274:	07da      	lsls	r2, r3, #31
 8008276:	4605      	mov	r5, r0
 8008278:	d4e0      	bmi.n	800823c <_fflush_r+0xc>
 800827a:	89a3      	ldrh	r3, [r4, #12]
 800827c:	059b      	lsls	r3, r3, #22
 800827e:	d4dd      	bmi.n	800823c <_fflush_r+0xc>
 8008280:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008282:	f000 f90d 	bl	80084a0 <__retarget_lock_release_recursive>
 8008286:	e7d9      	b.n	800823c <_fflush_r+0xc>
 8008288:	4b05      	ldr	r3, [pc, #20]	; (80082a0 <_fflush_r+0x70>)
 800828a:	429c      	cmp	r4, r3
 800828c:	d101      	bne.n	8008292 <_fflush_r+0x62>
 800828e:	68ac      	ldr	r4, [r5, #8]
 8008290:	e7df      	b.n	8008252 <_fflush_r+0x22>
 8008292:	4b04      	ldr	r3, [pc, #16]	; (80082a4 <_fflush_r+0x74>)
 8008294:	429c      	cmp	r4, r3
 8008296:	bf08      	it	eq
 8008298:	68ec      	ldreq	r4, [r5, #12]
 800829a:	e7da      	b.n	8008252 <_fflush_r+0x22>
 800829c:	08009654 	.word	0x08009654
 80082a0:	08009674 	.word	0x08009674
 80082a4:	08009634 	.word	0x08009634

080082a8 <std>:
 80082a8:	2300      	movs	r3, #0
 80082aa:	b510      	push	{r4, lr}
 80082ac:	4604      	mov	r4, r0
 80082ae:	e9c0 3300 	strd	r3, r3, [r0]
 80082b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082b6:	6083      	str	r3, [r0, #8]
 80082b8:	8181      	strh	r1, [r0, #12]
 80082ba:	6643      	str	r3, [r0, #100]	; 0x64
 80082bc:	81c2      	strh	r2, [r0, #14]
 80082be:	6183      	str	r3, [r0, #24]
 80082c0:	4619      	mov	r1, r3
 80082c2:	2208      	movs	r2, #8
 80082c4:	305c      	adds	r0, #92	; 0x5c
 80082c6:	f7fe faf1 	bl	80068ac <memset>
 80082ca:	4b05      	ldr	r3, [pc, #20]	; (80082e0 <std+0x38>)
 80082cc:	6263      	str	r3, [r4, #36]	; 0x24
 80082ce:	4b05      	ldr	r3, [pc, #20]	; (80082e4 <std+0x3c>)
 80082d0:	62a3      	str	r3, [r4, #40]	; 0x28
 80082d2:	4b05      	ldr	r3, [pc, #20]	; (80082e8 <std+0x40>)
 80082d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082d6:	4b05      	ldr	r3, [pc, #20]	; (80082ec <std+0x44>)
 80082d8:	6224      	str	r4, [r4, #32]
 80082da:	6323      	str	r3, [r4, #48]	; 0x30
 80082dc:	bd10      	pop	{r4, pc}
 80082de:	bf00      	nop
 80082e0:	08009145 	.word	0x08009145
 80082e4:	08009167 	.word	0x08009167
 80082e8:	0800919f 	.word	0x0800919f
 80082ec:	080091c3 	.word	0x080091c3

080082f0 <_cleanup_r>:
 80082f0:	4901      	ldr	r1, [pc, #4]	; (80082f8 <_cleanup_r+0x8>)
 80082f2:	f000 b8af 	b.w	8008454 <_fwalk_reent>
 80082f6:	bf00      	nop
 80082f8:	08008231 	.word	0x08008231

080082fc <__sfmoreglue>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	2268      	movs	r2, #104	; 0x68
 8008300:	1e4d      	subs	r5, r1, #1
 8008302:	4355      	muls	r5, r2
 8008304:	460e      	mov	r6, r1
 8008306:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800830a:	f000 fd3d 	bl	8008d88 <_malloc_r>
 800830e:	4604      	mov	r4, r0
 8008310:	b140      	cbz	r0, 8008324 <__sfmoreglue+0x28>
 8008312:	2100      	movs	r1, #0
 8008314:	e9c0 1600 	strd	r1, r6, [r0]
 8008318:	300c      	adds	r0, #12
 800831a:	60a0      	str	r0, [r4, #8]
 800831c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008320:	f7fe fac4 	bl	80068ac <memset>
 8008324:	4620      	mov	r0, r4
 8008326:	bd70      	pop	{r4, r5, r6, pc}

08008328 <__sfp_lock_acquire>:
 8008328:	4801      	ldr	r0, [pc, #4]	; (8008330 <__sfp_lock_acquire+0x8>)
 800832a:	f000 b8b8 	b.w	800849e <__retarget_lock_acquire_recursive>
 800832e:	bf00      	nop
 8008330:	20004be9 	.word	0x20004be9

08008334 <__sfp_lock_release>:
 8008334:	4801      	ldr	r0, [pc, #4]	; (800833c <__sfp_lock_release+0x8>)
 8008336:	f000 b8b3 	b.w	80084a0 <__retarget_lock_release_recursive>
 800833a:	bf00      	nop
 800833c:	20004be9 	.word	0x20004be9

08008340 <__sinit_lock_acquire>:
 8008340:	4801      	ldr	r0, [pc, #4]	; (8008348 <__sinit_lock_acquire+0x8>)
 8008342:	f000 b8ac 	b.w	800849e <__retarget_lock_acquire_recursive>
 8008346:	bf00      	nop
 8008348:	20004bea 	.word	0x20004bea

0800834c <__sinit_lock_release>:
 800834c:	4801      	ldr	r0, [pc, #4]	; (8008354 <__sinit_lock_release+0x8>)
 800834e:	f000 b8a7 	b.w	80084a0 <__retarget_lock_release_recursive>
 8008352:	bf00      	nop
 8008354:	20004bea 	.word	0x20004bea

08008358 <__sinit>:
 8008358:	b510      	push	{r4, lr}
 800835a:	4604      	mov	r4, r0
 800835c:	f7ff fff0 	bl	8008340 <__sinit_lock_acquire>
 8008360:	69a3      	ldr	r3, [r4, #24]
 8008362:	b11b      	cbz	r3, 800836c <__sinit+0x14>
 8008364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008368:	f7ff bff0 	b.w	800834c <__sinit_lock_release>
 800836c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008370:	6523      	str	r3, [r4, #80]	; 0x50
 8008372:	4b13      	ldr	r3, [pc, #76]	; (80083c0 <__sinit+0x68>)
 8008374:	4a13      	ldr	r2, [pc, #76]	; (80083c4 <__sinit+0x6c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	62a2      	str	r2, [r4, #40]	; 0x28
 800837a:	42a3      	cmp	r3, r4
 800837c:	bf04      	itt	eq
 800837e:	2301      	moveq	r3, #1
 8008380:	61a3      	streq	r3, [r4, #24]
 8008382:	4620      	mov	r0, r4
 8008384:	f000 f820 	bl	80083c8 <__sfp>
 8008388:	6060      	str	r0, [r4, #4]
 800838a:	4620      	mov	r0, r4
 800838c:	f000 f81c 	bl	80083c8 <__sfp>
 8008390:	60a0      	str	r0, [r4, #8]
 8008392:	4620      	mov	r0, r4
 8008394:	f000 f818 	bl	80083c8 <__sfp>
 8008398:	2200      	movs	r2, #0
 800839a:	60e0      	str	r0, [r4, #12]
 800839c:	2104      	movs	r1, #4
 800839e:	6860      	ldr	r0, [r4, #4]
 80083a0:	f7ff ff82 	bl	80082a8 <std>
 80083a4:	68a0      	ldr	r0, [r4, #8]
 80083a6:	2201      	movs	r2, #1
 80083a8:	2109      	movs	r1, #9
 80083aa:	f7ff ff7d 	bl	80082a8 <std>
 80083ae:	68e0      	ldr	r0, [r4, #12]
 80083b0:	2202      	movs	r2, #2
 80083b2:	2112      	movs	r1, #18
 80083b4:	f7ff ff78 	bl	80082a8 <std>
 80083b8:	2301      	movs	r3, #1
 80083ba:	61a3      	str	r3, [r4, #24]
 80083bc:	e7d2      	b.n	8008364 <__sinit+0xc>
 80083be:	bf00      	nop
 80083c0:	0800956c 	.word	0x0800956c
 80083c4:	080082f1 	.word	0x080082f1

080083c8 <__sfp>:
 80083c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ca:	4607      	mov	r7, r0
 80083cc:	f7ff ffac 	bl	8008328 <__sfp_lock_acquire>
 80083d0:	4b1e      	ldr	r3, [pc, #120]	; (800844c <__sfp+0x84>)
 80083d2:	681e      	ldr	r6, [r3, #0]
 80083d4:	69b3      	ldr	r3, [r6, #24]
 80083d6:	b913      	cbnz	r3, 80083de <__sfp+0x16>
 80083d8:	4630      	mov	r0, r6
 80083da:	f7ff ffbd 	bl	8008358 <__sinit>
 80083de:	3648      	adds	r6, #72	; 0x48
 80083e0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083e4:	3b01      	subs	r3, #1
 80083e6:	d503      	bpl.n	80083f0 <__sfp+0x28>
 80083e8:	6833      	ldr	r3, [r6, #0]
 80083ea:	b30b      	cbz	r3, 8008430 <__sfp+0x68>
 80083ec:	6836      	ldr	r6, [r6, #0]
 80083ee:	e7f7      	b.n	80083e0 <__sfp+0x18>
 80083f0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083f4:	b9d5      	cbnz	r5, 800842c <__sfp+0x64>
 80083f6:	4b16      	ldr	r3, [pc, #88]	; (8008450 <__sfp+0x88>)
 80083f8:	60e3      	str	r3, [r4, #12]
 80083fa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083fe:	6665      	str	r5, [r4, #100]	; 0x64
 8008400:	f000 f84c 	bl	800849c <__retarget_lock_init_recursive>
 8008404:	f7ff ff96 	bl	8008334 <__sfp_lock_release>
 8008408:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800840c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008410:	6025      	str	r5, [r4, #0]
 8008412:	61a5      	str	r5, [r4, #24]
 8008414:	2208      	movs	r2, #8
 8008416:	4629      	mov	r1, r5
 8008418:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800841c:	f7fe fa46 	bl	80068ac <memset>
 8008420:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008424:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008428:	4620      	mov	r0, r4
 800842a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800842c:	3468      	adds	r4, #104	; 0x68
 800842e:	e7d9      	b.n	80083e4 <__sfp+0x1c>
 8008430:	2104      	movs	r1, #4
 8008432:	4638      	mov	r0, r7
 8008434:	f7ff ff62 	bl	80082fc <__sfmoreglue>
 8008438:	4604      	mov	r4, r0
 800843a:	6030      	str	r0, [r6, #0]
 800843c:	2800      	cmp	r0, #0
 800843e:	d1d5      	bne.n	80083ec <__sfp+0x24>
 8008440:	f7ff ff78 	bl	8008334 <__sfp_lock_release>
 8008444:	230c      	movs	r3, #12
 8008446:	603b      	str	r3, [r7, #0]
 8008448:	e7ee      	b.n	8008428 <__sfp+0x60>
 800844a:	bf00      	nop
 800844c:	0800956c 	.word	0x0800956c
 8008450:	ffff0001 	.word	0xffff0001

08008454 <_fwalk_reent>:
 8008454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008458:	4606      	mov	r6, r0
 800845a:	4688      	mov	r8, r1
 800845c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008460:	2700      	movs	r7, #0
 8008462:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008466:	f1b9 0901 	subs.w	r9, r9, #1
 800846a:	d505      	bpl.n	8008478 <_fwalk_reent+0x24>
 800846c:	6824      	ldr	r4, [r4, #0]
 800846e:	2c00      	cmp	r4, #0
 8008470:	d1f7      	bne.n	8008462 <_fwalk_reent+0xe>
 8008472:	4638      	mov	r0, r7
 8008474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008478:	89ab      	ldrh	r3, [r5, #12]
 800847a:	2b01      	cmp	r3, #1
 800847c:	d907      	bls.n	800848e <_fwalk_reent+0x3a>
 800847e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008482:	3301      	adds	r3, #1
 8008484:	d003      	beq.n	800848e <_fwalk_reent+0x3a>
 8008486:	4629      	mov	r1, r5
 8008488:	4630      	mov	r0, r6
 800848a:	47c0      	blx	r8
 800848c:	4307      	orrs	r7, r0
 800848e:	3568      	adds	r5, #104	; 0x68
 8008490:	e7e9      	b.n	8008466 <_fwalk_reent+0x12>
	...

08008494 <_localeconv_r>:
 8008494:	4800      	ldr	r0, [pc, #0]	; (8008498 <_localeconv_r+0x4>)
 8008496:	4770      	bx	lr
 8008498:	20000164 	.word	0x20000164

0800849c <__retarget_lock_init_recursive>:
 800849c:	4770      	bx	lr

0800849e <__retarget_lock_acquire_recursive>:
 800849e:	4770      	bx	lr

080084a0 <__retarget_lock_release_recursive>:
 80084a0:	4770      	bx	lr

080084a2 <__swhatbuf_r>:
 80084a2:	b570      	push	{r4, r5, r6, lr}
 80084a4:	460e      	mov	r6, r1
 80084a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084aa:	2900      	cmp	r1, #0
 80084ac:	b096      	sub	sp, #88	; 0x58
 80084ae:	4614      	mov	r4, r2
 80084b0:	461d      	mov	r5, r3
 80084b2:	da08      	bge.n	80084c6 <__swhatbuf_r+0x24>
 80084b4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80084b8:	2200      	movs	r2, #0
 80084ba:	602a      	str	r2, [r5, #0]
 80084bc:	061a      	lsls	r2, r3, #24
 80084be:	d410      	bmi.n	80084e2 <__swhatbuf_r+0x40>
 80084c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084c4:	e00e      	b.n	80084e4 <__swhatbuf_r+0x42>
 80084c6:	466a      	mov	r2, sp
 80084c8:	f000 fed2 	bl	8009270 <_fstat_r>
 80084cc:	2800      	cmp	r0, #0
 80084ce:	dbf1      	blt.n	80084b4 <__swhatbuf_r+0x12>
 80084d0:	9a01      	ldr	r2, [sp, #4]
 80084d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084da:	425a      	negs	r2, r3
 80084dc:	415a      	adcs	r2, r3
 80084de:	602a      	str	r2, [r5, #0]
 80084e0:	e7ee      	b.n	80084c0 <__swhatbuf_r+0x1e>
 80084e2:	2340      	movs	r3, #64	; 0x40
 80084e4:	2000      	movs	r0, #0
 80084e6:	6023      	str	r3, [r4, #0]
 80084e8:	b016      	add	sp, #88	; 0x58
 80084ea:	bd70      	pop	{r4, r5, r6, pc}

080084ec <__smakebuf_r>:
 80084ec:	898b      	ldrh	r3, [r1, #12]
 80084ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084f0:	079d      	lsls	r5, r3, #30
 80084f2:	4606      	mov	r6, r0
 80084f4:	460c      	mov	r4, r1
 80084f6:	d507      	bpl.n	8008508 <__smakebuf_r+0x1c>
 80084f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084fc:	6023      	str	r3, [r4, #0]
 80084fe:	6123      	str	r3, [r4, #16]
 8008500:	2301      	movs	r3, #1
 8008502:	6163      	str	r3, [r4, #20]
 8008504:	b002      	add	sp, #8
 8008506:	bd70      	pop	{r4, r5, r6, pc}
 8008508:	ab01      	add	r3, sp, #4
 800850a:	466a      	mov	r2, sp
 800850c:	f7ff ffc9 	bl	80084a2 <__swhatbuf_r>
 8008510:	9900      	ldr	r1, [sp, #0]
 8008512:	4605      	mov	r5, r0
 8008514:	4630      	mov	r0, r6
 8008516:	f000 fc37 	bl	8008d88 <_malloc_r>
 800851a:	b948      	cbnz	r0, 8008530 <__smakebuf_r+0x44>
 800851c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008520:	059a      	lsls	r2, r3, #22
 8008522:	d4ef      	bmi.n	8008504 <__smakebuf_r+0x18>
 8008524:	f023 0303 	bic.w	r3, r3, #3
 8008528:	f043 0302 	orr.w	r3, r3, #2
 800852c:	81a3      	strh	r3, [r4, #12]
 800852e:	e7e3      	b.n	80084f8 <__smakebuf_r+0xc>
 8008530:	4b0d      	ldr	r3, [pc, #52]	; (8008568 <__smakebuf_r+0x7c>)
 8008532:	62b3      	str	r3, [r6, #40]	; 0x28
 8008534:	89a3      	ldrh	r3, [r4, #12]
 8008536:	6020      	str	r0, [r4, #0]
 8008538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800853c:	81a3      	strh	r3, [r4, #12]
 800853e:	9b00      	ldr	r3, [sp, #0]
 8008540:	6163      	str	r3, [r4, #20]
 8008542:	9b01      	ldr	r3, [sp, #4]
 8008544:	6120      	str	r0, [r4, #16]
 8008546:	b15b      	cbz	r3, 8008560 <__smakebuf_r+0x74>
 8008548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800854c:	4630      	mov	r0, r6
 800854e:	f000 fea1 	bl	8009294 <_isatty_r>
 8008552:	b128      	cbz	r0, 8008560 <__smakebuf_r+0x74>
 8008554:	89a3      	ldrh	r3, [r4, #12]
 8008556:	f023 0303 	bic.w	r3, r3, #3
 800855a:	f043 0301 	orr.w	r3, r3, #1
 800855e:	81a3      	strh	r3, [r4, #12]
 8008560:	89a0      	ldrh	r0, [r4, #12]
 8008562:	4305      	orrs	r5, r0
 8008564:	81a5      	strh	r5, [r4, #12]
 8008566:	e7cd      	b.n	8008504 <__smakebuf_r+0x18>
 8008568:	080082f1 	.word	0x080082f1

0800856c <malloc>:
 800856c:	4b02      	ldr	r3, [pc, #8]	; (8008578 <malloc+0xc>)
 800856e:	4601      	mov	r1, r0
 8008570:	6818      	ldr	r0, [r3, #0]
 8008572:	f000 bc09 	b.w	8008d88 <_malloc_r>
 8008576:	bf00      	nop
 8008578:	20000010 	.word	0x20000010

0800857c <_Balloc>:
 800857c:	b570      	push	{r4, r5, r6, lr}
 800857e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008580:	4604      	mov	r4, r0
 8008582:	460d      	mov	r5, r1
 8008584:	b976      	cbnz	r6, 80085a4 <_Balloc+0x28>
 8008586:	2010      	movs	r0, #16
 8008588:	f7ff fff0 	bl	800856c <malloc>
 800858c:	4602      	mov	r2, r0
 800858e:	6260      	str	r0, [r4, #36]	; 0x24
 8008590:	b920      	cbnz	r0, 800859c <_Balloc+0x20>
 8008592:	4b18      	ldr	r3, [pc, #96]	; (80085f4 <_Balloc+0x78>)
 8008594:	4818      	ldr	r0, [pc, #96]	; (80085f8 <_Balloc+0x7c>)
 8008596:	2166      	movs	r1, #102	; 0x66
 8008598:	f000 fe2a 	bl	80091f0 <__assert_func>
 800859c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80085a0:	6006      	str	r6, [r0, #0]
 80085a2:	60c6      	str	r6, [r0, #12]
 80085a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80085a6:	68f3      	ldr	r3, [r6, #12]
 80085a8:	b183      	cbz	r3, 80085cc <_Balloc+0x50>
 80085aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80085b2:	b9b8      	cbnz	r0, 80085e4 <_Balloc+0x68>
 80085b4:	2101      	movs	r1, #1
 80085b6:	fa01 f605 	lsl.w	r6, r1, r5
 80085ba:	1d72      	adds	r2, r6, #5
 80085bc:	0092      	lsls	r2, r2, #2
 80085be:	4620      	mov	r0, r4
 80085c0:	f000 fb60 	bl	8008c84 <_calloc_r>
 80085c4:	b160      	cbz	r0, 80085e0 <_Balloc+0x64>
 80085c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80085ca:	e00e      	b.n	80085ea <_Balloc+0x6e>
 80085cc:	2221      	movs	r2, #33	; 0x21
 80085ce:	2104      	movs	r1, #4
 80085d0:	4620      	mov	r0, r4
 80085d2:	f000 fb57 	bl	8008c84 <_calloc_r>
 80085d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085d8:	60f0      	str	r0, [r6, #12]
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d1e4      	bne.n	80085aa <_Balloc+0x2e>
 80085e0:	2000      	movs	r0, #0
 80085e2:	bd70      	pop	{r4, r5, r6, pc}
 80085e4:	6802      	ldr	r2, [r0, #0]
 80085e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80085ea:	2300      	movs	r3, #0
 80085ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80085f0:	e7f7      	b.n	80085e2 <_Balloc+0x66>
 80085f2:	bf00      	nop
 80085f4:	080095b1 	.word	0x080095b1
 80085f8:	08009694 	.word	0x08009694

080085fc <_Bfree>:
 80085fc:	b570      	push	{r4, r5, r6, lr}
 80085fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008600:	4605      	mov	r5, r0
 8008602:	460c      	mov	r4, r1
 8008604:	b976      	cbnz	r6, 8008624 <_Bfree+0x28>
 8008606:	2010      	movs	r0, #16
 8008608:	f7ff ffb0 	bl	800856c <malloc>
 800860c:	4602      	mov	r2, r0
 800860e:	6268      	str	r0, [r5, #36]	; 0x24
 8008610:	b920      	cbnz	r0, 800861c <_Bfree+0x20>
 8008612:	4b09      	ldr	r3, [pc, #36]	; (8008638 <_Bfree+0x3c>)
 8008614:	4809      	ldr	r0, [pc, #36]	; (800863c <_Bfree+0x40>)
 8008616:	218a      	movs	r1, #138	; 0x8a
 8008618:	f000 fdea 	bl	80091f0 <__assert_func>
 800861c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008620:	6006      	str	r6, [r0, #0]
 8008622:	60c6      	str	r6, [r0, #12]
 8008624:	b13c      	cbz	r4, 8008636 <_Bfree+0x3a>
 8008626:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008628:	6862      	ldr	r2, [r4, #4]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008630:	6021      	str	r1, [r4, #0]
 8008632:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008636:	bd70      	pop	{r4, r5, r6, pc}
 8008638:	080095b1 	.word	0x080095b1
 800863c:	08009694 	.word	0x08009694

08008640 <__multadd>:
 8008640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008644:	690d      	ldr	r5, [r1, #16]
 8008646:	4607      	mov	r7, r0
 8008648:	460c      	mov	r4, r1
 800864a:	461e      	mov	r6, r3
 800864c:	f101 0c14 	add.w	ip, r1, #20
 8008650:	2000      	movs	r0, #0
 8008652:	f8dc 3000 	ldr.w	r3, [ip]
 8008656:	b299      	uxth	r1, r3
 8008658:	fb02 6101 	mla	r1, r2, r1, r6
 800865c:	0c1e      	lsrs	r6, r3, #16
 800865e:	0c0b      	lsrs	r3, r1, #16
 8008660:	fb02 3306 	mla	r3, r2, r6, r3
 8008664:	b289      	uxth	r1, r1
 8008666:	3001      	adds	r0, #1
 8008668:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800866c:	4285      	cmp	r5, r0
 800866e:	f84c 1b04 	str.w	r1, [ip], #4
 8008672:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008676:	dcec      	bgt.n	8008652 <__multadd+0x12>
 8008678:	b30e      	cbz	r6, 80086be <__multadd+0x7e>
 800867a:	68a3      	ldr	r3, [r4, #8]
 800867c:	42ab      	cmp	r3, r5
 800867e:	dc19      	bgt.n	80086b4 <__multadd+0x74>
 8008680:	6861      	ldr	r1, [r4, #4]
 8008682:	4638      	mov	r0, r7
 8008684:	3101      	adds	r1, #1
 8008686:	f7ff ff79 	bl	800857c <_Balloc>
 800868a:	4680      	mov	r8, r0
 800868c:	b928      	cbnz	r0, 800869a <__multadd+0x5a>
 800868e:	4602      	mov	r2, r0
 8008690:	4b0c      	ldr	r3, [pc, #48]	; (80086c4 <__multadd+0x84>)
 8008692:	480d      	ldr	r0, [pc, #52]	; (80086c8 <__multadd+0x88>)
 8008694:	21b5      	movs	r1, #181	; 0xb5
 8008696:	f000 fdab 	bl	80091f0 <__assert_func>
 800869a:	6922      	ldr	r2, [r4, #16]
 800869c:	3202      	adds	r2, #2
 800869e:	f104 010c 	add.w	r1, r4, #12
 80086a2:	0092      	lsls	r2, r2, #2
 80086a4:	300c      	adds	r0, #12
 80086a6:	f7fe f8f3 	bl	8006890 <memcpy>
 80086aa:	4621      	mov	r1, r4
 80086ac:	4638      	mov	r0, r7
 80086ae:	f7ff ffa5 	bl	80085fc <_Bfree>
 80086b2:	4644      	mov	r4, r8
 80086b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086b8:	3501      	adds	r5, #1
 80086ba:	615e      	str	r6, [r3, #20]
 80086bc:	6125      	str	r5, [r4, #16]
 80086be:	4620      	mov	r0, r4
 80086c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086c4:	08009623 	.word	0x08009623
 80086c8:	08009694 	.word	0x08009694

080086cc <__hi0bits>:
 80086cc:	0c03      	lsrs	r3, r0, #16
 80086ce:	041b      	lsls	r3, r3, #16
 80086d0:	b9d3      	cbnz	r3, 8008708 <__hi0bits+0x3c>
 80086d2:	0400      	lsls	r0, r0, #16
 80086d4:	2310      	movs	r3, #16
 80086d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80086da:	bf04      	itt	eq
 80086dc:	0200      	lsleq	r0, r0, #8
 80086de:	3308      	addeq	r3, #8
 80086e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80086e4:	bf04      	itt	eq
 80086e6:	0100      	lsleq	r0, r0, #4
 80086e8:	3304      	addeq	r3, #4
 80086ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80086ee:	bf04      	itt	eq
 80086f0:	0080      	lsleq	r0, r0, #2
 80086f2:	3302      	addeq	r3, #2
 80086f4:	2800      	cmp	r0, #0
 80086f6:	db05      	blt.n	8008704 <__hi0bits+0x38>
 80086f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80086fc:	f103 0301 	add.w	r3, r3, #1
 8008700:	bf08      	it	eq
 8008702:	2320      	moveq	r3, #32
 8008704:	4618      	mov	r0, r3
 8008706:	4770      	bx	lr
 8008708:	2300      	movs	r3, #0
 800870a:	e7e4      	b.n	80086d6 <__hi0bits+0xa>

0800870c <__lo0bits>:
 800870c:	6803      	ldr	r3, [r0, #0]
 800870e:	f013 0207 	ands.w	r2, r3, #7
 8008712:	4601      	mov	r1, r0
 8008714:	d00b      	beq.n	800872e <__lo0bits+0x22>
 8008716:	07da      	lsls	r2, r3, #31
 8008718:	d423      	bmi.n	8008762 <__lo0bits+0x56>
 800871a:	0798      	lsls	r0, r3, #30
 800871c:	bf49      	itett	mi
 800871e:	085b      	lsrmi	r3, r3, #1
 8008720:	089b      	lsrpl	r3, r3, #2
 8008722:	2001      	movmi	r0, #1
 8008724:	600b      	strmi	r3, [r1, #0]
 8008726:	bf5c      	itt	pl
 8008728:	600b      	strpl	r3, [r1, #0]
 800872a:	2002      	movpl	r0, #2
 800872c:	4770      	bx	lr
 800872e:	b298      	uxth	r0, r3
 8008730:	b9a8      	cbnz	r0, 800875e <__lo0bits+0x52>
 8008732:	0c1b      	lsrs	r3, r3, #16
 8008734:	2010      	movs	r0, #16
 8008736:	b2da      	uxtb	r2, r3
 8008738:	b90a      	cbnz	r2, 800873e <__lo0bits+0x32>
 800873a:	3008      	adds	r0, #8
 800873c:	0a1b      	lsrs	r3, r3, #8
 800873e:	071a      	lsls	r2, r3, #28
 8008740:	bf04      	itt	eq
 8008742:	091b      	lsreq	r3, r3, #4
 8008744:	3004      	addeq	r0, #4
 8008746:	079a      	lsls	r2, r3, #30
 8008748:	bf04      	itt	eq
 800874a:	089b      	lsreq	r3, r3, #2
 800874c:	3002      	addeq	r0, #2
 800874e:	07da      	lsls	r2, r3, #31
 8008750:	d403      	bmi.n	800875a <__lo0bits+0x4e>
 8008752:	085b      	lsrs	r3, r3, #1
 8008754:	f100 0001 	add.w	r0, r0, #1
 8008758:	d005      	beq.n	8008766 <__lo0bits+0x5a>
 800875a:	600b      	str	r3, [r1, #0]
 800875c:	4770      	bx	lr
 800875e:	4610      	mov	r0, r2
 8008760:	e7e9      	b.n	8008736 <__lo0bits+0x2a>
 8008762:	2000      	movs	r0, #0
 8008764:	4770      	bx	lr
 8008766:	2020      	movs	r0, #32
 8008768:	4770      	bx	lr
	...

0800876c <__i2b>:
 800876c:	b510      	push	{r4, lr}
 800876e:	460c      	mov	r4, r1
 8008770:	2101      	movs	r1, #1
 8008772:	f7ff ff03 	bl	800857c <_Balloc>
 8008776:	4602      	mov	r2, r0
 8008778:	b928      	cbnz	r0, 8008786 <__i2b+0x1a>
 800877a:	4b05      	ldr	r3, [pc, #20]	; (8008790 <__i2b+0x24>)
 800877c:	4805      	ldr	r0, [pc, #20]	; (8008794 <__i2b+0x28>)
 800877e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008782:	f000 fd35 	bl	80091f0 <__assert_func>
 8008786:	2301      	movs	r3, #1
 8008788:	6144      	str	r4, [r0, #20]
 800878a:	6103      	str	r3, [r0, #16]
 800878c:	bd10      	pop	{r4, pc}
 800878e:	bf00      	nop
 8008790:	08009623 	.word	0x08009623
 8008794:	08009694 	.word	0x08009694

08008798 <__multiply>:
 8008798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800879c:	4691      	mov	r9, r2
 800879e:	690a      	ldr	r2, [r1, #16]
 80087a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	bfb8      	it	lt
 80087a8:	460b      	movlt	r3, r1
 80087aa:	460c      	mov	r4, r1
 80087ac:	bfbc      	itt	lt
 80087ae:	464c      	movlt	r4, r9
 80087b0:	4699      	movlt	r9, r3
 80087b2:	6927      	ldr	r7, [r4, #16]
 80087b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80087b8:	68a3      	ldr	r3, [r4, #8]
 80087ba:	6861      	ldr	r1, [r4, #4]
 80087bc:	eb07 060a 	add.w	r6, r7, sl
 80087c0:	42b3      	cmp	r3, r6
 80087c2:	b085      	sub	sp, #20
 80087c4:	bfb8      	it	lt
 80087c6:	3101      	addlt	r1, #1
 80087c8:	f7ff fed8 	bl	800857c <_Balloc>
 80087cc:	b930      	cbnz	r0, 80087dc <__multiply+0x44>
 80087ce:	4602      	mov	r2, r0
 80087d0:	4b44      	ldr	r3, [pc, #272]	; (80088e4 <__multiply+0x14c>)
 80087d2:	4845      	ldr	r0, [pc, #276]	; (80088e8 <__multiply+0x150>)
 80087d4:	f240 115d 	movw	r1, #349	; 0x15d
 80087d8:	f000 fd0a 	bl	80091f0 <__assert_func>
 80087dc:	f100 0514 	add.w	r5, r0, #20
 80087e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80087e4:	462b      	mov	r3, r5
 80087e6:	2200      	movs	r2, #0
 80087e8:	4543      	cmp	r3, r8
 80087ea:	d321      	bcc.n	8008830 <__multiply+0x98>
 80087ec:	f104 0314 	add.w	r3, r4, #20
 80087f0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80087f4:	f109 0314 	add.w	r3, r9, #20
 80087f8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80087fc:	9202      	str	r2, [sp, #8]
 80087fe:	1b3a      	subs	r2, r7, r4
 8008800:	3a15      	subs	r2, #21
 8008802:	f022 0203 	bic.w	r2, r2, #3
 8008806:	3204      	adds	r2, #4
 8008808:	f104 0115 	add.w	r1, r4, #21
 800880c:	428f      	cmp	r7, r1
 800880e:	bf38      	it	cc
 8008810:	2204      	movcc	r2, #4
 8008812:	9201      	str	r2, [sp, #4]
 8008814:	9a02      	ldr	r2, [sp, #8]
 8008816:	9303      	str	r3, [sp, #12]
 8008818:	429a      	cmp	r2, r3
 800881a:	d80c      	bhi.n	8008836 <__multiply+0x9e>
 800881c:	2e00      	cmp	r6, #0
 800881e:	dd03      	ble.n	8008828 <__multiply+0x90>
 8008820:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008824:	2b00      	cmp	r3, #0
 8008826:	d05a      	beq.n	80088de <__multiply+0x146>
 8008828:	6106      	str	r6, [r0, #16]
 800882a:	b005      	add	sp, #20
 800882c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008830:	f843 2b04 	str.w	r2, [r3], #4
 8008834:	e7d8      	b.n	80087e8 <__multiply+0x50>
 8008836:	f8b3 a000 	ldrh.w	sl, [r3]
 800883a:	f1ba 0f00 	cmp.w	sl, #0
 800883e:	d024      	beq.n	800888a <__multiply+0xf2>
 8008840:	f104 0e14 	add.w	lr, r4, #20
 8008844:	46a9      	mov	r9, r5
 8008846:	f04f 0c00 	mov.w	ip, #0
 800884a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800884e:	f8d9 1000 	ldr.w	r1, [r9]
 8008852:	fa1f fb82 	uxth.w	fp, r2
 8008856:	b289      	uxth	r1, r1
 8008858:	fb0a 110b 	mla	r1, sl, fp, r1
 800885c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008860:	f8d9 2000 	ldr.w	r2, [r9]
 8008864:	4461      	add	r1, ip
 8008866:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800886a:	fb0a c20b 	mla	r2, sl, fp, ip
 800886e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008872:	b289      	uxth	r1, r1
 8008874:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008878:	4577      	cmp	r7, lr
 800887a:	f849 1b04 	str.w	r1, [r9], #4
 800887e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008882:	d8e2      	bhi.n	800884a <__multiply+0xb2>
 8008884:	9a01      	ldr	r2, [sp, #4]
 8008886:	f845 c002 	str.w	ip, [r5, r2]
 800888a:	9a03      	ldr	r2, [sp, #12]
 800888c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008890:	3304      	adds	r3, #4
 8008892:	f1b9 0f00 	cmp.w	r9, #0
 8008896:	d020      	beq.n	80088da <__multiply+0x142>
 8008898:	6829      	ldr	r1, [r5, #0]
 800889a:	f104 0c14 	add.w	ip, r4, #20
 800889e:	46ae      	mov	lr, r5
 80088a0:	f04f 0a00 	mov.w	sl, #0
 80088a4:	f8bc b000 	ldrh.w	fp, [ip]
 80088a8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80088ac:	fb09 220b 	mla	r2, r9, fp, r2
 80088b0:	4492      	add	sl, r2
 80088b2:	b289      	uxth	r1, r1
 80088b4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80088b8:	f84e 1b04 	str.w	r1, [lr], #4
 80088bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80088c0:	f8be 1000 	ldrh.w	r1, [lr]
 80088c4:	0c12      	lsrs	r2, r2, #16
 80088c6:	fb09 1102 	mla	r1, r9, r2, r1
 80088ca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80088ce:	4567      	cmp	r7, ip
 80088d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80088d4:	d8e6      	bhi.n	80088a4 <__multiply+0x10c>
 80088d6:	9a01      	ldr	r2, [sp, #4]
 80088d8:	50a9      	str	r1, [r5, r2]
 80088da:	3504      	adds	r5, #4
 80088dc:	e79a      	b.n	8008814 <__multiply+0x7c>
 80088de:	3e01      	subs	r6, #1
 80088e0:	e79c      	b.n	800881c <__multiply+0x84>
 80088e2:	bf00      	nop
 80088e4:	08009623 	.word	0x08009623
 80088e8:	08009694 	.word	0x08009694

080088ec <__pow5mult>:
 80088ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088f0:	4615      	mov	r5, r2
 80088f2:	f012 0203 	ands.w	r2, r2, #3
 80088f6:	4606      	mov	r6, r0
 80088f8:	460f      	mov	r7, r1
 80088fa:	d007      	beq.n	800890c <__pow5mult+0x20>
 80088fc:	4c25      	ldr	r4, [pc, #148]	; (8008994 <__pow5mult+0xa8>)
 80088fe:	3a01      	subs	r2, #1
 8008900:	2300      	movs	r3, #0
 8008902:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008906:	f7ff fe9b 	bl	8008640 <__multadd>
 800890a:	4607      	mov	r7, r0
 800890c:	10ad      	asrs	r5, r5, #2
 800890e:	d03d      	beq.n	800898c <__pow5mult+0xa0>
 8008910:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008912:	b97c      	cbnz	r4, 8008934 <__pow5mult+0x48>
 8008914:	2010      	movs	r0, #16
 8008916:	f7ff fe29 	bl	800856c <malloc>
 800891a:	4602      	mov	r2, r0
 800891c:	6270      	str	r0, [r6, #36]	; 0x24
 800891e:	b928      	cbnz	r0, 800892c <__pow5mult+0x40>
 8008920:	4b1d      	ldr	r3, [pc, #116]	; (8008998 <__pow5mult+0xac>)
 8008922:	481e      	ldr	r0, [pc, #120]	; (800899c <__pow5mult+0xb0>)
 8008924:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008928:	f000 fc62 	bl	80091f0 <__assert_func>
 800892c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008930:	6004      	str	r4, [r0, #0]
 8008932:	60c4      	str	r4, [r0, #12]
 8008934:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008938:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800893c:	b94c      	cbnz	r4, 8008952 <__pow5mult+0x66>
 800893e:	f240 2171 	movw	r1, #625	; 0x271
 8008942:	4630      	mov	r0, r6
 8008944:	f7ff ff12 	bl	800876c <__i2b>
 8008948:	2300      	movs	r3, #0
 800894a:	f8c8 0008 	str.w	r0, [r8, #8]
 800894e:	4604      	mov	r4, r0
 8008950:	6003      	str	r3, [r0, #0]
 8008952:	f04f 0900 	mov.w	r9, #0
 8008956:	07eb      	lsls	r3, r5, #31
 8008958:	d50a      	bpl.n	8008970 <__pow5mult+0x84>
 800895a:	4639      	mov	r1, r7
 800895c:	4622      	mov	r2, r4
 800895e:	4630      	mov	r0, r6
 8008960:	f7ff ff1a 	bl	8008798 <__multiply>
 8008964:	4639      	mov	r1, r7
 8008966:	4680      	mov	r8, r0
 8008968:	4630      	mov	r0, r6
 800896a:	f7ff fe47 	bl	80085fc <_Bfree>
 800896e:	4647      	mov	r7, r8
 8008970:	106d      	asrs	r5, r5, #1
 8008972:	d00b      	beq.n	800898c <__pow5mult+0xa0>
 8008974:	6820      	ldr	r0, [r4, #0]
 8008976:	b938      	cbnz	r0, 8008988 <__pow5mult+0x9c>
 8008978:	4622      	mov	r2, r4
 800897a:	4621      	mov	r1, r4
 800897c:	4630      	mov	r0, r6
 800897e:	f7ff ff0b 	bl	8008798 <__multiply>
 8008982:	6020      	str	r0, [r4, #0]
 8008984:	f8c0 9000 	str.w	r9, [r0]
 8008988:	4604      	mov	r4, r0
 800898a:	e7e4      	b.n	8008956 <__pow5mult+0x6a>
 800898c:	4638      	mov	r0, r7
 800898e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008992:	bf00      	nop
 8008994:	080097e0 	.word	0x080097e0
 8008998:	080095b1 	.word	0x080095b1
 800899c:	08009694 	.word	0x08009694

080089a0 <__lshift>:
 80089a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a4:	460c      	mov	r4, r1
 80089a6:	6849      	ldr	r1, [r1, #4]
 80089a8:	6923      	ldr	r3, [r4, #16]
 80089aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80089ae:	68a3      	ldr	r3, [r4, #8]
 80089b0:	4607      	mov	r7, r0
 80089b2:	4691      	mov	r9, r2
 80089b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089b8:	f108 0601 	add.w	r6, r8, #1
 80089bc:	42b3      	cmp	r3, r6
 80089be:	db0b      	blt.n	80089d8 <__lshift+0x38>
 80089c0:	4638      	mov	r0, r7
 80089c2:	f7ff fddb 	bl	800857c <_Balloc>
 80089c6:	4605      	mov	r5, r0
 80089c8:	b948      	cbnz	r0, 80089de <__lshift+0x3e>
 80089ca:	4602      	mov	r2, r0
 80089cc:	4b2a      	ldr	r3, [pc, #168]	; (8008a78 <__lshift+0xd8>)
 80089ce:	482b      	ldr	r0, [pc, #172]	; (8008a7c <__lshift+0xdc>)
 80089d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80089d4:	f000 fc0c 	bl	80091f0 <__assert_func>
 80089d8:	3101      	adds	r1, #1
 80089da:	005b      	lsls	r3, r3, #1
 80089dc:	e7ee      	b.n	80089bc <__lshift+0x1c>
 80089de:	2300      	movs	r3, #0
 80089e0:	f100 0114 	add.w	r1, r0, #20
 80089e4:	f100 0210 	add.w	r2, r0, #16
 80089e8:	4618      	mov	r0, r3
 80089ea:	4553      	cmp	r3, sl
 80089ec:	db37      	blt.n	8008a5e <__lshift+0xbe>
 80089ee:	6920      	ldr	r0, [r4, #16]
 80089f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089f4:	f104 0314 	add.w	r3, r4, #20
 80089f8:	f019 091f 	ands.w	r9, r9, #31
 80089fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008a00:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008a04:	d02f      	beq.n	8008a66 <__lshift+0xc6>
 8008a06:	f1c9 0e20 	rsb	lr, r9, #32
 8008a0a:	468a      	mov	sl, r1
 8008a0c:	f04f 0c00 	mov.w	ip, #0
 8008a10:	681a      	ldr	r2, [r3, #0]
 8008a12:	fa02 f209 	lsl.w	r2, r2, r9
 8008a16:	ea42 020c 	orr.w	r2, r2, ip
 8008a1a:	f84a 2b04 	str.w	r2, [sl], #4
 8008a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a22:	4298      	cmp	r0, r3
 8008a24:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008a28:	d8f2      	bhi.n	8008a10 <__lshift+0x70>
 8008a2a:	1b03      	subs	r3, r0, r4
 8008a2c:	3b15      	subs	r3, #21
 8008a2e:	f023 0303 	bic.w	r3, r3, #3
 8008a32:	3304      	adds	r3, #4
 8008a34:	f104 0215 	add.w	r2, r4, #21
 8008a38:	4290      	cmp	r0, r2
 8008a3a:	bf38      	it	cc
 8008a3c:	2304      	movcc	r3, #4
 8008a3e:	f841 c003 	str.w	ip, [r1, r3]
 8008a42:	f1bc 0f00 	cmp.w	ip, #0
 8008a46:	d001      	beq.n	8008a4c <__lshift+0xac>
 8008a48:	f108 0602 	add.w	r6, r8, #2
 8008a4c:	3e01      	subs	r6, #1
 8008a4e:	4638      	mov	r0, r7
 8008a50:	612e      	str	r6, [r5, #16]
 8008a52:	4621      	mov	r1, r4
 8008a54:	f7ff fdd2 	bl	80085fc <_Bfree>
 8008a58:	4628      	mov	r0, r5
 8008a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a62:	3301      	adds	r3, #1
 8008a64:	e7c1      	b.n	80089ea <__lshift+0x4a>
 8008a66:	3904      	subs	r1, #4
 8008a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a70:	4298      	cmp	r0, r3
 8008a72:	d8f9      	bhi.n	8008a68 <__lshift+0xc8>
 8008a74:	e7ea      	b.n	8008a4c <__lshift+0xac>
 8008a76:	bf00      	nop
 8008a78:	08009623 	.word	0x08009623
 8008a7c:	08009694 	.word	0x08009694

08008a80 <__mcmp>:
 8008a80:	b530      	push	{r4, r5, lr}
 8008a82:	6902      	ldr	r2, [r0, #16]
 8008a84:	690c      	ldr	r4, [r1, #16]
 8008a86:	1b12      	subs	r2, r2, r4
 8008a88:	d10e      	bne.n	8008aa8 <__mcmp+0x28>
 8008a8a:	f100 0314 	add.w	r3, r0, #20
 8008a8e:	3114      	adds	r1, #20
 8008a90:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a94:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a98:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a9c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008aa0:	42a5      	cmp	r5, r4
 8008aa2:	d003      	beq.n	8008aac <__mcmp+0x2c>
 8008aa4:	d305      	bcc.n	8008ab2 <__mcmp+0x32>
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	4610      	mov	r0, r2
 8008aaa:	bd30      	pop	{r4, r5, pc}
 8008aac:	4283      	cmp	r3, r0
 8008aae:	d3f3      	bcc.n	8008a98 <__mcmp+0x18>
 8008ab0:	e7fa      	b.n	8008aa8 <__mcmp+0x28>
 8008ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ab6:	e7f7      	b.n	8008aa8 <__mcmp+0x28>

08008ab8 <__mdiff>:
 8008ab8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008abc:	460c      	mov	r4, r1
 8008abe:	4606      	mov	r6, r0
 8008ac0:	4611      	mov	r1, r2
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	4690      	mov	r8, r2
 8008ac6:	f7ff ffdb 	bl	8008a80 <__mcmp>
 8008aca:	1e05      	subs	r5, r0, #0
 8008acc:	d110      	bne.n	8008af0 <__mdiff+0x38>
 8008ace:	4629      	mov	r1, r5
 8008ad0:	4630      	mov	r0, r6
 8008ad2:	f7ff fd53 	bl	800857c <_Balloc>
 8008ad6:	b930      	cbnz	r0, 8008ae6 <__mdiff+0x2e>
 8008ad8:	4b3a      	ldr	r3, [pc, #232]	; (8008bc4 <__mdiff+0x10c>)
 8008ada:	4602      	mov	r2, r0
 8008adc:	f240 2132 	movw	r1, #562	; 0x232
 8008ae0:	4839      	ldr	r0, [pc, #228]	; (8008bc8 <__mdiff+0x110>)
 8008ae2:	f000 fb85 	bl	80091f0 <__assert_func>
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008aec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af0:	bfa4      	itt	ge
 8008af2:	4643      	movge	r3, r8
 8008af4:	46a0      	movge	r8, r4
 8008af6:	4630      	mov	r0, r6
 8008af8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008afc:	bfa6      	itte	ge
 8008afe:	461c      	movge	r4, r3
 8008b00:	2500      	movge	r5, #0
 8008b02:	2501      	movlt	r5, #1
 8008b04:	f7ff fd3a 	bl	800857c <_Balloc>
 8008b08:	b920      	cbnz	r0, 8008b14 <__mdiff+0x5c>
 8008b0a:	4b2e      	ldr	r3, [pc, #184]	; (8008bc4 <__mdiff+0x10c>)
 8008b0c:	4602      	mov	r2, r0
 8008b0e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008b12:	e7e5      	b.n	8008ae0 <__mdiff+0x28>
 8008b14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008b18:	6926      	ldr	r6, [r4, #16]
 8008b1a:	60c5      	str	r5, [r0, #12]
 8008b1c:	f104 0914 	add.w	r9, r4, #20
 8008b20:	f108 0514 	add.w	r5, r8, #20
 8008b24:	f100 0e14 	add.w	lr, r0, #20
 8008b28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008b2c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008b30:	f108 0210 	add.w	r2, r8, #16
 8008b34:	46f2      	mov	sl, lr
 8008b36:	2100      	movs	r1, #0
 8008b38:	f859 3b04 	ldr.w	r3, [r9], #4
 8008b3c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008b40:	fa1f f883 	uxth.w	r8, r3
 8008b44:	fa11 f18b 	uxtah	r1, r1, fp
 8008b48:	0c1b      	lsrs	r3, r3, #16
 8008b4a:	eba1 0808 	sub.w	r8, r1, r8
 8008b4e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008b52:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008b56:	fa1f f888 	uxth.w	r8, r8
 8008b5a:	1419      	asrs	r1, r3, #16
 8008b5c:	454e      	cmp	r6, r9
 8008b5e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008b62:	f84a 3b04 	str.w	r3, [sl], #4
 8008b66:	d8e7      	bhi.n	8008b38 <__mdiff+0x80>
 8008b68:	1b33      	subs	r3, r6, r4
 8008b6a:	3b15      	subs	r3, #21
 8008b6c:	f023 0303 	bic.w	r3, r3, #3
 8008b70:	3304      	adds	r3, #4
 8008b72:	3415      	adds	r4, #21
 8008b74:	42a6      	cmp	r6, r4
 8008b76:	bf38      	it	cc
 8008b78:	2304      	movcc	r3, #4
 8008b7a:	441d      	add	r5, r3
 8008b7c:	4473      	add	r3, lr
 8008b7e:	469e      	mov	lr, r3
 8008b80:	462e      	mov	r6, r5
 8008b82:	4566      	cmp	r6, ip
 8008b84:	d30e      	bcc.n	8008ba4 <__mdiff+0xec>
 8008b86:	f10c 0203 	add.w	r2, ip, #3
 8008b8a:	1b52      	subs	r2, r2, r5
 8008b8c:	f022 0203 	bic.w	r2, r2, #3
 8008b90:	3d03      	subs	r5, #3
 8008b92:	45ac      	cmp	ip, r5
 8008b94:	bf38      	it	cc
 8008b96:	2200      	movcc	r2, #0
 8008b98:	441a      	add	r2, r3
 8008b9a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008b9e:	b17b      	cbz	r3, 8008bc0 <__mdiff+0x108>
 8008ba0:	6107      	str	r7, [r0, #16]
 8008ba2:	e7a3      	b.n	8008aec <__mdiff+0x34>
 8008ba4:	f856 8b04 	ldr.w	r8, [r6], #4
 8008ba8:	fa11 f288 	uxtah	r2, r1, r8
 8008bac:	1414      	asrs	r4, r2, #16
 8008bae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008bb2:	b292      	uxth	r2, r2
 8008bb4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008bb8:	f84e 2b04 	str.w	r2, [lr], #4
 8008bbc:	1421      	asrs	r1, r4, #16
 8008bbe:	e7e0      	b.n	8008b82 <__mdiff+0xca>
 8008bc0:	3f01      	subs	r7, #1
 8008bc2:	e7ea      	b.n	8008b9a <__mdiff+0xe2>
 8008bc4:	08009623 	.word	0x08009623
 8008bc8:	08009694 	.word	0x08009694

08008bcc <__d2b>:
 8008bcc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008bd0:	4689      	mov	r9, r1
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	ec57 6b10 	vmov	r6, r7, d0
 8008bd8:	4690      	mov	r8, r2
 8008bda:	f7ff fccf 	bl	800857c <_Balloc>
 8008bde:	4604      	mov	r4, r0
 8008be0:	b930      	cbnz	r0, 8008bf0 <__d2b+0x24>
 8008be2:	4602      	mov	r2, r0
 8008be4:	4b25      	ldr	r3, [pc, #148]	; (8008c7c <__d2b+0xb0>)
 8008be6:	4826      	ldr	r0, [pc, #152]	; (8008c80 <__d2b+0xb4>)
 8008be8:	f240 310a 	movw	r1, #778	; 0x30a
 8008bec:	f000 fb00 	bl	80091f0 <__assert_func>
 8008bf0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008bf4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008bf8:	bb35      	cbnz	r5, 8008c48 <__d2b+0x7c>
 8008bfa:	2e00      	cmp	r6, #0
 8008bfc:	9301      	str	r3, [sp, #4]
 8008bfe:	d028      	beq.n	8008c52 <__d2b+0x86>
 8008c00:	4668      	mov	r0, sp
 8008c02:	9600      	str	r6, [sp, #0]
 8008c04:	f7ff fd82 	bl	800870c <__lo0bits>
 8008c08:	9900      	ldr	r1, [sp, #0]
 8008c0a:	b300      	cbz	r0, 8008c4e <__d2b+0x82>
 8008c0c:	9a01      	ldr	r2, [sp, #4]
 8008c0e:	f1c0 0320 	rsb	r3, r0, #32
 8008c12:	fa02 f303 	lsl.w	r3, r2, r3
 8008c16:	430b      	orrs	r3, r1
 8008c18:	40c2      	lsrs	r2, r0
 8008c1a:	6163      	str	r3, [r4, #20]
 8008c1c:	9201      	str	r2, [sp, #4]
 8008c1e:	9b01      	ldr	r3, [sp, #4]
 8008c20:	61a3      	str	r3, [r4, #24]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	bf14      	ite	ne
 8008c26:	2202      	movne	r2, #2
 8008c28:	2201      	moveq	r2, #1
 8008c2a:	6122      	str	r2, [r4, #16]
 8008c2c:	b1d5      	cbz	r5, 8008c64 <__d2b+0x98>
 8008c2e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008c32:	4405      	add	r5, r0
 8008c34:	f8c9 5000 	str.w	r5, [r9]
 8008c38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008c3c:	f8c8 0000 	str.w	r0, [r8]
 8008c40:	4620      	mov	r0, r4
 8008c42:	b003      	add	sp, #12
 8008c44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008c48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c4c:	e7d5      	b.n	8008bfa <__d2b+0x2e>
 8008c4e:	6161      	str	r1, [r4, #20]
 8008c50:	e7e5      	b.n	8008c1e <__d2b+0x52>
 8008c52:	a801      	add	r0, sp, #4
 8008c54:	f7ff fd5a 	bl	800870c <__lo0bits>
 8008c58:	9b01      	ldr	r3, [sp, #4]
 8008c5a:	6163      	str	r3, [r4, #20]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	6122      	str	r2, [r4, #16]
 8008c60:	3020      	adds	r0, #32
 8008c62:	e7e3      	b.n	8008c2c <__d2b+0x60>
 8008c64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008c68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008c6c:	f8c9 0000 	str.w	r0, [r9]
 8008c70:	6918      	ldr	r0, [r3, #16]
 8008c72:	f7ff fd2b 	bl	80086cc <__hi0bits>
 8008c76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008c7a:	e7df      	b.n	8008c3c <__d2b+0x70>
 8008c7c:	08009623 	.word	0x08009623
 8008c80:	08009694 	.word	0x08009694

08008c84 <_calloc_r>:
 8008c84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c86:	fba1 2402 	umull	r2, r4, r1, r2
 8008c8a:	b94c      	cbnz	r4, 8008ca0 <_calloc_r+0x1c>
 8008c8c:	4611      	mov	r1, r2
 8008c8e:	9201      	str	r2, [sp, #4]
 8008c90:	f000 f87a 	bl	8008d88 <_malloc_r>
 8008c94:	9a01      	ldr	r2, [sp, #4]
 8008c96:	4605      	mov	r5, r0
 8008c98:	b930      	cbnz	r0, 8008ca8 <_calloc_r+0x24>
 8008c9a:	4628      	mov	r0, r5
 8008c9c:	b003      	add	sp, #12
 8008c9e:	bd30      	pop	{r4, r5, pc}
 8008ca0:	220c      	movs	r2, #12
 8008ca2:	6002      	str	r2, [r0, #0]
 8008ca4:	2500      	movs	r5, #0
 8008ca6:	e7f8      	b.n	8008c9a <_calloc_r+0x16>
 8008ca8:	4621      	mov	r1, r4
 8008caa:	f7fd fdff 	bl	80068ac <memset>
 8008cae:	e7f4      	b.n	8008c9a <_calloc_r+0x16>

08008cb0 <_free_r>:
 8008cb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cb2:	2900      	cmp	r1, #0
 8008cb4:	d044      	beq.n	8008d40 <_free_r+0x90>
 8008cb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cba:	9001      	str	r0, [sp, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	f1a1 0404 	sub.w	r4, r1, #4
 8008cc2:	bfb8      	it	lt
 8008cc4:	18e4      	addlt	r4, r4, r3
 8008cc6:	f000 fb19 	bl	80092fc <__malloc_lock>
 8008cca:	4a1e      	ldr	r2, [pc, #120]	; (8008d44 <_free_r+0x94>)
 8008ccc:	9801      	ldr	r0, [sp, #4]
 8008cce:	6813      	ldr	r3, [r2, #0]
 8008cd0:	b933      	cbnz	r3, 8008ce0 <_free_r+0x30>
 8008cd2:	6063      	str	r3, [r4, #4]
 8008cd4:	6014      	str	r4, [r2, #0]
 8008cd6:	b003      	add	sp, #12
 8008cd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008cdc:	f000 bb14 	b.w	8009308 <__malloc_unlock>
 8008ce0:	42a3      	cmp	r3, r4
 8008ce2:	d908      	bls.n	8008cf6 <_free_r+0x46>
 8008ce4:	6825      	ldr	r5, [r4, #0]
 8008ce6:	1961      	adds	r1, r4, r5
 8008ce8:	428b      	cmp	r3, r1
 8008cea:	bf01      	itttt	eq
 8008cec:	6819      	ldreq	r1, [r3, #0]
 8008cee:	685b      	ldreq	r3, [r3, #4]
 8008cf0:	1949      	addeq	r1, r1, r5
 8008cf2:	6021      	streq	r1, [r4, #0]
 8008cf4:	e7ed      	b.n	8008cd2 <_free_r+0x22>
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	b10b      	cbz	r3, 8008d00 <_free_r+0x50>
 8008cfc:	42a3      	cmp	r3, r4
 8008cfe:	d9fa      	bls.n	8008cf6 <_free_r+0x46>
 8008d00:	6811      	ldr	r1, [r2, #0]
 8008d02:	1855      	adds	r5, r2, r1
 8008d04:	42a5      	cmp	r5, r4
 8008d06:	d10b      	bne.n	8008d20 <_free_r+0x70>
 8008d08:	6824      	ldr	r4, [r4, #0]
 8008d0a:	4421      	add	r1, r4
 8008d0c:	1854      	adds	r4, r2, r1
 8008d0e:	42a3      	cmp	r3, r4
 8008d10:	6011      	str	r1, [r2, #0]
 8008d12:	d1e0      	bne.n	8008cd6 <_free_r+0x26>
 8008d14:	681c      	ldr	r4, [r3, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	6053      	str	r3, [r2, #4]
 8008d1a:	4421      	add	r1, r4
 8008d1c:	6011      	str	r1, [r2, #0]
 8008d1e:	e7da      	b.n	8008cd6 <_free_r+0x26>
 8008d20:	d902      	bls.n	8008d28 <_free_r+0x78>
 8008d22:	230c      	movs	r3, #12
 8008d24:	6003      	str	r3, [r0, #0]
 8008d26:	e7d6      	b.n	8008cd6 <_free_r+0x26>
 8008d28:	6825      	ldr	r5, [r4, #0]
 8008d2a:	1961      	adds	r1, r4, r5
 8008d2c:	428b      	cmp	r3, r1
 8008d2e:	bf04      	itt	eq
 8008d30:	6819      	ldreq	r1, [r3, #0]
 8008d32:	685b      	ldreq	r3, [r3, #4]
 8008d34:	6063      	str	r3, [r4, #4]
 8008d36:	bf04      	itt	eq
 8008d38:	1949      	addeq	r1, r1, r5
 8008d3a:	6021      	streq	r1, [r4, #0]
 8008d3c:	6054      	str	r4, [r2, #4]
 8008d3e:	e7ca      	b.n	8008cd6 <_free_r+0x26>
 8008d40:	b003      	add	sp, #12
 8008d42:	bd30      	pop	{r4, r5, pc}
 8008d44:	20004bec 	.word	0x20004bec

08008d48 <sbrk_aligned>:
 8008d48:	b570      	push	{r4, r5, r6, lr}
 8008d4a:	4e0e      	ldr	r6, [pc, #56]	; (8008d84 <sbrk_aligned+0x3c>)
 8008d4c:	460c      	mov	r4, r1
 8008d4e:	6831      	ldr	r1, [r6, #0]
 8008d50:	4605      	mov	r5, r0
 8008d52:	b911      	cbnz	r1, 8008d5a <sbrk_aligned+0x12>
 8008d54:	f000 f9e6 	bl	8009124 <_sbrk_r>
 8008d58:	6030      	str	r0, [r6, #0]
 8008d5a:	4621      	mov	r1, r4
 8008d5c:	4628      	mov	r0, r5
 8008d5e:	f000 f9e1 	bl	8009124 <_sbrk_r>
 8008d62:	1c43      	adds	r3, r0, #1
 8008d64:	d00a      	beq.n	8008d7c <sbrk_aligned+0x34>
 8008d66:	1cc4      	adds	r4, r0, #3
 8008d68:	f024 0403 	bic.w	r4, r4, #3
 8008d6c:	42a0      	cmp	r0, r4
 8008d6e:	d007      	beq.n	8008d80 <sbrk_aligned+0x38>
 8008d70:	1a21      	subs	r1, r4, r0
 8008d72:	4628      	mov	r0, r5
 8008d74:	f000 f9d6 	bl	8009124 <_sbrk_r>
 8008d78:	3001      	adds	r0, #1
 8008d7a:	d101      	bne.n	8008d80 <sbrk_aligned+0x38>
 8008d7c:	f04f 34ff 	mov.w	r4, #4294967295
 8008d80:	4620      	mov	r0, r4
 8008d82:	bd70      	pop	{r4, r5, r6, pc}
 8008d84:	20004bf0 	.word	0x20004bf0

08008d88 <_malloc_r>:
 8008d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d8c:	1ccd      	adds	r5, r1, #3
 8008d8e:	f025 0503 	bic.w	r5, r5, #3
 8008d92:	3508      	adds	r5, #8
 8008d94:	2d0c      	cmp	r5, #12
 8008d96:	bf38      	it	cc
 8008d98:	250c      	movcc	r5, #12
 8008d9a:	2d00      	cmp	r5, #0
 8008d9c:	4607      	mov	r7, r0
 8008d9e:	db01      	blt.n	8008da4 <_malloc_r+0x1c>
 8008da0:	42a9      	cmp	r1, r5
 8008da2:	d905      	bls.n	8008db0 <_malloc_r+0x28>
 8008da4:	230c      	movs	r3, #12
 8008da6:	603b      	str	r3, [r7, #0]
 8008da8:	2600      	movs	r6, #0
 8008daa:	4630      	mov	r0, r6
 8008dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008db0:	4e2e      	ldr	r6, [pc, #184]	; (8008e6c <_malloc_r+0xe4>)
 8008db2:	f000 faa3 	bl	80092fc <__malloc_lock>
 8008db6:	6833      	ldr	r3, [r6, #0]
 8008db8:	461c      	mov	r4, r3
 8008dba:	bb34      	cbnz	r4, 8008e0a <_malloc_r+0x82>
 8008dbc:	4629      	mov	r1, r5
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f7ff ffc2 	bl	8008d48 <sbrk_aligned>
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	d14d      	bne.n	8008e66 <_malloc_r+0xde>
 8008dca:	6834      	ldr	r4, [r6, #0]
 8008dcc:	4626      	mov	r6, r4
 8008dce:	2e00      	cmp	r6, #0
 8008dd0:	d140      	bne.n	8008e54 <_malloc_r+0xcc>
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	4631      	mov	r1, r6
 8008dd6:	4638      	mov	r0, r7
 8008dd8:	eb04 0803 	add.w	r8, r4, r3
 8008ddc:	f000 f9a2 	bl	8009124 <_sbrk_r>
 8008de0:	4580      	cmp	r8, r0
 8008de2:	d13a      	bne.n	8008e5a <_malloc_r+0xd2>
 8008de4:	6821      	ldr	r1, [r4, #0]
 8008de6:	3503      	adds	r5, #3
 8008de8:	1a6d      	subs	r5, r5, r1
 8008dea:	f025 0503 	bic.w	r5, r5, #3
 8008dee:	3508      	adds	r5, #8
 8008df0:	2d0c      	cmp	r5, #12
 8008df2:	bf38      	it	cc
 8008df4:	250c      	movcc	r5, #12
 8008df6:	4629      	mov	r1, r5
 8008df8:	4638      	mov	r0, r7
 8008dfa:	f7ff ffa5 	bl	8008d48 <sbrk_aligned>
 8008dfe:	3001      	adds	r0, #1
 8008e00:	d02b      	beq.n	8008e5a <_malloc_r+0xd2>
 8008e02:	6823      	ldr	r3, [r4, #0]
 8008e04:	442b      	add	r3, r5
 8008e06:	6023      	str	r3, [r4, #0]
 8008e08:	e00e      	b.n	8008e28 <_malloc_r+0xa0>
 8008e0a:	6822      	ldr	r2, [r4, #0]
 8008e0c:	1b52      	subs	r2, r2, r5
 8008e0e:	d41e      	bmi.n	8008e4e <_malloc_r+0xc6>
 8008e10:	2a0b      	cmp	r2, #11
 8008e12:	d916      	bls.n	8008e42 <_malloc_r+0xba>
 8008e14:	1961      	adds	r1, r4, r5
 8008e16:	42a3      	cmp	r3, r4
 8008e18:	6025      	str	r5, [r4, #0]
 8008e1a:	bf18      	it	ne
 8008e1c:	6059      	strne	r1, [r3, #4]
 8008e1e:	6863      	ldr	r3, [r4, #4]
 8008e20:	bf08      	it	eq
 8008e22:	6031      	streq	r1, [r6, #0]
 8008e24:	5162      	str	r2, [r4, r5]
 8008e26:	604b      	str	r3, [r1, #4]
 8008e28:	4638      	mov	r0, r7
 8008e2a:	f104 060b 	add.w	r6, r4, #11
 8008e2e:	f000 fa6b 	bl	8009308 <__malloc_unlock>
 8008e32:	f026 0607 	bic.w	r6, r6, #7
 8008e36:	1d23      	adds	r3, r4, #4
 8008e38:	1af2      	subs	r2, r6, r3
 8008e3a:	d0b6      	beq.n	8008daa <_malloc_r+0x22>
 8008e3c:	1b9b      	subs	r3, r3, r6
 8008e3e:	50a3      	str	r3, [r4, r2]
 8008e40:	e7b3      	b.n	8008daa <_malloc_r+0x22>
 8008e42:	6862      	ldr	r2, [r4, #4]
 8008e44:	42a3      	cmp	r3, r4
 8008e46:	bf0c      	ite	eq
 8008e48:	6032      	streq	r2, [r6, #0]
 8008e4a:	605a      	strne	r2, [r3, #4]
 8008e4c:	e7ec      	b.n	8008e28 <_malloc_r+0xa0>
 8008e4e:	4623      	mov	r3, r4
 8008e50:	6864      	ldr	r4, [r4, #4]
 8008e52:	e7b2      	b.n	8008dba <_malloc_r+0x32>
 8008e54:	4634      	mov	r4, r6
 8008e56:	6876      	ldr	r6, [r6, #4]
 8008e58:	e7b9      	b.n	8008dce <_malloc_r+0x46>
 8008e5a:	230c      	movs	r3, #12
 8008e5c:	603b      	str	r3, [r7, #0]
 8008e5e:	4638      	mov	r0, r7
 8008e60:	f000 fa52 	bl	8009308 <__malloc_unlock>
 8008e64:	e7a1      	b.n	8008daa <_malloc_r+0x22>
 8008e66:	6025      	str	r5, [r4, #0]
 8008e68:	e7de      	b.n	8008e28 <_malloc_r+0xa0>
 8008e6a:	bf00      	nop
 8008e6c:	20004bec 	.word	0x20004bec

08008e70 <__sfputc_r>:
 8008e70:	6893      	ldr	r3, [r2, #8]
 8008e72:	3b01      	subs	r3, #1
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	b410      	push	{r4}
 8008e78:	6093      	str	r3, [r2, #8]
 8008e7a:	da08      	bge.n	8008e8e <__sfputc_r+0x1e>
 8008e7c:	6994      	ldr	r4, [r2, #24]
 8008e7e:	42a3      	cmp	r3, r4
 8008e80:	db01      	blt.n	8008e86 <__sfputc_r+0x16>
 8008e82:	290a      	cmp	r1, #10
 8008e84:	d103      	bne.n	8008e8e <__sfputc_r+0x1e>
 8008e86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e8a:	f7fe ba0f 	b.w	80072ac <__swbuf_r>
 8008e8e:	6813      	ldr	r3, [r2, #0]
 8008e90:	1c58      	adds	r0, r3, #1
 8008e92:	6010      	str	r0, [r2, #0]
 8008e94:	7019      	strb	r1, [r3, #0]
 8008e96:	4608      	mov	r0, r1
 8008e98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <__sfputs_r>:
 8008e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea0:	4606      	mov	r6, r0
 8008ea2:	460f      	mov	r7, r1
 8008ea4:	4614      	mov	r4, r2
 8008ea6:	18d5      	adds	r5, r2, r3
 8008ea8:	42ac      	cmp	r4, r5
 8008eaa:	d101      	bne.n	8008eb0 <__sfputs_r+0x12>
 8008eac:	2000      	movs	r0, #0
 8008eae:	e007      	b.n	8008ec0 <__sfputs_r+0x22>
 8008eb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb4:	463a      	mov	r2, r7
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	f7ff ffda 	bl	8008e70 <__sfputc_r>
 8008ebc:	1c43      	adds	r3, r0, #1
 8008ebe:	d1f3      	bne.n	8008ea8 <__sfputs_r+0xa>
 8008ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ec4 <_vfiprintf_r>:
 8008ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec8:	460d      	mov	r5, r1
 8008eca:	b09d      	sub	sp, #116	; 0x74
 8008ecc:	4614      	mov	r4, r2
 8008ece:	4698      	mov	r8, r3
 8008ed0:	4606      	mov	r6, r0
 8008ed2:	b118      	cbz	r0, 8008edc <_vfiprintf_r+0x18>
 8008ed4:	6983      	ldr	r3, [r0, #24]
 8008ed6:	b90b      	cbnz	r3, 8008edc <_vfiprintf_r+0x18>
 8008ed8:	f7ff fa3e 	bl	8008358 <__sinit>
 8008edc:	4b89      	ldr	r3, [pc, #548]	; (8009104 <_vfiprintf_r+0x240>)
 8008ede:	429d      	cmp	r5, r3
 8008ee0:	d11b      	bne.n	8008f1a <_vfiprintf_r+0x56>
 8008ee2:	6875      	ldr	r5, [r6, #4]
 8008ee4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008ee6:	07d9      	lsls	r1, r3, #31
 8008ee8:	d405      	bmi.n	8008ef6 <_vfiprintf_r+0x32>
 8008eea:	89ab      	ldrh	r3, [r5, #12]
 8008eec:	059a      	lsls	r2, r3, #22
 8008eee:	d402      	bmi.n	8008ef6 <_vfiprintf_r+0x32>
 8008ef0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ef2:	f7ff fad4 	bl	800849e <__retarget_lock_acquire_recursive>
 8008ef6:	89ab      	ldrh	r3, [r5, #12]
 8008ef8:	071b      	lsls	r3, r3, #28
 8008efa:	d501      	bpl.n	8008f00 <_vfiprintf_r+0x3c>
 8008efc:	692b      	ldr	r3, [r5, #16]
 8008efe:	b9eb      	cbnz	r3, 8008f3c <_vfiprintf_r+0x78>
 8008f00:	4629      	mov	r1, r5
 8008f02:	4630      	mov	r0, r6
 8008f04:	f7fe fa24 	bl	8007350 <__swsetup_r>
 8008f08:	b1c0      	cbz	r0, 8008f3c <_vfiprintf_r+0x78>
 8008f0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f0c:	07dc      	lsls	r4, r3, #31
 8008f0e:	d50e      	bpl.n	8008f2e <_vfiprintf_r+0x6a>
 8008f10:	f04f 30ff 	mov.w	r0, #4294967295
 8008f14:	b01d      	add	sp, #116	; 0x74
 8008f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1a:	4b7b      	ldr	r3, [pc, #492]	; (8009108 <_vfiprintf_r+0x244>)
 8008f1c:	429d      	cmp	r5, r3
 8008f1e:	d101      	bne.n	8008f24 <_vfiprintf_r+0x60>
 8008f20:	68b5      	ldr	r5, [r6, #8]
 8008f22:	e7df      	b.n	8008ee4 <_vfiprintf_r+0x20>
 8008f24:	4b79      	ldr	r3, [pc, #484]	; (800910c <_vfiprintf_r+0x248>)
 8008f26:	429d      	cmp	r5, r3
 8008f28:	bf08      	it	eq
 8008f2a:	68f5      	ldreq	r5, [r6, #12]
 8008f2c:	e7da      	b.n	8008ee4 <_vfiprintf_r+0x20>
 8008f2e:	89ab      	ldrh	r3, [r5, #12]
 8008f30:	0598      	lsls	r0, r3, #22
 8008f32:	d4ed      	bmi.n	8008f10 <_vfiprintf_r+0x4c>
 8008f34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f36:	f7ff fab3 	bl	80084a0 <__retarget_lock_release_recursive>
 8008f3a:	e7e9      	b.n	8008f10 <_vfiprintf_r+0x4c>
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f40:	2320      	movs	r3, #32
 8008f42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f46:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f4a:	2330      	movs	r3, #48	; 0x30
 8008f4c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009110 <_vfiprintf_r+0x24c>
 8008f50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f54:	f04f 0901 	mov.w	r9, #1
 8008f58:	4623      	mov	r3, r4
 8008f5a:	469a      	mov	sl, r3
 8008f5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f60:	b10a      	cbz	r2, 8008f66 <_vfiprintf_r+0xa2>
 8008f62:	2a25      	cmp	r2, #37	; 0x25
 8008f64:	d1f9      	bne.n	8008f5a <_vfiprintf_r+0x96>
 8008f66:	ebba 0b04 	subs.w	fp, sl, r4
 8008f6a:	d00b      	beq.n	8008f84 <_vfiprintf_r+0xc0>
 8008f6c:	465b      	mov	r3, fp
 8008f6e:	4622      	mov	r2, r4
 8008f70:	4629      	mov	r1, r5
 8008f72:	4630      	mov	r0, r6
 8008f74:	f7ff ff93 	bl	8008e9e <__sfputs_r>
 8008f78:	3001      	adds	r0, #1
 8008f7a:	f000 80aa 	beq.w	80090d2 <_vfiprintf_r+0x20e>
 8008f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f80:	445a      	add	r2, fp
 8008f82:	9209      	str	r2, [sp, #36]	; 0x24
 8008f84:	f89a 3000 	ldrb.w	r3, [sl]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f000 80a2 	beq.w	80090d2 <_vfiprintf_r+0x20e>
 8008f8e:	2300      	movs	r3, #0
 8008f90:	f04f 32ff 	mov.w	r2, #4294967295
 8008f94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f98:	f10a 0a01 	add.w	sl, sl, #1
 8008f9c:	9304      	str	r3, [sp, #16]
 8008f9e:	9307      	str	r3, [sp, #28]
 8008fa0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fa4:	931a      	str	r3, [sp, #104]	; 0x68
 8008fa6:	4654      	mov	r4, sl
 8008fa8:	2205      	movs	r2, #5
 8008faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fae:	4858      	ldr	r0, [pc, #352]	; (8009110 <_vfiprintf_r+0x24c>)
 8008fb0:	f7f7 f91e 	bl	80001f0 <memchr>
 8008fb4:	9a04      	ldr	r2, [sp, #16]
 8008fb6:	b9d8      	cbnz	r0, 8008ff0 <_vfiprintf_r+0x12c>
 8008fb8:	06d1      	lsls	r1, r2, #27
 8008fba:	bf44      	itt	mi
 8008fbc:	2320      	movmi	r3, #32
 8008fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fc2:	0713      	lsls	r3, r2, #28
 8008fc4:	bf44      	itt	mi
 8008fc6:	232b      	movmi	r3, #43	; 0x2b
 8008fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8008fd0:	2b2a      	cmp	r3, #42	; 0x2a
 8008fd2:	d015      	beq.n	8009000 <_vfiprintf_r+0x13c>
 8008fd4:	9a07      	ldr	r2, [sp, #28]
 8008fd6:	4654      	mov	r4, sl
 8008fd8:	2000      	movs	r0, #0
 8008fda:	f04f 0c0a 	mov.w	ip, #10
 8008fde:	4621      	mov	r1, r4
 8008fe0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fe4:	3b30      	subs	r3, #48	; 0x30
 8008fe6:	2b09      	cmp	r3, #9
 8008fe8:	d94e      	bls.n	8009088 <_vfiprintf_r+0x1c4>
 8008fea:	b1b0      	cbz	r0, 800901a <_vfiprintf_r+0x156>
 8008fec:	9207      	str	r2, [sp, #28]
 8008fee:	e014      	b.n	800901a <_vfiprintf_r+0x156>
 8008ff0:	eba0 0308 	sub.w	r3, r0, r8
 8008ff4:	fa09 f303 	lsl.w	r3, r9, r3
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	9304      	str	r3, [sp, #16]
 8008ffc:	46a2      	mov	sl, r4
 8008ffe:	e7d2      	b.n	8008fa6 <_vfiprintf_r+0xe2>
 8009000:	9b03      	ldr	r3, [sp, #12]
 8009002:	1d19      	adds	r1, r3, #4
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	9103      	str	r1, [sp, #12]
 8009008:	2b00      	cmp	r3, #0
 800900a:	bfbb      	ittet	lt
 800900c:	425b      	neglt	r3, r3
 800900e:	f042 0202 	orrlt.w	r2, r2, #2
 8009012:	9307      	strge	r3, [sp, #28]
 8009014:	9307      	strlt	r3, [sp, #28]
 8009016:	bfb8      	it	lt
 8009018:	9204      	strlt	r2, [sp, #16]
 800901a:	7823      	ldrb	r3, [r4, #0]
 800901c:	2b2e      	cmp	r3, #46	; 0x2e
 800901e:	d10c      	bne.n	800903a <_vfiprintf_r+0x176>
 8009020:	7863      	ldrb	r3, [r4, #1]
 8009022:	2b2a      	cmp	r3, #42	; 0x2a
 8009024:	d135      	bne.n	8009092 <_vfiprintf_r+0x1ce>
 8009026:	9b03      	ldr	r3, [sp, #12]
 8009028:	1d1a      	adds	r2, r3, #4
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	9203      	str	r2, [sp, #12]
 800902e:	2b00      	cmp	r3, #0
 8009030:	bfb8      	it	lt
 8009032:	f04f 33ff 	movlt.w	r3, #4294967295
 8009036:	3402      	adds	r4, #2
 8009038:	9305      	str	r3, [sp, #20]
 800903a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009120 <_vfiprintf_r+0x25c>
 800903e:	7821      	ldrb	r1, [r4, #0]
 8009040:	2203      	movs	r2, #3
 8009042:	4650      	mov	r0, sl
 8009044:	f7f7 f8d4 	bl	80001f0 <memchr>
 8009048:	b140      	cbz	r0, 800905c <_vfiprintf_r+0x198>
 800904a:	2340      	movs	r3, #64	; 0x40
 800904c:	eba0 000a 	sub.w	r0, r0, sl
 8009050:	fa03 f000 	lsl.w	r0, r3, r0
 8009054:	9b04      	ldr	r3, [sp, #16]
 8009056:	4303      	orrs	r3, r0
 8009058:	3401      	adds	r4, #1
 800905a:	9304      	str	r3, [sp, #16]
 800905c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009060:	482c      	ldr	r0, [pc, #176]	; (8009114 <_vfiprintf_r+0x250>)
 8009062:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009066:	2206      	movs	r2, #6
 8009068:	f7f7 f8c2 	bl	80001f0 <memchr>
 800906c:	2800      	cmp	r0, #0
 800906e:	d03f      	beq.n	80090f0 <_vfiprintf_r+0x22c>
 8009070:	4b29      	ldr	r3, [pc, #164]	; (8009118 <_vfiprintf_r+0x254>)
 8009072:	bb1b      	cbnz	r3, 80090bc <_vfiprintf_r+0x1f8>
 8009074:	9b03      	ldr	r3, [sp, #12]
 8009076:	3307      	adds	r3, #7
 8009078:	f023 0307 	bic.w	r3, r3, #7
 800907c:	3308      	adds	r3, #8
 800907e:	9303      	str	r3, [sp, #12]
 8009080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009082:	443b      	add	r3, r7
 8009084:	9309      	str	r3, [sp, #36]	; 0x24
 8009086:	e767      	b.n	8008f58 <_vfiprintf_r+0x94>
 8009088:	fb0c 3202 	mla	r2, ip, r2, r3
 800908c:	460c      	mov	r4, r1
 800908e:	2001      	movs	r0, #1
 8009090:	e7a5      	b.n	8008fde <_vfiprintf_r+0x11a>
 8009092:	2300      	movs	r3, #0
 8009094:	3401      	adds	r4, #1
 8009096:	9305      	str	r3, [sp, #20]
 8009098:	4619      	mov	r1, r3
 800909a:	f04f 0c0a 	mov.w	ip, #10
 800909e:	4620      	mov	r0, r4
 80090a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090a4:	3a30      	subs	r2, #48	; 0x30
 80090a6:	2a09      	cmp	r2, #9
 80090a8:	d903      	bls.n	80090b2 <_vfiprintf_r+0x1ee>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d0c5      	beq.n	800903a <_vfiprintf_r+0x176>
 80090ae:	9105      	str	r1, [sp, #20]
 80090b0:	e7c3      	b.n	800903a <_vfiprintf_r+0x176>
 80090b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80090b6:	4604      	mov	r4, r0
 80090b8:	2301      	movs	r3, #1
 80090ba:	e7f0      	b.n	800909e <_vfiprintf_r+0x1da>
 80090bc:	ab03      	add	r3, sp, #12
 80090be:	9300      	str	r3, [sp, #0]
 80090c0:	462a      	mov	r2, r5
 80090c2:	4b16      	ldr	r3, [pc, #88]	; (800911c <_vfiprintf_r+0x258>)
 80090c4:	a904      	add	r1, sp, #16
 80090c6:	4630      	mov	r0, r6
 80090c8:	f7fd fc98 	bl	80069fc <_printf_float>
 80090cc:	4607      	mov	r7, r0
 80090ce:	1c78      	adds	r0, r7, #1
 80090d0:	d1d6      	bne.n	8009080 <_vfiprintf_r+0x1bc>
 80090d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80090d4:	07d9      	lsls	r1, r3, #31
 80090d6:	d405      	bmi.n	80090e4 <_vfiprintf_r+0x220>
 80090d8:	89ab      	ldrh	r3, [r5, #12]
 80090da:	059a      	lsls	r2, r3, #22
 80090dc:	d402      	bmi.n	80090e4 <_vfiprintf_r+0x220>
 80090de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80090e0:	f7ff f9de 	bl	80084a0 <__retarget_lock_release_recursive>
 80090e4:	89ab      	ldrh	r3, [r5, #12]
 80090e6:	065b      	lsls	r3, r3, #25
 80090e8:	f53f af12 	bmi.w	8008f10 <_vfiprintf_r+0x4c>
 80090ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80090ee:	e711      	b.n	8008f14 <_vfiprintf_r+0x50>
 80090f0:	ab03      	add	r3, sp, #12
 80090f2:	9300      	str	r3, [sp, #0]
 80090f4:	462a      	mov	r2, r5
 80090f6:	4b09      	ldr	r3, [pc, #36]	; (800911c <_vfiprintf_r+0x258>)
 80090f8:	a904      	add	r1, sp, #16
 80090fa:	4630      	mov	r0, r6
 80090fc:	f7fd ff22 	bl	8006f44 <_printf_i>
 8009100:	e7e4      	b.n	80090cc <_vfiprintf_r+0x208>
 8009102:	bf00      	nop
 8009104:	08009654 	.word	0x08009654
 8009108:	08009674 	.word	0x08009674
 800910c:	08009634 	.word	0x08009634
 8009110:	080097ec 	.word	0x080097ec
 8009114:	080097f6 	.word	0x080097f6
 8009118:	080069fd 	.word	0x080069fd
 800911c:	08008e9f 	.word	0x08008e9f
 8009120:	080097f2 	.word	0x080097f2

08009124 <_sbrk_r>:
 8009124:	b538      	push	{r3, r4, r5, lr}
 8009126:	4d06      	ldr	r5, [pc, #24]	; (8009140 <_sbrk_r+0x1c>)
 8009128:	2300      	movs	r3, #0
 800912a:	4604      	mov	r4, r0
 800912c:	4608      	mov	r0, r1
 800912e:	602b      	str	r3, [r5, #0]
 8009130:	f7f8 fe68 	bl	8001e04 <_sbrk>
 8009134:	1c43      	adds	r3, r0, #1
 8009136:	d102      	bne.n	800913e <_sbrk_r+0x1a>
 8009138:	682b      	ldr	r3, [r5, #0]
 800913a:	b103      	cbz	r3, 800913e <_sbrk_r+0x1a>
 800913c:	6023      	str	r3, [r4, #0]
 800913e:	bd38      	pop	{r3, r4, r5, pc}
 8009140:	20004bf4 	.word	0x20004bf4

08009144 <__sread>:
 8009144:	b510      	push	{r4, lr}
 8009146:	460c      	mov	r4, r1
 8009148:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800914c:	f000 f8e2 	bl	8009314 <_read_r>
 8009150:	2800      	cmp	r0, #0
 8009152:	bfab      	itete	ge
 8009154:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009156:	89a3      	ldrhlt	r3, [r4, #12]
 8009158:	181b      	addge	r3, r3, r0
 800915a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800915e:	bfac      	ite	ge
 8009160:	6563      	strge	r3, [r4, #84]	; 0x54
 8009162:	81a3      	strhlt	r3, [r4, #12]
 8009164:	bd10      	pop	{r4, pc}

08009166 <__swrite>:
 8009166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800916a:	461f      	mov	r7, r3
 800916c:	898b      	ldrh	r3, [r1, #12]
 800916e:	05db      	lsls	r3, r3, #23
 8009170:	4605      	mov	r5, r0
 8009172:	460c      	mov	r4, r1
 8009174:	4616      	mov	r6, r2
 8009176:	d505      	bpl.n	8009184 <__swrite+0x1e>
 8009178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800917c:	2302      	movs	r3, #2
 800917e:	2200      	movs	r2, #0
 8009180:	f000 f898 	bl	80092b4 <_lseek_r>
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800918a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800918e:	81a3      	strh	r3, [r4, #12]
 8009190:	4632      	mov	r2, r6
 8009192:	463b      	mov	r3, r7
 8009194:	4628      	mov	r0, r5
 8009196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800919a:	f000 b817 	b.w	80091cc <_write_r>

0800919e <__sseek>:
 800919e:	b510      	push	{r4, lr}
 80091a0:	460c      	mov	r4, r1
 80091a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091a6:	f000 f885 	bl	80092b4 <_lseek_r>
 80091aa:	1c43      	adds	r3, r0, #1
 80091ac:	89a3      	ldrh	r3, [r4, #12]
 80091ae:	bf15      	itete	ne
 80091b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80091b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80091b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80091ba:	81a3      	strheq	r3, [r4, #12]
 80091bc:	bf18      	it	ne
 80091be:	81a3      	strhne	r3, [r4, #12]
 80091c0:	bd10      	pop	{r4, pc}

080091c2 <__sclose>:
 80091c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091c6:	f000 b831 	b.w	800922c <_close_r>
	...

080091cc <_write_r>:
 80091cc:	b538      	push	{r3, r4, r5, lr}
 80091ce:	4d07      	ldr	r5, [pc, #28]	; (80091ec <_write_r+0x20>)
 80091d0:	4604      	mov	r4, r0
 80091d2:	4608      	mov	r0, r1
 80091d4:	4611      	mov	r1, r2
 80091d6:	2200      	movs	r2, #0
 80091d8:	602a      	str	r2, [r5, #0]
 80091da:	461a      	mov	r2, r3
 80091dc:	f7f7 ff98 	bl	8001110 <_write>
 80091e0:	1c43      	adds	r3, r0, #1
 80091e2:	d102      	bne.n	80091ea <_write_r+0x1e>
 80091e4:	682b      	ldr	r3, [r5, #0]
 80091e6:	b103      	cbz	r3, 80091ea <_write_r+0x1e>
 80091e8:	6023      	str	r3, [r4, #0]
 80091ea:	bd38      	pop	{r3, r4, r5, pc}
 80091ec:	20004bf4 	.word	0x20004bf4

080091f0 <__assert_func>:
 80091f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091f2:	4614      	mov	r4, r2
 80091f4:	461a      	mov	r2, r3
 80091f6:	4b09      	ldr	r3, [pc, #36]	; (800921c <__assert_func+0x2c>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	4605      	mov	r5, r0
 80091fc:	68d8      	ldr	r0, [r3, #12]
 80091fe:	b14c      	cbz	r4, 8009214 <__assert_func+0x24>
 8009200:	4b07      	ldr	r3, [pc, #28]	; (8009220 <__assert_func+0x30>)
 8009202:	9100      	str	r1, [sp, #0]
 8009204:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009208:	4906      	ldr	r1, [pc, #24]	; (8009224 <__assert_func+0x34>)
 800920a:	462b      	mov	r3, r5
 800920c:	f000 f81e 	bl	800924c <fiprintf>
 8009210:	f000 f89f 	bl	8009352 <abort>
 8009214:	4b04      	ldr	r3, [pc, #16]	; (8009228 <__assert_func+0x38>)
 8009216:	461c      	mov	r4, r3
 8009218:	e7f3      	b.n	8009202 <__assert_func+0x12>
 800921a:	bf00      	nop
 800921c:	20000010 	.word	0x20000010
 8009220:	080097fd 	.word	0x080097fd
 8009224:	0800980a 	.word	0x0800980a
 8009228:	08009838 	.word	0x08009838

0800922c <_close_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4d06      	ldr	r5, [pc, #24]	; (8009248 <_close_r+0x1c>)
 8009230:	2300      	movs	r3, #0
 8009232:	4604      	mov	r4, r0
 8009234:	4608      	mov	r0, r1
 8009236:	602b      	str	r3, [r5, #0]
 8009238:	f7f8 fdb0 	bl	8001d9c <_close>
 800923c:	1c43      	adds	r3, r0, #1
 800923e:	d102      	bne.n	8009246 <_close_r+0x1a>
 8009240:	682b      	ldr	r3, [r5, #0]
 8009242:	b103      	cbz	r3, 8009246 <_close_r+0x1a>
 8009244:	6023      	str	r3, [r4, #0]
 8009246:	bd38      	pop	{r3, r4, r5, pc}
 8009248:	20004bf4 	.word	0x20004bf4

0800924c <fiprintf>:
 800924c:	b40e      	push	{r1, r2, r3}
 800924e:	b503      	push	{r0, r1, lr}
 8009250:	4601      	mov	r1, r0
 8009252:	ab03      	add	r3, sp, #12
 8009254:	4805      	ldr	r0, [pc, #20]	; (800926c <fiprintf+0x20>)
 8009256:	f853 2b04 	ldr.w	r2, [r3], #4
 800925a:	6800      	ldr	r0, [r0, #0]
 800925c:	9301      	str	r3, [sp, #4]
 800925e:	f7ff fe31 	bl	8008ec4 <_vfiprintf_r>
 8009262:	b002      	add	sp, #8
 8009264:	f85d eb04 	ldr.w	lr, [sp], #4
 8009268:	b003      	add	sp, #12
 800926a:	4770      	bx	lr
 800926c:	20000010 	.word	0x20000010

08009270 <_fstat_r>:
 8009270:	b538      	push	{r3, r4, r5, lr}
 8009272:	4d07      	ldr	r5, [pc, #28]	; (8009290 <_fstat_r+0x20>)
 8009274:	2300      	movs	r3, #0
 8009276:	4604      	mov	r4, r0
 8009278:	4608      	mov	r0, r1
 800927a:	4611      	mov	r1, r2
 800927c:	602b      	str	r3, [r5, #0]
 800927e:	f7f8 fd99 	bl	8001db4 <_fstat>
 8009282:	1c43      	adds	r3, r0, #1
 8009284:	d102      	bne.n	800928c <_fstat_r+0x1c>
 8009286:	682b      	ldr	r3, [r5, #0]
 8009288:	b103      	cbz	r3, 800928c <_fstat_r+0x1c>
 800928a:	6023      	str	r3, [r4, #0]
 800928c:	bd38      	pop	{r3, r4, r5, pc}
 800928e:	bf00      	nop
 8009290:	20004bf4 	.word	0x20004bf4

08009294 <_isatty_r>:
 8009294:	b538      	push	{r3, r4, r5, lr}
 8009296:	4d06      	ldr	r5, [pc, #24]	; (80092b0 <_isatty_r+0x1c>)
 8009298:	2300      	movs	r3, #0
 800929a:	4604      	mov	r4, r0
 800929c:	4608      	mov	r0, r1
 800929e:	602b      	str	r3, [r5, #0]
 80092a0:	f7f8 fd98 	bl	8001dd4 <_isatty>
 80092a4:	1c43      	adds	r3, r0, #1
 80092a6:	d102      	bne.n	80092ae <_isatty_r+0x1a>
 80092a8:	682b      	ldr	r3, [r5, #0]
 80092aa:	b103      	cbz	r3, 80092ae <_isatty_r+0x1a>
 80092ac:	6023      	str	r3, [r4, #0]
 80092ae:	bd38      	pop	{r3, r4, r5, pc}
 80092b0:	20004bf4 	.word	0x20004bf4

080092b4 <_lseek_r>:
 80092b4:	b538      	push	{r3, r4, r5, lr}
 80092b6:	4d07      	ldr	r5, [pc, #28]	; (80092d4 <_lseek_r+0x20>)
 80092b8:	4604      	mov	r4, r0
 80092ba:	4608      	mov	r0, r1
 80092bc:	4611      	mov	r1, r2
 80092be:	2200      	movs	r2, #0
 80092c0:	602a      	str	r2, [r5, #0]
 80092c2:	461a      	mov	r2, r3
 80092c4:	f7f8 fd91 	bl	8001dea <_lseek>
 80092c8:	1c43      	adds	r3, r0, #1
 80092ca:	d102      	bne.n	80092d2 <_lseek_r+0x1e>
 80092cc:	682b      	ldr	r3, [r5, #0]
 80092ce:	b103      	cbz	r3, 80092d2 <_lseek_r+0x1e>
 80092d0:	6023      	str	r3, [r4, #0]
 80092d2:	bd38      	pop	{r3, r4, r5, pc}
 80092d4:	20004bf4 	.word	0x20004bf4

080092d8 <__ascii_mbtowc>:
 80092d8:	b082      	sub	sp, #8
 80092da:	b901      	cbnz	r1, 80092de <__ascii_mbtowc+0x6>
 80092dc:	a901      	add	r1, sp, #4
 80092de:	b142      	cbz	r2, 80092f2 <__ascii_mbtowc+0x1a>
 80092e0:	b14b      	cbz	r3, 80092f6 <__ascii_mbtowc+0x1e>
 80092e2:	7813      	ldrb	r3, [r2, #0]
 80092e4:	600b      	str	r3, [r1, #0]
 80092e6:	7812      	ldrb	r2, [r2, #0]
 80092e8:	1e10      	subs	r0, r2, #0
 80092ea:	bf18      	it	ne
 80092ec:	2001      	movne	r0, #1
 80092ee:	b002      	add	sp, #8
 80092f0:	4770      	bx	lr
 80092f2:	4610      	mov	r0, r2
 80092f4:	e7fb      	b.n	80092ee <__ascii_mbtowc+0x16>
 80092f6:	f06f 0001 	mvn.w	r0, #1
 80092fa:	e7f8      	b.n	80092ee <__ascii_mbtowc+0x16>

080092fc <__malloc_lock>:
 80092fc:	4801      	ldr	r0, [pc, #4]	; (8009304 <__malloc_lock+0x8>)
 80092fe:	f7ff b8ce 	b.w	800849e <__retarget_lock_acquire_recursive>
 8009302:	bf00      	nop
 8009304:	20004be8 	.word	0x20004be8

08009308 <__malloc_unlock>:
 8009308:	4801      	ldr	r0, [pc, #4]	; (8009310 <__malloc_unlock+0x8>)
 800930a:	f7ff b8c9 	b.w	80084a0 <__retarget_lock_release_recursive>
 800930e:	bf00      	nop
 8009310:	20004be8 	.word	0x20004be8

08009314 <_read_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4d07      	ldr	r5, [pc, #28]	; (8009334 <_read_r+0x20>)
 8009318:	4604      	mov	r4, r0
 800931a:	4608      	mov	r0, r1
 800931c:	4611      	mov	r1, r2
 800931e:	2200      	movs	r2, #0
 8009320:	602a      	str	r2, [r5, #0]
 8009322:	461a      	mov	r2, r3
 8009324:	f7f8 fd1d 	bl	8001d62 <_read>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d102      	bne.n	8009332 <_read_r+0x1e>
 800932c:	682b      	ldr	r3, [r5, #0]
 800932e:	b103      	cbz	r3, 8009332 <_read_r+0x1e>
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	20004bf4 	.word	0x20004bf4

08009338 <__ascii_wctomb>:
 8009338:	b149      	cbz	r1, 800934e <__ascii_wctomb+0x16>
 800933a:	2aff      	cmp	r2, #255	; 0xff
 800933c:	bf85      	ittet	hi
 800933e:	238a      	movhi	r3, #138	; 0x8a
 8009340:	6003      	strhi	r3, [r0, #0]
 8009342:	700a      	strbls	r2, [r1, #0]
 8009344:	f04f 30ff 	movhi.w	r0, #4294967295
 8009348:	bf98      	it	ls
 800934a:	2001      	movls	r0, #1
 800934c:	4770      	bx	lr
 800934e:	4608      	mov	r0, r1
 8009350:	4770      	bx	lr

08009352 <abort>:
 8009352:	b508      	push	{r3, lr}
 8009354:	2006      	movs	r0, #6
 8009356:	f000 f82b 	bl	80093b0 <raise>
 800935a:	2001      	movs	r0, #1
 800935c:	f7f8 fcf7 	bl	8001d4e <_exit>

08009360 <_raise_r>:
 8009360:	291f      	cmp	r1, #31
 8009362:	b538      	push	{r3, r4, r5, lr}
 8009364:	4604      	mov	r4, r0
 8009366:	460d      	mov	r5, r1
 8009368:	d904      	bls.n	8009374 <_raise_r+0x14>
 800936a:	2316      	movs	r3, #22
 800936c:	6003      	str	r3, [r0, #0]
 800936e:	f04f 30ff 	mov.w	r0, #4294967295
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009376:	b112      	cbz	r2, 800937e <_raise_r+0x1e>
 8009378:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800937c:	b94b      	cbnz	r3, 8009392 <_raise_r+0x32>
 800937e:	4620      	mov	r0, r4
 8009380:	f000 f830 	bl	80093e4 <_getpid_r>
 8009384:	462a      	mov	r2, r5
 8009386:	4601      	mov	r1, r0
 8009388:	4620      	mov	r0, r4
 800938a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800938e:	f000 b817 	b.w	80093c0 <_kill_r>
 8009392:	2b01      	cmp	r3, #1
 8009394:	d00a      	beq.n	80093ac <_raise_r+0x4c>
 8009396:	1c59      	adds	r1, r3, #1
 8009398:	d103      	bne.n	80093a2 <_raise_r+0x42>
 800939a:	2316      	movs	r3, #22
 800939c:	6003      	str	r3, [r0, #0]
 800939e:	2001      	movs	r0, #1
 80093a0:	e7e7      	b.n	8009372 <_raise_r+0x12>
 80093a2:	2400      	movs	r4, #0
 80093a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80093a8:	4628      	mov	r0, r5
 80093aa:	4798      	blx	r3
 80093ac:	2000      	movs	r0, #0
 80093ae:	e7e0      	b.n	8009372 <_raise_r+0x12>

080093b0 <raise>:
 80093b0:	4b02      	ldr	r3, [pc, #8]	; (80093bc <raise+0xc>)
 80093b2:	4601      	mov	r1, r0
 80093b4:	6818      	ldr	r0, [r3, #0]
 80093b6:	f7ff bfd3 	b.w	8009360 <_raise_r>
 80093ba:	bf00      	nop
 80093bc:	20000010 	.word	0x20000010

080093c0 <_kill_r>:
 80093c0:	b538      	push	{r3, r4, r5, lr}
 80093c2:	4d07      	ldr	r5, [pc, #28]	; (80093e0 <_kill_r+0x20>)
 80093c4:	2300      	movs	r3, #0
 80093c6:	4604      	mov	r4, r0
 80093c8:	4608      	mov	r0, r1
 80093ca:	4611      	mov	r1, r2
 80093cc:	602b      	str	r3, [r5, #0]
 80093ce:	f7f8 fcae 	bl	8001d2e <_kill>
 80093d2:	1c43      	adds	r3, r0, #1
 80093d4:	d102      	bne.n	80093dc <_kill_r+0x1c>
 80093d6:	682b      	ldr	r3, [r5, #0]
 80093d8:	b103      	cbz	r3, 80093dc <_kill_r+0x1c>
 80093da:	6023      	str	r3, [r4, #0]
 80093dc:	bd38      	pop	{r3, r4, r5, pc}
 80093de:	bf00      	nop
 80093e0:	20004bf4 	.word	0x20004bf4

080093e4 <_getpid_r>:
 80093e4:	f7f8 bc9b 	b.w	8001d1e <_getpid>

080093e8 <_init>:
 80093e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ea:	bf00      	nop
 80093ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093ee:	bc08      	pop	{r3}
 80093f0:	469e      	mov	lr, r3
 80093f2:	4770      	bx	lr

080093f4 <_fini>:
 80093f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093f6:	bf00      	nop
 80093f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093fa:	bc08      	pop	{r3}
 80093fc:	469e      	mov	lr, r3
 80093fe:	4770      	bx	lr
