

================================================================
== Vivado HLS Report for 'cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s'
================================================================
* Date:           Wed Aug 10 16:30:25 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.554 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12185|    12185| 60.925 us | 60.925 us |  12185|  12185|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     9856|     9856|       154|          -|          -|    64|    no    |
        | + Loop 1.1      |      150|      150|        75|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       70|       70|         5|          -|          -|    14|    no    |
        |- Loop 2         |     1552|     1552|       776|          -|          -|     2|    no    |
        | + Loop 2.1      |      774|      774|       258|          -|          -|     3|    no    |
        |  ++ Loop 2.1.1  |      256|      256|         4|          -|          -|    64|    no    |
        |- Loop 3         |      774|      774|       258|          -|          -|     3|    no    |
        | + Loop 3.1      |      256|      256|         4|          -|          -|    64|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    435|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    309|    -|
|Register         |        -|      -|     317|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     317|    744|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuffer_V_U  |cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_linebuffXh4  |        2|  0|   0|    0|  1920|   16|     1|        30720|
    |tmpinput_V_U    |cnnshift_arr_buffer_ap_fixed_ap_fixed_config12_s_tmpinput_V   |        1|  0|   0|    0|   192|   16|     1|         3072|
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                              |        3|  0|   0|    0|  2112|   32|     2|        33792|
    +----------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln126_13_fu_609_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln126_14_fu_600_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln126_15_fu_614_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln126_16_fu_623_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln126_fu_536_p2     |     +    |      0|  0|  15|           7|           8|
    |add_ln134_fu_710_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln182_fu_339_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln187_4_fu_362_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln187_fu_344_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln203_22_fu_461_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_23_fu_421_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln203_24_fu_479_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_25_fu_438_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln203_26_fu_491_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln203_27_fu_719_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln203_fu_387_p2     |     +    |      0|  0|  12|          12|          12|
    |i0_4_fu_514_p2          |     +    |      0|  0|  10|           2|           1|
    |i0_fu_287_p2            |     +    |      0|  0|  15|           7|           1|
    |i1_7_fu_650_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_8_fu_548_p2          |     +    |      0|  0|  10|           2|           1|
    |i1_fu_466_p2            |     +    |      0|  0|  10|           2|           1|
    |i2_7_fu_692_p2          |     +    |      0|  0|  15|           7|           1|
    |i2_8_fu_594_p2          |     +    |      0|  0|  15|           7|           1|
    |i2_fu_403_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln126_fu_578_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln134_fu_676_p2     |     -    |      0|  0|  14|          10|          10|
    |sub_ln195_fu_443_p2     |     -    |      0|  0|  12|           3|           2|
    |icmp_ln122_fu_508_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln124_fu_542_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln125_fu_588_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln131_fu_644_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln133_fu_686_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln177_fu_281_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln180_fu_315_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln189_fu_397_p2    |   icmp   |      0|  0|   9|           4|           3|
    |xor_ln182_fu_321_p2     |    xor   |      0|  0|   2|           2|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 435|         233|         211|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  117|         25|    1|         25|
    |i0_0_i_reg_220         |    9|          2|    2|          4|
    |i0_0_reg_185           |    9|          2|    7|         14|
    |i11_0_i_reg_253        |    9|          2|    2|          4|
    |i1_0_i_reg_231         |    9|          2|    2|          4|
    |i1_0_reg_197           |    9|          2|    2|          4|
    |i22_0_i_reg_264        |    9|          2|    7|         14|
    |i2_0_i_reg_242         |    9|          2|    7|         14|
    |i2_0_reg_209           |    9|          2|    4|          8|
    |linebuffer_V_address0  |   27|          5|   11|         55|
    |linebuffer_V_d0        |   15|          3|   16|         48|
    |output_V_address0      |   21|          4|   10|         40|
    |output_V_d0            |   15|          3|   16|         48|
    |tmpinput_V_address0    |   27|          5|    8|         40|
    |tmpinput_V_d0          |   15|          3|   16|         48|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  309|         64|  111|        370|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln126_13_reg_897         |  11|   0|   11|          0|
    |add_ln126_16_reg_902         |  11|   0|   11|          0|
    |add_ln126_reg_870            |   2|   0|    8|          6|
    |add_ln134_reg_943            |  10|   0|   10|          0|
    |add_ln182_reg_767            |   9|   0|    9|          0|
    |add_ln187_4_reg_778          |   9|   0|    9|          0|
    |add_ln187_reg_772            |   2|   0|    2|          0|
    |add_ln203_22_reg_827         |   9|   0|    9|          0|
    |add_ln203_23_reg_817         |   6|   0|    6|          0|
    |add_ln203_24_reg_837         |  12|   0|   12|          0|
    |add_ln203_25_reg_822         |   6|   0|    6|          0|
    |add_ln203_26_reg_842         |  12|   0|   12|          0|
    |add_ln203_27_reg_948         |   9|   0|    9|          0|
    |ap_CS_fsm                    |  24|   0|   24|          0|
    |data_V_load_reg_745          |  16|   0|   16|          0|
    |i0_0_i_reg_220               |   2|   0|    2|          0|
    |i0_0_reg_185                 |   7|   0|    7|          0|
    |i0_4_reg_860                 |   2|   0|    2|          0|
    |i0_reg_735                   |   7|   0|    7|          0|
    |i11_0_i_reg_253              |   2|   0|    2|          0|
    |i1_0_i_reg_231               |   2|   0|    2|          0|
    |i1_0_reg_197                 |   2|   0|    2|          0|
    |i1_7_reg_920                 |   2|   0|    2|          0|
    |i1_8_reg_878                 |   2|   0|    2|          0|
    |i1_reg_832                   |   2|   0|    2|          0|
    |i22_0_i_reg_264              |   7|   0|    7|          0|
    |i2_0_i_reg_242               |   7|   0|    7|          0|
    |i2_0_reg_209                 |   4|   0|    4|          0|
    |i2_7_reg_938                 |   7|   0|    7|          0|
    |i2_8_reg_892                 |   7|   0|    7|          0|
    |i2_reg_812                   |   4|   0|    4|          0|
    |linebuffer_V_addr_1_reg_799  |  11|   0|   11|          0|
    |linebuffer_V_load_reg_852    |  16|   0|   16|          0|
    |output_V_load_reg_912        |  16|   0|   16|          0|
    |reg_275                      |  16|   0|   16|          0|
    |sub_ln126_reg_883            |   5|   0|   11|          6|
    |sub_ln134_reg_925            |   4|   0|   10|          6|
    |tmp_V_reg_804                |  16|   0|   16|          0|
    |zext_ln126_15_reg_865        |   1|   0|    8|          7|
    |zext_ln133_reg_930           |   2|   0|    9|          7|
    |zext_ln187_reg_793           |   2|   0|    6|          4|
    |zext_ln203_41_reg_757        |   7|   0|    9|          2|
    |zext_ln203_reg_750           |   7|   0|   12|          5|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 317|   0|  360|         43|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_done            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> | return value |
|data_V_address0    | out |    6|  ap_memory |                      data_V                     |     array    |
|data_V_ce0         | out |    1|  ap_memory |                      data_V                     |     array    |
|data_V_q0          |  in |   16|  ap_memory |                      data_V                     |     array    |
|output_V_address0  | out |   10|  ap_memory |                     output_V                    |     array    |
|output_V_ce0       | out |    1|  ap_memory |                     output_V                    |     array    |
|output_V_we0       | out |    1|  ap_memory |                     output_V                    |     array    |
|output_V_d0        | out |   16|  ap_memory |                     output_V                    |     array    |
|output_V_q0        |  in |   16|  ap_memory |                     output_V                    |     array    |
+-------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 14 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 7 
7 --> 8 
8 --> 9 13 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 5 
14 --> 15 20 
15 --> 16 14 
16 --> 17 15 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%tmpinput_V = alloca [192 x i16], align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:174]   --->   Operation 25 'alloca' 'tmpinput_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i0_0 = phi i7 [ 0, %.preheader.preheader ], [ %i0, %.preheader.loopexit ]"   --->   Operation 27 'phi' 'i0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.48ns)   --->   "%icmp_ln177 = icmp eq i7 %i0_0, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 28 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%i0 = add i7 %i0_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 30 'add' 'i0' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %.preheader18.preheader, label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:177]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i7 %i0_0 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 32 'zext' 'zext_ln179' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [64 x i16]* %data_V, i64 0, i64 %zext_ln179" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 33 'getelementptr' 'data_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 34 'load' 'data_V_load' <Predicate = (!icmp_ln177)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader18" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 35 'br' <Predicate = (icmp_ln177)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%data_V_load = load i16* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 36 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %i0_0 to i12" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 37 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln203_41 = zext i7 %i0_0 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 38 'zext' 'zext_ln203_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 1, i7 %i0_0)" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 39 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmpinput_V_addr = getelementptr [192 x i16]* %tmpinput_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 40 'getelementptr' 'tmpinput_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.25ns)   --->   "store i16 %data_V_load, i16* %tmpinput_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:179]   --->   Operation 41 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_4 : Operation 42 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.48>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%i1_0 = phi i2 [ 1, %0 ], [ %i1, %5 ]"   --->   Operation 43 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.95ns)   --->   "%icmp_ln180 = icmp eq i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 44 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 45 'speclooptripcount' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader.loopexit, label %2" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%xor_ln182 = xor i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 47 'xor' 'xor_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%tmp_33 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %xor_ln182, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 48 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln182)   --->   "%zext_ln182 = zext i8 %tmp_33 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 49 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln182 = add i9 %zext_ln182, %zext_ln203_41" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 50 'add' 'add_ln182' <Predicate = (!icmp_ln180)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.56ns)   --->   "%add_ln187 = add i2 %i1_0, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 51 'add' 'add_ln187' <Predicate = (!icmp_ln180)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %add_ln187, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 52 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln187_8 = zext i8 %tmp_34 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 53 'zext' 'zext_ln187_8' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%add_ln187_4 = add i9 %zext_ln187_8, %zext_ln203_41" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 54 'add' 'add_ln187_4' <Predicate = (!icmp_ln180)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 55 'br' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln182_4 = zext i9 %add_ln182 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 56 'zext' 'zext_ln182_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_10 = getelementptr [192 x i16]* %tmpinput_V, i64 0, i64 %zext_ln182_4" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 57 'getelementptr' 'tmpinput_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (3.25ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_10, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 58 'load' 'tmp1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln187_9 = zext i9 %add_ln187_4 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 59 'zext' 'zext_ln187_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%linebuffer_V_addr = getelementptr [1920 x i16]* @linebuffer_V, i64 0, i64 %zext_ln187_9" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 60 'getelementptr' 'linebuffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 61 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 62 [1/2] (3.25ns)   --->   "%tmp1_V = load i16* %tmpinput_V_addr_10, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:182]   --->   Operation 62 'load' 'tmp1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %add_ln187 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 63 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_35_cast = call i12 @_ssdm_op_BitConcatenate.i12.i4.i2.i6(i4 7, i2 %add_ln187, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 64 'bitconcatenate' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %tmp_35_cast, %zext_ln203" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 65 'add' 'add_ln203' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_42 = zext i12 %add_ln203 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 66 'zext' 'zext_ln203_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%linebuffer_V_addr_1 = getelementptr [1920 x i16]* @linebuffer_V, i64 0, i64 %zext_ln203_42" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 67 'getelementptr' 'linebuffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_V = load i16* %linebuffer_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:187]   --->   Operation 68 'load' 'tmp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_7 : Operation 69 [1/1] (1.76ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.51>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ 0, %2 ], [ %i2, %4 ]"   --->   Operation 70 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.30ns)   --->   "%icmp_ln189 = icmp eq i4 %i2_0, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 71 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 72 'speclooptripcount' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 73 'add' 'i2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %5, label %4" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_38 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i2_0, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 75 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_45 = zext i5 %tmp_38 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 76 'zext' 'zext_ln203_45' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln203_23 = add i6 %zext_ln187, %zext_ln203_45" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 77 'add' 'add_ln203_23' <Predicate = (!icmp_ln189)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_41 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i2, i1 false)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 78 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln203_47 = zext i5 %tmp_41 to i6" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 79 'zext' 'zext_ln203_47' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln203_25 = add i6 %zext_ln187, %zext_ln203_47" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 80 'add' 'add_ln203_25' <Predicate = (!icmp_ln189)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (3.25ns)   --->   "store i16 %tmp1_V, i16* %linebuffer_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:193]   --->   Operation 81 'store' <Predicate = (icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_8 : Operation 82 [1/1] (1.56ns)   --->   "%sub_ln195 = sub i2 -2, %i1_0" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 82 'sub' 'sub_ln195' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %sub_ln195, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 83 'bitconcatenate' 'tmp_37' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln203_43 = zext i8 %tmp_37 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 84 'zext' 'zext_ln203_43' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.91ns)   --->   "%add_ln203_22 = add i9 %zext_ln203_41, %zext_ln203_43" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 85 'add' 'add_ln203_22' <Predicate = (icmp_ln189)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (1.56ns)   --->   "%i1 = add i2 %i1_0, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 86 'add' 'i1' <Predicate = (icmp_ln189)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.54>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_40_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln203_23, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 87 'bitconcatenate' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.54ns)   --->   "%add_ln203_24 = add i12 %zext_ln203, %tmp_40_cast" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 88 'add' 'add_ln203_24' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_43_cast = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %add_ln203_25, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 89 'bitconcatenate' 'tmp_43_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (1.54ns)   --->   "%add_ln203_26 = add i12 %zext_ln203, %tmp_43_cast" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 90 'add' 'add_ln203_26' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln203_48 = zext i12 %add_ln203_26 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 91 'zext' 'zext_ln203_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%linebuffer_V_addr_2 = getelementptr [1920 x i16]* @linebuffer_V, i64 0, i64 %zext_ln203_48" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 92 'getelementptr' 'linebuffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [2/2] (3.25ns)   --->   "%linebuffer_V_load = load i16* %linebuffer_V_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 93 'load' 'linebuffer_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%linebuffer_V_load = load i16* %linebuffer_V_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 94 'load' 'linebuffer_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln203_46 = zext i12 %add_ln203_24 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 95 'zext' 'zext_ln203_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%linebuffer_V_addr_3 = getelementptr [1920 x i16]* @linebuffer_V, i64 0, i64 %zext_ln203_46" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 96 'getelementptr' 'linebuffer_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (3.25ns)   --->   "store i16 %linebuffer_V_load, i16* %linebuffer_V_addr_3, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:190]   --->   Operation 97 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_stream.h:189]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 3.25>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln203_44 = zext i9 %add_ln203_22 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 99 'zext' 'zext_ln203_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_11 = getelementptr [192 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_44" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 100 'getelementptr' 'tmpinput_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (3.25ns)   --->   "store i16 %tmp_V, i16* %tmpinput_V_addr_11, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:195]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_stream.h:180]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 1.91>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%i0_0_i = phi i2 [ %i0_4, %.preheader18.loopexit ], [ 0, %.preheader18.preheader ]"   --->   Operation 103 'phi' 'i0_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.95ns)   --->   "%icmp_ln122 = icmp eq i2 %i0_0_i, -2" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 104 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 105 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (1.56ns)   --->   "%i0_4 = add i2 %i0_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 106 'add' 'i0_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader17.preheader, label %.preheader5.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:122->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i2 %i0_0_i to i1" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 108 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %trunc_ln126, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 109 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln126_15 = zext i7 %shl_ln to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 110 'zext' 'zext_ln126_15' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln126 = add i8 64, %zext_ln126_15" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 111 'add' 'add_ln126' <Predicate = (!icmp_ln122)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader5.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 112 'br' <Predicate = (!icmp_ln122)> <Delay = 1.76>
ST_14 : Operation 113 [1/1] (1.76ns)   --->   "br label %.preheader17" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 113 'br' <Predicate = (icmp_ln122)> <Delay = 1.76>

State 15 <SV = 3> <Delay = 1.76>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%i1_0_i = phi i2 [ 0, %.preheader5.preheader.i ], [ %i1_8, %.preheader5.i.loopexit ]"   --->   Operation 114 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %i1_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 115 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 116 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.56ns)   --->   "%i1_8 = add i2 %i1_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 117 'add' 'i1_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader18.loopexit, label %.preheader4.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:124->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln126_5 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %i1_0_i, i8 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 119 'bitconcatenate' 'shl_ln126_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln126_16 = zext i10 %shl_ln126_5 to i11" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 120 'zext' 'zext_ln126_16' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln126_6 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %i1_0_i, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 121 'bitconcatenate' 'shl_ln126_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln126_17 = zext i8 %shl_ln126_6 to i11" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 122 'zext' 'zext_ln126_17' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (1.73ns)   --->   "%sub_ln126 = sub i11 %zext_ln126_16, %zext_ln126_17" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 123 'sub' 'sub_ln126' <Predicate = (!icmp_ln124)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 124 'br' <Predicate = (!icmp_ln124)> <Delay = 1.76>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader18"   --->   Operation 125 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 3.55>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%i2_0_i = phi i7 [ %i2_8, %6 ], [ 0, %.preheader4.preheader.i ]"   --->   Operation 126 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i7 %i2_0_i to i8" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 127 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (1.48ns)   --->   "%icmp_ln125 = icmp eq i7 %i2_0_i, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 128 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 129 'speclooptripcount' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (1.87ns)   --->   "%i2_8 = add i7 %i2_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 130 'add' 'i2_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %.preheader5.i.loopexit, label %6" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (1.87ns)   --->   "%add_ln126_14 = add i8 %zext_ln126_15, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 132 'add' 'add_ln126_14' <Predicate = (!icmp_ln125)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln126_18 = zext i8 %add_ln126_14 to i11" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 133 'zext' 'zext_ln126_18' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (1.63ns)   --->   "%add_ln126_13 = add i11 %zext_ln126_18, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 134 'add' 'add_ln126_13' <Predicate = (!icmp_ln125)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (1.91ns)   --->   "%add_ln126_15 = add i8 %add_ln126, %zext_ln125" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 135 'add' 'add_ln126_15' <Predicate = (!icmp_ln125)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln126_19 = zext i8 %add_ln126_15 to i11" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 136 'zext' 'zext_ln126_19' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (1.63ns)   --->   "%add_ln126_16 = add i11 %zext_ln126_19, %sub_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 137 'add' 'add_ln126_16' <Predicate = (!icmp_ln125)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader5.i"   --->   Operation 138 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 3.25>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln126_4 = sext i11 %add_ln126_16 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 139 'sext' 'sext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i32 %sext_ln126_4 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 140 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [576 x i16]* %output_V, i64 0, i64 %zext_ln126_4" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 141 'getelementptr' 'output_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [2/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 142 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 18 <SV = 6> <Delay = 3.25>
ST_18 : Operation 143 [1/2] (3.25ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 143 'load' 'output_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 19 <SV = 7> <Delay = 3.25>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i11 %add_ln126_13 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 144 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %sext_ln126 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 145 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [576 x i16]* %output_V, i64 0, i64 %zext_ln126" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 146 'getelementptr' 'output_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (3.25ns)   --->   "store i16 %output_V_load, i16* %output_V_addr_7, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:126->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 147 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [firmware/nnet_utils/nnet_conv2d_stream.h:125->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 1.76>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%i11_0_i = phi i2 [ %i1_7, %.preheader17.loopexit ], [ 0, %.preheader17.preheader ]"   --->   Operation 149 'phi' 'i11_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.95ns)   --->   "%icmp_ln131 = icmp eq i2 %i11_0_i, -1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 150 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 151 'speclooptripcount' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (1.56ns)   --->   "%i1_7 = add i2 %i11_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 152 'add' 'i1_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %"shift_right_small<ap_fixed<16, 4, 5, 3, 0>, ap_fixed<16, 4, 5, 3, 0>, config12>.exit", label %.preheader.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:131->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln3 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %i11_0_i, i8 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 154 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln134_3 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %i11_0_i, i6 0)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 155 'bitconcatenate' 'shl_ln134_3' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln134_6 = zext i8 %shl_ln134_3 to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 156 'zext' 'zext_ln134_6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (1.73ns)   --->   "%sub_ln134 = sub i10 %shl_ln3, %zext_ln134_6" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 157 'sub' 'sub_ln134' <Predicate = (!icmp_ln131)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %shl_ln134_3 to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 158 'zext' 'zext_ln133' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (1.76ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 159 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_20 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:199]   --->   Operation 160 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 21 <SV = 4> <Delay = 1.91>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%i22_0_i = phi i7 [ %i2_7, %7 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 161 'phi' 'i22_0_i' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (1.48ns)   --->   "%icmp_ln133 = icmp eq i7 %i22_0_i, -64" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 162 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 163 'speclooptripcount' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 164 [1/1] (1.87ns)   --->   "%i2_7 = add i7 %i22_0_i, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 164 'add' 'i2_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader17.loopexit, label %7" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 true, i7 %i22_0_i)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 166 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln134_7 = zext i8 %or_ln to i10" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 167 'zext' 'zext_ln134_7' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (1.73ns)   --->   "%add_ln134 = add i10 %sub_ln134, %zext_ln134_7" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 168 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln203_49 = zext i7 %i22_0_i to i9" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 169 'zext' 'zext_ln203_49' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (1.91ns)   --->   "%add_ln203_27 = add i9 %zext_ln133, %zext_ln203_49" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 170 'add' 'add_ln203_27' <Predicate = (!icmp_ln133)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "br label %.preheader17"   --->   Operation 171 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.25>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln203_50 = zext i9 %add_ln203_27 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 172 'zext' 'zext_ln203_50' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%tmpinput_V_addr_12 = getelementptr [192 x i16]* %tmpinput_V, i64 0, i64 %zext_ln203_50" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 173 'getelementptr' 'tmpinput_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 174 [2/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_12, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 174 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 175 [1/2] (3.25ns)   --->   "%tmpinput_V_load = load i16* %tmpinput_V_addr_12, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 175 'load' 'tmpinput_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>

State 24 <SV = 7> <Delay = 3.25>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i10 %add_ln134 to i64" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 176 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns)   --->   "%output_V_addr15 = getelementptr [576 x i16]* %output_V, i64 0, i64 %zext_ln134" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 177 'getelementptr' 'output_V_addr15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 178 [1/1] (3.25ns)   --->   "store i16 %tmpinput_V_load, i16* %output_V_addr15, align 2" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 192> <RAM>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader.i" [firmware/nnet_utils/nnet_conv2d_stream.h:133->firmware/nnet_utils/nnet_conv2d_stream.h:198]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmpinput_V          (alloca           ) [ 0011111111111111111111111]
br_ln177            (br               ) [ 0111111111111100000000000]
i0_0                (phi              ) [ 0011100000000000000000000]
icmp_ln177          (icmp             ) [ 0011111111111100000000000]
empty               (speclooptripcount) [ 0000000000000000000000000]
i0                  (add              ) [ 0111111111111100000000000]
br_ln177            (br               ) [ 0000000000000000000000000]
zext_ln179          (zext             ) [ 0000000000000000000000000]
data_V_addr         (getelementptr    ) [ 0001000000000000000000000]
br_ln122            (br               ) [ 0011111111111111111100000]
data_V_load         (load             ) [ 0000100000000000000000000]
zext_ln203          (zext             ) [ 0000011111111100000000000]
zext_ln203_41       (zext             ) [ 0000011111111100000000000]
tmp                 (bitconcatenate   ) [ 0000000000000000000000000]
tmpinput_V_addr     (getelementptr    ) [ 0000000000000000000000000]
store_ln179         (store            ) [ 0000000000000000000000000]
br_ln180            (br               ) [ 0011111111111100000000000]
i1_0                (phi              ) [ 0000011111111000000000000]
icmp_ln180          (icmp             ) [ 0011111111111100000000000]
empty_113           (speclooptripcount) [ 0000000000000000000000000]
br_ln180            (br               ) [ 0000000000000000000000000]
xor_ln182           (xor              ) [ 0000000000000000000000000]
tmp_33              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln182          (zext             ) [ 0000000000000000000000000]
add_ln182           (add              ) [ 0000001000000000000000000]
add_ln187           (add              ) [ 0000001100000000000000000]
tmp_34              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln187_8        (zext             ) [ 0000000000000000000000000]
add_ln187_4         (add              ) [ 0000001000000000000000000]
br_ln0              (br               ) [ 0111111111111100000000000]
zext_ln182_4        (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_10  (getelementptr    ) [ 0000000100000000000000000]
zext_ln187_9        (zext             ) [ 0000000000000000000000000]
linebuffer_V_addr   (getelementptr    ) [ 0000000100000000000000000]
tmp1_V              (load             ) [ 0000000011111000000000000]
zext_ln187          (zext             ) [ 0000000011111000000000000]
tmp_35_cast         (bitconcatenate   ) [ 0000000000000000000000000]
add_ln203           (add              ) [ 0000000000000000000000000]
zext_ln203_42       (zext             ) [ 0000000000000000000000000]
linebuffer_V_addr_1 (getelementptr    ) [ 0000000011111000000000000]
tmp_V               (load             ) [ 0000000011111100000000000]
br_ln189            (br               ) [ 0011111111111100000000000]
i2_0                (phi              ) [ 0000000010000000000000000]
icmp_ln189          (icmp             ) [ 0011111111111100000000000]
empty_114           (speclooptripcount) [ 0000000000000000000000000]
i2                  (add              ) [ 0011111111111100000000000]
br_ln189            (br               ) [ 0000000000000000000000000]
tmp_38              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_45       (zext             ) [ 0000000000000000000000000]
add_ln203_23        (add              ) [ 0000000001000000000000000]
tmp_41              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_47       (zext             ) [ 0000000000000000000000000]
add_ln203_25        (add              ) [ 0000000001000000000000000]
store_ln193         (store            ) [ 0000000000000000000000000]
sub_ln195           (sub              ) [ 0000000000000000000000000]
tmp_37              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln203_43       (zext             ) [ 0000000000000000000000000]
add_ln203_22        (add              ) [ 0000000000000100000000000]
i1                  (add              ) [ 0011110000000100000000000]
tmp_40_cast         (bitconcatenate   ) [ 0000000000000000000000000]
add_ln203_24        (add              ) [ 0000000000111000000000000]
tmp_43_cast         (bitconcatenate   ) [ 0000000000000000000000000]
add_ln203_26        (add              ) [ 0000000000100000000000000]
zext_ln203_48       (zext             ) [ 0000000000000000000000000]
linebuffer_V_addr_2 (getelementptr    ) [ 0000000000010000000000000]
linebuffer_V_load   (load             ) [ 0000000000001000000000000]
zext_ln203_46       (zext             ) [ 0000000000000000000000000]
linebuffer_V_addr_3 (getelementptr    ) [ 0000000000000000000000000]
store_ln190         (store            ) [ 0000000000000000000000000]
br_ln189            (br               ) [ 0011111111111100000000000]
zext_ln203_44       (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_11  (getelementptr    ) [ 0000000000000000000000000]
store_ln195         (store            ) [ 0000000000000000000000000]
br_ln180            (br               ) [ 0011111111111100000000000]
i0_0_i              (phi              ) [ 0000000000000010000000000]
icmp_ln122          (icmp             ) [ 0000000000000011111100000]
empty_115           (speclooptripcount) [ 0000000000000000000000000]
i0_4                (add              ) [ 0010000000000011111100000]
br_ln122            (br               ) [ 0000000000000000000000000]
trunc_ln126         (trunc            ) [ 0000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_15       (zext             ) [ 0000000000000001111100000]
add_ln126           (add              ) [ 0000000000000001111100000]
br_ln124            (br               ) [ 0000000000000011111100000]
br_ln131            (br               ) [ 0000000000000011111111111]
i1_0_i              (phi              ) [ 0000000000000001000000000]
icmp_ln124          (icmp             ) [ 0000000000000011111100000]
empty_116           (speclooptripcount) [ 0000000000000000000000000]
i1_8                (add              ) [ 0000000000000011111100000]
br_ln124            (br               ) [ 0000000000000000000000000]
shl_ln126_5         (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_16       (zext             ) [ 0000000000000000000000000]
shl_ln126_6         (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln126_17       (zext             ) [ 0000000000000000000000000]
sub_ln126           (sub              ) [ 0000000000000000111100000]
br_ln125            (br               ) [ 0000000000000011111100000]
br_ln0              (br               ) [ 0010000000000011111100000]
i2_0_i              (phi              ) [ 0000000000000000100000000]
zext_ln125          (zext             ) [ 0000000000000000000000000]
icmp_ln125          (icmp             ) [ 0000000000000011111100000]
empty_117           (speclooptripcount) [ 0000000000000000000000000]
i2_8                (add              ) [ 0000000000000011111100000]
br_ln125            (br               ) [ 0000000000000000000000000]
add_ln126_14        (add              ) [ 0000000000000000000000000]
zext_ln126_18       (zext             ) [ 0000000000000000000000000]
add_ln126_13        (add              ) [ 0000000000000000011100000]
add_ln126_15        (add              ) [ 0000000000000000000000000]
zext_ln126_19       (zext             ) [ 0000000000000000000000000]
add_ln126_16        (add              ) [ 0000000000000000010000000]
br_ln0              (br               ) [ 0000000000000011111100000]
sext_ln126_4        (sext             ) [ 0000000000000000000000000]
zext_ln126_4        (zext             ) [ 0000000000000000000000000]
output_V_addr       (getelementptr    ) [ 0000000000000000001000000]
output_V_load       (load             ) [ 0000000000000000000100000]
sext_ln126          (sext             ) [ 0000000000000000000000000]
zext_ln126          (zext             ) [ 0000000000000000000000000]
output_V_addr_7     (getelementptr    ) [ 0000000000000000000000000]
store_ln126         (store            ) [ 0000000000000000000000000]
br_ln125            (br               ) [ 0000000000000011111100000]
i11_0_i             (phi              ) [ 0000000000000000000010000]
icmp_ln131          (icmp             ) [ 0000000000000000000011111]
empty_118           (speclooptripcount) [ 0000000000000000000000000]
i1_7                (add              ) [ 0000000000000010000011111]
br_ln131            (br               ) [ 0000000000000000000000000]
shl_ln3             (bitconcatenate   ) [ 0000000000000000000000000]
shl_ln134_3         (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln134_6        (zext             ) [ 0000000000000000000000000]
sub_ln134           (sub              ) [ 0000000000000000000001111]
zext_ln133          (zext             ) [ 0000000000000000000001111]
br_ln133            (br               ) [ 0000000000000000000011111]
ret_ln199           (ret              ) [ 0000000000000000000000000]
i22_0_i             (phi              ) [ 0000000000000000000001000]
icmp_ln133          (icmp             ) [ 0000000000000000000011111]
empty_119           (speclooptripcount) [ 0000000000000000000000000]
i2_7                (add              ) [ 0000000000000000000011111]
br_ln133            (br               ) [ 0000000000000000000000000]
or_ln               (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln134_7        (zext             ) [ 0000000000000000000000000]
add_ln134           (add              ) [ 0000000000000000000000111]
zext_ln203_49       (zext             ) [ 0000000000000000000000000]
add_ln203_27        (add              ) [ 0000000000000000000000100]
br_ln0              (br               ) [ 0000000000000010000011111]
zext_ln203_50       (zext             ) [ 0000000000000000000000000]
tmpinput_V_addr_12  (getelementptr    ) [ 0000000000000000000000010]
tmpinput_V_load     (load             ) [ 0000000000000000000000001]
zext_ln134          (zext             ) [ 0000000000000000000000000]
output_V_addr15     (getelementptr    ) [ 0000000000000000000000000]
store_ln134         (store            ) [ 0000000000000000000000000]
br_ln133            (br               ) [ 0000000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="linebuffer_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuffer_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="tmpinput_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmpinput_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmpinput_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="64" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln179/4 tmp1_V/6 store_ln195/13 tmpinput_V_load/22 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmpinput_V_addr_10_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="9" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_10/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="linebuffer_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="11" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="1"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp_V/6 store_ln193/8 linebuffer_V_load/10 store_ln190/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="linebuffer_V_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="12" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr_1/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="linebuffer_V_addr_2_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="12" slack="0"/>
<pin id="130" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr_2/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="linebuffer_V_addr_3_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="12" slack="0"/>
<pin id="138" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuffer_V_addr_3/12 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmpinput_V_addr_11_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="9" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_11/13 "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/17 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_V_load/17 store_ln126/19 store_ln134/24 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_V_addr_7_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr_7/19 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmpinput_V_addr_12_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmpinput_V_addr_12/22 "/>
</bind>
</comp>

<comp id="177" class="1004" name="output_V_addr15_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr15/24 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i0_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="1"/>
<pin id="187" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i0_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i0_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="7" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i1_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i1_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i2_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i2_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i0_0_i_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="1"/>
<pin id="222" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i0_0_i (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="i0_0_i_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0_0_i/14 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i1_0_i_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i1_0_i_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="2" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/15 "/>
</bind>
</comp>

<comp id="242" class="1005" name="i2_0_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="1"/>
<pin id="244" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2_0_i (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="i2_0_i_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0_i/16 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i11_0_i_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="1"/>
<pin id="255" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i11_0_i (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="i11_0_i_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i11_0_i/20 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i22_0_i_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="1"/>
<pin id="266" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i22_0_i (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i22_0_i_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i22_0_i/21 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V tmpinput_V_load "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln177_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="i0_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln179_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln203_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="2"/>
<pin id="300" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln203_41_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="2"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_41/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="7" slack="2"/>
<pin id="310" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln180_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xor_ln182_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln182/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_33_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln182_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="add_ln182_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="1"/>
<pin id="342" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln182/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln187_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_34_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln187_8_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_8/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln187_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="7" slack="1"/>
<pin id="365" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187_4/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln182_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln182_4/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln187_9_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187_9/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln187_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="2"/>
<pin id="377" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_35_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="0" index="2" bw="2" slack="2"/>
<pin id="382" dir="0" index="3" bw="1" slack="0"/>
<pin id="383" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35_cast/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln203_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="0" index="1" bw="7" slack="3"/>
<pin id="390" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln203_42_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_42/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln189_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="4" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_38_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln203_45_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_45/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln203_23_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="1"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_23/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_41_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="5" slack="0"/>
<pin id="428" dir="0" index="1" bw="4" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln203_47_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_47/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln203_25_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="1"/>
<pin id="440" dir="0" index="1" bw="5" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_25/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sub_ln195_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="3"/>
<pin id="446" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln195/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_37_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln203_43_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_43/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln203_22_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="4"/>
<pin id="463" dir="0" index="1" bw="8" slack="0"/>
<pin id="464" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_22/8 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="3"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_40_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="1"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40_cast/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln203_24_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="7" slack="5"/>
<pin id="481" dir="0" index="1" bw="12" slack="0"/>
<pin id="482" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_24/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_43_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="12" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="1"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43_cast/9 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln203_26_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="5"/>
<pin id="493" dir="0" index="1" bw="12" slack="0"/>
<pin id="494" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_26/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln203_48_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_48/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln203_46_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="3"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_46/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln203_44_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_44/13 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln122_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="0" index="1" bw="2" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="i0_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_4/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="trunc_ln126_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/14 "/>
</bind>
</comp>

<comp id="524" class="1004" name="shl_ln_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="1" slack="0"/>
<pin id="528" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln126_15_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_15/14 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln126_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="0"/>
<pin id="539" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/14 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln124_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/15 "/>
</bind>
</comp>

<comp id="548" class="1004" name="i1_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_8/15 "/>
</bind>
</comp>

<comp id="554" class="1004" name="shl_ln126_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="2" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_5/15 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln126_16_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="10" slack="0"/>
<pin id="564" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_16/15 "/>
</bind>
</comp>

<comp id="566" class="1004" name="shl_ln126_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_6/15 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln126_17_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_17/15 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sub_ln126_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="8" slack="0"/>
<pin id="581" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126/15 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln125_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/16 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln125_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="0" index="1" bw="7" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/16 "/>
</bind>
</comp>

<comp id="594" class="1004" name="i2_8_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_8/16 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln126_14_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="2"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_14/16 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln126_18_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_18/16 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln126_13_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="0"/>
<pin id="611" dir="0" index="1" bw="11" slack="1"/>
<pin id="612" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_13/16 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln126_15_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="2"/>
<pin id="616" dir="0" index="1" bw="7" slack="0"/>
<pin id="617" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_15/16 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln126_19_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="0"/>
<pin id="621" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_19/16 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln126_16_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="11" slack="1"/>
<pin id="626" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_16/16 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln126_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="11" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_4/17 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln126_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="11" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_4/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln126_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="3"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/19 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln126_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/19 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln131_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="2" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/20 "/>
</bind>
</comp>

<comp id="650" class="1004" name="i1_7_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_7/20 "/>
</bind>
</comp>

<comp id="656" class="1004" name="shl_ln3_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="2" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/20 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln134_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="2" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln134_3/20 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln134_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_6/20 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sub_ln134_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln134/20 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln133_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/20 "/>
</bind>
</comp>

<comp id="686" class="1004" name="icmp_ln133_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="7" slack="0"/>
<pin id="688" dir="0" index="1" bw="7" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/21 "/>
</bind>
</comp>

<comp id="692" class="1004" name="i2_7_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_7/21 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="0" index="2" bw="7" slack="0"/>
<pin id="702" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/21 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln134_7_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_7/21 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln134_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="10" slack="1"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/21 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln203_49_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_49/21 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln203_27_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="0" index="1" bw="7" slack="0"/>
<pin id="722" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_27/21 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln203_50_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_50/22 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln134_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="3"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/24 "/>
</bind>
</comp>

<comp id="735" class="1005" name="i0_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i0 "/>
</bind>
</comp>

<comp id="740" class="1005" name="data_V_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="1"/>
<pin id="742" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="data_V_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="16" slack="1"/>
<pin id="747" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="zext_ln203_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="3"/>
<pin id="752" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="757" class="1005" name="zext_ln203_41_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="9" slack="1"/>
<pin id="759" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_41 "/>
</bind>
</comp>

<comp id="767" class="1005" name="add_ln182_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="9" slack="1"/>
<pin id="769" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln182 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln187_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="2"/>
<pin id="774" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add_ln187_4_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="1"/>
<pin id="780" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187_4 "/>
</bind>
</comp>

<comp id="783" class="1005" name="tmpinput_V_addr_10_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_10 "/>
</bind>
</comp>

<comp id="788" class="1005" name="linebuffer_V_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="11" slack="1"/>
<pin id="790" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="zext_ln187_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="1"/>
<pin id="795" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln187 "/>
</bind>
</comp>

<comp id="799" class="1005" name="linebuffer_V_addr_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="1"/>
<pin id="801" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_addr_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="tmp_V_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="2"/>
<pin id="806" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="812" class="1005" name="i2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="add_ln203_23_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="1"/>
<pin id="819" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_23 "/>
</bind>
</comp>

<comp id="822" class="1005" name="add_ln203_25_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="6" slack="1"/>
<pin id="824" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_25 "/>
</bind>
</comp>

<comp id="827" class="1005" name="add_ln203_22_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="9" slack="1"/>
<pin id="829" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_22 "/>
</bind>
</comp>

<comp id="832" class="1005" name="i1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="add_ln203_24_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="12" slack="3"/>
<pin id="839" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203_24 "/>
</bind>
</comp>

<comp id="842" class="1005" name="add_ln203_26_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="12" slack="1"/>
<pin id="844" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_26 "/>
</bind>
</comp>

<comp id="847" class="1005" name="linebuffer_V_addr_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="1"/>
<pin id="849" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_addr_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="linebuffer_V_load_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="1"/>
<pin id="854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="linebuffer_V_load "/>
</bind>
</comp>

<comp id="860" class="1005" name="i0_4_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="0"/>
<pin id="862" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i0_4 "/>
</bind>
</comp>

<comp id="865" class="1005" name="zext_ln126_15_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="2"/>
<pin id="867" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln126_15 "/>
</bind>
</comp>

<comp id="870" class="1005" name="add_ln126_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="2"/>
<pin id="872" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln126 "/>
</bind>
</comp>

<comp id="878" class="1005" name="i1_8_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="2" slack="0"/>
<pin id="880" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_8 "/>
</bind>
</comp>

<comp id="883" class="1005" name="sub_ln126_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="1"/>
<pin id="885" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln126 "/>
</bind>
</comp>

<comp id="892" class="1005" name="i2_8_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="7" slack="0"/>
<pin id="894" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2_8 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln126_13_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="11" slack="3"/>
<pin id="899" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln126_13 "/>
</bind>
</comp>

<comp id="902" class="1005" name="add_ln126_16_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="11" slack="1"/>
<pin id="904" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln126_16 "/>
</bind>
</comp>

<comp id="907" class="1005" name="output_V_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="output_V_load_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="1"/>
<pin id="914" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_V_load "/>
</bind>
</comp>

<comp id="920" class="1005" name="i1_7_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="2" slack="0"/>
<pin id="922" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_7 "/>
</bind>
</comp>

<comp id="925" class="1005" name="sub_ln134_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="1"/>
<pin id="927" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln134 "/>
</bind>
</comp>

<comp id="930" class="1005" name="zext_ln133_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="9" slack="1"/>
<pin id="932" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln133 "/>
</bind>
</comp>

<comp id="938" class="1005" name="i2_7_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="7" slack="0"/>
<pin id="940" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2_7 "/>
</bind>
</comp>

<comp id="943" class="1005" name="add_ln134_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="10" slack="3"/>
<pin id="945" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="948" class="1005" name="add_ln203_27_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="9" slack="1"/>
<pin id="950" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_27 "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmpinput_V_addr_12_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="8" slack="1"/>
<pin id="955" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmpinput_V_addr_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="105"><net_src comp="99" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="148"><net_src comp="142" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="170" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="8" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="93" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="285"><net_src comp="189" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="10" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="189" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="189" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="301"><net_src comp="185" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="185" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="185" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="314"><net_src comp="306" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="319"><net_src comp="201" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="201" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="327" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="201" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="344" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="32" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="378" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="401"><net_src comp="213" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="213" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="213" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="48" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="46" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="403" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="48" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="50" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="197" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="30" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="443" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="32" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="460"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="197" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="32" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="507"><net_src comp="504" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="512"><net_src comp="224" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="50" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="224" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="24" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="224" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="56" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="58" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="235" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="26" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="235" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="24" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="62" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="235" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="64" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="554" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="30" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="235" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="32" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="562" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="246" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="246" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="10" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="246" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="16" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="584" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="584" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="648"><net_src comp="257" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="26" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="257" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="24" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="661"><net_src comp="62" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="257" pin="4"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="64" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="669"><net_src comp="30" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="257" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="32" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="656" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="664" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="268" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="10" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="268" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="16" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="66" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="68" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="268" pin="4"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="268" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="738"><net_src comp="287" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="743"><net_src comp="74" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="748"><net_src comp="81" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="753"><net_src comp="298" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="760"><net_src comp="302" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="770"><net_src comp="339" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="775"><net_src comp="344" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="781"><net_src comp="362" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="786"><net_src comp="99" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="791"><net_src comp="106" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="796"><net_src comp="375" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="802"><net_src comp="119" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="807"><net_src comp="113" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="815"><net_src comp="403" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="820"><net_src comp="421" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="825"><net_src comp="438" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="830"><net_src comp="461" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="835"><net_src comp="466" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="840"><net_src comp="479" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="845"><net_src comp="491" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="850"><net_src comp="126" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="855"><net_src comp="113" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="863"><net_src comp="514" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="868"><net_src comp="532" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="873"><net_src comp="536" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="881"><net_src comp="548" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="886"><net_src comp="578" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="895"><net_src comp="594" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="900"><net_src comp="609" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="905"><net_src comp="623" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="910"><net_src comp="149" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="915"><net_src comp="156" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="923"><net_src comp="650" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="928"><net_src comp="676" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="933"><net_src comp="682" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="941"><net_src comp="692" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="946"><net_src comp="710" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="951"><net_src comp="719" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="956"><net_src comp="170" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="93" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {19 24 }
	Port: linebuffer_V | {8 12 }
 - Input state : 
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> : data_V | {2 3 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> : output_V | {17 18 }
	Port: cnnshift_arr_buffer<ap_fixed,ap_fixed,config12> : linebuffer_V | {6 7 10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln177 : 1
		i0 : 1
		br_ln177 : 2
		zext_ln179 : 1
		data_V_addr : 2
		data_V_load : 3
	State 3
	State 4
		tmpinput_V_addr : 1
		store_ln179 : 2
	State 5
		icmp_ln180 : 1
		br_ln180 : 2
		xor_ln182 : 1
		tmp_33 : 1
		zext_ln182 : 2
		add_ln182 : 3
		add_ln187 : 1
		tmp_34 : 2
		zext_ln187_8 : 3
		add_ln187_4 : 4
	State 6
		tmpinput_V_addr_10 : 1
		tmp1_V : 2
		linebuffer_V_addr : 1
		tmp_V : 2
	State 7
		add_ln203 : 1
		zext_ln203_42 : 2
		linebuffer_V_addr_1 : 3
	State 8
		icmp_ln189 : 1
		i2 : 1
		br_ln189 : 2
		tmp_38 : 1
		zext_ln203_45 : 2
		add_ln203_23 : 3
		tmp_41 : 2
		zext_ln203_47 : 3
		add_ln203_25 : 4
		tmp_37 : 1
		zext_ln203_43 : 2
		add_ln203_22 : 3
	State 9
		add_ln203_24 : 1
		add_ln203_26 : 1
	State 10
		linebuffer_V_addr_2 : 1
		linebuffer_V_load : 2
	State 11
	State 12
		linebuffer_V_addr_3 : 1
		store_ln190 : 2
	State 13
		tmpinput_V_addr_11 : 1
		store_ln195 : 2
	State 14
		icmp_ln122 : 1
		i0_4 : 1
		br_ln122 : 2
		trunc_ln126 : 1
		shl_ln : 2
		zext_ln126_15 : 3
		add_ln126 : 4
	State 15
		icmp_ln124 : 1
		i1_8 : 1
		br_ln124 : 2
		shl_ln126_5 : 1
		zext_ln126_16 : 2
		shl_ln126_6 : 1
		zext_ln126_17 : 2
		sub_ln126 : 3
	State 16
		zext_ln125 : 1
		icmp_ln125 : 1
		i2_8 : 1
		br_ln125 : 2
		add_ln126_14 : 2
		zext_ln126_18 : 3
		add_ln126_13 : 4
		add_ln126_15 : 2
		zext_ln126_19 : 3
		add_ln126_16 : 4
	State 17
		zext_ln126_4 : 1
		output_V_addr : 2
		output_V_load : 3
	State 18
	State 19
		zext_ln126 : 1
		output_V_addr_7 : 2
		store_ln126 : 3
	State 20
		icmp_ln131 : 1
		i1_7 : 1
		br_ln131 : 2
		shl_ln3 : 1
		shl_ln134_3 : 1
		zext_ln134_6 : 2
		sub_ln134 : 3
		zext_ln133 : 2
	State 21
		icmp_ln133 : 1
		i2_7 : 1
		br_ln133 : 2
		or_ln : 1
		zext_ln134_7 : 2
		add_ln134 : 3
		zext_ln203_49 : 1
		add_ln203_27 : 2
	State 22
		tmpinput_V_addr_12 : 1
		tmpinput_V_load : 2
	State 23
	State 24
		output_V_addr15 : 1
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       i0_fu_287      |    0    |    15   |
|          |   add_ln182_fu_339   |    0    |    15   |
|          |   add_ln187_fu_344   |    0    |    10   |
|          |  add_ln187_4_fu_362  |    0    |    15   |
|          |   add_ln203_fu_387   |    0    |    12   |
|          |       i2_fu_403      |    0    |    13   |
|          |  add_ln203_23_fu_421 |    0    |    15   |
|          |  add_ln203_25_fu_438 |    0    |    15   |
|          |  add_ln203_22_fu_461 |    0    |    15   |
|          |       i1_fu_466      |    0    |    10   |
|          |  add_ln203_24_fu_479 |    0    |    12   |
|    add   |  add_ln203_26_fu_491 |    0    |    12   |
|          |      i0_4_fu_514     |    0    |    10   |
|          |   add_ln126_fu_536   |    0    |    15   |
|          |      i1_8_fu_548     |    0    |    10   |
|          |      i2_8_fu_594     |    0    |    15   |
|          |  add_ln126_14_fu_600 |    0    |    15   |
|          |  add_ln126_13_fu_609 |    0    |    13   |
|          |  add_ln126_15_fu_614 |    0    |    15   |
|          |  add_ln126_16_fu_623 |    0    |    13   |
|          |      i1_7_fu_650     |    0    |    10   |
|          |      i2_7_fu_692     |    0    |    15   |
|          |   add_ln134_fu_710   |    0    |    14   |
|          |  add_ln203_27_fu_719 |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln177_fu_281  |    0    |    11   |
|          |   icmp_ln180_fu_315  |    0    |    8    |
|          |   icmp_ln189_fu_397  |    0    |    9    |
|   icmp   |   icmp_ln122_fu_508  |    0    |    8    |
|          |   icmp_ln124_fu_542  |    0    |    8    |
|          |   icmp_ln125_fu_588  |    0    |    11   |
|          |   icmp_ln131_fu_644  |    0    |    8    |
|          |   icmp_ln133_fu_686  |    0    |    11   |
|----------|----------------------|---------|---------|
|          |   sub_ln195_fu_443   |    0    |    10   |
|    sub   |   sub_ln126_fu_578   |    0    |    14   |
|          |   sub_ln134_fu_676   |    0    |    14   |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln182_fu_321   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln179_fu_293  |    0    |    0    |
|          |   zext_ln203_fu_298  |    0    |    0    |
|          | zext_ln203_41_fu_302 |    0    |    0    |
|          |   zext_ln182_fu_335  |    0    |    0    |
|          |  zext_ln187_8_fu_358 |    0    |    0    |
|          |  zext_ln182_4_fu_367 |    0    |    0    |
|          |  zext_ln187_9_fu_371 |    0    |    0    |
|          |   zext_ln187_fu_375  |    0    |    0    |
|          | zext_ln203_42_fu_392 |    0    |    0    |
|          | zext_ln203_45_fu_417 |    0    |    0    |
|          | zext_ln203_47_fu_434 |    0    |    0    |
|          | zext_ln203_43_fu_457 |    0    |    0    |
|          | zext_ln203_48_fu_496 |    0    |    0    |
|          | zext_ln203_46_fu_500 |    0    |    0    |
|   zext   | zext_ln203_44_fu_504 |    0    |    0    |
|          | zext_ln126_15_fu_532 |    0    |    0    |
|          | zext_ln126_16_fu_562 |    0    |    0    |
|          | zext_ln126_17_fu_574 |    0    |    0    |
|          |   zext_ln125_fu_584  |    0    |    0    |
|          | zext_ln126_18_fu_605 |    0    |    0    |
|          | zext_ln126_19_fu_619 |    0    |    0    |
|          |  zext_ln126_4_fu_631 |    0    |    0    |
|          |   zext_ln126_fu_639  |    0    |    0    |
|          |  zext_ln134_6_fu_672 |    0    |    0    |
|          |   zext_ln133_fu_682  |    0    |    0    |
|          |  zext_ln134_7_fu_706 |    0    |    0    |
|          | zext_ln203_49_fu_715 |    0    |    0    |
|          | zext_ln203_50_fu_724 |    0    |    0    |
|          |   zext_ln134_fu_728  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_306      |    0    |    0    |
|          |     tmp_33_fu_327    |    0    |    0    |
|          |     tmp_34_fu_350    |    0    |    0    |
|          |  tmp_35_cast_fu_378  |    0    |    0    |
|          |     tmp_38_fu_409    |    0    |    0    |
|          |     tmp_41_fu_426    |    0    |    0    |
|          |     tmp_37_fu_449    |    0    |    0    |
|bitconcatenate|  tmp_40_cast_fu_472  |    0    |    0    |
|          |  tmp_43_cast_fu_484  |    0    |    0    |
|          |     shl_ln_fu_524    |    0    |    0    |
|          |  shl_ln126_5_fu_554  |    0    |    0    |
|          |  shl_ln126_6_fu_566  |    0    |    0    |
|          |    shl_ln3_fu_656    |    0    |    0    |
|          |  shl_ln134_3_fu_664  |    0    |    0    |
|          |     or_ln_fu_698     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln126_fu_520  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |  sext_ln126_4_fu_628 |    0    |    0    |
|          |   sext_ln126_fu_636  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   433   |
|----------|----------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|tmpinput_V|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln126_13_reg_897   |   11   |
|    add_ln126_16_reg_902   |   11   |
|     add_ln126_reg_870     |    8   |
|     add_ln134_reg_943     |   10   |
|     add_ln182_reg_767     |    9   |
|    add_ln187_4_reg_778    |    9   |
|     add_ln187_reg_772     |    2   |
|    add_ln203_22_reg_827   |    9   |
|    add_ln203_23_reg_817   |    6   |
|    add_ln203_24_reg_837   |   12   |
|    add_ln203_25_reg_822   |    6   |
|    add_ln203_26_reg_842   |   12   |
|    add_ln203_27_reg_948   |    9   |
|    data_V_addr_reg_740    |    6   |
|    data_V_load_reg_745    |   16   |
|       i0_0_i_reg_220      |    2   |
|        i0_0_reg_185       |    7   |
|        i0_4_reg_860       |    2   |
|         i0_reg_735        |    7   |
|      i11_0_i_reg_253      |    2   |
|       i1_0_i_reg_231      |    2   |
|        i1_0_reg_197       |    2   |
|        i1_7_reg_920       |    2   |
|        i1_8_reg_878       |    2   |
|         i1_reg_832        |    2   |
|      i22_0_i_reg_264      |    7   |
|       i2_0_i_reg_242      |    7   |
|        i2_0_reg_209       |    4   |
|        i2_7_reg_938       |    7   |
|        i2_8_reg_892       |    7   |
|         i2_reg_812        |    4   |
|linebuffer_V_addr_1_reg_799|   11   |
|linebuffer_V_addr_2_reg_847|   11   |
| linebuffer_V_addr_reg_788 |   11   |
| linebuffer_V_load_reg_852 |   16   |
|   output_V_addr_reg_907   |   10   |
|   output_V_load_reg_912   |   16   |
|          reg_275          |   16   |
|     sub_ln126_reg_883     |   11   |
|     sub_ln134_reg_925     |   10   |
|       tmp_V_reg_804       |   16   |
| tmpinput_V_addr_10_reg_783|    8   |
| tmpinput_V_addr_12_reg_953|    8   |
|   zext_ln126_15_reg_865   |    8   |
|     zext_ln133_reg_930    |    9   |
|     zext_ln187_reg_793    |    6   |
|   zext_ln203_41_reg_757   |    9   |
|     zext_ln203_reg_750    |   12   |
+---------------------------+--------+
|           Total           |   390  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_93 |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_93 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_113 |  p0  |   6  |  11  |   66   ||    33   |
| grp_access_fu_113 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_156 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_156 |  p1  |   2  |  16  |   32   ||    9    |
|    i0_0_reg_185   |  p0  |   2  |   7  |   14   ||    9    |
|    i1_0_reg_197   |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   280  || 16.3785 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   433  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   16   |    -   |   141  |    -   |
|  Register |    -   |    -   |   390  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   390  |   574  |    0   |
+-----------+--------+--------+--------+--------+--------+
