<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › davinci › dm355_ccdc_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dm355_ccdc_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2005-2009 Texas Instruments Inc</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _DM355_CCDC_REGS_H</span>
<span class="cp">#define _DM355_CCDC_REGS_H</span>

<span class="cm">/**************************************************************************\</span>
<span class="cm">* Register OFFSET Definitions</span>
<span class="cm">\**************************************************************************/</span>
<span class="cp">#define SYNCEN				0x00</span>
<span class="cp">#define MODESET				0x04</span>
<span class="cp">#define HDWIDTH				0x08</span>
<span class="cp">#define VDWIDTH				0x0c</span>
<span class="cp">#define PPLN				0x10</span>
<span class="cp">#define LPFR				0x14</span>
<span class="cp">#define SPH				0x18</span>
<span class="cp">#define NPH				0x1c</span>
<span class="cp">#define SLV0				0x20</span>
<span class="cp">#define SLV1				0x24</span>
<span class="cp">#define NLV				0x28</span>
<span class="cp">#define CULH				0x2c</span>
<span class="cp">#define CULV				0x30</span>
<span class="cp">#define HSIZE				0x34</span>
<span class="cp">#define SDOFST				0x38</span>
<span class="cp">#define STADRH				0x3c</span>
<span class="cp">#define STADRL				0x40</span>
<span class="cp">#define CLAMP				0x44</span>
<span class="cp">#define DCSUB				0x48</span>
<span class="cp">#define COLPTN				0x4c</span>
<span class="cp">#define BLKCMP0				0x50</span>
<span class="cp">#define BLKCMP1				0x54</span>
<span class="cp">#define MEDFILT				0x58</span>
<span class="cp">#define RYEGAIN				0x5c</span>
<span class="cp">#define GRCYGAIN			0x60</span>
<span class="cp">#define GBGGAIN				0x64</span>
<span class="cp">#define BMGGAIN				0x68</span>
<span class="cp">#define OFFSET				0x6c</span>
<span class="cp">#define OUTCLIP				0x70</span>
<span class="cp">#define VDINT0				0x74</span>
<span class="cp">#define VDINT1				0x78</span>
<span class="cp">#define RSV0				0x7c</span>
<span class="cp">#define GAMMAWD				0x80</span>
<span class="cp">#define REC656IF			0x84</span>
<span class="cp">#define CCDCFG				0x88</span>
<span class="cp">#define FMTCFG				0x8c</span>
<span class="cp">#define FMTPLEN				0x90</span>
<span class="cp">#define FMTSPH				0x94</span>
<span class="cp">#define FMTLNH				0x98</span>
<span class="cp">#define FMTSLV				0x9c</span>
<span class="cp">#define FMTLNV				0xa0</span>
<span class="cp">#define FMTRLEN				0xa4</span>
<span class="cp">#define FMTHCNT				0xa8</span>
<span class="cp">#define FMT_ADDR_PTR_B			0xac</span>
<span class="cp">#define FMT_ADDR_PTR(i)			(FMT_ADDR_PTR_B + (i * 4))</span>
<span class="cp">#define FMTPGM_VF0			0xcc</span>
<span class="cp">#define FMTPGM_VF1			0xd0</span>
<span class="cp">#define FMTPGM_AP0			0xd4</span>
<span class="cp">#define FMTPGM_AP1			0xd8</span>
<span class="cp">#define FMTPGM_AP2			0xdc</span>
<span class="cp">#define FMTPGM_AP3                      0xe0</span>
<span class="cp">#define FMTPGM_AP4                      0xe4</span>
<span class="cp">#define FMTPGM_AP5                      0xe8</span>
<span class="cp">#define FMTPGM_AP6                      0xec</span>
<span class="cp">#define FMTPGM_AP7                      0xf0</span>
<span class="cp">#define LSCCFG1                         0xf4</span>
<span class="cp">#define LSCCFG2                         0xf8</span>
<span class="cp">#define LSCH0                           0xfc</span>
<span class="cp">#define LSCV0                           0x100</span>
<span class="cp">#define LSCKH                           0x104</span>
<span class="cp">#define LSCKV                           0x108</span>
<span class="cp">#define LSCMEMCTL                       0x10c</span>
<span class="cp">#define LSCMEMD                         0x110</span>
<span class="cp">#define LSCMEMQ                         0x114</span>
<span class="cp">#define DFCCTL                          0x118</span>
<span class="cp">#define DFCVSAT                         0x11c</span>
<span class="cp">#define DFCMEMCTL                       0x120</span>
<span class="cp">#define DFCMEM0                         0x124</span>
<span class="cp">#define DFCMEM1                         0x128</span>
<span class="cp">#define DFCMEM2                         0x12c</span>
<span class="cp">#define DFCMEM3                         0x130</span>
<span class="cp">#define DFCMEM4                         0x134</span>
<span class="cp">#define CSCCTL                          0x138</span>
<span class="cp">#define CSCM0                           0x13c</span>
<span class="cp">#define CSCM1                           0x140</span>
<span class="cp">#define CSCM2                           0x144</span>
<span class="cp">#define CSCM3                           0x148</span>
<span class="cp">#define CSCM4                           0x14c</span>
<span class="cp">#define CSCM5                           0x150</span>
<span class="cp">#define CSCM6                           0x154</span>
<span class="cp">#define CSCM7                           0x158</span>
<span class="cp">#define DATAOFST			0x15c</span>
<span class="cp">#define CCDC_REG_LAST			DATAOFST</span>
<span class="cm">/**************************************************************</span>
<span class="cm">*	Define for various register bit mask and shifts for CCDC</span>
<span class="cm">*</span>
<span class="cm">**************************************************************/</span>
<span class="cp">#define CCDC_RAW_IP_MODE			0</span>
<span class="cp">#define CCDC_VDHDOUT_INPUT			0</span>
<span class="cp">#define CCDC_YCINSWP_RAW			(0 &lt;&lt; 4)</span>
<span class="cp">#define CCDC_EXWEN_DISABLE 			0</span>
<span class="cp">#define CCDC_DATAPOL_NORMAL			0</span>
<span class="cp">#define CCDC_CCDCFG_FIDMD_LATCH_VSYNC		0</span>
<span class="cp">#define CCDC_CCDCFG_FIDMD_NO_LATCH_VSYNC	(1 &lt;&lt; 6)</span>
<span class="cp">#define CCDC_CCDCFG_WENLOG_AND			0</span>
<span class="cp">#define CCDC_CCDCFG_TRGSEL_WEN			0</span>
<span class="cp">#define CCDC_CCDCFG_EXTRG_DISABLE		0</span>
<span class="cp">#define CCDC_CFA_MOSAIC				0</span>
<span class="cp">#define CCDC_Y8POS_SHIFT			11</span>

<span class="cp">#define CCDC_VDC_DFCVSAT_MASK			0x3fff</span>
<span class="cp">#define CCDC_DATAOFST_MASK			0x0ff</span>
<span class="cp">#define CCDC_DATAOFST_H_SHIFT			0</span>
<span class="cp">#define CCDC_DATAOFST_V_SHIFT			8</span>
<span class="cp">#define CCDC_GAMMAWD_CFA_MASK			1</span>
<span class="cp">#define CCDC_GAMMAWD_CFA_SHIFT			5</span>
<span class="cp">#define CCDC_GAMMAWD_INPUT_SHIFT		2</span>
<span class="cp">#define CCDC_FID_POL_MASK			1</span>
<span class="cp">#define CCDC_FID_POL_SHIFT			4</span>
<span class="cp">#define CCDC_HD_POL_MASK			1</span>
<span class="cp">#define CCDC_HD_POL_SHIFT			3</span>
<span class="cp">#define CCDC_VD_POL_MASK			1</span>
<span class="cp">#define CCDC_VD_POL_SHIFT			2</span>
<span class="cp">#define CCDC_VD_POL_NEGATIVE			(1 &lt;&lt; 2)</span>
<span class="cp">#define CCDC_FRM_FMT_MASK			1</span>
<span class="cp">#define CCDC_FRM_FMT_SHIFT			7</span>
<span class="cp">#define CCDC_DATA_SZ_MASK			7</span>
<span class="cp">#define CCDC_DATA_SZ_SHIFT			8</span>
<span class="cp">#define CCDC_VDHDOUT_MASK			1</span>
<span class="cp">#define CCDC_VDHDOUT_SHIFT			0</span>
<span class="cp">#define CCDC_EXWEN_MASK				1</span>
<span class="cp">#define CCDC_EXWEN_SHIFT			5</span>
<span class="cp">#define CCDC_INPUT_MODE_MASK			3</span>
<span class="cp">#define CCDC_INPUT_MODE_SHIFT			12</span>
<span class="cp">#define CCDC_PIX_FMT_MASK			3</span>
<span class="cp">#define CCDC_PIX_FMT_SHIFT			12</span>
<span class="cp">#define CCDC_DATAPOL_MASK			1</span>
<span class="cp">#define CCDC_DATAPOL_SHIFT			6</span>
<span class="cp">#define CCDC_WEN_ENABLE				(1 &lt;&lt; 1)</span>
<span class="cp">#define CCDC_VDHDEN_ENABLE			(1 &lt;&lt; 16)</span>
<span class="cp">#define CCDC_LPF_ENABLE				(1 &lt;&lt; 14)</span>
<span class="cp">#define CCDC_ALAW_ENABLE			1</span>
<span class="cp">#define CCDC_ALAW_GAMA_WD_MASK			7</span>
<span class="cp">#define CCDC_REC656IF_BT656_EN			3</span>

<span class="cp">#define CCDC_FMTCFG_FMTMODE_MASK 		3</span>
<span class="cp">#define CCDC_FMTCFG_FMTMODE_SHIFT		1</span>
<span class="cp">#define CCDC_FMTCFG_LNUM_MASK			3</span>
<span class="cp">#define CCDC_FMTCFG_LNUM_SHIFT			4</span>
<span class="cp">#define CCDC_FMTCFG_ADDRINC_MASK		7</span>
<span class="cp">#define CCDC_FMTCFG_ADDRINC_SHIFT		8</span>

<span class="cp">#define CCDC_CCDCFG_FIDMD_SHIFT			6</span>
<span class="cp">#define	CCDC_CCDCFG_WENLOG_SHIFT		8</span>
<span class="cp">#define CCDC_CCDCFG_TRGSEL_SHIFT		9</span>
<span class="cp">#define CCDC_CCDCFG_EXTRG_SHIFT			10</span>
<span class="cp">#define CCDC_CCDCFG_MSBINVI_SHIFT		13</span>

<span class="cp">#define CCDC_HSIZE_FLIP_SHIFT			12</span>
<span class="cp">#define CCDC_HSIZE_FLIP_MASK			1</span>
<span class="cp">#define CCDC_HSIZE_VAL_MASK			0xFFF</span>
<span class="cp">#define CCDC_SDOFST_FIELD_INTERLEAVED		0x249</span>
<span class="cp">#define CCDC_SDOFST_INTERLACE_INVERSE		0x4B6D</span>
<span class="cp">#define CCDC_SDOFST_INTERLACE_NORMAL		0x0B6D</span>
<span class="cp">#define CCDC_SDOFST_PROGRESSIVE_INVERSE		0x4000</span>
<span class="cp">#define CCDC_SDOFST_PROGRESSIVE_NORMAL		0</span>
<span class="cp">#define CCDC_START_PX_HOR_MASK			0x7FFF</span>
<span class="cp">#define CCDC_NUM_PX_HOR_MASK			0x7FFF</span>
<span class="cp">#define CCDC_START_VER_ONE_MASK			0x7FFF</span>
<span class="cp">#define CCDC_START_VER_TWO_MASK			0x7FFF</span>
<span class="cp">#define CCDC_NUM_LINES_VER			0x7FFF</span>

<span class="cp">#define CCDC_BLK_CLAMP_ENABLE			(1 &lt;&lt; 15)</span>
<span class="cp">#define CCDC_BLK_SGAIN_MASK			0x1F</span>
<span class="cp">#define CCDC_BLK_ST_PXL_MASK			0x1FFF</span>
<span class="cp">#define CCDC_BLK_SAMPLE_LN_MASK			3</span>
<span class="cp">#define CCDC_BLK_SAMPLE_LN_SHIFT		13</span>

<span class="cp">#define CCDC_NUM_LINE_CALC_MASK			3</span>
<span class="cp">#define CCDC_NUM_LINE_CALC_SHIFT		14</span>

<span class="cp">#define CCDC_BLK_DC_SUB_MASK			0x3FFF</span>
<span class="cp">#define CCDC_BLK_COMP_MASK			0xFF</span>
<span class="cp">#define CCDC_BLK_COMP_GB_COMP_SHIFT		8</span>
<span class="cp">#define CCDC_BLK_COMP_GR_COMP_SHIFT		0</span>
<span class="cp">#define CCDC_BLK_COMP_R_COMP_SHIFT		8</span>
<span class="cp">#define CCDC_LATCH_ON_VSYNC_DISABLE		(1 &lt;&lt; 15)</span>
<span class="cp">#define CCDC_LATCH_ON_VSYNC_ENABLE		(0 &lt;&lt; 15)</span>
<span class="cp">#define CCDC_FPC_ENABLE				(1 &lt;&lt; 15)</span>
<span class="cp">#define CCDC_FPC_FPC_NUM_MASK 			0x7FFF</span>
<span class="cp">#define CCDC_DATA_PACK_ENABLE			(1 &lt;&lt; 11)</span>
<span class="cp">#define CCDC_FMT_HORZ_FMTLNH_MASK		0x1FFF</span>
<span class="cp">#define CCDC_FMT_HORZ_FMTSPH_MASK		0x1FFF</span>
<span class="cp">#define CCDC_FMT_HORZ_FMTSPH_SHIFT		16</span>
<span class="cp">#define CCDC_FMT_VERT_FMTLNV_MASK		0x1FFF</span>
<span class="cp">#define CCDC_FMT_VERT_FMTSLV_MASK		0x1FFF</span>
<span class="cp">#define CCDC_FMT_VERT_FMTSLV_SHIFT		16</span>
<span class="cp">#define CCDC_VP_OUT_VERT_NUM_MASK		0x3FFF</span>
<span class="cp">#define CCDC_VP_OUT_VERT_NUM_SHIFT		17</span>
<span class="cp">#define CCDC_VP_OUT_HORZ_NUM_MASK		0x1FFF</span>
<span class="cp">#define CCDC_VP_OUT_HORZ_NUM_SHIFT		4</span>
<span class="cp">#define CCDC_VP_OUT_HORZ_ST_MASK		0xF</span>

<span class="cp">#define CCDC_CSC_COEF_INTEG_MASK		7</span>
<span class="cp">#define CCDC_CSC_COEF_DECIMAL_MASK		0x1f</span>
<span class="cp">#define CCDC_CSC_COEF_INTEG_SHIFT		5</span>
<span class="cp">#define CCDC_CSCM_MSB_SHIFT			8</span>
<span class="cp">#define CCDC_CSC_ENABLE				1</span>
<span class="cp">#define CCDC_CSC_DEC_MAX			32</span>

<span class="cp">#define CCDC_MFILT1_SHIFT			10</span>
<span class="cp">#define CCDC_MFILT2_SHIFT			8</span>
<span class="cp">#define CCDC_MED_FILT_THRESH			0x3FFF</span>
<span class="cp">#define CCDC_LPF_MASK				1</span>
<span class="cp">#define CCDC_LPF_SHIFT				14</span>
<span class="cp">#define CCDC_OFFSET_MASK			0x3FF</span>
<span class="cp">#define CCDC_DATASFT_MASK			7</span>
<span class="cp">#define CCDC_DATASFT_SHIFT			8</span>

<span class="cp">#define CCDC_DF_ENABLE				1</span>

<span class="cp">#define CCDC_FMTPLEN_P0_MASK			0xF</span>
<span class="cp">#define CCDC_FMTPLEN_P1_MASK			0xF</span>
<span class="cp">#define CCDC_FMTPLEN_P2_MASK			7</span>
<span class="cp">#define CCDC_FMTPLEN_P3_MASK			7</span>
<span class="cp">#define CCDC_FMTPLEN_P0_SHIFT			0</span>
<span class="cp">#define CCDC_FMTPLEN_P1_SHIFT			4</span>
<span class="cp">#define CCDC_FMTPLEN_P2_SHIFT			8</span>
<span class="cp">#define CCDC_FMTPLEN_P3_SHIFT			12</span>

<span class="cp">#define CCDC_FMTSPH_MASK			0x1FFF</span>
<span class="cp">#define CCDC_FMTLNH_MASK			0x1FFF</span>
<span class="cp">#define CCDC_FMTSLV_MASK			0x1FFF</span>
<span class="cp">#define CCDC_FMTLNV_MASK			0x7FFF</span>
<span class="cp">#define CCDC_FMTRLEN_MASK			0x1FFF</span>
<span class="cp">#define CCDC_FMTHCNT_MASK			0x1FFF</span>

<span class="cp">#define CCDC_ADP_INIT_MASK			0x1FFF</span>
<span class="cp">#define CCDC_ADP_LINE_SHIFT			13</span>
<span class="cp">#define CCDC_ADP_LINE_MASK			3</span>
<span class="cp">#define CCDC_FMTPGN_APTR_MASK			7</span>

<span class="cp">#define CCDC_DFCCTL_GDFCEN_MASK			1</span>
<span class="cp">#define CCDC_DFCCTL_VDFCEN_MASK			1</span>
<span class="cp">#define CCDC_DFCCTL_VDFC_DISABLE		(0 &lt;&lt; 4)</span>
<span class="cp">#define CCDC_DFCCTL_VDFCEN_SHIFT		4</span>
<span class="cp">#define CCDC_DFCCTL_VDFCSL_MASK			3</span>
<span class="cp">#define CCDC_DFCCTL_VDFCSL_SHIFT		5</span>
<span class="cp">#define CCDC_DFCCTL_VDFCUDA_MASK		1</span>
<span class="cp">#define CCDC_DFCCTL_VDFCUDA_SHIFT		7</span>
<span class="cp">#define CCDC_DFCCTL_VDFLSFT_MASK		3</span>
<span class="cp">#define CCDC_DFCCTL_VDFLSFT_SHIFT		8</span>
<span class="cp">#define CCDC_DFCMEMCTL_DFCMARST_MASK		1</span>
<span class="cp">#define CCDC_DFCMEMCTL_DFCMARST_SHIFT		2</span>
<span class="cp">#define CCDC_DFCMEMCTL_DFCMWR_MASK		1</span>
<span class="cp">#define CCDC_DFCMEMCTL_DFCMWR_SHIFT		0</span>
<span class="cp">#define CCDC_DFCMEMCTL_INC_ADDR			(0 &lt;&lt; 2)</span>

<span class="cp">#define CCDC_LSCCFG_GFTSF_MASK			7</span>
<span class="cp">#define CCDC_LSCCFG_GFTSF_SHIFT			1</span>
<span class="cp">#define CCDC_LSCCFG_GFTINV_MASK			0xf</span>
<span class="cp">#define CCDC_LSCCFG_GFTINV_SHIFT		4</span>
<span class="cp">#define CCDC_LSC_GFTABLE_SEL_MASK		3</span>
<span class="cp">#define CCDC_LSC_GFTABLE_EPEL_SHIFT		8</span>
<span class="cp">#define CCDC_LSC_GFTABLE_OPEL_SHIFT		10</span>
<span class="cp">#define CCDC_LSC_GFTABLE_EPOL_SHIFT		12</span>
<span class="cp">#define CCDC_LSC_GFTABLE_OPOL_SHIFT		14</span>
<span class="cp">#define CCDC_LSC_GFMODE_MASK			3</span>
<span class="cp">#define CCDC_LSC_GFMODE_SHIFT			4</span>
<span class="cp">#define CCDC_LSC_DISABLE			0</span>
<span class="cp">#define CCDC_LSC_ENABLE				1</span>
<span class="cp">#define CCDC_LSC_TABLE1_SLC			0</span>
<span class="cp">#define CCDC_LSC_TABLE2_SLC			1</span>
<span class="cp">#define CCDC_LSC_TABLE3_SLC			2</span>
<span class="cp">#define CCDC_LSC_MEMADDR_RESET			(1 &lt;&lt; 2)</span>
<span class="cp">#define CCDC_LSC_MEMADDR_INCR			(0 &lt;&lt; 2)</span>
<span class="cp">#define CCDC_LSC_FRAC_MASK_T1			0xFF</span>
<span class="cp">#define CCDC_LSC_INT_MASK			3</span>
<span class="cp">#define CCDC_LSC_FRAC_MASK			0x3FFF</span>
<span class="cp">#define CCDC_LSC_CENTRE_MASK			0x3FFF</span>
<span class="cp">#define CCDC_LSC_COEF_MASK			0xff</span>
<span class="cp">#define CCDC_LSC_COEFL_SHIFT			0</span>
<span class="cp">#define CCDC_LSC_COEFU_SHIFT			8</span>
<span class="cp">#define CCDC_GAIN_MASK				0x7FF</span>
<span class="cp">#define CCDC_SYNCEN_VDHDEN_MASK			(1 &lt;&lt; 0)</span>
<span class="cp">#define CCDC_SYNCEN_WEN_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define CCDC_SYNCEN_WEN_SHIFT			1</span>

<span class="cm">/* Power on Defaults in hardware */</span>
<span class="cp">#define MODESET_DEFAULT				0x200</span>
<span class="cp">#define CULH_DEFAULT				0xFFFF</span>
<span class="cp">#define CULV_DEFAULT				0xFF</span>
<span class="cp">#define GAIN_DEFAULT				256</span>
<span class="cp">#define OUTCLIP_DEFAULT				0x3FFF</span>
<span class="cp">#define LSCCFG2_DEFAULT				0xE</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
