{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423751056196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423751056213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 08:24:14 2015 " "Processing started: Thu Feb 12 08:24:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423751056213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423751056213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bit-Serial_Logic_Processor -c Bit-Serial_Logic_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bit-Serial_Logic_Processor -c Bit-Serial_Logic_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423751056213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423751059280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "router.sv 1 1 " "Found 1 design units, including 1 entities, in source file router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 router " "Found entity 1: router" {  } { { "Router.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Router.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_unit " "Found entity 1: register_unit" {  } { { "Register_unit.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Register_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423751070174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "compute.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/compute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423751070215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423751070215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423751070807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_unit register_unit:reg_unit " "Elaborating entity \"register_unit\" for hierarchy \"register_unit:reg_unit\"" {  } { { "Processor.sv" "reg_unit" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423751070831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 register_unit:reg_unit\|reg_8:reg_A " "Elaborating entity \"reg_8\" for hierarchy \"register_unit:reg_unit\|reg_8:reg_A\"" {  } { { "Register_unit.sv" "reg_A" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Register_unit.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423751070869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_unit " "Elaborating entity \"compute\" for hierarchy \"compute:compute_unit\"" {  } { { "Processor.sv" "compute_unit" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423751070917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "router router:router " "Elaborating entity \"router\" for hierarchy \"router:router\"" {  } { { "Processor.sv" "router" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423751070985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "Processor.sv" "control_unit" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423751071049 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Control.sv(42) " "Verilog HDL Case Statement information at Control.sv(42): all case item expressions in this case statement are onehot" {  } { { "Control.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Control.sv" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1423751071082 "|Processor|control:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexAL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexAL\"" {  } { { "Processor.sv" "HexAL" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Processor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423751071085 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~1 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]~1\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~6 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]~6\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~11 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~11\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~16 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]~16\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~21 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]~21\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~26 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]~26\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~31 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]~31\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\] register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~_emulated register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~36 " "Register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]~36\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_A|Data_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~1 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]~1\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~6 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]~6\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~11 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]~11\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~16 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]~16\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~21 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]~21\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~26 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]~26\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~31 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~31\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\] register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~_emulated register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~36 " "Register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~_emulated\" and latch \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]~36\"" {  } { { "Reg_8.sv" "" { Text "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/Reg_8.sv" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423751072329 "|Processor|register_unit:reg_unit|reg_8:reg_B|Data_Out[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423751072329 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423751072442 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423751072880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/output_files/Bit-Serial_Logic_Processor.map.smsg " "Generated suppressed messages file C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/Logic_Processor/output_files/Bit-Serial_Logic_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423751073461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423751074493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423751074493 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423751079703 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423751079703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423751079703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423751079703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "651 " "Peak virtual memory: 651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423751080350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 08:24:40 2015 " "Processing ended: Thu Feb 12 08:24:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423751080350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423751080350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423751080350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423751080350 ""}
