verilog xil_defaultlib --include "../../../../project_1.gen/sources_1/ip/vio_3/hdl/verilog" --include "../../../../project_1.gen/sources_1/ip/vio_3/hdl" \
"../../../../project_1.gen/sources_1/ip/vio_3/sim/vio_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
