

- multi-clock in verilator: https://zipcpu.com/blog/2018/09/06/tbclock.html


- SpinalHdl sim: 
  - https://spinalhdl.github.io/SpinalDoc-RTD/v1.3.1/SpinalHDL/Simulation/clock.html
  - https://github.com/SpinalHDL/SpinalHDL/blob/dev/sim/src/main/scala/spinal/sim/Misc.scala

- cocotb:
  - https://docs.cocotb.org/en/stable/writing_testbenches.html


# Other methodologies
- A Transaction-Based Unified Simulation/Emulation
Architecture for Functional Verification: https://dl.acm.org/doi/pdf/10.1145/378239.379036

# OS UVM
  - UVM on verilator: https://github.com/chipsalliance/uvm-verilator
  - uvm-python: 
    - https://github.com/tpoikela/uvm-python
    - https://uvm-python.readthedocs.io/en/latest/uvm_users_guide_1.2.html#creating-meaningful-tests
  - SyoSil: An implementation of a Python-based verification
environment using PyUVM and cocotb: https://www.syosil.com/images/resources/osv_whitepaper-1.0.3.0.pdf

# UVM
- src: https://github.com/accellera-official/uvm-core/tree/main/src
- https://accellera.org/downloads/standards/uvm

## RAL
- https://www.chipverify.com/uvm/uvm-register-model-example

## UVM derivatives
- easierUVM: https://www.doulos.com/knowhow/systemverilog/uvm/easier-uvm/easier-uvm-coding-guidelines/introduction-to-the-easier-uvm-coding-guidelines/


## UVM for mixed-signal
- https://www.uvmworld.org/images/downloads/drafts-review/UVM-MSPublicReviewDraft.pdf

## UVM extensions
- SyoSil Versatile UVM Scoreboarding: https://www.syosil.com/images/resources/dvcon15_us_andersen_jensen_steffensen.pdf

# Hardware Verification Languages
- https://en.wikipedia.org/wiki/Hardware_verification_language
- PSL: https://en.wikipedia.org/wiki/Property_Specification_Language
- e: 
  - https://en.wikipedia.org/wiki/E_(verification_language)
  - https://standards.ieee.org/ieee/1647/3473/
- OpenVera: https://en.wikipedia.org/wiki/OpenVera
- SV: https://en.wikipedia.org/wiki/SystemVerilog


# Others
- HAVEN, An open framework for FPGA-accelerated functional verification of hardware: https://findit.dtu.dk/en/catalog/544293aeacc4e2154d6ef26e

- Rapid, Formal Verification with Automated and Executable,
Cycle-accurate simulators, and Generated Testbenches. https://dl-acm-org.proxy.findit.cvt.dk/doi/pdf/10.1145/3437120.3437294

- Simulation-based hardware verification with time-abstract models: https://ieeexplore-ieee-org.proxy.findit.cvt.dk/document/6116412