$date
  Mon Sep 14 11:33:36 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder $end
$var reg 4 ! input[3:0] $end
$var reg 8 " d[7:0] $end
$scope module uut $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % i2 $end
$var reg 1 & e $end
$var reg 8 ' d[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b---0 !
b00000000 "
-#
-$
-%
0&
b00000000 '
#10000000
b0001 !
b00000001 "
0#
0$
0%
1&
b00000001 '
#20000000
b0011 !
b00000010 "
1%
b00000010 '
#30000000
b0101 !
b00000100 "
1$
0%
b00000100 '
#40000000
b0111 !
b00001000 "
1%
b00001000 '
#50000000
b1001 !
b00010000 "
1#
0$
0%
b00010000 '
#60000000
b1011 !
b00100000 "
1%
b00100000 '
#70000000
b1101 !
b01000000 "
1$
0%
b01000000 '
#80000000
b1111 !
b10000000 "
1%
b10000000 '
#90000000
