# DPU_DAG_Processing_Unit
RTL code for the DPU chip designed for irregular graphs

If you use this repository, please cite our related work:

<a id="1">[1]</a>
N. Shah, L. I. G. Olascoaga, S. Zhao, W. Meert and M. Verhelst, "9.4 PIU: A 248GOPS/W Stream-Based Processor for Irregular Probabilistic Inference Networks Using Precision-Scalable Posit Arithmetic in 28nm," 2021 IEEE International Solid- State Circuits Conference (ISSCC), 2021, pp. 150-152, doi: 10.1109/ISSCC42613.2021.9366061.


