Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Priority_Encoder_tb_behav xil_defaultlib.Priority_Encoder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 3 [C:/Users/luisr/Desktop/FPGA/RTL/VHDL/Priority Encoder/Priority Encoder.srcs/sources_1/new/Priority_Encoder.vhd:20]
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 3 [C:/Users/luisr/Desktop/FPGA/RTL/VHDL/Priority Encoder/Priority Encoder.srcs/sources_1/new/Priority_Encoder.vhd:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Priority_Encoder [priority_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.priority_encoder_tb
Built simulation snapshot Priority_Encoder_tb_behav
