# CMOS NAND Gate Design (90nm Technology)

This repository contains the **complete design and verification of a 2-input CMOS NAND Gate** using **Cadence Virtuoso** in 90nm technology.  
The project covers the entire flow from schematic capture to physical layout, including successful **DRC** and **LVS** checks.

---

## ğŸ‘¤ Author
**Shaik Sardar Basha**  
M.Tech (VLSI), NIT Jamshedpur  
Passionate about **VLSI design, CMOS circuits, and RTL-to-GDS flow**.  

---

â­ If you find this repository useful, consider giving it a **star**!

---

## ğŸ“Œ Table of Contents
- [Introduction](#introduction)
- [Design Methodology](#design-methodology)
- [Tools Used](#tools-used)
- [Simulation & Verification](#simulation--verification)
- [Layout & Verification](#layout--verification)
- [Results](#results)
- [Repository Structure](#repository-structure)
- [Future Work](#future-work)
- [Author](#author)

---

## ğŸ“ Introduction
The NAND gate is one of the fundamental building blocks of digital logic circuits.  
In this project, a **2-input NAND gate** is designed at the transistor level using CMOS technology and fabricated virtually in **90nm process node**.

---

## âš™ï¸ Design Methodology
1. **Schematic Design** â€“ Creation of CMOS NAND gate schematic using PMOS and NMOS transistors.  
2. **Symbol Creation** â€“ Generated symbol for hierarchical design.  
3. **Testbench Setup** â€“ Functional verification at schematic level.  
4. **Layout Design** â€“ Full custom layout designed following 90nm design rules.  
5. **Physical Verification** â€“ Performed **DRC** (Design Rule Check) and **LVS** (Layout vs Schematic) to ensure correctness.  

---

## ğŸ› ï¸ Tools Used
- **Cadence Virtuoso** â€“ Schematic, Layout, DRC, LVS.  
- **90nm PDK (Process Design Kit)**.  
- **Spectre Simulator** â€“ Functional and transient simulation.  

---

## âœ… Simulation & Verification
- Verified **truth table** of 2-input NAND gate.  
- Transient analysis confirms correct switching behavior.  
- Functionality matches theoretical expectations.  

---

## ğŸ§© Layout & Verification
- Custom layout drawn for 2-input NAND gate in **90nm CMOS**.  
- **DRC Check**: Passed âœ”ï¸  
- **LVS Check**: Passed âœ”ï¸  
- Layout matches schematic functionality.  

---

## ğŸ“Š Results
- Correct functionality of NAND gate verified at both schematic and layout levels.  
- **DRC & LVS reports** show **no errors**.  
- Timing behavior validated with simulations.  

---

## ğŸ“‚ Repository Structure


---

## ğŸš€ Future Work
- Extend design to **universal gates (NOR)**.  
- Implement **complex combinational logic** using NAND gates.  
- Explore **power & performance optimization** techniques in 90nm.  



