<profile>

<section name = "Vivado HLS Report for 'switch_output_port_lookup'" level="0">
<item name = "Date">Wed Dec 15 11:44:39 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Output_port_lookup</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.359, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6, 6, 6, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="lut_ret_i_i_lut_fu_278">lut, 0, 0, 0, 0, none</column>
<column name="grp_Read_r_fu_353">Read_r, 2, 2, 2, 2, none</column>
<column name="eth_ret_i_i_eth_fu_377">eth, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 126</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 1447, 2179</column>
<column name="Memory">12, -, 16, 2</column>
<column name="Multiplexer">-, -, -, 180</column>
<column name="Register">-, -, 194, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_Read_r_fu_353">Read_r, 0, 0, 430, 446</column>
<column name="eth_ret_i_i_eth_fu_377">eth, 0, 0, 107, 219</column>
<column name="lut_ret_i_i_lut_fu_278">lut, 0, 0, 910, 1514</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Queue_buffer_packet_U">switch_output_porbkb, 12, 0, 0, 16, 417, 1, 6672</column>
<column name="Queue_buffer_V_U">switch_output_porcud, 0, 16, 2, 16, 8, 1, 128</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Queue_size_assign_i_1_fu_527_p2">+, 0, 0, 39, 32, 1</column>
<column name="Queue_size_assign_i_fu_465_p2">+, 0, 0, 39, 32, 1</column>
<column name="Queue_wr_pos_V_assi_1_fu_543_p2">+, 0, 0, 13, 4, 1</column>
<column name="Queue_wr_pos_V_assi_fu_481_p2">+, 0, 0, 13, 4, 1</column>
<column name="eth_ret_i_i_eth_fu_377_valid_V">and, 0, 0, 2, 1, 1</column>
<column name="rhs_V_fu_444_p2">icmp, 0, 0, 18, 29, 1</column>
<column name="this_assign_2_fu_388_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Queue_ap_axis_size">15, 3, 32, 96</column>
<column name="Queue_buffer_V_address0">15, 3, 4, 12</column>
<column name="Queue_buffer_V_ce0">15, 3, 1, 3</column>
<column name="Queue_buffer_packet_address0">15, 3, 4, 12</column>
<column name="Queue_buffer_packet_ce0">15, 3, 1, 3</column>
<column name="Queue_rd_pos_V">9, 2, 4, 8</column>
<column name="Queue_rd_pos_V_1">9, 2, 4, 8</column>
<column name="Queue_size">15, 3, 32, 96</column>
<column name="Queue_wr_pos_V">15, 3, 4, 12</column>
<column name="Queue_wr_pos_V_1">15, 3, 4, 12</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="s_axis_tready_V">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Queue_ap_axis_size">32, 0, 32, 0</column>
<column name="Queue_rd_pos_V">4, 0, 4, 0</column>
<column name="Queue_rd_pos_V_1">4, 0, 4, 0</column>
<column name="Queue_size">32, 0, 32, 0</column>
<column name="Queue_wr_pos_V">4, 0, 4, 0</column>
<column name="Queue_wr_pos_V_1">4, 0, 4, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="dst_mac_V_reg_636">48, 0, 48, 0</column>
<column name="eth_done_V_reg_651">1, 0, 1, 0</column>
<column name="grp_Read_r_fu_353_ap_start_reg">1, 0, 1, 0</column>
<column name="rhs_V_reg_628">1, 0, 1, 0</column>
<column name="s_axis_tready_V_preg">1, 0, 1, 0</column>
<column name="src_mac_V_reg_641">48, 0, 48, 0</column>
<column name="src_port_V_reg_646">8, 0, 8, 0</column>
<column name="this_assign_2_reg_621">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, switch_output_port_lookup, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, switch_output_port_lookup, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, switch_output_port_lookup, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, switch_output_port_lookup, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, switch_output_port_lookup, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, switch_output_port_lookup, return value</column>
<column name="reset_V">in, 1, ap_none, reset_V, scalar</column>
<column name="s_axis_tdata_V">in, 256, ap_none, s_axis_tdata_V, scalar</column>
<column name="s_axis_tkeep_V">in, 32, ap_none, s_axis_tkeep_V, scalar</column>
<column name="s_axis_tuser_V">in, 128, ap_none, s_axis_tuser_V, scalar</column>
<column name="s_axis_tvalid_V">in, 1, ap_none, s_axis_tvalid_V, scalar</column>
<column name="s_axis_tready_V">out, 1, ap_none, s_axis_tready_V, pointer</column>
<column name="s_axis_tlast_V">in, 1, ap_none, s_axis_tlast_V, scalar</column>
<column name="m_axis_tdata_V">out, 256, ap_none, m_axis_tdata_V, pointer</column>
<column name="m_axis_tkeep_V">out, 32, ap_none, m_axis_tkeep_V, pointer</column>
<column name="m_axis_tuser_V">out, 128, ap_none, m_axis_tuser_V, pointer</column>
<column name="m_axis_tvalid_V">out, 1, ap_none, m_axis_tvalid_V, pointer</column>
<column name="m_axis_tready_V">in, 1, ap_none, m_axis_tready_V, scalar</column>
<column name="m_axis_tlast_V">out, 1, ap_none, m_axis_tlast_V, pointer</column>
</table>
</item>
</section>
</profile>
