#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 21 18:03:17 2020
# Process ID: 2612
# Current directory: C:/Xilinx/CMPEN_331/CMPEN331_Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7760 C:\Xilinx\CMPEN_331\CMPEN331_Lab3\CMPEN331_Lab3.xpr
# Log file: C:/Xilinx/CMPEN_331/CMPEN331_Lab3/vivado.log
# Journal file: C:/Xilinx/CMPEN_331/CMPEN331_Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v -to_files {{C:/Users/Melaine Sit/Documents/331_Lab3/331_Lab3.srcs/sources_1/new/processor.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Melaine Sit/Documents/331_Lab3/331_Lab3.srcs/sources_1/new/processor.v' with file 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v'.
update_files -from_files C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v -to_files {{C:/Users/Melaine Sit/Documents/331_Lab3/331_Lab3.srcs/sources_1/new/IFID.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Melaine Sit/Documents/331_Lab3/331_Lab3.srcs/sources_1/new/IFID.v' with file 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v'.
update_files -from_files C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v -to_files {{C:/Users/Melaine Sit/Documents/331_Lab3/331_Lab3.srcs/sim_1/new/TestBench.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Melaine Sit/Documents/331_Lab3/331_Lab3.srcs/sim_1/new/TestBench.v' with file 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IfId
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IdExe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'rd' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IfId
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IdExe
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim/xsim.dir/TestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim/xsim.dir/TestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 21 18:05:02 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 21 18:05:02 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 754.250 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 788.617 ; gain = 34.367
add_bp {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v} 31
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 793.953 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'rd' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 793.953 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 63
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'rd' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 793.953 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 63
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 63
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 65
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 63
run all
add_bp {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v} 85
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'rd' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 793.953 ; gain = 0.000
remove_bps -file {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v} -line 31
add_bp {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v} 47
remove_bps -file {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v} -line 47
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IfId
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IdExe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'rd' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IfId
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IdExe
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 810.953 ; gain = 0.000
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 46
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 160
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim/glbl.v" Line 53
run all
Stopped at time : 0 fs : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" Line 85
run all
Stopped at time : 1 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" Line 85
run all
Stopped at time : 3 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" Line 85
remove_bps -file {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v} -line 85
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IfId
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IdExe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'rd' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IfId
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IdExe
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 810.953 ; gain = 0.000
add_bp {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v} 31
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 36
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 34
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 86
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 87
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 88
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 89
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 90
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 91
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 92
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 84
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 187
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 188
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 189
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 190
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 191
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 192
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 193
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 194
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 185
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 46
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 68
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 66
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" Line 85
step
Stopped at time : 1010 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1010 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1015 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1015 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1015 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 36
remove_bps -file {C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v} -line 31
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-311] analyzing module IfId
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module IdExe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
"xelab -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ff4295882e424ac9a116a73871b27f44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:96]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'muxOut' [C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/processor.v:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.IfId
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IdExe
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBench_behav -key {Behavioral:sim_1:Functional:TestBench} -tclbatch {TestBench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 810.953 ; gain = 0.000
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sim_1/new/TestBench.v" Line 34
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 36
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 34
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 81
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 82
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 83
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 84
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 85
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 86
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 87
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 79
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 191
step
Stopped at time : 1005 ns : File "C:/Xilinx/CMPEN_331/CMPEN331_Lab3/CMPEN331_Lab3.srcs/sources_1/new/IFID.v" Line 192
run all
