AArch64 WW+RW+RF+cachesyncisb+ctrlisb+po
"CacheSyncIsbdWW Rfe DpCtrlIsbdW Rfe PodRR Fife"
Cycle=Rfe PodRR Fife CacheSyncIsbdWW Rfe DpCtrlIsbdW
Relax=Fife
Safe=Rfe PodRR CacheSyncIsbdWW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Rf Rf Fif
Orig=CacheSyncIsbdWW Rfe DpCtrlIsbdW Rfe PodRR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself03; 0:X2=0x1; 0:X3=x;
1:X1=x; 1:X2=0x1; 1:X3=y;
2:X1=y;
}
 P0          | P1           | P2          ;
 STR W0,[X1] | LDR W0,[X1]  | LDR W0,[X1] ;
 DC CVAU,X1  | CBNZ W0,LC00 | Lself03:    ;
 DSB ISH     | LC00:        | B L01       ;
 IC IVAU,X1  | ISB          | MOV W2,#2   ;
 DSB ISH     | STR W2,[X3]  | B L02       ;
 ISB         |              | L01:        ;
 STR W2,[X3] |              | MOV W2,#1   ;
             |              | L02:        ;
exists
(1:X0=0x1 /\ 2:X0=0x1 /\ 2:X2=0x1)
