TimeQuest Timing Analyzer report for PanelLed
Mon Nov 10 15:33:42 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; PanelLed                                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22E22C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk_in                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk_in }                                             ;
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_in ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U0_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 212.81 MHz ; 212.81 MHz      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.301 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.751 ; 0.000         ;
; clk_in                                             ; 9.830 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 15.301 ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.630      ;
; 15.488 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.445      ;
; 15.556 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.377      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.602 ; s_refresh_counter[7]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.331      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.607 ; s_refresh_counter[7]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.325      ;
; 15.618 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.315      ;
; 15.621 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.312      ;
; 15.642 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.291      ;
; 15.645 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.288      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.652 ; s_refresh_counter[2]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.281      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.660 ; s_refresh_counter[2]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.272      ;
; 15.669 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.264      ;
; 15.672 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.261      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.694 ; s_refresh_counter[4]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.239      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.699 ; s_refresh_counter[4]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.233      ;
; 15.747 ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 4.184      ;
; 15.761 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.171      ;
; 15.785 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.147      ;
; 15.795 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.138      ;
; 15.798 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.135      ;
; 15.812 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.120      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.820 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.114      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.841 ; s_refresh_counter[5]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.092      ;
; 15.847 ; s_refresh_counter[5]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 4.085      ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.358 ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_current_turn             ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.371 ; PanelLed:U1_PanelLed|s_board_state[0][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.378 ; s_refresh_counter[19]                           ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; PanelLed:U1_PanelLed|s_board_state[3][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.381 ; PanelLed:U1_PanelLed|s_board_state[7][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; PanelLed:U1_PanelLed|s_board_state[3][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.389 ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.412 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.631      ;
; 0.427 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.476 ; PanelLed:U1_PanelLed|s_board_state[7][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.695      ;
; 0.482 ; PanelLed:U1_PanelLed|s_board_state[8][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.701      ;
; 0.485 ; PanelLed:U1_PanelLed|s_board_state[8][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.704      ;
; 0.556 ; s_refresh_counter[7]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; s_refresh_counter[13]                           ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; s_refresh_counter[5]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; s_refresh_counter[11]                           ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; s_refresh_counter[15]                           ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; s_refresh_counter[3]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; s_refresh_counter[10]                           ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; s_refresh_counter[16]                           ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; s_refresh_counter[1]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; s_refresh_counter[6]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; s_refresh_counter[12]                           ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; s_refresh_counter[17]                           ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; s_refresh_counter[2]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; s_refresh_counter[4]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; s_refresh_counter[14]                           ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; s_refresh_counter[18]                           ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; PanelLed:U1_PanelLed|s_board_state[8][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.563 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|busy_out         ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.568 ; s_refresh_counter[9]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; s_refresh_counter[8]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.576 ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; s_refresh_counter[0]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.584 ; PanelLed:U1_PanelLed|s_board_state[3][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.586 ; PanelLed:U1_PanelLed|s_board_state[8][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.594 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.599 ; PanelLed:U1_PanelLed|s_board_state[3][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.600 ; PanelLed:U1_PanelLed|s_board_state[0][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.819      ;
; 0.617 ; ws2812_driver:U2_WS2812_Driver|busy_out         ; s_start_transfer                                ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.836      ;
; 0.649 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.868      ;
; 0.659 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.878      ;
; 0.668 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.887      ;
; 0.693 ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[112]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.913      ;
; 0.699 ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[100]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.919      ;
; 0.704 ; PanelLed:U1_PanelLed|s_board_state[6][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.924      ;
; 0.706 ; PanelLed:U1_PanelLed|s_board_state[6][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.926      ;
; 0.706 ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.925      ;
; 0.707 ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.926      ;
; 0.708 ; PanelLed:U1_PanelLed|s_board_state[5][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[136]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.928      ;
; 0.709 ; PanelLed:U1_PanelLed|s_board_state[5][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[120]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.929      ;
; 0.711 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.930      ;
; 0.727 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.946      ;
; 0.745 ; PanelLed:U1_PanelLed|s_board_state[6][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.965      ;
; 0.768 ; PanelLed:U1_PanelLed|s_board_state[6][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.988      ;
; 0.779 ; PanelLed:U1_PanelLed|s_board_state[1][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[40]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.997      ;
; 0.780 ; PanelLed:U1_PanelLed|s_board_state[1][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[24]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.998      ;
; 0.788 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_board_state[5][0]        ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.007      ;
; 0.800 ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.019      ;
; 0.831 ; s_refresh_counter[13]                           ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.050      ;
; 0.831 ; s_refresh_counter[7]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.050      ;
; 0.832 ; s_refresh_counter[5]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.832 ; s_refresh_counter[11]                           ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; s_refresh_counter[15]                           ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.833 ; s_refresh_counter[3]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; s_refresh_counter[1]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.835 ; s_refresh_counter[17]                           ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.844 ; s_refresh_counter[9]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.846 ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; s_refresh_counter[10]                           ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][0]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][1]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][0]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][1]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][0]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][1]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][0]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][1]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][0]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][1]        ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_current_turn             ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[0]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[1]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[2]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[3]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[4]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[5]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[6]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[7]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[8]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[9]                            ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[100]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[112]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[120]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[136]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[168]  ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ;
; 9.751 ; 9.967        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[1][0]        ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[1][1]        ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[6][0]        ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[6][1]        ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[10]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[11]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[12]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[13]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[14]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[15]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[16]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[17]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[18]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[19]                           ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[0]    ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[24]   ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[360]  ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[376]  ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[40]   ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ;
; 9.752 ; 9.968        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][0]        ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][1]        ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][0]        ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][1]        ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_start_transfer                                ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|busy_out         ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[48]   ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[64]   ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ;
; 9.753 ; 9.969        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][0]        ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][1]        ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][0]        ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][1]        ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_start_transfer                                ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|busy_out         ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ;
; 9.846 ; 10.030       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_in'                                                                                            ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+
; 9.830  ; 9.830        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.830  ; 9.830        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                               ;
; 9.854  ; 9.854        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                               ;
; 10.145 ; 10.145       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                               ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; 6.161 ; 6.592 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; 6.161 ; 6.592 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; 6.008 ; 6.451 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; 5.843 ; 6.267 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; 5.822 ; 6.257 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; 5.109 ; 5.508 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; 3.366 ; 3.439 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; -3.992 ; -4.397 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; -4.269 ; -4.713 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; -4.086 ; -4.515 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; -3.997 ; -4.435 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; -3.992 ; -4.397 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; -2.852 ; -3.258 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; -1.410 ; -1.539 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 3.983 ; 3.975 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 3.473 ; 3.464 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 238.89 MHz ; 238.89 MHz      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.814 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.747 ; 0.000         ;
; clk_in                                             ; 9.813 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 15.814 ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 4.124      ;
; 15.959 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.980      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.040 ; s_refresh_counter[2]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.900      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.045 ; s_refresh_counter[7]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.895      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.050 ; s_refresh_counter[7]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.889      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.056 ; s_refresh_counter[2]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.883      ;
; 16.063 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.876      ;
; 16.065 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.874      ;
; 16.067 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.872      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.075 ; s_refresh_counter[4]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.865      ;
; 16.087 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.852      ;
; 16.089 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.850      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.091 ; s_refresh_counter[4]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.848      ;
; 16.129 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.810      ;
; 16.131 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.808      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.199 ; s_refresh_counter[5]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.741      ;
; 16.201 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.738      ;
; 16.211 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.728      ;
; 16.213 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.726      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.215 ; s_refresh_counter[5]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.724      ;
; 16.223 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.716      ;
; 16.236 ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.703      ;
; 16.265 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.677      ;
; 16.265 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.677      ;
; 16.265 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.677      ;
; 16.265 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.677      ;
; 16.265 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.677      ;
; 16.265 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 3.677      ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.312 ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_current_turn             ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; PanelLed:U1_PanelLed|s_board_state[0][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.336 ; s_refresh_counter[19]                           ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; PanelLed:U1_PanelLed|s_board_state[3][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.346 ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; PanelLed:U1_PanelLed|s_board_state[7][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.348 ; PanelLed:U1_PanelLed|s_board_state[3][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.374 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.386 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.423 ; PanelLed:U1_PanelLed|s_board_state[7][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.622      ;
; 0.428 ; PanelLed:U1_PanelLed|s_board_state[8][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.627      ;
; 0.437 ; PanelLed:U1_PanelLed|s_board_state[8][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.636      ;
; 0.499 ; s_refresh_counter[5]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; s_refresh_counter[13]                           ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; s_refresh_counter[7]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; s_refresh_counter[11]                           ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; s_refresh_counter[15]                           ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; s_refresh_counter[1]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; s_refresh_counter[3]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; s_refresh_counter[10]                           ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; s_refresh_counter[12]                           ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; s_refresh_counter[16]                           ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; s_refresh_counter[2]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; s_refresh_counter[4]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; s_refresh_counter[6]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; s_refresh_counter[14]                           ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; s_refresh_counter[17]                           ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; PanelLed:U1_PanelLed|s_board_state[8][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|busy_out         ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; s_refresh_counter[18]                           ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.510 ; s_refresh_counter[9]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; s_refresh_counter[8]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; s_refresh_counter[0]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; PanelLed:U1_PanelLed|s_board_state[3][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; PanelLed:U1_PanelLed|s_board_state[8][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.532 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.537 ; PanelLed:U1_PanelLed|s_board_state[3][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.539 ; PanelLed:U1_PanelLed|s_board_state[0][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.553 ; ws2812_driver:U2_WS2812_Driver|busy_out         ; s_start_transfer                                ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.577 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.776      ;
; 0.593 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.792      ;
; 0.597 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.796      ;
; 0.630 ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.637 ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[112]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.836      ;
; 0.642 ; PanelLed:U1_PanelLed|s_board_state[6][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.841      ;
; 0.643 ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.842      ;
; 0.645 ; PanelLed:U1_PanelLed|s_board_state[6][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.844      ;
; 0.646 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.845      ;
; 0.647 ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[100]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.846      ;
; 0.649 ; PanelLed:U1_PanelLed|s_board_state[5][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[136]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.848      ;
; 0.655 ; PanelLed:U1_PanelLed|s_board_state[5][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[120]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.675 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.873      ;
; 0.676 ; PanelLed:U1_PanelLed|s_board_state[6][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.875      ;
; 0.697 ; PanelLed:U1_PanelLed|s_board_state[6][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.896      ;
; 0.710 ; PanelLed:U1_PanelLed|s_board_state[1][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[24]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.908      ;
; 0.714 ; PanelLed:U1_PanelLed|s_board_state[1][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[40]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.912      ;
; 0.718 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_board_state[5][0]        ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.916      ;
; 0.718 ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.917      ;
; 0.743 ; s_refresh_counter[5]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; s_refresh_counter[13]                           ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; s_refresh_counter[7]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; s_refresh_counter[11]                           ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; s_refresh_counter[15]                           ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; s_refresh_counter[1]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; s_refresh_counter[3]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; s_refresh_counter[17]                           ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; s_refresh_counter[0]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; s_refresh_counter[12]                           ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; s_refresh_counter[10]                           ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; s_refresh_counter[16]                           ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[1][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[1][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[6][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[6][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][0]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][1]        ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_current_turn             ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[0]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[10]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[11]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[12]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[13]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[14]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[15]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[16]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[17]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[18]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[19]                           ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[1]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[2]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[3]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[4]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[5]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[6]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[7]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[8]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[9]                            ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_start_transfer                                ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|busy_out         ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[48]   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[64]   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ;
; 9.747 ; 9.963        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][0]        ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][1]        ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[0]    ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[100]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[112]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[120]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[136]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[168]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[24]   ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[360]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[376]  ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[40]   ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ;
; 9.748 ; 9.964        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][0]        ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][1]        ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][0]        ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][1]        ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][0]        ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][1]        ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_start_transfer                                ;
; 9.852 ; 10.036       ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|busy_out         ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.813  ; 9.813        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                               ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                               ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.142 ; 10.142       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                               ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.184 ; 10.184       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; 5.440 ; 5.736 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; 5.440 ; 5.736 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; 5.241 ; 5.640 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; 5.135 ; 5.438 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; 5.104 ; 5.479 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; 4.465 ; 4.766 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; 3.012 ; 3.091 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; -3.468 ; -3.766 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; -3.729 ; -4.048 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; -3.552 ; -3.859 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; -3.468 ; -3.792 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; -3.502 ; -3.766 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; -2.430 ; -2.751 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; -1.223 ; -1.377 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 3.626 ; 3.621 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 3.161 ; 3.156 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 17.332 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk_in                                             ; 9.585 ; 0.000         ;
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.783 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 17.332 ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.618      ;
; 17.461 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.490      ;
; 17.497 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.454      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.513 ; s_refresh_counter[7]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.437      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.521 ; s_refresh_counter[7]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.429      ;
; 17.557 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.394      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.557 ; s_refresh_counter[2]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.393      ;
; 17.561 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.390      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.565 ; s_refresh_counter[2]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.385      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.574 ; s_refresh_counter[4]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.376      ;
; 17.579 ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.038     ; 2.370      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.582 ; s_refresh_counter[4]                            ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.368      ;
; 17.587 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.364      ;
; 17.591 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.360      ;
; 17.606 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.345      ;
; 17.610 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.036     ; 2.341      ;
; 17.629 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.321      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.651 ; s_refresh_counter[5]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.299      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.655 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 2.297      ;
; 17.659 ; s_refresh_counter[5]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.291      ;
; 17.659 ; s_refresh_counter[5]                            ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.291      ;
; 17.659 ; s_refresh_counter[5]                            ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.291      ;
; 17.659 ; s_refresh_counter[5]                            ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.291      ;
; 17.659 ; s_refresh_counter[5]                            ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.037     ; 2.291      ;
+--------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.186 ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_current_turn             ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; PanelLed:U1_PanelLed|s_board_state[7][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; s_refresh_counter[19]                           ; s_refresh_counter[19]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; PanelLed:U1_PanelLed|s_board_state[0][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; PanelLed:U1_PanelLed|s_board_state[3][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; PanelLed:U1_PanelLed|s_board_state[3][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.217 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.223 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.252 ; PanelLed:U1_PanelLed|s_board_state[7][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.257 ; PanelLed:U1_PanelLed|s_board_state[8][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; PanelLed:U1_PanelLed|s_board_state[8][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.296 ; s_refresh_counter[7]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; s_refresh_counter[3]                            ; s_refresh_counter[3]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; s_refresh_counter[5]                            ; s_refresh_counter[5]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; s_refresh_counter[13]                           ; s_refresh_counter[13]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|busy_out         ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; s_refresh_counter[1]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; s_refresh_counter[6]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; s_refresh_counter[10]                           ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; s_refresh_counter[11]                           ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; s_refresh_counter[2]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; s_refresh_counter[4]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; s_refresh_counter[15]                           ; s_refresh_counter[15]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; s_refresh_counter[17]                           ; s_refresh_counter[17]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; s_refresh_counter[12]                           ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; s_refresh_counter[14]                           ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; s_refresh_counter[16]                           ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; s_refresh_counter[18]                           ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; PanelLed:U1_PanelLed|s_board_state[8][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; s_refresh_counter[9]                            ; s_refresh_counter[9]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.305 ; s_refresh_counter[8]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; s_refresh_counter[0]                            ; s_refresh_counter[0]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; PanelLed:U1_PanelLed|s_board_state[3][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; PanelLed:U1_PanelLed|s_board_state[8][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.316 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; PanelLed:U1_PanelLed|s_board_state[0][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; PanelLed:U1_PanelLed|s_board_state[3][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.329 ; ws2812_driver:U2_WS2812_Driver|busy_out         ; s_start_transfer                                ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.355 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.477      ;
; 0.362 ; PanelLed:U1_PanelLed|s_board_state[6][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.484      ;
; 0.363 ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[100]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.485      ;
; 0.364 ; s_start_transfer                                ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.485      ;
; 0.366 ; PanelLed:U1_PanelLed|s_board_state[6][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.488      ;
; 0.367 ; PanelLed:U1_PanelLed|s_board_state[4][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[112]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.489      ;
; 0.367 ; PanelLed:U1_PanelLed|s_board_state[5][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[120]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.489      ;
; 0.373 ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.373 ; PanelLed:U1_PanelLed|s_board_state[5][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[136]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.495      ;
; 0.376 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.382 ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.382 ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.386 ; PanelLed:U1_PanelLed|s_board_state[6][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.508      ;
; 0.401 ; PanelLed:U1_PanelLed|s_board_state[6][1]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.523      ;
; 0.406 ; PanelLed:U1_PanelLed|s_board_state[1][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[40]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.526      ;
; 0.415 ; PanelLed:U1_PanelLed|s_current_turn             ; PanelLed:U1_PanelLed|s_board_state[5][0]        ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; PanelLed:U1_PanelLed|s_board_state[1][0]        ; ws2812_driver:U2_WS2812_Driver|s_data_reg[24]   ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.536      ;
; 0.428 ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.549      ;
; 0.445 ; s_refresh_counter[7]                            ; s_refresh_counter[8]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; s_refresh_counter[5]                            ; s_refresh_counter[6]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; s_refresh_counter[3]                            ; s_refresh_counter[4]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; s_refresh_counter[13]                           ; s_refresh_counter[14]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; s_refresh_counter[1]                            ; s_refresh_counter[2]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; s_refresh_counter[11]                           ; s_refresh_counter[12]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; s_refresh_counter[15]                           ; s_refresh_counter[16]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; s_refresh_counter[17]                           ; s_refresh_counter[18]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; s_refresh_counter[9]                            ; s_refresh_counter[10]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; s_refresh_counter[0]                            ; s_refresh_counter[1]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; s_refresh_counter[6]                            ; s_refresh_counter[7]                            ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; s_refresh_counter[10]                           ; s_refresh_counter[11]                           ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_in'                                                                                             ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|o                                               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_in ; Rise       ; clk_in~input|i                                               ;
; 10.372 ; 10.372       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; clk_in~input|o                                               ;
; 10.413 ; 10.413       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.413 ; 10.413       ; 0.000          ; High Pulse Width ; clk_in ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_in ; Rise       ; clk_in                                                       ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U0_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                               ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[2][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[3][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[5][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[7][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][0]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][1]        ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_current_turn             ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[0]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[10]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[11]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[12]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[13]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[14]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[15]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[16]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[17]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[18]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[19]                           ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[1]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[2]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[3]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[4]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[5]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[6]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[7]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[8]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_refresh_counter[9]                            ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; s_start_transfer                                ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|busy_out         ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|led_serial_out   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[1] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[2] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[3] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[4] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[5] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[6] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[7] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[8] ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_current_bit    ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[0]    ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[100]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[112]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[120]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[136]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[144]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[160]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[168]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[16]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[184]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[192]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[208]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[24]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[360]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[376]  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[40]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[48]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[64]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[72]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_data_reg[88]   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_IDLE   ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_LATCH  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_SHIFT  ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T0_LOW ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T1_LOW ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_state.S_T_HIGH ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[0]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[10]      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[11]      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[12]      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[13]      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[1]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[2]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[3]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[4]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[5]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[6]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[7]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[8]       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_timer[9]       ;
; 9.784 ; 10.000       ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[1][0]        ;
; 9.784 ; 10.000       ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[1][1]        ;
; 9.784 ; 10.000       ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[6][0]        ;
; 9.784 ; 10.000       ; 0.216          ; High Pulse Width ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[6][1]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][0]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[0][1]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][0]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[4][1]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][0]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_board_state[8][1]        ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PanelLed:U1_PanelLed|s_current_turn             ;
; 9.814 ; 9.998        ; 0.184          ; Low Pulse Width  ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ws2812_driver:U2_WS2812_Driver|s_bit_counter[0] ;
+-------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; 3.493 ; 4.159 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; 3.493 ; 4.159 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; 3.487 ; 3.983 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; 3.295 ; 3.965 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; 3.370 ; 3.861 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; 2.905 ; 3.537 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; 1.921 ; 2.259 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; -2.265 ; -2.889 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; -2.437 ; -3.078 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; -2.335 ; -2.958 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; -2.283 ; -2.914 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; -2.265 ; -2.889 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; -1.667 ; -2.223 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; -0.836 ; -1.136 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 2.345 ; 2.412 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 2.038 ; 2.102 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 15.301 ; 0.186 ; N/A      ; N/A     ; 9.585               ;
;  U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.301 ; 0.186 ; N/A      ; N/A     ; 9.747               ;
;  clk_in                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_in                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; 6.161 ; 6.592 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; 6.161 ; 6.592 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; 6.008 ; 6.451 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; 5.843 ; 6.267 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; 5.822 ; 6.257 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; 5.109 ; 5.508 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; 3.366 ; 3.439 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+
; btn_move_pos_in[*]  ; clk_in     ; -2.265 ; -2.889 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[0] ; clk_in     ; -2.437 ; -3.078 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[1] ; clk_in     ; -2.335 ; -2.958 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[2] ; clk_in     ; -2.283 ; -2.914 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
;  btn_move_pos_in[3] ; clk_in     ; -2.265 ; -2.889 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_move_valid_in   ; clk_in     ; -1.667 ; -2.223 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
; btn_new_game_in     ; clk_in     ; -0.836 ; -1.136 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 3.983 ; 3.975 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+
; led_serial_out_pin ; clk_in     ; 2.038 ; 2.102 ; Rise       ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------+------------+-------+-------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led_serial_out_pin ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_in                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_move_pos_in[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_move_pos_in[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_move_pos_in[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_move_pos_in[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_move_valid_in       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn_new_game_in         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_serial_out_pin ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_serial_out_pin ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led_serial_out_pin ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 2076     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; U0_PLL|altpll_component|auto_generated|pll1|clk[0] ; 2076     ; 0        ; 0        ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 206   ; 206  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 10 15:33:38 2025
Info: Command: quartus_sta PanelLed -c PanelLed
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PanelLed.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_in clk_in
    Info (332110): create_generated_clock -source {U0_PLL|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {U0_PLL|altpll_component|auto_generated|pll1|clk[0]} {U0_PLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 15.301
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.301         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.751         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.830         0.000 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.814         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.747         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.813         0.000 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 17.332
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.332         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 clk_in 
    Info (332119):     9.783         0.000 U0_PLL|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4627 megabytes
    Info: Processing ended: Mon Nov 10 15:33:42 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


