Analysis & Synthesis report for ProyectoFinal
Thu Nov 28 10:38:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated
 14. Parameter Settings for User Entity Instance: RAM_CAM:inst_ram|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "SINC_VGA:sincronizador"
 17. Port Connectivity Checks: "RAM_CAM:inst_ram"
 18. Port Connectivity Checks: "ov7670_controller:controller|i2c_sender:Inst_i2c_sender"
 19. Port Connectivity Checks: "ov7670_controller:controller"
 20. Port Connectivity Checks: "ov7670_capture:capture"
 21. Port Connectivity Checks: "debounce:btn_debounce"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 28 10:38:18 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ProyectoFinal                               ;
; Top-level Entity Name              ; CONTROLADOR_VGA                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,418                                       ;
;     Total combinational functions  ; 1,382                                       ;
;     Dedicated logic registers      ; 425                                         ;
; Total registers                    ; 425                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; CONTROLADOR_VGA    ; ProyectoFinal      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------+---------+
; ov7670_registers.vhd             ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd       ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd      ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd         ;         ;
; i2c_sender.vhd                   ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd             ;         ;
; debounce.vhd                     ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd               ;         ;
; SINC_VGA.vhd                     ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd               ;         ;
; CONTROLADOR_VGA.vhd              ; yes             ; User VHDL File                    ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd        ;         ;
; ram_cam.vhd                      ; yes             ; Auto-Found Wizard-Generated File  ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u3o3.tdf           ; yes             ; Auto-Generated Megafunction       ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf     ;         ;
; db/decode_c7a.tdf                ; yes             ; Auto-Generated Megafunction       ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/decode_c7a.tdf          ;         ;
; db/decode_5j9.tdf                ; yes             ; Auto-Generated Megafunction       ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/decode_5j9.tdf          ;         ;
; db/mux_s1b.tdf                   ; yes             ; Auto-Generated Megafunction       ; Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/mux_s1b.tdf             ;         ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,418               ;
;                                             ;                     ;
; Total combinational functions               ; 1382                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 644                 ;
;     -- 3 input functions                    ; 304                 ;
;     -- <=2 input functions                  ; 434                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 1004                ;
;     -- arithmetic mode                      ; 378                 ;
;                                             ;                     ;
; Total registers                             ; 425                 ;
;     -- Dedicated logic registers            ; 425                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 42                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 231                 ;
; Total fan-out                               ; 5579                ;
; Average fan-out                             ; 2.95                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                  ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------+-------------------+--------------+
; |CONTROLADOR_VGA                               ; 1382 (1143)         ; 425 (287)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 42   ; 0            ; 0          ; |CONTROLADOR_VGA                                                                     ; CONTROLADOR_VGA   ; work         ;
;    |SINC_VGA:sincronizador|                    ; 32 (32)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CONTROLADOR_VGA|SINC_VGA:sincronizador                                              ; SINC_VGA          ; work         ;
;    |ov7670_controller:controller|              ; 207 (1)             ; 96 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CONTROLADOR_VGA|ov7670_controller:controller                                        ; ov7670_controller ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 95 (95)             ; 71 (71)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CONTROLADOR_VGA|ov7670_controller:controller|i2c_sender:Inst_i2c_sender             ; i2c_sender        ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 111 (111)           ; 24 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |CONTROLADOR_VGA|ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers ; ov7670_registers  ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                                             ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+
; ov7670_capture:capture|dout[0]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[3]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[1]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[4]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[2]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|hold_green[0]                               ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[5]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[3]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|hold_green[1]                               ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[6]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[4]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|hold_green[2]                               ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[7]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[5]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|hold_red[0]                                 ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[0]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[6]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|hold_red[1]                                 ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[1]                                  ; Lost fanout                                                                    ;
; ov7670_capture:capture|we                                          ; Lost fanout                                                                    ;
; ov7670_capture:capture|dout[7]                                     ; Lost fanout                                                                    ;
; ov7670_capture:capture|hold_red[2]                                 ; Lost fanout                                                                    ;
; ov7670_capture:capture|d_latch[2]                                  ; Lost fanout                                                                    ;
; debounce:btn_debounce|c[0..23]                                     ; Lost fanout                                                                    ;
; debounce:btn_debounce|o                                            ; Stuck at GND due to stuck port data_in                                         ;
; ov7670_capture:capture|cnt[0,1]                                    ; Lost fanout                                                                    ;
; ov7670_capture:capture|href_last                                   ; Lost fanout                                                                    ;
; ov7670_capture:capture|address[0..14]                              ; Lost fanout                                                                    ;
; RGBCOLORS[8]                                                       ; Merged with RGBCOLORS[10]                                                      ;
; RGBCOLORS[9]                                                       ; Merged with RGBCOLORS[11]                                                      ;
; RGBCOLORS[6]                                                       ; Merged with RGBCOLORS[4]                                                       ;
; RGBCOLORS[7]                                                       ; Merged with RGBCOLORS[5]                                                       ;
; RGBCOLORS[2]                                                       ; Merged with RGBCOLORS[0]                                                       ;
; RGBCOLORS[3]                                                       ; Merged with RGBCOLORS[1]                                                       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[0] ; Stuck at VCC due to stuck port data_in                                         ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[1] ; Merged with ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[0] ;
; cont6[0]                                                           ; Merged with ov7670_controller:controller|sys_clk                               ;
; cont4[0]                                                           ; Merged with ov7670_controller:controller|sys_clk                               ;
; cont2[0]                                                           ; Merged with ov7670_controller:controller|sys_clk                               ;
; cont3[0]                                                           ; Merged with ov7670_controller:controller|sys_clk                               ;
; cont2[1]                                                           ; Merged with cont3[1]                                                           ;
; cont6[1]                                                           ; Merged with cont3[1]                                                           ;
; cont6[2]                                                           ; Merged with cont3[2]                                                           ;
; cont2[2]                                                           ; Merged with cont3[2]                                                           ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[2] ; Merged with ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[1] ;
; Total Number of Removed Registers = 83                             ;                                                                                ;
+--------------------------------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+--------------------------------+--------------------+-------------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                                  ;
+--------------------------------+--------------------+-------------------------------------------------------------------------+
; ov7670_capture:capture|we      ; Lost Fanouts       ; ov7670_capture:capture|cnt[0], ov7670_capture:capture|cnt[1],           ;
;                                ;                    ; ov7670_capture:capture|href_last, ov7670_capture:capture|address[8],    ;
;                                ;                    ; ov7670_capture:capture|address[10], ov7670_capture:capture|address[12], ;
;                                ;                    ; ov7670_capture:capture|address[13]                                      ;
; ov7670_capture:capture|dout[2] ; Lost Fanouts       ; ov7670_capture:capture|hold_green[0], ov7670_capture:capture|d_latch[5] ;
; ov7670_capture:capture|dout[3] ; Lost Fanouts       ; ov7670_capture:capture|hold_green[1], ov7670_capture:capture|d_latch[6] ;
; ov7670_capture:capture|dout[4] ; Lost Fanouts       ; ov7670_capture:capture|hold_green[2], ov7670_capture:capture|d_latch[7] ;
; ov7670_capture:capture|dout[5] ; Lost Fanouts       ; ov7670_capture:capture|hold_red[0], ov7670_capture:capture|d_latch[0]   ;
; ov7670_capture:capture|dout[6] ; Lost Fanouts       ; ov7670_capture:capture|hold_red[1], ov7670_capture:capture|d_latch[1]   ;
; ov7670_capture:capture|dout[7] ; Lost Fanouts       ; ov7670_capture:capture|hold_red[2], ov7670_capture:capture|d_latch[2]   ;
; ov7670_capture:capture|dout[0] ; Lost Fanouts       ; ov7670_capture:capture|d_latch[3]                                       ;
; ov7670_capture:capture|dout[1] ; Lost Fanouts       ; ov7670_capture:capture|d_latch[4]                                       ;
+--------------------------------+--------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 425   ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 202   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; playingnote[2][0]                                                   ; 7       ;
; puntos1                                                             ; 4       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[31] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[30] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[29] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[28] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[27] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[26] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[25] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[24] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[23] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[22] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[21] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[20] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[11] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; Total number of inverted registers = 32                             ;         ;
+---------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CONTROLADOR_VGA|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|divider[5]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |CONTROLADOR_VGA|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|busy_sr[12] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CONTROLADOR_VGA|number_x[2]                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CONTROLADOR_VGA|number_y[0]                                                         ;
; 34:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |CONTROLADOR_VGA|puntaje[2]                                                          ;
; 23:1               ; 3 bits    ; 45 LEs        ; 12 LEs               ; 33 LEs                 ; Yes        ; |CONTROLADOR_VGA|RGBCOLORS[1]                                                        ;
; 30:1               ; 3 bits    ; 60 LEs        ; 54 LEs               ; 6 LEs                  ; Yes        ; |CONTROLADOR_VGA|RGBCOLORS[0]                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |CONTROLADOR_VGA|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[22] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CONTROLADOR_VGA|ov7670_controller:controller|i2c_sender:Inst_i2c_sender|data_sr[13] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |CONTROLADOR_VGA|puntaje                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_CAM:inst_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                    ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                    ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_u3o3      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 1                                                ;
; Entity Instance                           ; RAM_CAM:inst_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                ;
;     -- NUMWORDS_A                         ; 32768                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 8                                                ;
;     -- NUMWORDS_B                         ; 32768                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINC_VGA:sincronizador"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pos_y[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_CAM:inst_ram"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:controller|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                          ;
; id[7]    ; Input ; Info     ; Stuck at GND                                          ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[0]    ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:controller"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; config_finished ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_capture:capture"                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; pix_x ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "debounce:btn_debounce" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; i    ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 425                         ;
;     ENA               ; 90                          ;
;     ENA SCLR          ; 112                         ;
;     SCLR              ; 11                          ;
;     SLD               ; 8                           ;
;     plain             ; 204                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1384                        ;
;     arith             ; 378                         ;
;         2 data inputs ; 245                         ;
;         3 data inputs ; 133                         ;
;     normal            ; 1006                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 159                         ;
;         3 data inputs ; 171                         ;
;         4 data inputs ; 644                         ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 6.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 28 10:37:53 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoFinal -c ProyectoFinal
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd Line: 20
    Info (12023): Found entity 1: ov7670_registers File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_registers.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd Line: 23
    Info (12023): Found entity 1: ov7670_controller File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd Line: 22
    Info (12023): Found entity 1: ov7670_capture File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_capture.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd Line: 16
    Info (12023): Found entity 1: i2c_sender File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/i2c_sender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-Behavioral File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd Line: 17
    Info (12023): Found entity 1: debounce File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/debounce.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file sinc_vga.vhd
    Info (12022): Found design unit 1: SINC_VGA-COMP_SYNC_VGA File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd Line: 12
    Info (12023): Found entity 1: SINC_VGA File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/SINC_VGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file div_frec.vhd
    Info (12022): Found design unit 1: DIV_FREC-COMP_DIV_FREC File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd Line: 9
    Info (12023): Found entity 1: DIV_FREC File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DIV_FREC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlador_vga.vhd
    Info (12022): Found design unit 1: CONTROLADOR_VGA-COMP_CONTROLADOR_VGA File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 27
    Info (12023): Found entity 1: CONTROLADOR_VGA File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/DE10_LITE_Golden_Top.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file columactivo.vhdl
    Info (12022): Found design unit 1: ColumActivo-Behavioral File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ColumActivo.vhdl Line: 11
    Info (12023): Found entity 1: ColumActivo File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ColumActivo.vhdl Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram.vhd Line: 56
    Info (12023): Found entity 1: ram File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram.vhd Line: 42
Info (12127): Elaborating entity "CONTROLADOR_VGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(83): used implicit default value for signal "frame_addr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 83
Warning (10036): Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(84): object "frame_pixel" assigned a value but never read File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 84
Warning (10036): Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(91): object "config_finished" assigned a value but never read File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at CONTROLADOR_VGA.vhd(125): object "cPos_x" assigned a value but never read File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 125
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(131): used explicit default value for signal "COLORBLANCO" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 131
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(132): used explicit default value for signal "COLORNEGRO" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 132
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(133): used explicit default value for signal "COLORGRIS" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 133
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(134): used explicit default value for signal "COLORROJO" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 134
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(135): used explicit default value for signal "COLORAZUL" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 135
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(149): used explicit default value for signal "score" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(193): used explicit default value for signal "cero" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 193
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(235): used explicit default value for signal "uno" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 235
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(277): used explicit default value for signal "dos" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 277
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(319): used explicit default value for signal "tres" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 319
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(361): used explicit default value for signal "cuatro" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 361
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(403): used explicit default value for signal "cinco" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 403
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(445): used explicit default value for signal "seis" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 445
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(487): used explicit default value for signal "siete" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 487
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(529): used explicit default value for signal "ocho" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 529
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(571): used explicit default value for signal "nueve" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 571
Warning (10540): VHDL Signal Declaration warning at CONTROLADOR_VGA.vhd(630): used explicit default value for signal "notas" because signal was never assigned a value File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 630
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(794): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 794
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(794): signal "cont1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 794
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(795): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 795
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(795): signal "cont4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 795
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(796): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 796
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(796): signal "cont2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 796
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(797): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 797
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(797): signal "cont5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 797
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(798): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 798
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(798): signal "cont3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 798
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(799): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 799
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(799): signal "cont" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 799
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(800): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 800
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(800): signal "cont6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 800
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(801): signal "columActiv" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 801
Warning (10492): VHDL Process Statement warning at CONTROLADOR_VGA.vhd(801): signal "cont7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 801
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:btn_debounce" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 638
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:capture" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 643
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:controller" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 653
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:controller|i2c_sender:Inst_i2c_sender" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd Line: 58
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:controller|ov7670_registers:Inst_ov7670_registers" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ov7670_controller.vhd Line: 73
Warning (12125): Using design file ram_cam.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ram_cam-SYN File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd Line: 56
    Info (12023): Found entity 1: RAM_CAM File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd Line: 42
Info (12128): Elaborating entity "RAM_CAM" for hierarchy "RAM_CAM:inst_ram" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 671
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_CAM:inst_ram|altsyncram:altsyncram_component" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "RAM_CAM:inst_ram|altsyncram:altsyncram_component" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd Line: 63
Info (12133): Instantiated megafunction "RAM_CAM:inst_ram|altsyncram:altsyncram_component" with the following parameter: File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/ram_cam.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3o3.tdf
    Info (12023): Found entity 1: altsyncram_u3o3 File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_u3o3" for hierarchy "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated" File: z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/decode_c7a.tdf Line: 22
Info (12128): Elaborating entity "decode_c7a" for hierarchy "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|decode_c7a:decode2" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf
    Info (12023): Found entity 1: decode_5j9 File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/decode_5j9.tdf Line: 22
Info (12128): Elaborating entity "decode_5j9" for hierarchy "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|decode_5j9:rden_decode_b" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf
    Info (12023): Found entity 1: mux_s1b File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/mux_s1b.tdf Line: 22
Info (12128): Elaborating entity "mux_s1b" for hierarchy "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|mux_s1b:mux3" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 49
Info (12128): Elaborating entity "SINC_VGA" for hierarchy "SINC_VGA:sincronizador" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 692
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a0" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 50
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a1" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 83
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a2" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 116
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a3" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 149
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a4" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 182
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a5" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 215
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a6" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 248
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a7" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 281
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a8" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 314
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a9" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 347
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a10" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 380
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a11" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 413
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a12" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 446
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a13" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 479
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a14" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 512
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a15" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 545
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a16" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 578
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a17" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 611
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a18" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 644
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a19" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 677
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a20" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 710
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a21" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 743
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a22" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 776
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a23" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 809
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a24" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 842
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a25" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 875
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a26" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 908
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a27" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 941
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a28" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 974
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a29" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 1007
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a30" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 1040
        Warning (14320): Synthesized away node "RAM_CAM:inst_ram|altsyncram:altsyncram_component|altsyncram_u3o3:auto_generated|ram_block1a31" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/db/altsyncram_u3o3.tdf Line: 1073
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "buzzer" and its non-tri-state driver. File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 23
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "buzzer~synth" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OV7670_RESET" is stuck at VCC File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 10
    Warning (13410): Pin "OV7670_PWDN" is stuck at GND File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 11
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OV7670_VSYNC" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 12
    Warning (15610): No output dependent on input pin "OV7670_HREF" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 13
    Warning (15610): No output dependent on input pin "OV7670_PCLK" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 14
    Warning (15610): No output dependent on input pin "OV7670_D[0]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[1]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[2]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[3]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[4]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[5]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[6]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "OV7670_D[7]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[0]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 19
    Warning (15610): No output dependent on input pin "KEY[1]" File: Z:/Istanolion/Documents/GitHub/VLSI/ProyectoFinal/CONTROLADOR_VGA.vhd Line: 19
Info (21057): Implemented 1479 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1437 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Thu Nov 28 10:38:18 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:33


