INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/CLA_adder_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_adder_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/XOR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Phat Le/Carray_Look_Ahead/Carray_Look_Ahead.srcs/sim_1/new/CLA_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_adder_tb
