$date
	Sun Feb 19 18:37:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_update_tb $end
$var wire 64 ! updated_pc [63:0] $end
$var reg 64 " PC [63:0] $end
$var reg 1 # clk $end
$var reg 1 $ cnd $end
$var reg 4 % icode [3:0] $end
$var reg 64 & valC [63:0] $end
$var reg 64 ' valM [63:0] $end
$var reg 64 ( valP [63:0] $end
$scope module uut $end
$var wire 64 ) PC [63:0] $end
$var wire 1 # clk $end
$var wire 1 $ cnd $end
$var wire 4 * icode [3:0] $end
$var wire 64 + valC [63:0] $end
$var wire 64 , valM [63:0] $end
$var wire 64 - valP [63:0] $end
$var reg 64 . updated_pc [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
b11 -
b10 ,
b1 +
b1000 *
bz )
b11 (
b10 '
b1 &
b1000 %
0$
0#
b0 "
b1 !
$end
#10
1#
#20
b11 !
b11 .
b1111 '
b1111 ,
b1100 &
b1100 +
b111 %
b111 *
0#
#30
1#
#40
b1100 !
b1100 .
1$
0#
#50
1#
#60
b1111 !
b1111 .
b1010 (
b1010 -
b11000 &
b11000 +
b1001 %
b1001 *
0#
#70
1#
