
misc_ByteAligner
################

.. TODO:: No documentation available.



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../src/misc/misc_ByteAligner.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 40-53

Source file: `misc/misc_ByteAligner.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/misc/misc_ByteAligner.vhdl>`_



