<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/actmon/registers.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>registers.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
</pre><pre class="rust"><code><span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::ACTMON</span>;

<span class="doccomment">/// A pointer to the Activity Monitor registers that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">Registers</span> <span class="op">=</span> <span class="ident">ACTMON</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">Registers</span>;

<span class="macro">register_bitfields!</span> {
    <span class="ident">u32</span>,

    <span class="doccomment">/// Bitfields of the `ACTMON_GLB_STATUS_0` register.</span>
    <span class="kw">pub</span> <span class="ident">ACTMON_GLB_STATUS_0</span> [
        <span class="doccomment">/// CPU Monitor Interrupt status.</span>
        <span class="ident">CPU_INTR</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// COP Monitor Interrupt status.</span>
        <span class="ident">COP_INTR</span> <span class="ident">OFFSET</span>(<span class="number">30</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// AHB Monitor Interrupt status.</span>
        <span class="ident">AHB_INTR</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// APB Monitor Interrupt status.</span>
        <span class="ident">APB_INTR</span> <span class="ident">OFFSET</span>(<span class="number">28</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// CPU Frequency Interrupt status.</span>
        <span class="ident">CPU_FREQ_INTR</span> <span class="ident">OFFSET</span>(<span class="number">27</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// MC_ALL Interrupt status.</span>
        <span class="ident">MCALL_INTR</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// MC_CPU Interrupt status.</span>
        <span class="ident">MCCPU_INTR</span> <span class="ident">OFFSET</span>(<span class="number">25</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// CPU monitor active status.</span>
        <span class="ident">CPU_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">15</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// COP monitor active status.</span>
        <span class="ident">COP_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">14</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// AHB monitor active status.</span>
        <span class="ident">AHB_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">13</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// APB monitor active status.</span>
        <span class="ident">APB_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// CPU Frequency monitor active status.</span>
        <span class="ident">CPU_FREQ_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// MC_ALL monitor active status.</span>
        <span class="ident">MCALL_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// MC_CPU monitor active status.</span>
        <span class="ident">MCCPU_MON_ACT</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Inactive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Active</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `ACTMON_GLB_PERIOD_CTRL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">ACTMON_GLB_PERIOD_CTRL_0</span> [
        <span class="doccomment">/// The sampling period time of the source provider.</span>
        <span class="ident">SOURCE</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// Sampling period time base in milliseconds.</span>
            <span class="ident">MSec</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Sampling period time base in microseconds.</span>
            <span class="ident">USec</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Sampling period in milliseconds/microseconds.</span>
        <span class="ident">SAMPLE_PERIOD</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">8</span>) []
    ],

    <span class="doccomment">/// Bitfields of the `ACTMON_CPU_CTRL_0` register.</span>
    <span class="kw">pub</span> <span class="ident">ACTMON_CTRL_0</span> [
        <span class="doccomment">/// Enable Monitor. Set by software to enable sampling. Cleared in one of the</span>
        <span class="doccomment">/// following ways: (a) When software intends to stop the monitor, it can do</span>
        <span class="doccomment">/// so by clearing this field, (b) when the sampling period expires (and we</span>
        <span class="doccomment">/// are not in periodic mode).</span>
        <span class="ident">ENB</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable interrupt when consecutive `CONSECUTIVE_UPPER_NUM` upper watermark</span>
        <span class="doccomment">/// breaches are detected.</span>
        <span class="ident">CONSECUTIVE_ABOVE_WMARK_EN</span> <span class="ident">OFFSET</span>(<span class="number">30</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable interrupt when consecutive `CONSECUTIVE_LOWER_NUM` lower watermark</span>
        <span class="doccomment">/// braches are detected.</span>
        <span class="ident">CONSECUTIVE_BELOW_WMARK_EN</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Number `(N+1)` of consecutive upper watermark breaches that need to occur</span>
        <span class="doccomment">/// to raise an interrupt.</span>
        <span class="ident">CONSECUTIVE_ABOVE_WMARK_NUM</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Number `(N+1)` of consecutive lower watermark breaches that need to occur</span>
        <span class="doccomment">/// to raise an interrupt.</span>
        <span class="ident">CONSECUTIVE_BELOW_WMARK_NUM</span> <span class="ident">OFFSET</span>(<span class="number">23</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable interrupt for number of consecutive lower watermark breaches that</span>
        <span class="doccomment">/// need to occur to raise an interrupt.</span>
        <span class="ident">WHEN_OVERFLOW_EN</span> <span class="ident">OFFSET</span>(<span class="number">22</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable interrupt when AVG value is above its upper watermark value.</span>
        <span class="ident">AVG_ABOVE_WMARK_EN</span> <span class="ident">OFFSET</span>(<span class="number">21</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable interrupt when AVG value is below its lower watermark value.</span>
        <span class="ident">AVG_BELOW_WMARK_EN</span> <span class="ident">OFFSET</span>(<span class="number">20</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable interrupt at the end of sample period.</span>
        <span class="ident">AT_END_EN</span> <span class="ident">OFFSET</span>(<span class="number">19</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable periodic mode. Sample for one sample period or periodic sampling.</span>
        <span class="ident">ENB_PERIODIC</span> <span class="ident">OFFSET</span>(<span class="number">18</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Variable for IIR filter. Default is 6, which translates to `2^(K+1) = 128`.</span>
        <span class="ident">K_VAL</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

        <span class="doccomment">/// Selection criteria on parent module for the activity signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// **Only ever set this in AHB control registers!**</span>
        <span class="ident">AHB_MONITOR_COND</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [
            <span class="ident">Cpu</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Cop</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Na1</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">CSite</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Arc</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">AhbDma</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">Usb</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">ApbDma</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">Na2</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">Na3</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">Na4</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">Na5</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">Na6</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">Na7</span> <span class="op">=</span> <span class="number">13</span>,
            <span class="ident">Se</span> <span class="op">=</span> <span class="number">14</span>,
            <span class="ident">Dds</span> <span class="op">=</span> <span class="number">15</span>,
            <span class="ident">BSea</span> <span class="op">=</span> <span class="number">16</span>,
            <span class="ident">Na8</span> <span class="op">=</span> <span class="number">17</span>,
            <span class="ident">Usb2</span> <span class="op">=</span> <span class="number">18</span>,
            <span class="ident">Na9</span> <span class="op">=</span> <span class="number">19</span>,
            <span class="ident">All</span> <span class="op">=</span> <span class="number">63</span>
        ],

        <span class="doccomment">/// Selection criteria on parent module for the activity signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// **Only ever set this in APB control registers!**</span>
        <span class="ident">APB_MONITOR_COND</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [
            <span class="ident">Dtv</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">I2c1</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">I2c2</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">I2c3</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">I2c4</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">Dvc</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">I2c6</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">Reserved1</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">Reserved2</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">Spi1</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">Spi2</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">Spi3</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">Spi4</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">Spi5</span> <span class="op">=</span> <span class="number">13</span>,
            <span class="ident">Spi6</span> <span class="op">=</span> <span class="number">14</span>,
            <span class="ident">QSpi</span> <span class="op">=</span> <span class="number">15</span>,
            <span class="ident">UartA</span> <span class="op">=</span> <span class="number">16</span>,
            <span class="ident">UartB</span> <span class="op">=</span> <span class="number">17</span>,
            <span class="ident">UartC</span> <span class="op">=</span> <span class="number">18</span>,
            <span class="ident">UartD</span> <span class="op">=</span> <span class="number">19</span>,
            <span class="ident">All</span> <span class="op">=</span> <span class="number">63</span>
        ],

        <span class="doccomment">/// Selection criteria on parent module for type of pulse signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// **Only ever set this in AHB control registers!**</span>
        <span class="ident">AHB_SAMPLE_COND</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [
            <span class="ident">AhbMasterActive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">AhbMasterSlaveActive</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">AhbDataXfer</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">AhbIdle</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">MasterIdle</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">AhbBusy</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">6</span>
        ],

        <span class="doccomment">/// Selection criteria on parent module for type of pulse signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// **Only ever set this in APB control registers!**</span>
        <span class="ident">APB_SAMPLE_COND</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [
            <span class="ident">PSelActive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">PReadyActive</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">PEnablePSelActive</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">ApbIdle</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">4</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `ACTMON_CPU_INTR_STATUS_0` register.</span>
    <span class="kw">pub</span> <span class="ident">ACTMON_INTR_STATUS_0</span> [
        <span class="doccomment">/// Assert at the end of sampling period, if count value crosses upper watermark</span>
        <span class="doccomment">/// value consecutively for the number of times specified in `CONSECUTIVE_UPPER_NUM`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Writing `1` clears this interrupt, `0` has no effect.</span>
        <span class="ident">CONSECUTIVE_UPPER</span> <span class="ident">OFFSET</span>(<span class="number">31</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Assert at the end of sampling period, if count value crosses lower watermark</span>
        <span class="doccomment">/// value consecutively for the number of times specified in `CONSECUTIVE_LOWER_NUM`.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Writing `1` clears this interrupt, `0` has no effect.</span>
        <span class="ident">CONSECUTIVE_LOWER</span> <span class="ident">OFFSET</span>(<span class="number">30</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Assert at the end of sampling period, if interrupt at the end of sample</span>
        <span class="doccomment">/// period is enabled.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Writing `1` clears this interrupt, `0` has no effect.</span>
        <span class="ident">AT_END</span> <span class="ident">OFFSET</span>(<span class="number">29</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Assert at the end of sampling period, if there is an overflow.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Writing `1` clears this interrupt, `0` has no effect.</span>
        <span class="ident">WHEN_OVERFLOW</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Assert at the end of sampling period, if AVG count value crosses lower AVG</span>
        <span class="doccomment">/// watermark value.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Writing `1` clears this interrupt, `0` has no effect.</span>
        <span class="ident">AVG_BELOW_WMARK</span> <span class="ident">OFFSET</span>(<span class="number">25</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Assert at the end of sampling period, if AVG count value crosses upper AVG</span>
        <span class="doccomment">/// watermark value.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Writing `1` clears this interrupt, `0` has no effect.</span>
        <span class="ident">AVG_ABOVE_WMARK</span> <span class="ident">OFFSET</span>(<span class="number">24</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">NoIntr</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Intr</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `ACTMON_APB_CTRL_SAPB_0` register.</span>
    <span class="kw">pub</span> <span class="ident">ACTMON_APB_CTRL_SAPB_0</span> [
        <span class="doccomment">/// Selection criteria on parent module for the activity signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Only used for APB/AHB monitor.</span>
        <span class="ident">MONITOR_COND_SAPB</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">6</span>) [
            <span class="ident">Apb2Jtag</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Ape</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Atomics</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Cec</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">CSite</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">Dds</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">Dp2</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">Dvfs</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">Emc0</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">Emc1</span> <span class="op">=</span> <span class="number">9</span>,
            <span class="ident">EmcB</span> <span class="op">=</span> <span class="number">10</span>,
            <span class="ident">Fuse</span> <span class="op">=</span> <span class="number">11</span>,
            <span class="ident">Hda</span> <span class="op">=</span> <span class="number">12</span>,
            <span class="ident">KFuse</span> <span class="op">=</span> <span class="number">13</span>,
            <span class="ident">La</span> <span class="op">=</span> <span class="number">14</span>,
            <span class="ident">Mc0</span> <span class="op">=</span> <span class="number">15</span>,
            <span class="ident">Mc1</span> <span class="op">=</span> <span class="number">16</span>,
            <span class="ident">McB</span> <span class="op">=</span> <span class="number">17</span>,
            <span class="ident">MipiCal</span> <span class="op">=</span> <span class="number">18</span>,
            <span class="ident">Misc</span> <span class="op">=</span> <span class="number">19</span>,
            <span class="ident">PinmuxAux</span> <span class="op">=</span> <span class="number">20</span>,
            <span class="ident">Pmc</span> <span class="op">=</span> <span class="number">21</span>,
            <span class="ident">Pwm</span> <span class="op">=</span> <span class="number">22</span>,
            <span class="ident">Rtc</span> <span class="op">=</span> <span class="number">23</span>,
            <span class="ident">Sata</span> <span class="op">=</span> <span class="number">24</span>,
            <span class="ident">SataAux</span> <span class="op">=</span> <span class="number">25</span>,
            <span class="ident">Sdmmc1</span> <span class="op">=</span> <span class="number">26</span>,
            <span class="ident">Sdmmc2</span> <span class="op">=</span> <span class="number">27</span>,
            <span class="ident">Sdmmc3</span> <span class="op">=</span> <span class="number">28</span>,
            <span class="ident">Sdmmc4</span> <span class="op">=</span> <span class="number">29</span>,
            <span class="ident">Se</span> <span class="op">=</span> <span class="number">30</span>,
            <span class="ident">SocTherm</span> <span class="op">=</span> <span class="number">31</span>,
            <span class="ident">SecureRegs</span> <span class="op">=</span> <span class="number">32</span>,
            <span class="ident">Stm</span> <span class="op">=</span> <span class="number">33</span>,
            <span class="ident">SysCtr0</span> <span class="op">=</span> <span class="number">34</span>,
            <span class="ident">SysCtr1</span> <span class="op">=</span> <span class="number">35</span>,
            <span class="ident">XUsbDev</span> <span class="op">=</span> <span class="number">36</span>,
            <span class="ident">XUsbHost</span> <span class="op">=</span> <span class="number">37</span>,
            <span class="ident">SUxbPadctl</span> <span class="op">=</span> <span class="number">38</span>,
            <span class="ident">All</span> <span class="op">=</span> <span class="number">63</span>
        ],

        <span class="doccomment">/// Selection criteria on parent module for type of pulse signal.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Only used for APB/AHB monitor.</span>
        <span class="ident">SAMPLE_COND_SAPB</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [
            <span class="ident">PSelActive</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">PReadyActive</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">PEnablePSelActive</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">ApbIdle</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">4</span>
        ]
    ],

    <span class="doccomment">/// Bitfields of the `ACTMON_HISTOGRAM_CONFIG_0` register.</span>
    <span class="kw">pub</span> <span class="ident">ACTMON_HISTOGRAM_CONFIG_0</span> [
        <span class="ident">SOURCE</span> <span class="ident">OFFSET</span>(<span class="number">12</span>) <span class="ident">NUMBITS</span>(<span class="number">4</span>) [
            <span class="prelude-val">None</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Ahb</span> <span class="op">=</span> <span class="number">1</span>,
            <span class="ident">Apb</span> <span class="op">=</span> <span class="number">2</span>,
            <span class="ident">Cop</span> <span class="op">=</span> <span class="number">3</span>,
            <span class="ident">Cpu</span> <span class="op">=</span> <span class="number">4</span>,
            <span class="ident">McAll</span> <span class="op">=</span> <span class="number">5</span>,
            <span class="ident">McCpu</span> <span class="op">=</span> <span class="number">6</span>,
            <span class="ident">CpuFreq</span> <span class="op">=</span> <span class="number">7</span>,
            <span class="ident">Na</span> <span class="op">=</span> <span class="number">8</span>,
            <span class="ident">ApbMmio</span> <span class="op">=</span> <span class="number">9</span>
        ],

        <span class="doccomment">/// Scaling factor for the idle counter before the value is used to update</span>
        <span class="doccomment">/// histogram bucket.</span>
        <span class="ident">SHIFT</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">5</span>) [],

        <span class="doccomment">/// Whether buckets should be incremented when other buckets have saturated.</span>
        <span class="ident">STALL_ON_SINGLE_SATURATE</span> <span class="ident">OFFSET</span>(<span class="number">3</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// Continue incrementing buckets even when another bucket has saturated.</span>
            <span class="ident">False</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Stop incrementing buckets when at least one other bucket has saturated.</span>
            <span class="ident">True</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether the underflow bucket should be incremented.</span>
        <span class="ident">NO_UNDERFLOW_BUCKET</span> <span class="ident">OFFSET</span>(<span class="number">2</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// Increase bucket 0 when idle time is less than the minimum value.</span>
            <span class="ident">False</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Ignore idle times that are less than the minimum value.</span>
            <span class="ident">True</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Whether linear mode should be used to expand buckets.</span>
        <span class="ident">LINEAR_MODE</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="doccomment">/// Bucket width increases exponentially with a power of two.</span>
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="doccomment">/// Bucket width is the same for all buckets.</span>
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ],

        <span class="doccomment">/// Enable histogram recording.</span>
        <span class="ident">ACTIVE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [
            <span class="ident">Disable</span> <span class="op">=</span> <span class="number">0</span>,
            <span class="ident">Enable</span> <span class="op">=</span> <span class="number">1</span>
        ]
    ]
}

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the Activity Montior registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">Registers</span> {
        (<span class="number">0x000</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_GLB_STATUS_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_GLB_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x004</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_GLB_PERIOD_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_GLB_PERIOD_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x008</span> =&gt; <span class="ident">_reserved0</span>),
        (<span class="number">0x080</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x084</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x088</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x08C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x090</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x094</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x098</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x09C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0A0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0A4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0A8</span> =&gt; <span class="ident">_reserved1</span>),
        (<span class="number">0x0C0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0C4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0C8</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0CC</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0D0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0D4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0D8</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0DC</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0E0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x0E4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_COP_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x0E8</span> =&gt; <span class="ident">_reserved2</span>),
        (<span class="number">0x100</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x104</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x108</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x10C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x110</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x114</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x118</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x11C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x120</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x124</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_AHB_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x128</span> =&gt; <span class="ident">_reserved3</span>),
        (<span class="number">0x140</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x144</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x148</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x14C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x150</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x154</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x158</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x15C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x160</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x164</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x168</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_APB_CTRL_SAPB_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_APB_CTRL_SAPB_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x16C</span> =&gt; <span class="ident">_reserved4</span>),
        (<span class="number">0x180</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x184</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x188</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x18C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x190</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x194</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x198</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x19C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1A0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1A4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_CPU_FREQ_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1A8</span> =&gt; <span class="ident">_reserved5</span>),
        (<span class="number">0x1C0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1C4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1C8</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1CC</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1D0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1D4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1D8</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1DC</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1E0</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x1E4</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCALL_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x1E8</span> =&gt; <span class="ident">_reserved6</span>),
        (<span class="number">0x200</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_CTRL_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x204</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x208</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x20C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_INIT_AVG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x210</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_AVG_UPPER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x214</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_AVG_LOWER_WMARK_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x218</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_COUNT_WEIGHT_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x21C</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x220</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_AVG_COUNT_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x224</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_MCCPU_INTR_STATUS_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_INTR_STATUS_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x228</span> =&gt; <span class="ident">_reserved7</span>),
        (<span class="number">0x300</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_HISTOGRAM_CONFIG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">ACTMON_HISTOGRAM_CONFIG_0::Register</span><span class="op">&gt;</span>),
        (<span class="number">0x304</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_HISTOGRAM_CTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
        (<span class="number">0x308</span> =&gt; <span class="ident">_reserved8</span>),
        (<span class="number">0x380</span> =&gt; <span class="kw">pub</span> <span class="ident">ACTMON_HISTOGRAM_DATA_0</span>: [<span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>; <span class="number">0x20</span>]),
        (<span class="number">0x400</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">Registers</span>, [<span class="ident">u8</span>; <span class="number">0x400</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>