redundancies:0.0294352419407
implication:0.0202526047002
circuit:0.0191940199425
redundancy:0.0150203215645
implications:0.0132344606609
net:0.0132010455052
nets:0.0117602880643
circuits:0.0107517382637
omega:0.0106222535951
combinational:0.0104885430094
label:0.00873483609064
replacement:0.0084736436886
removal:0.00841381039897
latches:0.00793339864987
labelled:0.00723710034724
learning:0.00703554454071
stuck:0.00696370080527
unobservability:0.00696031010228
sequential:0.0063741300196
labels:0.00633446950438
gate:0.00627288272226
compatible:0.00599385137107
labelling:0.00582967686178
1i:0.0057151500421
0i:0.00520183208527
overwritten:0.00508013337075
overwriting:0.00497884662776
inverters:0.0048923469522
latch:0.00485086829403
unjustified:0.00473770413479
implication graph:0.0304976408928
recursive learning:0.0228733011247
redundancy removal:0.0221427425681
the circuit:0.0207217334203
circuit graph:0.0140758342582
an implication:0.0131977131835
sequential redundancies:0.0128551412854
net n:0.011933896239
delay replacement:0.0115696271569
7 1i:0.0102841130284
n i:0.0100774414745
stuck at:0.00999035856387
area reduction:0.00996423415564
a net:0.00989262681138
constant v:0.00938388950549
7 0i:0.00899859889981
current implication:0.00899859889981
a omega:0.00856537929046
assumption a:0.00790333560204
an assumption:0.0078142188247
labelled with:0.00775454079687
the redundancies:0.00774995989883
combinational redundancies:0.00771308477126
circuit obtained:0.00771308477126
is labelled:0.00733971116665
sequential circuits:0.00711300204184
of nets:0.00678594101779
graph for:0.00665249504879
time offset:0.00664282277043
redundancies we:0.00642757064272
an implication graph:0.0173462332828
implication graph for:0.0148681999567
stuck at v:0.00946080273324
the circuit graph:0.00946080273324
circuit obtained by:0.00810925948564
the circuit obtained:0.00675771623803
a omega at:0.00675771623803
set of labels:0.00663493859163
in the circuit:0.00652524648131
the implication graph:0.00619508331528
with recursive learning:0.00619508331528
of the circuit:0.00618580066264
an and gate:0.00577204990564
n i gamma1:0.00563225418295
the original circuit:0.00563225418295
rules for implying:0.00540617299042
at v redundant:0.00540617299042
a current implication:0.00540617299042
an assumption a:0.00540617299042
delay replacement for:0.00540617299042
a circuit graph:0.00540617299042
a consistent assumption:0.00540617299042
and n i:0.00534676045633
redundancy removal algorithm:0.00495606665222
the circuit c:0.00495606665222
the new circuit:0.00495606665222
reduction in area:0.00495606665222
is labelled with:0.00488757513223
omega omega omega:0.00481004158803
use the notion:0.00473924185116
