
{ 
    crc :  9080596979769346319  , 
    ccp_crc :  0  , 
    cmdline : " -wto aacf7bb454e94a19aad0746c1f7d3bec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RateEncoder_behav xil_defaultlib.RateEncoder xil_defaultlib.glbl" , 
    buildDate : "Jan 30 2018" , 
    buildTime : "15:48:17" , 
    linkCmd : "D:\\College\\Verilog\\Vivado\\2017.4\\data\\..\\tps\\mingw\\6.2.0\\win64.o\\nt\\bin\\gcc.exe -Wa,-W  -O -Wl,--stack,104857600 -o \"xsim.dir/RateEncoder_behav/xsimk.exe\"   \"xsim.dir/RateEncoder_behav/obj/xsim_0.win64.obj\" \"xsim.dir/RateEncoder_behav/obj/xsim_1.win64.obj\" \"D:\\College\\Verilog\\Vivado\\2017.4\\lib\\win64.o\\\\librdi_simulator_kernel.dll\" \"D:\\College\\Verilog\\Vivado\\2017.4\\lib\\win64.o\\\\librdi_simbridge_kernel.dll\"" , 
    aggregate_nets : 
    [ 
    ] 
} 