 DESIGN:<br/>
 ==========================================================<br/>
   (1).MIPS CORE Implemention. <br/>
   (2).With 5 stage pipeline. <br/>
   (3).Hazard detction unit.  <br/>
   (4).Forwarding unit. <br/>

 INCLUDE INST:<br/>
 ==========================================================<br/>
 1. Arithmetic:<br/> 
        ADD,<br/>
 	ADDI,<br/>
 	SUB,<br/>
 	MULT,<br/>
 	DIV,<br/>
 	MFHI,<br/>
 	MFLO <br/>
 2. Data transfer:
 	LUI,<br/>
	LW,<br/>
	SW,<br/>
	LHU,<br/>
	SH,<br/>
	LBU,<br/>
	SB<br/>
 3. Logic:<br/> 
	AND,<br/>
	OR,<br/> 
	ORI,<br/> 
	SRL,<br/> 
	SRLV<br/>
 4. Jump & Compare:<br/>
	BEQ,<br/>
	BGT,<br/>
	BNEZ,<br/>
	BGEZ,<br/>
	LUI,<br/> 
	jump,<br/> 
	jal,<br/> 
	jr<br/> 
 5. ETC:<br/>
	SLT,<br/>
	multiple load store: up to 21 addr in one inst<br/>
		
