

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Mon Sep 20 13:23:10 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1302|     1302| 13.020 us | 13.020 us |  1302|  1302|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_input_A1   |      544|      544|        34|          -|          -|    16|    no    |
        | + loop_input_A2  |       32|       32|         2|          -|          -|    16|    no    |
        |- loop_input_B1   |      544|      544|        34|          -|          -|    16|    no    |
        | + loop_input_B2  |       32|       32|         2|          -|          -|    16|    no    |
        |- loop_out1       |       17|       17|         3|          1|          1|    16|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !46"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !50"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !54"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !58"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !62"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_keep_V), !map !66"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_strb_V), !map !70"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !74"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind"   --->   Operation 21 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_0 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 22 'alloca' 'A_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_1 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 23 'alloca' 'A_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_2 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 24 'alloca' 'A_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%A_3 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 25 'alloca' 'A_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%A_4 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 26 'alloca' 'A_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%A_5 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 27 'alloca' 'A_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%A_6 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 28 'alloca' 'A_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%A_7 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 29 'alloca' 'A_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%A_8 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 30 'alloca' 'A_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_9 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 31 'alloca' 'A_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_10 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 32 'alloca' 'A_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%A_11 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 33 'alloca' 'A_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%A_12 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 34 'alloca' 'A_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_13 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 35 'alloca' 'A_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_14 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 36 'alloca' 'A_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_15 = alloca [16 x float], align 4" [matmul.cpp:20]   --->   Operation 37 'alloca' 'A_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_0 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 38 'alloca' 'B_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_1 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 39 'alloca' 'B_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_2 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 40 'alloca' 'B_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_3 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 41 'alloca' 'B_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_4 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 42 'alloca' 'B_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_5 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 43 'alloca' 'B_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_6 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 44 'alloca' 'B_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_7 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 45 'alloca' 'B_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_8 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 46 'alloca' 'B_8' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_9 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 47 'alloca' 'B_9' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_10 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 48 'alloca' 'B_10' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_11 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 49 'alloca' 'B_11' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_12 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 50 'alloca' 'B_12' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_13 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 51 'alloca' 'B_13' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%B_14 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 52 'alloca' 'B_14' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_15 = alloca [16 x float], align 4" [matmul.cpp:22]   --->   Operation 53 'alloca' 'B_15' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mulOut = alloca [16 x float], align 16"   --->   Operation 54 'alloca' 'mulOut' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:16]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:17]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str6, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:18]   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.65ns)   --->   "br label %1" [matmul.cpp:33]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.04>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %loop_input_A1_end ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.75ns)   --->   "%icmp_ln33 = icmp eq i5 %i_0, -16" [matmul.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%i = add i5 %i_0, 1" [matmul.cpp:33]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader.preheader, label %loop_input_A1_begin" [matmul.cpp:33]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind" [matmul.cpp:33]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str8)" [matmul.cpp:33]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i5 %i_0 to i4" [matmul.cpp:37]   --->   Operation 66 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.65ns)   --->   "br label %2" [matmul.cpp:34]   --->   Operation 67 'br' <Predicate = (!icmp_ln33)> <Delay = 0.65>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "br label %.preheader" [matmul.cpp:41]   --->   Operation 68 'br' <Predicate = (icmp_ln33)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %loop_input_A1_begin ], [ %j, %4 ]"   --->   Operation 69 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.75ns)   --->   "%icmp_ln34 = icmp eq i5 %j_0, -16" [matmul.cpp:34]   --->   Operation 70 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 71 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.78ns)   --->   "%j = add i5 %j_0, 1" [matmul.cpp:34]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %loop_input_A1_end, label %3" [matmul.cpp:34]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [matmul.cpp:34]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%empty_4 = call { i32, i4, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:35]   --->   Operation 75 'read' 'empty_4' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1 } %empty_4, 0" [matmul.cpp:35]   --->   Operation 76 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %tmp_data_V to float" [matmul.cpp:37]   --->   Operation 77 'bitcast' 'bitcast_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %j_0 to i64" [matmul.cpp:37]   --->   Operation 78 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [16 x float]* %A_0, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 79 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [16 x float]* %A_1, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 80 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [16 x float]* %A_2, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 81 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [16 x float]* %A_3, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 82 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [16 x float]* %A_4, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 83 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [16 x float]* %A_5, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 84 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [16 x float]* %A_6, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 85 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [16 x float]* %A_7, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 86 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr [16 x float]* %A_8, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 87 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr [16 x float]* %A_9, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 88 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr [16 x float]* %A_10, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 89 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr [16 x float]* %A_11, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 90 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr [16 x float]* %A_12, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 91 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr [16 x float]* %A_13, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 92 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr [16 x float]* %A_14, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 93 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr [16 x float]* %A_15, i64 0, i64 %zext_ln37" [matmul.cpp:37]   --->   Operation 94 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.78ns)   --->   "switch i4 %trunc_ln37, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [matmul.cpp:37]   --->   Operation 95 'switch' <Predicate = (!icmp_ln34)> <Delay = 0.78>
ST_3 : Operation 96 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_14_addr, align 4" [matmul.cpp:37]   --->   Operation 96 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 14)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 97 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 14)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_13_addr, align 4" [matmul.cpp:37]   --->   Operation 98 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 13)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 99 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 13)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_12_addr, align 4" [matmul.cpp:37]   --->   Operation 100 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 12)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 101 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 12)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_11_addr, align 4" [matmul.cpp:37]   --->   Operation 102 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 11)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 103 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 11)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_10_addr, align 4" [matmul.cpp:37]   --->   Operation 104 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 10)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 105 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 10)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_9_addr, align 4" [matmul.cpp:37]   --->   Operation 106 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 9)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 107 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 9)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_8_addr, align 4" [matmul.cpp:37]   --->   Operation 108 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 8)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 109 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 8)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_7_addr, align 4" [matmul.cpp:37]   --->   Operation 110 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 7)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 111 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 7)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_6_addr, align 4" [matmul.cpp:37]   --->   Operation 112 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 6)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 113 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 6)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_5_addr, align 4" [matmul.cpp:37]   --->   Operation 114 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 115 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 5)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_4_addr, align 4" [matmul.cpp:37]   --->   Operation 116 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 4)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 117 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 4)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_3_addr, align 4" [matmul.cpp:37]   --->   Operation 118 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 119 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 3)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_2_addr, align 4" [matmul.cpp:37]   --->   Operation 120 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 121 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 2)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_1_addr, align 4" [matmul.cpp:37]   --->   Operation 122 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 123 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_0_addr, align 4" [matmul.cpp:37]   --->   Operation 124 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 0)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 125 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 0)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.67ns)   --->   "store float %bitcast_ln37, float* %A_15_addr, align 4" [matmul.cpp:37]   --->   Operation 126 'store' <Predicate = (!icmp_ln34 & trunc_ln37 == 15)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %4" [matmul.cpp:37]   --->   Operation 127 'br' <Predicate = (!icmp_ln34 & trunc_ln37 == 15)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str8, i32 %tmp)" [matmul.cpp:39]   --->   Operation 128 'specregionend' 'empty_5' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br label %1" [matmul.cpp:33]   --->   Operation 129 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "br label %2" [matmul.cpp:34]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.04>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_4, %loop_input_B1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 131 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.75ns)   --->   "%icmp_ln41 = icmp eq i5 %i_1, -16" [matmul.cpp:41]   --->   Operation 132 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 133 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.78ns)   --->   "%i_4 = add i5 %i_1, 1" [matmul.cpp:41]   --->   Operation 134 'add' 'i_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %8, label %loop_input_B1_begin" [matmul.cpp:41]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [matmul.cpp:41]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)" [matmul.cpp:41]   --->   Operation 137 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i5 %i_1 to i4" [matmul.cpp:45]   --->   Operation 138 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.65ns)   --->   "br label %5" [matmul.cpp:42]   --->   Operation 139 'br' <Predicate = (!icmp_ln41)> <Delay = 0.65>
ST_5 : Operation 140 [2/2] (0.00ns)   --->   "call fastcc void @DiagMatMul([16 x float]* %A_0, [16 x float]* %A_1, [16 x float]* %A_2, [16 x float]* %A_3, [16 x float]* %A_4, [16 x float]* %A_5, [16 x float]* %A_6, [16 x float]* %A_7, [16 x float]* %A_8, [16 x float]* %A_9, [16 x float]* %A_10, [16 x float]* %A_11, [16 x float]* %A_12, [16 x float]* %A_13, [16 x float]* %A_14, [16 x float]* %A_15, [16 x float]* %B_0, [16 x float]* %B_1, [16 x float]* %B_2, [16 x float]* %B_3, [16 x float]* %B_4, [16 x float]* %B_5, [16 x float]* %B_6, [16 x float]* %B_7, [16 x float]* %B_8, [16 x float]* %B_9, [16 x float]* %B_10, [16 x float]* %B_11, [16 x float]* %B_12, [16 x float]* %B_13, [16 x float]* %B_14, [16 x float]* %B_15, [16 x float]* %mulOut)" [matmul.cpp:65]   --->   Operation 140 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.78>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%j_1 = phi i5 [ 0, %loop_input_B1_begin ], [ %j_2, %7 ]"   --->   Operation 141 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.75ns)   --->   "%icmp_ln42 = icmp eq i5 %j_1, -16" [matmul.cpp:42]   --->   Operation 142 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 143 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.78ns)   --->   "%j_2 = add i5 %j_1, 1" [matmul.cpp:42]   --->   Operation 144 'add' 'j_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %loop_input_B1_end, label %6" [matmul.cpp:42]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind" [matmul.cpp:42]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty_8 = call { i32, i4, i4, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:43]   --->   Operation 147 'read' 'empty_8' <Predicate = (!icmp_ln42)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i32, i4, i4, i1 } %empty_8, 0" [matmul.cpp:43]   --->   Operation 148 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %tmp_data_V_2 to float" [matmul.cpp:45]   --->   Operation 149 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %j_1 to i64" [matmul.cpp:45]   --->   Operation 150 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [16 x float]* %B_0, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 151 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [16 x float]* %B_1, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 152 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [16 x float]* %B_2, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 153 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [16 x float]* %B_3, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 154 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [16 x float]* %B_4, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 155 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [16 x float]* %B_5, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 156 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [16 x float]* %B_6, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 157 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [16 x float]* %B_7, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 158 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr [16 x float]* %B_8, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 159 'getelementptr' 'B_8_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr [16 x float]* %B_9, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 160 'getelementptr' 'B_9_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr [16 x float]* %B_10, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 161 'getelementptr' 'B_10_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr [16 x float]* %B_11, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 162 'getelementptr' 'B_11_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr [16 x float]* %B_12, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 163 'getelementptr' 'B_12_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr [16 x float]* %B_13, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 164 'getelementptr' 'B_13_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr [16 x float]* %B_14, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 165 'getelementptr' 'B_14_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr [16 x float]* %B_15, i64 0, i64 %zext_ln45" [matmul.cpp:45]   --->   Operation 166 'getelementptr' 'B_15_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.78ns)   --->   "switch i4 %trunc_ln45, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]" [matmul.cpp:45]   --->   Operation 167 'switch' <Predicate = (!icmp_ln42)> <Delay = 0.78>
ST_6 : Operation 168 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_14_addr, align 4" [matmul.cpp:45]   --->   Operation 168 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 14)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 169 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 14)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_13_addr, align 4" [matmul.cpp:45]   --->   Operation 170 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 13)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 171 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 13)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_12_addr, align 4" [matmul.cpp:45]   --->   Operation 172 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 12)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 173 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 12)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_11_addr, align 4" [matmul.cpp:45]   --->   Operation 174 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 11)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 175 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 11)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_10_addr, align 4" [matmul.cpp:45]   --->   Operation 176 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 10)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 177 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 10)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_9_addr, align 4" [matmul.cpp:45]   --->   Operation 178 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 9)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 179 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 9)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_8_addr, align 4" [matmul.cpp:45]   --->   Operation 180 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 8)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 181 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 8)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_7_addr, align 4" [matmul.cpp:45]   --->   Operation 182 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 7)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 183 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 7)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_6_addr, align 4" [matmul.cpp:45]   --->   Operation 184 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 6)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 185 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 6)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_5_addr, align 4" [matmul.cpp:45]   --->   Operation 186 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 5)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 187 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 5)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_4_addr, align 4" [matmul.cpp:45]   --->   Operation 188 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 4)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 189 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 4)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_3_addr, align 4" [matmul.cpp:45]   --->   Operation 190 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 3)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 191 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 3)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_2_addr, align 4" [matmul.cpp:45]   --->   Operation 192 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 2)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 193 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 2)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_1_addr, align 4" [matmul.cpp:45]   --->   Operation 194 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 1)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 195 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 1)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_0_addr, align 4" [matmul.cpp:45]   --->   Operation 196 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 0)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 197 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 0)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.67ns)   --->   "store float %bitcast_ln45, float* %B_15_addr, align 4" [matmul.cpp:45]   --->   Operation 198 'store' <Predicate = (!icmp_ln42 & trunc_ln45 == 15)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:45]   --->   Operation 199 'br' <Predicate = (!icmp_ln42 & trunc_ln45 == 15)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp_1)" [matmul.cpp:47]   --->   Operation 200 'specregionend' 'empty_9' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader" [matmul.cpp:41]   --->   Operation 201 'br' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "br label %5" [matmul.cpp:42]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.65>
ST_8 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @DiagMatMul([16 x float]* %A_0, [16 x float]* %A_1, [16 x float]* %A_2, [16 x float]* %A_3, [16 x float]* %A_4, [16 x float]* %A_5, [16 x float]* %A_6, [16 x float]* %A_7, [16 x float]* %A_8, [16 x float]* %A_9, [16 x float]* %A_10, [16 x float]* %A_11, [16 x float]* %A_12, [16 x float]* %A_13, [16 x float]* %A_14, [16 x float]* %A_15, [16 x float]* %B_0, [16 x float]* %B_1, [16 x float]* %B_2, [16 x float]* %B_3, [16 x float]* %B_4, [16 x float]* %B_5, [16 x float]* %B_6, [16 x float]* %B_7, [16 x float]* %B_8, [16 x float]* %B_9, [16 x float]* %B_10, [16 x float]* %B_11, [16 x float]* %B_12, [16 x float]* %B_13, [16 x float]* %B_14, [16 x float]* %B_15, [16 x float]* %mulOut)" [matmul.cpp:65]   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [1/1] (0.65ns)   --->   "br label %9" [matmul.cpp:72]   --->   Operation 204 'br' <Predicate = true> <Delay = 0.65>

State 9 <SV = 4> <Delay = 1.04>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%i_2 = phi i5 [ 0, %8 ], [ %i_3, %loop_out1 ]"   --->   Operation 205 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.75ns)   --->   "%icmp_ln72 = icmp eq i5 %i_2, -16" [matmul.cpp:72]   --->   Operation 206 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 207 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.78ns)   --->   "%i_3 = add i5 %i_2, 1" [matmul.cpp:72]   --->   Operation 208 'add' 'i_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %10, label %loop_out1" [matmul.cpp:72]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i5 %i_2 to i64" [matmul.cpp:75]   --->   Operation 210 'zext' 'zext_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%mulOut_addr = getelementptr inbounds [16 x float]* %mulOut, i64 0, i64 %zext_ln75" [matmul.cpp:75]   --->   Operation 211 'getelementptr' 'mulOut_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (0.67ns)   --->   "%mulOut_load = load float* %mulOut_addr, align 4" [matmul.cpp:75]   --->   Operation 212 'load' 'mulOut_load' <Predicate = (!icmp_ln72)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 213 [1/1] (0.75ns)   --->   "%valOut_last_V = icmp eq i5 %i_2, 15" [matmul.cpp:78]   --->   Operation 213 'icmp' 'valOut_last_V' <Predicate = (!icmp_ln72)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 0.67>
ST_10 : Operation 214 [1/2] (0.67ns)   --->   "%mulOut_load = load float* %mulOut_addr, align 4" [matmul.cpp:75]   --->   Operation 214 'load' 'mulOut_load' <Predicate = (!icmp_ln72)> <Delay = 0.67> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = bitcast float %mulOut_load to i32" [matmul.cpp:75]   --->   Operation 215 'bitcast' 'tmp_data_V_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_10 : Operation 216 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i32 %tmp_data_V_1, i4 undef, i4 undef, i1 %valOut_last_V)" [matmul.cpp:79]   --->   Operation 216 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str12) nounwind" [matmul.cpp:72]   --->   Operation 217 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str12)" [matmul.cpp:72]   --->   Operation 218 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:73]   --->   Operation 219 'specpipeline' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 220 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i32 %tmp_data_V_1, i4 undef, i4 undef, i1 %valOut_last_V)" [matmul.cpp:79]   --->   Operation 220 'write' <Predicate = (!icmp_ln72)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str12, i32 %tmp_2)" [matmul.cpp:80]   --->   Operation 221 'specregionend' 'empty_11' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "br label %9" [matmul.cpp:72]   --->   Operation 222 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "ret void" [matmul.cpp:81]   --->   Operation 223 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matmul.cpp:33) [56]  (0.656 ns)

 <State 2>: 1.04ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln33', matmul.cpp:33) [57]  (0.753 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 0.789ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matmul.cpp:34) [67]  (0 ns)
	'add' operation ('j', matmul.cpp:34) [70]  (0.789 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.04ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln41', matmul.cpp:41) [152]  (0.753 ns)
	blocking operation 0.287 ns on control path)

 <State 6>: 0.789ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matmul.cpp:42) [162]  (0 ns)
	'add' operation ('j', matmul.cpp:42) [165]  (0.789 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matmul.cpp:72) [247]  (0.656 ns)

 <State 9>: 1.04ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln72', matmul.cpp:72) [248]  (0.753 ns)
	blocking operation 0.287 ns on control path)

 <State 10>: 0.677ns
The critical path consists of the following:
	'load' operation ('mulOut_load', matmul.cpp:75) on array 'mulOut' [258]  (0.677 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
