`always@` in [[Verilog]]
- means that things occur one after another instead of parallel
- We CANNOT use [[Instantiation]] in a procedural statement.