#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun  9 22:49:24 2017
# Process ID: 10308
# Current directory: E:/COD/lab3/lab3.runs/lab3_match_0_0_synth_1
# Command line: vivado.exe -log lab3_match_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_match_0_0.tcl
# Log file: E:/COD/lab3/lab3.runs/lab3_match_0_0_synth_1/lab3_match_0_0.vds
# Journal file: E:/COD/lab3/lab3.runs/lab3_match_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source lab3_match_0_0.tcl -notrace
Command: synth_design -top lab3_match_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 309.977 ; gain = 79.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab3_match_0_0' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ip/lab3_match_0_0/synth/lab3_match_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'match_v1_0' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'match_v1_0_S00_AXI' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:479]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ram_t' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:39]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter PARTITION_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p_ram_t' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:3]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p_ram_t' (1#1) [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:3]
INFO: [Synth 8-256] done synthesizing module 'ram_t' (2#1) [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:39]
INFO: [Synth 8-638] synthesizing module 'match_pipeline' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:123]
	Parameter RAM_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter PIPELINE_NUM bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].fetch_dir_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].layer_reg[2] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].layer_reg[1] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].layer_reg[0] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[0].adder2_sad_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:392]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].fetch_dir_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].layer_reg[2] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].layer_reg[1] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].layer_reg[0] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].adder2_sad_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:392]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].fetch_dir_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].layer_reg[2] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].layer_reg[1] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].layer_reg[0] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].adder2_sad_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:392]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].fetch_dir_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:236]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].layer_reg[2] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].layer_reg[1] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].layer_reg[0] was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:389]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].adder2_sad_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:392]
INFO: [Synth 8-256] done synthesizing module 'match_pipeline' (3#1) [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:123]
WARNING: [Synth 8-689] width (32) of port connection 'hw_active' does not match port width (1) of module 'match_pipeline' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:776]
WARNING: [Synth 8-689] width (8) of port connection 'mvx' does not match port width (6) of module 'match_pipeline' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:780]
WARNING: [Synth 8-689] width (8) of port connection 'mvy' does not match port width (6) of module 'match_pipeline' [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:781]
WARNING: [Synth 8-3848] Net ram1_rd_addr2 in module/entity match_v1_0_S00_AXI does not have driver. [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:685]
INFO: [Synth 8-256] done synthesizing module 'match_v1_0_S00_AXI' (4#1) [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:479]
INFO: [Synth 8-256] done synthesizing module 'match_v1_0' (5#1) [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'lab3_match_0_0' (6#1) [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ip/lab3_match_0_0/synth/lab3_match_0_0.v:57]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[255]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[254]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[253]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[252]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[251]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[250]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[249]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[248]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[247]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[246]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[245]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[244]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[243]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[242]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[241]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[240]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[239]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[238]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[237]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[236]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[235]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[234]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[233]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[232]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[231]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[230]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[229]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[228]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[227]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[226]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[225]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[224]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[223]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[222]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[221]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[220]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[219]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[218]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[217]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[216]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[215]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[214]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[213]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[212]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[211]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[210]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[209]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[208]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[207]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[206]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[205]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[204]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[203]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[202]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[201]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[200]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[199]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[198]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[197]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[196]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[195]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[194]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[193]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[192]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[191]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[190]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[189]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[188]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[187]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[186]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[185]
WARNING: [Synth 8-3331] design match_pipeline has unconnected port rd_data[184]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design match_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 475.297 ; gain = 244.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[11] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[10] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[9] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[8] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[7] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[6] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[5] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[4] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[3] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[2] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[1] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
WARNING: [Synth 8-3295] tying undriven pin ram1:addr2[0] to constant 0 [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:693]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 475.297 ; gain = 244.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 876.020 ; gain = 28.055
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 876.020 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 876.020 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 876.020 ; gain = 645.563
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:92]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:215]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:276]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].x_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:205]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].y_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:206]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].x_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:205]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].y_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:206]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].x_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:205]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].y_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:206]
INFO: [Synth 8-5546] ROM "slv_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:46 . Memory (MB): peak = 876.020 ; gain = 645.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ram_t__GB0               |           1|     32834|
|2     |ram_t__GB1               |           1|     16472|
|3     |match_pipeline__GB0      |           1|     27466|
|4     |match_pipeline__GB1      |           1|      7902|
|5     |match_pipeline__GB2      |           1|      4240|
|6     |match_pipeline__GB3      |           1|      5691|
|7     |match_pipeline__GB4      |           1|      6701|
|8     |match_pipeline__GB5      |           1|      7972|
|9     |match_pipeline__GB6      |           1|      8071|
|10    |match_pipeline__GB7      |           1|     13529|
|11    |match_pipeline__GB8      |           1|     10586|
|12    |match_pipeline__GB9      |           1|      9260|
|13    |match_pipeline__GB10     |           1|     20060|
|14    |match_pipeline__GB11     |           1|     16791|
|15    |match_pipeline__GB12     |           1|     11544|
|16    |match_pipeline__GB13     |           1|     19716|
|17    |match_pipeline__GB14     |           1|     14975|
|18    |match_v1_0_S00_AXI__GCB0 |           1|     36381|
|19    |match_v1_0_S00_AXI__GCB1 |           1|     14354|
|20    |match_v1_0_S00_AXI__GCB2 |           1|     12732|
|21    |match_v1_0_S00_AXI__GCB3 |           1|     17144|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 16    
	   4 Input     12 Bit       Adders := 64    
	   4 Input     10 Bit       Adders := 256   
	   2 Input      9 Bit       Adders := 62    
	   3 Input      8 Bit       Adders := 1024  
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	              160 Bit    Registers := 64    
	              128 Bit    Registers := 80    
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 16    
	               12 Bit    Registers := 65    
	               10 Bit    Registers := 256   
	                8 Bit    Registers := 1088  
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 72    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	             1024 Bit         RAMs := 32    
+---Muxes : 
	   2 Input    160 Bit        Muxes := 128   
	   2 Input    128 Bit        Muxes := 80    
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2110  
	   2 Input      7 Bit        Muxes := 62    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module p_ram_t__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module p_ram_t 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module ram_t 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 62    
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 62    
	   2 Input      7 Bit        Muxes := 62    
Module match_pipeline 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 16    
	   4 Input     12 Bit       Adders := 64    
	   4 Input     10 Bit       Adders := 256   
	   3 Input      8 Bit       Adders := 1024  
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	              160 Bit    Registers := 64    
	              128 Bit    Registers := 64    
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 16    
	               12 Bit    Registers := 64    
	               10 Bit    Registers := 256   
	                8 Bit    Registers := 1024  
	                6 Bit    Registers := 72    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2048  
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module match_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 16    
	               32 Bit    Registers := 19    
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 80    
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab3_match_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3971] The signal gen_ram[0].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[1].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[2].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[3].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[4].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[5].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[6].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[7].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[8].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[9].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[10].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[11].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[12].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[13].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[14].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[15].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[16].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[17].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[18].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[19].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[20].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[21].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[22].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[23].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[24].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[25].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[26].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[27].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[28].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[29].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[30].ram/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_ram[31].ram/mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].y_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:206]
WARNING: [Synth 8-6014] Unused sequential element pipeline[3].x_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:205]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].x_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:205]
WARNING: [Synth 8-6014] Unused sequential element pipeline[1].y_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:206]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].x_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:205]
WARNING: [Synth 8-6014] Unused sequential element pipeline[2].y_reg was removed.  [e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ipshared/c01e/hdl/match_v1_0_S00_AXI.v:206]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__152/\pipeline[2].x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__152/\pipeline[2].x_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__56/\pipeline[1].x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (p_0_out_inferred__56/\pipeline[1].x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__6/\pipeline[3].x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (p_0_out_inferred__6/\pipeline[3].x_reg[0] )
INFO: [Synth 8-3886] merging instance 'pipeline[1].fetch_x_reg[0]' (FD) to 'pipeline[2].fetch_x_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[2].fetch_x_reg[0] )
INFO: [Synth 8-3886] merging instance 'pipeline[3].fetch_x_reg[0]' (FD) to 'pipeline[2].fetch_x_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pipeline[1].fetch_x_reg[1] )
INFO: [Synth 8-3886] merging instance 'pipeline[2].fetch_x_reg[1]' (FD) to 'pipeline[3].fetch_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[1].abs_x_reg[0]' (FDR) to 'pipeline[3].abs_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].abs_x_reg[0]' (FDR) to 'pipeline[1].abs_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[3].abs_x_reg[0]' (FDR) to 'pipeline[3].abs_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].abs_x_reg[1]' (FDR) to 'pipeline[3].abs_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[1].adder11_x_reg[0]' (FDR) to 'pipeline[2].adder11_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder11_x_reg[0]' (FDR) to 'pipeline[1].adder11_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[3].adder11_x_reg[0]' (FDR) to 'pipeline[2].adder11_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder11_x_reg[1]' (FDR) to 'pipeline[3].adder11_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[1].adder1_x_reg[0]' (FDR) to 'pipeline[3].adder1_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder1_x_reg[0]' (FDR) to 'pipeline[1].adder1_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[3].adder1_x_reg[0]' (FDR) to 'pipeline[3].adder1_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder1_x_reg[1]' (FDR) to 'pipeline[3].adder1_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[1].adder22_x_reg[0]' (FDR) to 'pipeline[2].adder22_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder22_x_reg[0]' (FDR) to 'pipeline[1].adder22_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[3].adder22_x_reg[0]' (FDR) to 'pipeline[2].adder22_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder22_x_reg[1]' (FDR) to 'pipeline[3].adder22_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[1].adder2_x_reg[0]' (FDR) to 'pipeline[3].adder2_x_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder2_x_reg[0]' (FDR) to 'pipeline[1].adder2_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[3].adder2_x_reg[0]' (FDR) to 'pipeline[3].adder2_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline[2].adder2_x_reg[1]' (FDR) to 'pipeline[3].adder2_x_reg[1]'
INFO: [Synth 8-3886] merging instance 'mintree_mvx_reg[2][1][0]' (FDR) to 'mintree_mvx_reg[2][2][1]'
INFO: [Synth 8-3886] merging instance 'mintree_mvx_reg[2][2][0]' (FDR) to 'mintree_mvx_reg[2][1][1]'
INFO: [Synth 8-3886] merging instance 'mintree_mvx_reg[2][3][0]' (FDR) to 'mintree_mvx_reg[2][2][1]'
INFO: [Synth 8-3886] merging instance 'mintree_mvx_reg[2][2][1]' (FDR) to 'mintree_mvx_reg[2][3][1]'
INFO: [Synth 8-3886] merging instance 'pipeline[0].fetch_x_reg[0]' (FD) to 'pipeline[0].x_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline[0].fetch_x_reg[1]' (FD) to 'pipeline[0].x_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram1_wr_addr1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ram1_wr_addr1_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:59 ; elapsed = 00:04:27 . Memory (MB): peak = 876.020 ; gain = 645.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|p_ram_t:    | mem_reg    | 128 x 8(WRITE_FIRST)   | W | R | 128 x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ram_t__GB0               |           1|     11704|
|2     |ram_t__GB1               |           1|      9218|
|3     |match_pipeline__GB0      |           1|     27647|
|4     |match_pipeline__GB1      |           1|      7902|
|5     |match_pipeline__GB2      |           1|      4579|
|6     |match_pipeline__GB3      |           1|      6033|
|7     |match_pipeline__GB4      |           1|      7067|
|8     |match_pipeline__GB5      |           1|      8540|
|9     |match_pipeline__GB6      |           1|      8591|
|10    |match_pipeline__GB7      |           1|     14352|
|11    |match_pipeline__GB8      |           1|     11300|
|12    |match_pipeline__GB9      |           1|      9860|
|13    |match_pipeline__GB10     |           1|     21786|
|14    |match_pipeline__GB11     |           1|     17848|
|15    |match_pipeline__GB12     |           1|     12446|
|16    |match_pipeline__GB13     |           1|     21044|
|17    |match_pipeline__GB14     |           1|     15947|
|18    |match_v1_0_S00_AXI__GCB0 |           1|      3179|
|19    |match_v1_0_S00_AXI__GCB1 |           1|       423|
|20    |match_v1_0_S00_AXI__GCB2 |           1|       107|
|21    |match_v1_0_S00_AXI__GCB3 |           1|      5740|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:04:49 . Memory (MB): peak = 969.246 ; gain = 738.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:04:52 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |ram_t__GB0               |           1|      5615|
|2     |match_pipeline__GB0      |           1|     27647|
|3     |match_pipeline__GB1      |           1|      7902|
|4     |match_pipeline__GB2      |           1|      4579|
|5     |match_pipeline__GB3      |           1|      6033|
|6     |match_pipeline__GB4      |           1|      7067|
|7     |match_pipeline__GB5      |           1|      8540|
|8     |match_pipeline__GB6      |           1|      8591|
|9     |match_pipeline__GB7      |           1|     14352|
|10    |match_pipeline__GB8      |           1|     11300|
|11    |match_pipeline__GB9      |           1|      9860|
|12    |match_pipeline__GB10     |           1|     21786|
|13    |match_pipeline__GB11     |           1|     17848|
|14    |match_pipeline__GB12     |           1|     12446|
|15    |match_pipeline__GB13     |           1|     21044|
|16    |match_pipeline__GB14     |           1|     15947|
|17    |match_v1_0_S00_AXI__GCB0 |           1|       975|
|18    |match_v1_0_S00_AXI__GCB1 |           1|        51|
|19    |match_v1_0_S00_AXI__GCB2 |           1|       107|
|20    |match_v1_0_S00_AXI__GCB3 |           1|      5007|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[4].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[5].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[6].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[7].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[8].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[9].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[10].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[11].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[12].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[13].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[14].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[15].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[16].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[17].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[18].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[19].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[20].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[21].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[22].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[23].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[24].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[25].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[26].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[27].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[28].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[29].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[30].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[31].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:49 ; elapsed = 00:05:43 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |match_pipeline__GB0  |           1|     17520|
|2     |match_pipeline__GB7  |           1|      5544|
|3     |match_pipeline__GB8  |           1|      4489|
|4     |match_pipeline__GB10 |           1|      7194|
|5     |match_pipeline__GB11 |           1|      5909|
|6     |match_pipeline__GB12 |           1|      4131|
|7     |match_pipeline__GB13 |           1|      6652|
|8     |match_pipeline__GB14 |           1|      5242|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[0].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[1].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[2].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[3].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[4].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[5].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[6].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[7].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[8].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[9].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[10].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[11].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[12].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[13].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[14].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[15].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[16].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[17].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[18].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[19].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[20].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[21].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[22].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[23].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[24].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[25].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[26].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[27].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[28].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[29].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[30].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[31].ram/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:04 ; elapsed = 00:06:02 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:05 ; elapsed = 00:06:03 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:13 ; elapsed = 00:06:14 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:13 ; elapsed = 00:06:15 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:33 ; elapsed = 00:07:53 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:33 ; elapsed = 00:07:53 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab3_match_0_0 | inst/match_v1_0_S00_AXI_inst/match_pipeline_1/mintree_mvx_reg[2][0][5] | 7      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|lab3_match_0_0 | inst/match_v1_0_S00_AXI_inst/match_pipeline_1/mintree_mvy_reg[2][0][5] | 7      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|lab3_match_0_0 | inst/match_v1_0_S00_AXI_inst/match_pipeline_1/mintree_mvx_reg[2][3][1] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  4122|
|2     |LUT1     |    60|
|3     |LUT2     |  8264|
|4     |LUT3     | 12091|
|5     |LUT4     |  9707|
|6     |LUT5     | 11539|
|7     |LUT6     |  2927|
|8     |MUXF7    |    64|
|9     |RAMB18E1 |    32|
|10    |SRL16E   |    41|
|11    |FDRE     | 33091|
|12    |FDSE     |   128|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   | 82066|
|2     |  inst                      |match_v1_0         | 82066|
|3     |    match_v1_0_S00_AXI_inst |match_v1_0_S00_AXI | 82066|
|4     |      match_pipeline_1      |match_pipeline     | 78101|
|5     |      ram1                  |ram_t              |   552|
|6     |        \gen_ram[0].ram     |p_ram_t            |    25|
|7     |        \gen_ram[10].ram    |p_ram_t_0          |    17|
|8     |        \gen_ram[11].ram    |p_ram_t_1          |    17|
|9     |        \gen_ram[12].ram    |p_ram_t_2          |    25|
|10    |        \gen_ram[13].ram    |p_ram_t_3          |    25|
|11    |        \gen_ram[14].ram    |p_ram_t_4          |    25|
|12    |        \gen_ram[15].ram    |p_ram_t_5          |    17|
|13    |        \gen_ram[16].ram    |p_ram_t_6          |    17|
|14    |        \gen_ram[17].ram    |p_ram_t_7          |    17|
|15    |        \gen_ram[18].ram    |p_ram_t_8          |    17|
|16    |        \gen_ram[19].ram    |p_ram_t_9          |     9|
|17    |        \gen_ram[1].ram     |p_ram_t_10         |    25|
|18    |        \gen_ram[20].ram    |p_ram_t_11         |     9|
|19    |        \gen_ram[21].ram    |p_ram_t_12         |     9|
|20    |        \gen_ram[22].ram    |p_ram_t_13         |     9|
|21    |        \gen_ram[23].ram    |p_ram_t_14         |     9|
|22    |        \gen_ram[24].ram    |p_ram_t_15         |     9|
|23    |        \gen_ram[25].ram    |p_ram_t_16         |     9|
|24    |        \gen_ram[26].ram    |p_ram_t_17         |     9|
|25    |        \gen_ram[27].ram    |p_ram_t_18         |     9|
|26    |        \gen_ram[28].ram    |p_ram_t_19         |    25|
|27    |        \gen_ram[29].ram    |p_ram_t_20         |    25|
|28    |        \gen_ram[2].ram     |p_ram_t_21         |    25|
|29    |        \gen_ram[30].ram    |p_ram_t_22         |    25|
|30    |        \gen_ram[31].ram    |p_ram_t_23         |    25|
|31    |        \gen_ram[3].ram     |p_ram_t_24         |    17|
|32    |        \gen_ram[4].ram     |p_ram_t_25         |    17|
|33    |        \gen_ram[5].ram     |p_ram_t_26         |    17|
|34    |        \gen_ram[6].ram     |p_ram_t_27         |    17|
|35    |        \gen_ram[7].ram     |p_ram_t_28         |    17|
|36    |        \gen_ram[8].ram     |p_ram_t_29         |    17|
|37    |        \gen_ram[9].ram     |p_ram_t_30         |    17|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:34 ; elapsed = 00:07:53 . Memory (MB): peak = 973.254 ; gain = 742.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:55 ; elapsed = 00:07:27 . Memory (MB): peak = 973.254 ; gain = 342.074
Synthesis Optimization Complete : Time (s): cpu = 00:05:34 ; elapsed = 00:07:54 . Memory (MB): peak = 973.254 ; gain = 742.797
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab3_match_0_0' is not ideal for floorplanning, since the cellview 'match_pipeline' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

281 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:53 ; elapsed = 00:08:16 . Memory (MB): peak = 973.254 ; gain = 742.797
INFO: [Common 17-1381] The checkpoint 'E:/COD/lab3/lab3.runs/lab3_match_0_0_synth_1/lab3_match_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 973.254 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 973.254 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 973.254 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/COD/lab3/lab3.srcs/sources_1/bd/lab3/ip/lab3_match_0_0/lab3_match_0_0.xci
INFO: [Coretcl 2-1174] Renamed 36 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/COD/lab3/lab3.runs/lab3_match_0_0_synth_1/lab3_match_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 973.254 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.717 . Memory (MB): peak = 973.254 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 973.254 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 973.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 22:58:49 2017...
