//
// Module mopshub_lib.node_rec_mux.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 10:52:02 10/05/22
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module node_rec_mux( 
   // Port Declarations
   input   wire            clk, 
   input   wire            enable_cs_sig, 
   input   wire            end_can_proc, 
   input   wire            endwait, 
   input   wire            irqsucrec0, 
   input   wire            irqsucrec1, 
   input   wire            irqsucrec10, 
   input   wire            irqsucrec11, 
   input   wire            irqsucrec12, 
   input   wire            irqsucrec13, 
   input   wire            irqsucrec14, 
   input   wire            irqsucrec15, 
   input   wire            irqsucrec2, 
   input   wire            irqsucrec3, 
   input   wire            irqsucrec4, 
   input   wire            irqsucrec5, 
   input   wire            irqsucrec6, 
   input   wire            irqsucrec7, 
   input   wire            irqsucrec8, 
   input   wire            irqsucrec9, 
   input   wire            main_timeoutrst, 
   input   wire            read_n_sig, 
   input   wire    [15:0]  readdata0, 
   input   wire    [15:0]  readdata1, 
   input   wire    [15:0]  readdata10, 
   input   wire    [15:0]  readdata11, 
   input   wire    [15:0]  readdata12, 
   input   wire    [15:0]  readdata13, 
   input   wire    [15:0]  readdata14, 
   input   wire    [15:0]  readdata15, 
   input   wire    [15:0]  readdata2, 
   input   wire    [15:0]  readdata3, 
   input   wire    [15:0]  readdata4, 
   input   wire    [15:0]  readdata5, 
   input   wire    [15:0]  readdata6, 
   input   wire    [15:0]  readdata7, 
   input   wire    [15:0]  readdata8, 
   input   wire    [15:0]  readdata9, 
   input   wire            rst, 
   output  wire    [4:0]   bus_rec_select, 
   output  wire            cs_rec0, 
   output  wire            cs_rec1, 
   output  wire            cs_rec10, 
   output  wire            cs_rec11, 
   output  wire            cs_rec12, 
   output  wire            cs_rec13, 
   output  wire            cs_rec14, 
   output  wire            cs_rec15, 
   output  wire            cs_rec2, 
   output  wire            cs_rec3, 
   output  wire            cs_rec4, 
   output  wire            cs_rec5, 
   output  wire            cs_rec6, 
   output  wire            cs_rec7, 
   output  wire            cs_rec8, 
   output  wire            cs_rec9, 
   output  wire            irq_can_rec, 
   output  wire            read_n0, 
   output  wire            read_n1, 
   output  wire            read_n10, 
   output  wire            read_n11, 
   output  wire            read_n12, 
   output  wire            read_n13, 
   output  wire            read_n14, 
   output  wire            read_n15, 
   output  wire            read_n2, 
   output  wire            read_n3, 
   output  wire            read_n4, 
   output  wire            read_n5, 
   output  wire            read_n6, 
   output  wire            read_n7, 
   output  wire            read_n8, 
   output  wire            read_n9, 
   output  wire    [15:0]  readdata
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire         a_fifo_empty;
wire         canakari_entimeout;    // enable for timeout reset counter 
wire         canakari_timeoutrst;   // timeout reset in case bridge controller does not respond in a specied amount of time 
wire         cs_signal_read;
wire  [15:0] data_rec_out;
reg          def_value_0;
reg          def_value_1;
wire         done_bus_loop;
wire         end_choose_bus;
wire  [15:0] ffout;
wire         fifo_read_en;
wire         ireqsucrec;
wire  [15:0] irqsucrec_signals;
wire         read_irqsucrec;
wire         start_bus_loop;        // to initialize the node
reg   [31:0] time_limit;            //corresponds to 5 sec if the FPGA freq is 40Mhz
wire         timeoutrst;
reg          wena;

// ModuleWare signal declarations(v1.12) for instance 'spi_bus_fifo' of 'fifo'
reg [15:0] mw_spi_bus_fiforeg_cval0;
reg [15:0] mw_spi_bus_fiforeg_cval1;
reg [15:0] mw_spi_bus_fiforeg_cval2;
reg [15:0] mw_spi_bus_fiforeg_cval3;
reg [15:0] mw_spi_bus_fiforeg_cval4;
reg [15:0] mw_spi_bus_fiforeg_cval5;
reg [15:0] mw_spi_bus_fiforeg_cval6;
reg [15:0] mw_spi_bus_fiforeg_cval7;
reg [15:0] mw_spi_bus_fiforeg_cval8;
reg [15:0] mw_spi_bus_fiforeg_cval9;
reg [15:0] mw_spi_bus_fiforeg_cval10;
reg [15:0] mw_spi_bus_fiforeg_cval11;
reg [15:0] mw_spi_bus_fiforeg_cval12;
reg [15:0] mw_spi_bus_fiforeg_cval13;
reg [15:0] mw_spi_bus_fiforeg_cval14;
reg [15:0] mw_spi_bus_fiforeg_cval15;
reg [15:0] mw_spi_bus_fiforeg_cval16;
reg [15:0] mw_spi_bus_fiforeg_cval17;
reg [15:0] mw_spi_bus_fiforeg_cval18;
reg [15:0] mw_spi_bus_fiforeg_cval19;
reg [15:0] mw_spi_bus_fiforeg_cval20;
reg [15:0] mw_spi_bus_fiforeg_cval21;
reg [15:0] mw_spi_bus_fiforeg_cval22;
reg [15:0] mw_spi_bus_fiforeg_cval23;
reg [15:0] mw_spi_bus_fiforeg_cval24;
reg [15:0] mw_spi_bus_fiforeg_cval25;
reg [15:0] mw_spi_bus_fiforeg_cval26;
reg [15:0] mw_spi_bus_fiforeg_cval27;
reg [15:0] mw_spi_bus_fiforeg_cval28;
reg [15:0] mw_spi_bus_fiforeg_cval29;
reg [15:0] mw_spi_bus_fiforeg_cval30;
reg [15:0] mw_spi_bus_fiforeg_cval31;
reg [15:0] mw_spi_bus_fiforeg_cval32;
wire [15:0] mw_spi_bus_fiforeg_nval0;
wire [15:0] mw_spi_bus_fiforeg_nval1;
wire [15:0] mw_spi_bus_fiforeg_nval2;
wire [15:0] mw_spi_bus_fiforeg_nval3;
wire [15:0] mw_spi_bus_fiforeg_nval4;
wire [15:0] mw_spi_bus_fiforeg_nval5;
wire [15:0] mw_spi_bus_fiforeg_nval6;
wire [15:0] mw_spi_bus_fiforeg_nval7;
wire [15:0] mw_spi_bus_fiforeg_nval8;
wire [15:0] mw_spi_bus_fiforeg_nval9;
wire [15:0] mw_spi_bus_fiforeg_nval10;
wire [15:0] mw_spi_bus_fiforeg_nval11;
wire [15:0] mw_spi_bus_fiforeg_nval12;
wire [15:0] mw_spi_bus_fiforeg_nval13;
wire [15:0] mw_spi_bus_fiforeg_nval14;
wire [15:0] mw_spi_bus_fiforeg_nval15;
wire [15:0] mw_spi_bus_fiforeg_nval16;
wire [15:0] mw_spi_bus_fiforeg_nval17;
wire [15:0] mw_spi_bus_fiforeg_nval18;
wire [15:0] mw_spi_bus_fiforeg_nval19;
wire [15:0] mw_spi_bus_fiforeg_nval20;
wire [15:0] mw_spi_bus_fiforeg_nval21;
wire [15:0] mw_spi_bus_fiforeg_nval22;
wire [15:0] mw_spi_bus_fiforeg_nval23;
wire [15:0] mw_spi_bus_fiforeg_nval24;
wire [15:0] mw_spi_bus_fiforeg_nval25;
wire [15:0] mw_spi_bus_fiforeg_nval26;
wire [15:0] mw_spi_bus_fiforeg_nval27;
wire [15:0] mw_spi_bus_fiforeg_nval28;
wire [15:0] mw_spi_bus_fiforeg_nval29;
wire [15:0] mw_spi_bus_fiforeg_nval30;
wire [15:0] mw_spi_bus_fiforeg_nval31;
wire [15:0] mw_spi_bus_fiforeg_nval32;
wire mw_spi_bus_fifotemp_rena;
wire mw_spi_bus_fifotemp_wena;
wire mw_spi_bus_fifotemp_full;
wire mw_spi_bus_fifotemp_empty;
reg [5:0] mw_spi_bus_fifoaddr_cval;
wire [5:0] mw_spi_bus_fifoaddr_nval;


// Instances 
bus_rec_SM bus_rec_SM0( 
   .bus_rec_select (bus_rec_select), 
   .entimeout      (canakari_entimeout), 
   .can_rec        (data_rec_out), 
   .irq_can_rec    (irq_can_rec), 
   .clk            (clk), 
   .end_choose_bus (end_choose_bus), 
   .endwait        (endwait), 
   .start_bus_loop (start_bus_loop), 
   .ireqsucrec     (a_fifo_empty), 
   .rst            (rst), 
   .done_bus_loop  (done_bus_loop), 
   .read_irqsucrec (read_irqsucrec), 
   .timeoutrst     (canakari_timeoutrst), 
   .end_can_proc   (end_can_proc), 
   .fifo_read_en   (fifo_read_en)
); 

dec1_Nbit dec1_Nbit_rec( 
   .clk            (clk), 
   .rst            (rst), 
   .buffer_en      (read_irqsucrec), 
   .rst_bus_sig    (end_choose_bus), 
   .bus_rec_select (bus_rec_select), 
   .data_rec_in    (ffout), 
   .data_rec_out   (data_rec_out)
); 

dec32_Nbit dec32_ireqsucrec( 
   .clk          (clk), 
   .rst          (rst), 
   .Input0       (irqsucrec0), 
   .Input1       (irqsucrec1), 
   .Input2       (irqsucrec2), 
   .Input3       (irqsucrec3), 
   .Input4       (irqsucrec4), 
   .Input5       (irqsucrec5), 
   .Input6       (irqsucrec6), 
   .Input7       (irqsucrec7), 
   .Input8       (irqsucrec8), 
   .Input9       (irqsucrec9), 
   .Input10      (irqsucrec10), 
   .Input11      (irqsucrec11), 
   .Input12      (irqsucrec12), 
   .Input13      (irqsucrec13), 
   .Input14      (irqsucrec14), 
   .Input15      (irqsucrec15), 
   .data_tra_out (irqsucrec_signals)
); 

demux1_1bit demux1_1bit_cs_rec( 
   .def_value  (def_value_0), 
   .sel        (bus_rec_select), 
   .input_port (cs_signal_read), 
   .output0    (cs_rec0), 
   .output1    (cs_rec1), 
   .output2    (cs_rec2), 
   .output3    (cs_rec3), 
   .output4    (cs_rec4), 
   .output5    (cs_rec5), 
   .output6    (cs_rec6), 
   .output7    (cs_rec7), 
   .output8    (cs_rec8), 
   .output9    (cs_rec9), 
   .output10   (cs_rec10), 
   .output11   (cs_rec11), 
   .output12   (cs_rec12), 
   .output13   (cs_rec13), 
   .output14   (cs_rec14), 
   .output15   (cs_rec15)
); 

demux1_1bit demux1_read_n( 
   .def_value  (def_value_1), 
   .sel        (bus_rec_select), 
   .input_port (read_n_sig), 
   .output0    (read_n0), 
   .output1    (read_n1), 
   .output2    (read_n2), 
   .output3    (read_n3), 
   .output4    (read_n4), 
   .output5    (read_n5), 
   .output6    (read_n6), 
   .output7    (read_n7), 
   .output8    (read_n8), 
   .output9    (read_n9), 
   .output10   (read_n10), 
   .output11   (read_n11), 
   .output12   (read_n12), 
   .output13   (read_n13), 
   .output14   (read_n14), 
   .output15   (read_n15)
); 

mux32_Nbit mux32_Nbit_readdata( 
   .clk      (clk), 
   .rst      (rst), 
   .data0    (readdata0), 
   .data1    (readdata1), 
   .data2    (readdata2), 
   .data3    (readdata3), 
   .data4    (readdata4), 
   .data5    (readdata5), 
   .data6    (readdata6), 
   .data7    (readdata7), 
   .data8    (readdata8), 
   .data9    (readdata9), 
   .data10   (readdata10), 
   .data11   (readdata11), 
   .data12   (readdata12), 
   .data13   (readdata13), 
   .data14   (readdata14), 
   .data15   (readdata15), 
   .sel      (bus_rec_select), 
   .data_out (readdata)
); 

timout_rst timout_rst1( 
   .clk        (clk), 
   .entimeout  (canakari_entimeout), 
   .time_limit (time_limit), 
   .rst        (rst), 
   .timeoutrst (timeoutrst)
); 

// HDL Embedded Text Block 2 Wire_assign1
// Wire_assign 1 
initial
begin                                     
 def_value_0          = 1'b0;
 def_value_1          = 1'b1;
 time_limit           = 32'd25000000;   //corresponds to 5 sec if the FPGA freq is 40Mhz
end
assign ireqsucrec = irqsucrec0 |irqsucrec1 |irqsucrec2 |irqsucrec3 |irqsucrec4 |irqsucrec5 |irqsucrec6 |irqsucrec7 |
                    irqsucrec8 |irqsucrec9 |irqsucrec10|irqsucrec11|irqsucrec12|irqsucrec13|irqsucrec14|irqsucrec15;

//FIFO block write
always @(posedge clk)
begin
  if (!rst) wena <= 0;
  else if (ireqsucrec) wena <= 1;
  else wena <= 0;
end







// HDL Embedded Text Block 3 cs_signal2
// eb1 1                                        
assign cs_signal_read = (enable_cs_sig && !read_n_sig);






// HDL Embedded Text Block 4 cs_signal3
// eb1 1                                        
assign canakari_timeoutrst = (main_timeoutrst || timeoutrst);








// ModuleWare code(v1.12) for instance 'spi_bus_fifo' of 'fifo'
assign ffout = mw_spi_bus_fiforeg_cval0;
assign a_fifo_empty = ~(mw_spi_bus_fifotemp_empty);
assign mw_spi_bus_fifotemp_rena = rst & fifo_read_en & ~mw_spi_bus_fifotemp_empty;
assign mw_spi_bus_fifotemp_wena = rst & wena & ~mw_spi_bus_fifotemp_full;
assign mw_spi_bus_fifotemp_empty = (mw_spi_bus_fifoaddr_cval == 0);
assign mw_spi_bus_fifotemp_full = (mw_spi_bus_fifoaddr_cval == 32);

assign mw_spi_bus_fifoaddr_nval = (~rst) ? 0
   : mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? mw_spi_bus_fifoaddr_cval : mw_spi_bus_fifoaddr_cval + 1'b1
   : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fifoaddr_cval - 1'b1
   : mw_spi_bus_fifoaddr_cval;
always @(posedge clk)
begin : spi_bus_fifoseq_proc
   if (def_value_1)
      mw_spi_bus_fifoaddr_cval = mw_spi_bus_fifoaddr_nval;
end

always @(posedge clk)
begin : spi_bus_fifomove_proc
   if (def_value_1)
   begin
      mw_spi_bus_fiforeg_cval0[15:0]  = mw_spi_bus_fiforeg_nval0[15:0] ;
      mw_spi_bus_fiforeg_cval1[15:0]  = mw_spi_bus_fiforeg_nval1[15:0] ;
      mw_spi_bus_fiforeg_cval2[15:0]  = mw_spi_bus_fiforeg_nval2[15:0] ;
      mw_spi_bus_fiforeg_cval3[15:0]  = mw_spi_bus_fiforeg_nval3[15:0] ;
      mw_spi_bus_fiforeg_cval4[15:0]  = mw_spi_bus_fiforeg_nval4[15:0] ;
      mw_spi_bus_fiforeg_cval5[15:0]  = mw_spi_bus_fiforeg_nval5[15:0] ;
      mw_spi_bus_fiforeg_cval6[15:0]  = mw_spi_bus_fiforeg_nval6[15:0] ;
      mw_spi_bus_fiforeg_cval7[15:0]  = mw_spi_bus_fiforeg_nval7[15:0] ;
      mw_spi_bus_fiforeg_cval8[15:0]  = mw_spi_bus_fiforeg_nval8[15:0] ;
      mw_spi_bus_fiforeg_cval9[15:0]  = mw_spi_bus_fiforeg_nval9[15:0] ;
      mw_spi_bus_fiforeg_cval10[15:0]  = mw_spi_bus_fiforeg_nval10[15:0] ;
      mw_spi_bus_fiforeg_cval11[15:0]  = mw_spi_bus_fiforeg_nval11[15:0] ;
      mw_spi_bus_fiforeg_cval12[15:0]  = mw_spi_bus_fiforeg_nval12[15:0] ;
      mw_spi_bus_fiforeg_cval13[15:0]  = mw_spi_bus_fiforeg_nval13[15:0] ;
      mw_spi_bus_fiforeg_cval14[15:0]  = mw_spi_bus_fiforeg_nval14[15:0] ;
      mw_spi_bus_fiforeg_cval15[15:0]  = mw_spi_bus_fiforeg_nval15[15:0] ;
      mw_spi_bus_fiforeg_cval16[15:0]  = mw_spi_bus_fiforeg_nval16[15:0] ;
      mw_spi_bus_fiforeg_cval17[15:0]  = mw_spi_bus_fiforeg_nval17[15:0] ;
      mw_spi_bus_fiforeg_cval18[15:0]  = mw_spi_bus_fiforeg_nval18[15:0] ;
      mw_spi_bus_fiforeg_cval19[15:0]  = mw_spi_bus_fiforeg_nval19[15:0] ;
      mw_spi_bus_fiforeg_cval20[15:0]  = mw_spi_bus_fiforeg_nval20[15:0] ;
      mw_spi_bus_fiforeg_cval21[15:0]  = mw_spi_bus_fiforeg_nval21[15:0] ;
      mw_spi_bus_fiforeg_cval22[15:0]  = mw_spi_bus_fiforeg_nval22[15:0] ;
      mw_spi_bus_fiforeg_cval23[15:0]  = mw_spi_bus_fiforeg_nval23[15:0] ;
      mw_spi_bus_fiforeg_cval24[15:0]  = mw_spi_bus_fiforeg_nval24[15:0] ;
      mw_spi_bus_fiforeg_cval25[15:0]  = mw_spi_bus_fiforeg_nval25[15:0] ;
      mw_spi_bus_fiforeg_cval26[15:0]  = mw_spi_bus_fiforeg_nval26[15:0] ;
      mw_spi_bus_fiforeg_cval27[15:0]  = mw_spi_bus_fiforeg_nval27[15:0] ;
      mw_spi_bus_fiforeg_cval28[15:0]  = mw_spi_bus_fiforeg_nval28[15:0] ;
      mw_spi_bus_fiforeg_cval29[15:0]  = mw_spi_bus_fiforeg_nval29[15:0] ;
      mw_spi_bus_fiforeg_cval30[15:0]  = mw_spi_bus_fiforeg_nval30[15:0] ;
      mw_spi_bus_fiforeg_cval31[15:0]  = mw_spi_bus_fiforeg_nval31[15:0] ;
      mw_spi_bus_fiforeg_cval32[15:0]  = mw_spi_bus_fiforeg_nval32[15:0] ;
   end
end
assign mw_spi_bus_fiforeg_nval0[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 0) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval1[15:0] : mw_spi_bus_fiforeg_cval0[15:0] : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval1[15:0] : mw_spi_bus_fiforeg_cval0[15:0];
assign mw_spi_bus_fiforeg_nval1[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 1) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval2[15:0]
    : (mw_spi_bus_fifoaddr_cval == 0) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval1[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval2[15:0] : mw_spi_bus_fiforeg_cval1[15:0];
assign mw_spi_bus_fiforeg_nval2[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 2) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval3[15:0]
    : (mw_spi_bus_fifoaddr_cval == 1) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval2[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval3[15:0] : mw_spi_bus_fiforeg_cval2[15:0];
assign mw_spi_bus_fiforeg_nval3[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 3) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval4[15:0]
    : (mw_spi_bus_fifoaddr_cval == 2) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval3[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval4[15:0] : mw_spi_bus_fiforeg_cval3[15:0];
assign mw_spi_bus_fiforeg_nval4[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 4) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval5[15:0]
    : (mw_spi_bus_fifoaddr_cval == 3) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval4[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval5[15:0] : mw_spi_bus_fiforeg_cval4[15:0];
assign mw_spi_bus_fiforeg_nval5[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 5) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval6[15:0]
    : (mw_spi_bus_fifoaddr_cval == 4) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval5[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval6[15:0] : mw_spi_bus_fiforeg_cval5[15:0];
assign mw_spi_bus_fiforeg_nval6[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 6) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval7[15:0]
    : (mw_spi_bus_fifoaddr_cval == 5) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval6[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval7[15:0] : mw_spi_bus_fiforeg_cval6[15:0];
assign mw_spi_bus_fiforeg_nval7[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 7) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval8[15:0]
    : (mw_spi_bus_fifoaddr_cval == 6) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval7[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval8[15:0] : mw_spi_bus_fiforeg_cval7[15:0];
assign mw_spi_bus_fiforeg_nval8[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 8) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval9[15:0]
    : (mw_spi_bus_fifoaddr_cval == 7) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval8[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval9[15:0] : mw_spi_bus_fiforeg_cval8[15:0];
assign mw_spi_bus_fiforeg_nval9[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 9) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval10[15:0]
    : (mw_spi_bus_fifoaddr_cval == 8) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval9[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval10[15:0] : mw_spi_bus_fiforeg_cval9[15:0];
assign mw_spi_bus_fiforeg_nval10[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 10) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval11[15:0]
    : (mw_spi_bus_fifoaddr_cval == 9) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval10[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval11[15:0] : mw_spi_bus_fiforeg_cval10[15:0];
assign mw_spi_bus_fiforeg_nval11[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 11) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval12[15:0]
    : (mw_spi_bus_fifoaddr_cval == 10) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval11[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval12[15:0] : mw_spi_bus_fiforeg_cval11[15:0];
assign mw_spi_bus_fiforeg_nval12[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 12) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval13[15:0]
    : (mw_spi_bus_fifoaddr_cval == 11) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval12[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval13[15:0] : mw_spi_bus_fiforeg_cval12[15:0];
assign mw_spi_bus_fiforeg_nval13[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 13) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval14[15:0]
    : (mw_spi_bus_fifoaddr_cval == 12) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval13[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval14[15:0] : mw_spi_bus_fiforeg_cval13[15:0];
assign mw_spi_bus_fiforeg_nval14[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 14) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval15[15:0]
    : (mw_spi_bus_fifoaddr_cval == 13) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval14[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval15[15:0] : mw_spi_bus_fiforeg_cval14[15:0];
assign mw_spi_bus_fiforeg_nval15[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 15) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval16[15:0]
    : (mw_spi_bus_fifoaddr_cval == 14) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval15[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval16[15:0] : mw_spi_bus_fiforeg_cval15[15:0];
assign mw_spi_bus_fiforeg_nval16[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 16) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval17[15:0]
    : (mw_spi_bus_fifoaddr_cval == 15) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval16[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval17[15:0] : mw_spi_bus_fiforeg_cval16[15:0];
assign mw_spi_bus_fiforeg_nval17[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 17) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval18[15:0]
    : (mw_spi_bus_fifoaddr_cval == 16) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval17[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval18[15:0] : mw_spi_bus_fiforeg_cval17[15:0];
assign mw_spi_bus_fiforeg_nval18[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 18) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval19[15:0]
    : (mw_spi_bus_fifoaddr_cval == 17) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval18[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval19[15:0] : mw_spi_bus_fiforeg_cval18[15:0];
assign mw_spi_bus_fiforeg_nval19[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 19) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval20[15:0]
    : (mw_spi_bus_fifoaddr_cval == 18) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval19[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[15:0] : mw_spi_bus_fiforeg_cval19[15:0];
assign mw_spi_bus_fiforeg_nval20[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 20) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval21[15:0]
    : (mw_spi_bus_fifoaddr_cval == 19) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval20[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval21[15:0] : mw_spi_bus_fiforeg_cval20[15:0];
assign mw_spi_bus_fiforeg_nval21[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 21) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval22[15:0]
    : (mw_spi_bus_fifoaddr_cval == 20) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval21[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval22[15:0] : mw_spi_bus_fiforeg_cval21[15:0];
assign mw_spi_bus_fiforeg_nval22[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 22) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval23[15:0]
    : (mw_spi_bus_fifoaddr_cval == 21) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval22[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval23[15:0] : mw_spi_bus_fiforeg_cval22[15:0];
assign mw_spi_bus_fiforeg_nval23[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 23) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval24[15:0]
    : (mw_spi_bus_fifoaddr_cval == 22) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval23[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval24[15:0] : mw_spi_bus_fiforeg_cval23[15:0];
assign mw_spi_bus_fiforeg_nval24[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 24) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval25[15:0]
    : (mw_spi_bus_fifoaddr_cval == 23) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval24[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval25[15:0] : mw_spi_bus_fiforeg_cval24[15:0];
assign mw_spi_bus_fiforeg_nval25[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 25) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval26[15:0]
    : (mw_spi_bus_fifoaddr_cval == 24) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval25[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval26[15:0] : mw_spi_bus_fiforeg_cval25[15:0];
assign mw_spi_bus_fiforeg_nval26[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 26) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval27[15:0]
    : (mw_spi_bus_fifoaddr_cval == 25) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval26[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval27[15:0] : mw_spi_bus_fiforeg_cval26[15:0];
assign mw_spi_bus_fiforeg_nval27[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 27) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval28[15:0]
    : (mw_spi_bus_fifoaddr_cval == 26) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval27[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval28[15:0] : mw_spi_bus_fiforeg_cval27[15:0];
assign mw_spi_bus_fiforeg_nval28[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 28) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval29[15:0]
    : (mw_spi_bus_fifoaddr_cval == 27) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval28[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval29[15:0] : mw_spi_bus_fiforeg_cval28[15:0];
assign mw_spi_bus_fiforeg_nval29[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 29) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval30[15:0]
    : (mw_spi_bus_fifoaddr_cval == 28) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval29[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval30[15:0] : mw_spi_bus_fiforeg_cval29[15:0];
assign mw_spi_bus_fiforeg_nval30[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 30) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval31[15:0]
    : (mw_spi_bus_fifoaddr_cval == 29) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval30[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval31[15:0] : mw_spi_bus_fiforeg_cval30[15:0];
assign mw_spi_bus_fiforeg_nval31[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval == 31) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval32[15:0]
    : (mw_spi_bus_fifoaddr_cval == 30) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval31[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval32[15:0] : mw_spi_bus_fiforeg_cval31[15:0];
assign mw_spi_bus_fiforeg_nval32[15:0] = mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval32[15:0]
    : (mw_spi_bus_fifoaddr_cval == 31) ? irqsucrec_signals : mw_spi_bus_fiforeg_cval32[15:0]
    : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval32[15:0] : mw_spi_bus_fiforeg_cval32[15:0];

endmodule // node_rec_mux

