$date
	Sat Oct 22 19:22:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#906734
b11010 &
b11010 %
1$
b11010 !
1"
#906735
0"
#906738
b1101 &
b1101 %
#906742
b101000 &
b101000 %
#906746
b10100 &
b10100 %
#906750
b1010 &
b1010 %
#906754
b101 &
b101 %
#906758
b10000 &
b10000 %
#906762
b1000 &
b1000 %
#906766
b100 &
b100 %
#906770
b10 &
b10 %
#906774
b1 &
1#
b1 %
#906778
b0 &
b0 %
0#
0$
#1913931
b10101 !
1"
#1913934
b10101 &
b10101 %
1$
#1913935
0"
#1913938
b1000000 &
b1000000 %
#1913942
b100000 &
b100000 %
#1913946
b10000 &
b10000 %
#1913950
b1000 &
b1000 %
#1913954
b100 &
b100 %
#1913958
b10 &
b10 %
#1913962
b1 &
b1 %
1#
#1913966
b0 &
0#
b0 %
0$
#2928730
b1011 &
b1011 %
1$
b1011 !
1"
#2928731
0"
#2928734
b100010 &
b100010 %
#2928738
b10001 &
b10001 %
#2928742
b110100 &
b110100 %
#2928746
b11010 &
b11010 %
#2928750
b1101 &
b1101 %
#2928754
b101000 &
b101000 %
#2928758
b10100 &
b10100 %
#2928762
b1010 &
b1010 %
#2928766
b101 &
b101 %
#2928770
b10000 &
b10000 %
#2928774
b1000 &
b1000 %
#2928778
b100 &
b100 %
#2928782
b10 &
b10 %
#2928786
b1 &
b1 %
1#
#2928790
b0 &
0#
b0 %
0$
#4500012
