An environment to validate the AJIT processor core.
	
Has the following constituents.
	
	1.  The core library
			libSysCore
	2.  The boot-eeprom model.
	3.  The main system memory model.
	4.  The console device
	5.  The debug monitor
	6.  The aggregator  (for the FPGA prototype, when
		everything except the debug monitor and serial
		console will be in hardware).
