{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692347695601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692347695617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 18 14:04:55 2023 " "Processing started: Fri Aug 18 14:04:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692347695617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347695617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub -c add_sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347695617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692347696414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692347696414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/college notes/2nd year/ee214/required_codes/required_codes/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/college notes/2nd year/ee214/required_codes/required_codes/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "../../Required_Codes/Required_Codes/Testbench.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710671 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "../../Required_Codes/Required_Codes/Testbench.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347710671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/college notes/2nd year/ee214/required_codes/required_codes/gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file /documents/college notes/2nd year/ee214/required_codes/required_codes/gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 full_add-Equations " "Found design unit 10: full_add-Equations" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "9 full_add " "Found entity 9: full_add" {  } { { "../../Required_Codes/Required_Codes/Gates.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/Gates.vhdl" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347710687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/college notes/2nd year/ee214/required_codes/required_codes/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /documents/college notes/2nd year/ee214/required_codes/required_codes/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "../../Required_Codes/Required_Codes/DUT.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "../../Required_Codes/Required_Codes/DUT.vhdl" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347710687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-behaviour " "Found design unit 1: add_sub-behaviour" {  } { { "add_sub.vhd" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/add_sub/add_sub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/add_sub/add_sub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692347710687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347710687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692347710749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:add_instance " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:add_instance\"" {  } { { "../../Required_Codes/Required_Codes/DUT.vhdl" "add_instance" { Text "D:/Documents/College Notes/2nd Year/EE214/Required_Codes/Required_Codes/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692347710765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 add_sub:add_instance\|XOR_2:XOR1 " "Elaborating entity \"XOR_2\" for hierarchy \"add_sub:add_instance\|XOR_2:XOR1\"" {  } { { "add_sub.vhd" "XOR1" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/add_sub/add_sub.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692347710765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add add_sub:add_instance\|full_add:FULL_ADD1 " "Elaborating entity \"full_add\" for hierarchy \"add_sub:add_instance\|full_add:FULL_ADD1\"" {  } { { "add_sub.vhd" "FULL_ADD1" { Text "D:/Documents/College Notes/2nd Year/EE214/Lab2/add_sub/add_sub.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692347710765 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692347711392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692347711893 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692347711893 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692347711924 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692347711924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692347711924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692347711924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692347711955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 18 14:05:11 2023 " "Processing ended: Fri Aug 18 14:05:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692347711955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692347711955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692347711955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692347711955 ""}
