Configuration	mech_deck_module
STM32CubeMX 	5.1.0
Date	04/09/2019
MCU	STM32L053R8Tx



PERIPHERALS	MODES	FUNCTIONS	PINS
LPUART1	Asynchronous	LPUART1_RX	PC11
LPUART1	Asynchronous	LPUART1_TX	PC10
RCC	BYPASS Clock Source	RCC_OSC_IN	PH0-OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_IN	PC14-OSC32_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_OUT	PC15-OSC32_OUT
SPI2	Full-Duplex Master	SPI2_MISO	PB14
SPI2	Full-Duplex Master	SPI2_MOSI	PB15
SPI2	Full-Duplex Master	SPI2_SCK	PB13
SYS	Serial_Wire	SYS_SWCLK	PA14
SYS	Serial_Wire	SYS_SWDIO	PA13
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
TIM22	Internal Clock	TIM22_VS_ClockSourceINT	VP_TIM22_VS_ClockSourceINT
TIM22	PWM Generation CH1	TIM22_CH1	PA6
USART1	Asynchronous	USART1_RX	PB7
USART1	Asynchronous	USART1_TX	PB6
USART2	Asynchronous	USART2_RX	PA3
USART2	Asynchronous	USART2_TX	PA2



Pin Nb	PINs	FUNCTIONs	LABELs
2	PC13	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN	RCC_OSC32_IN	
4	PC15-OSC32_OUT	RCC_OSC32_OUT	
5	PH0-OSC_IN	RCC_OSC_IN	
6	PH1-OSC_OUT*	RCC_OSC_OUT	
8	PC0	GPIO_Output	DISP_D0
9	PC1	GPIO_Output	DISP_D1
10	PC2	GPIO_Output	DISP_D2
11	PC3	GPIO_Output	DISP_D3
16	PA2	USART2_TX	USART_TX
17	PA3	USART2_RX	USART_RX
21	PA5	GPIO_Output	LD2 [Green Led]
22	PA6	TIM22_CH1	DISP_BG
24	PC4	GPIO_Output	DISP_D4
25	PC5	GPIO_Output	DISP_D5
29	PB10	GPIO_EXTI10	NRF_IRQ
30	PB11	GPIO_Output	NRF_CE
33	PB12	GPIO_Output	NRF_CSN
34	PB13	SPI2_SCK	
35	PB14	SPI2_MISO	
36	PB15	SPI2_MOSI	
37	PC6	GPIO_Output	DISP_D6
38	PC7	GPIO_Output	DISP_D7
41	PA8	GPIO_Output	DISP_RESET
42	PA9	GPIO_Output	DISP_CD
43	PA10	GPIO_Output	DISP_RD
44	PA11	GPIO_Output	DISP_WR
46	PA13	SYS_SWDIO	TMS
49	PA14	SYS_SWCLK	TCK
51	PC10	LPUART1_TX	
52	PC11	LPUART1_RX	
58	PB6	USART1_TX	
59	PB7	USART1_RX	
PERIPHERALS	MODES	FUNCTIONS	PINS
LPUART1	Asynchronous	LPUART1_RX	PC11
LPUART1	Asynchronous	LPUART1_TX	PC10
RCC	BYPASS Clock Source	RCC_OSC_IN	PH0-OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_IN	PC14-OSC32_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_OUT	PC15-OSC32_OUT
SPI2	Full-Duplex Master	SPI2_MISO	PB14
SPI2	Full-Duplex Master	SPI2_MOSI	PB15
SPI2	Full-Duplex Master	SPI2_SCK	PB13
SYS	Serial_Wire	SYS_SWCLK	PA14
SYS	Serial_Wire	SYS_SWDIO	PA13
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
TIM22	Internal Clock	TIM22_VS_ClockSourceINT	VP_TIM22_VS_ClockSourceINT
TIM22	PWM Generation CH1	TIM22_CH1	PA6
USART1	Asynchronous	USART1_RX	PB7
USART1	Asynchronous	USART1_TX	PB6
USART2	Asynchronous	USART2_RX	PA3
USART2	Asynchronous	USART2_TX	PA2



Pin Nb	PINs	FUNCTIONs	LABELs
2	PC13	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN	RCC_OSC32_IN	
4	PC15-OSC32_OUT	RCC_OSC32_OUT	
5	PH0-OSC_IN	RCC_OSC_IN	
6	PH1-OSC_OUT*	RCC_OSC_OUT	
8	PC0	GPIO_Output	DISP_D0
9	PC1	GPIO_Output	DISP_D1
10	PC2	GPIO_Output	DISP_D2
11	PC3	GPIO_Output	DISP_D3
16	PA2	USART2_TX	USART_TX
17	PA3	USART2_RX	USART_RX
21	PA5	GPIO_Output	LD2 [Green Led]
22	PA6	TIM22_CH1	DISP_BG
24	PC4	GPIO_Output	DISP_D4
25	PC5	GPIO_Output	DISP_D5
29	PB10	GPIO_EXTI10	NRF_IRQ
30	PB11	GPIO_Output	NRF_CE
33	PB12	GPIO_Output	NRF_CSN
34	PB13	SPI2_SCK	
35	PB14	SPI2_MISO	
36	PB15	SPI2_MOSI	
37	PC6	GPIO_Output	DISP_D6
38	PC7	GPIO_Output	DISP_D7
41	PA8	GPIO_Output	DISP_RESET
42	PA9	GPIO_Output	DISP_CD
43	PA10	GPIO_Output	DISP_RD
44	PA11	GPIO_Output	DISP_WR
46	PA13	SYS_SWDIO	TMS
49	PA14	SYS_SWCLK	TCK
51	PC10	LPUART1_TX	
52	PC11	LPUART1_RX	
58	PB6	USART1_TX	
59	PB7	USART1_RX	



SOFTWARE PROJECT

Project Settings : 
Project Name : mech_deck_module
Project Folder : D:\projects\windsensor\mech_deck_module
Toolchain / IDE : SW4STM32
Firmware Package Name and Version : STM32Cube FW_L0 V1.11.2


Code Generation Settings : 
STM32Cube Firmware Library Package : Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files per peripheral : Yes
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : Yes


Toolchains Settings : 
Compiler Optimizations : 





