# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sources_1/new/CHRONO.vhd" \
"../../../../lab5.srcs/sources_1/new/PULSE_GEN.vhd" \
"../../../../lab5.srcs/sources_1/new/SYSTEM.vhd" \

# Do not sort compile order
nosort
