C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Mem_WB.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Mem_WB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEM_WB

Top level modules:
	MEM_WB

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Adder.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Adder

Top level modules:
	Adder

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/DataMem.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/DataMem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DataMemory

Top level modules:
	DataMemory

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/MIPS.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/MIPS.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mips

Top level modules:
	mips

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/SignExtend.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/SignExtend.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SignExtend

Top level modules:
	SignExtend

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ID_EX.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ID_EX.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ID_EX

Top level modules:
	ID_EX

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/HazardUnit.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/HazardUnit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module HazardUnit

Top level modules:
	HazardUnit

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/EX_MEM.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/EX_MEM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EX_MEM

Top level modules:
	EX_MEM

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/IF_ID.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/IF_ID.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IF_ID

Top level modules:
	IF_ID

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ShiftLeftTwo.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ShiftLeftTwo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ShiftLeft2

Top level modules:
	ShiftLeft2

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/DataForwardingUnit.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/DataForwardingUnit.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ALU_Controller.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ALU_Controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU_Controller

Top level modules:
	ALU_Controller

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Datapath.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Datapath.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Datapath

Top level modules:
	Datapath

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/InstructionMem.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/InstructionMem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module InstructionMemory

Top level modules:
	InstructionMemory

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ALU.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/ALU.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/MUX.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/MUX.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux2to1_5bit
-- Compiling module Mux2to1_10bit
-- Compiling module Mux2to1_32bit
-- Compiling module Mux3to1_32bit
-- Compiling module Mux4to1_32bit

Top level modules:
	Mux2to1_5bit
	Mux2to1_10bit
	Mux2to1_32bit
	Mux3to1_32bit
	Mux4to1_32bit

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Controller.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/Controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Controller

Top level modules:
	Controller

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/RegisterFile.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/RegisterFile.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/TB.sv {1 {vlog -work work -sv -stats=none C:/Users/saeed/Desktop/Computer-Architecture-Projects/CA3/TB.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TestBench

Top level modules:
	TestBench

} {} {}}
