#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sun Dec 14 17:40:05 2025
# Process ID         : 44430
# Current directory  : /home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1
# Command line       : vivado -log design_1_axi_crossbar_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_crossbar_0_0.tcl
# Log file           : /home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1/design_1_axi_crossbar_0_0.vds
# Journal file       : /home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1/vivado.jou
# Running On         : murtyms-Z270X-Gaming-7
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i5-7500 CPU @ 3.40GHz
# CPU Frequency      : 3659.239 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 16476 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18624 MB
# Available Virtual  : 11964 MB
#-----------------------------------------------------------
source design_1_axi_crossbar_0_0.tcl -notrace
Command: synth_design -top design_1_axi_crossbar_0_0 -part xc7a200tffg1156-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44526
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.004 ; gain = 481.156 ; free physical = 2007 ; free virtual = 9539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_crossbar_0_0' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/synth/design_1_axi_crossbar_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_axi_crossbar' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_crossbar_sasd' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_decoder' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_carry_and' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_carry_and' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized0' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized1' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized2' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized2' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized3' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_comparator_static__parameterized3' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2119]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_decoder' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:790]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_decerr_slave' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_decerr_slave' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:3493]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_addr_arbiter_sasd' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_addr_arbiter_sasd' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:63]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_splitter' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_splitter' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_38_splitter__parameterized0' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_splitter__parameterized0' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized0' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized1' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_36_axic_register_slice' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1492]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_2_mux_enc__parameterized2' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v:2436]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_crossbar_sasd' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:1234]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_38_axi_crossbar' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:4871]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_crossbar_0_0' (0#1) [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/synth/design_1_axi_crossbar_0_0.v:53]
INFO: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
INFO: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
INFO: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
INFO: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/f084/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
INFO: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_2_mux_enc__parameterized0 is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_38_decerr_slave is either unconnected or has no load
INFO: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_38_addr_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_38_addr_decoder is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_BID[4] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_BID[3] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_RID[4] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_RID[3] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_38_crossbar_sasd is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bid[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bid[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bid[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rid[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rid[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rid[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rlast[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rlast[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rlast[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[4] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[3] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_38_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2494.973 ; gain = 688.125 ; free physical = 1800 ; free virtual = 9335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.973 ; gain = 688.125 ; free physical = 1800 ; free virtual = 9335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2494.973 ; gain = 688.125 ; free physical = 1800 ; free virtual = 9335
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2494.973 ; gain = 0.000 ; free physical = 1803 ; free virtual = 9337
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.805 ; gain = 0.000 ; free physical = 1803 ; free virtual = 9337
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2558.840 ; gain = 0.000 ; free physical = 1803 ; free virtual = 9337
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2558.840 ; gain = 751.992 ; free physical = 1663 ; free virtual = 9198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2566.809 ; gain = 759.961 ; free physical = 1663 ; free virtual = 9198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2566.809 ; gain = 759.961 ; free physical = 1663 ; free virtual = 9198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2566.809 ; gain = 759.961 ; free physical = 1654 ; free virtual = 9189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.gen/sources_1/bd/design_1/ipshared/bc4b/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2566.809 ; gain = 759.961 ; free physical = 1758 ; free virtual = 9293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2566.809 ; gain = 759.961 ; free physical = 3028 ; free virtual = 10564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2591.840 ; gain = 784.992 ; free physical = 3006 ; free virtual = 10541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2602.863 ; gain = 796.016 ; free physical = 2993 ; free virtual = 10528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     9|
|3     |LUT3 |    10|
|4     |LUT4 |    42|
|5     |LUT5 |    42|
|6     |LUT6 |   121|
|7     |FDRE |   121|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2766.676 ; gain = 959.828 ; free physical = 2958 ; free virtual = 10507
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2766.676 ; gain = 895.961 ; free physical = 2989 ; free virtual = 10521
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2766.684 ; gain = 959.828 ; free physical = 2989 ; free virtual = 10521
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.684 ; gain = 0.000 ; free physical = 2989 ; free virtual = 10521
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.688 ; gain = 0.000 ; free physical = 3187 ; free virtual = 10716
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 317ff43
INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2790.723 ; gain = 1163.930 ; free physical = 3187 ; free virtual = 10716
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2045.121; main = 1920.000; forked = 282.795
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3649.922; main = 2790.691; forked = 995.055
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.699 ; gain = 0.000 ; free physical = 3187 ; free virtual = 10716
INFO: [Common 17-1381] The checkpoint '/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1/design_1_axi_crossbar_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_crossbar_0_0, cache-ID = 72e1f7b72371fd7d
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.699 ; gain = 0.000 ; free physical = 3195 ; free virtual = 10725
INFO: [Common 17-1381] The checkpoint '/home/murtyms/Radar/HarrisFMCWRadar/HarrisFMCWRadar.runs/design_1_axi_crossbar_0_0_synth_1/design_1_axi_crossbar_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_crossbar_0_0_utilization_synth.rpt -pb design_1_axi_crossbar_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 14 17:40:52 2025...
