INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.sim/sim_1/synth/func/xsim/tb_btn_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/none_dff_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module none_dff_button
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/none_dff_button.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tick_generator' [D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sources_1/new/tick_generator.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/03.btn_debounce/03.btn_debounce.srcs/sim_1/new/tb_btn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_btn
