# ğŸ’¾ å¿œç”¨ç·¨ ç¬¬1ç« ï½œãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®æ§‹é€ ã¨é¸å®šæŒ‡é‡  
# ğŸ’¾ Applied Chapter 1 | Memory Technologies â€“ Structure and Selection Guidelines

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

SoCï¼ˆSystem-on-Chipï¼‰è¨­è¨ˆã«ãŠã„ã¦ã€æ¼”ç®—å‡¦ç†å›è·¯ã‚„åˆ¶å¾¡å›è·¯ã ã‘ã§ãªãã€  
**é©åˆ‡ãªãƒ¡ãƒ¢ãƒªæŠ€è¡“ã®é¸å®šã¨é…ç½®**ãŒã€è£½å“ã®ã€Œ**æ€§èƒ½**ã€ã€Œ**ã‚³ã‚¹ãƒˆ**ã€ã€Œ**æ¶ˆè²»é›»åŠ›**ã€ã«ç›´çµã—ã¾ã™ã€‚

In SoC (System-on-Chip) design, not only logic and control units but also  
**appropriate selection and integration of memory** directly affect product **performance**, **cost**, and **power**.

æœ¬ç« ã§ã¯ã€**é«˜é€ŸãªSRAMã‹ã‚‰å¤§å®¹é‡3D NANDã¾ã§**ã®ä»£è¡¨çš„ãªãƒ¡ãƒ¢ãƒªæŠ€è¡“ã‚’å–ã‚Šä¸Šã’ã€  
**æ§‹é€ ãƒ»ç‰¹æ€§ãƒ»ç”¨é€”ãƒ»SoCçµ±åˆæ–¹æ³•**ã®è¦³ç‚¹ã‹ã‚‰æ¯”è¼ƒã—ã€  
**è¨­è¨ˆä¸Šã®åˆ¤æ–­åŠ›ã¨é¸å®šåŠ›**ã‚’é¤Šã†ã“ã¨ã‚’ç›®çš„ã¨ã—ã¾ã™ã€‚

This chapter covers representative memory technologies from **high-speed SRAM to large-scale 3D NAND**,  
with the aim of fostering the ability to **compare and choose memory structures**  
based on **architecture, performance, applications, and SoC integration methods**.

---

## ğŸ¯ å­¦ç¿’ç›®æ¨™ï½œLearning Objectives

| æ—¥æœ¬èª â€“ Japanese                                                                                              | English â€“ English                                                                                             |
|---------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------|
| - å„ç¨®ãƒ¡ãƒ¢ãƒªï¼ˆSRAM / DRAM / FeRAM / MRAM / NANDï¼‰ã®**æ§‹é€ ã¨å‹•ä½œåŸç†**ã‚’ç†è§£ã™ã‚‹                                 | - Understand **structure and operation principles** of SRAM, DRAM, FeRAM, MRAM, and NAND                     |
| - **é€Ÿåº¦ãƒ»ä¸æ®ç™ºæ€§ãƒ»æ›¸æ›è€æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»æ¶ˆè²»é›»åŠ›**ãªã©ã®**è©•ä¾¡è»¸ã‚’æ¯”è¼ƒæ¤œè¨**ã§ãã‚‹ã‚ˆã†ã«ãªã‚‹                    | - Be able to compare memory options using metrics such as **speed, non-volatility, endurance, area, power** |
| - SoCã«ãŠã‘ã‚‹**ãƒ¡ãƒ¢ãƒªçµ±åˆãƒ»é¸å®šãƒ»æ¥ç¶šæ–¹æ³•**ã‚’ç¿’å¾—ã—ã€è¨­è¨ˆåˆ¤æ–­ã®åŸºç›¤ã‚’ç¯‰ã                                       | - Learn how to **integrate and choose memory** in SoC design with sound engineering judgment                |

---

## ğŸ“š ç¯€æ§‹æˆï½œChapter Structure

| No. | ã‚»ã‚¯ã‚·ãƒ§ãƒ³åï¼ˆæ—¥æœ¬èªï¼‰                             | Section Title (English)                                    | ãƒªãƒ³ã‚¯ |
|-----|----------------------------------------------------|-------------------------------------------------------------|--------|
| 1.1 | SRAMï¼ˆStatic RAMï¼‰ï¼šé«˜é€Ÿãƒ»æ®ç™º                      | High-speed volatile memory for cache/registers              | [ğŸ“](sram.md) |
| 1.2 | DRAMï¼ˆDynamic RAMï¼‰ï¼šå¤§å®¹é‡ãƒ»ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥å¿…è¦       | High-density memory requiring refresh (e.g., DDR, LPDDR)    | [ğŸ“](dram.md) |
| 1.3 | FeRAMï¼šå¼·èª˜é›»ä½“RAMãƒ»ä¸æ®ç™º                          | Non-volatile memory for low-power / analog-mixed LSI        | [ğŸ“](feram.md) |
| 1.4 | MRAMï¼šç£æ°—RAMãƒ»ä¸æ®ç™ºãƒ»é«˜è€ä¹…                        | Durable non-volatile memory (STT/SOT); eFlash replacement    | [ğŸ“](mram.md) |
| 1.5 | 3D NANDï¼šå¤§å®¹é‡ãƒ»ä¸æ®ç™ºãƒ»ã‚¹ãƒˆãƒ¬ãƒ¼ã‚¸ç”¨é€”              | Large-capacity flash for storage (eMMC, SSD, UFS, etc.)     | [ğŸ“](3dnand.md) |

---

## ğŸ§  è¨­è¨ˆè¦³ç‚¹ã®ãƒˆãƒ”ãƒƒã‚¯ï½œDesign-Oriented Topics

- çµ„è¾¼ã¿ãƒ¡ãƒ¢ãƒªï¼ˆSRAM/FeRAM/MRAMï¼‰ã¨å¤–éƒ¨ãƒ¡ãƒ¢ãƒªï¼ˆDRAM/NANDï¼‰ã®**æ§‹é€ çš„é•ã„**  
  Structural differences between embedded and external memory types  
- **é€Ÿåº¦ãƒ»æ®ç™ºæ€§ãƒ»è€ä¹…æ€§ãƒ»é¢ç©åŠ¹ç‡ãƒ»é›»åŠ›**ã«ã‚ˆã‚‹ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•åˆ†æ  
  Trade-off analysis on speed, volatility, endurance, area, and power  
- **OpenLaneã‚„Sky130 PDKã‚’ç”¨ã„ãŸSRAMãƒã‚¯ãƒ­çµ±åˆ**ã®å®Ÿä¾‹  
  Example of SRAM macro integration using OpenLane and Sky130 PDK  
- **eFlashä»£æ›¿ã¨ã—ã¦ã®eMRAMã€ã‚»ãƒ³ã‚µSoCã¸ã®FeRAMå¿œç”¨äº‹ä¾‹**  
  Case studies: eMRAM as eFlash replacement, FeRAM in sensor SoCs  
- **NANDåˆ¶å¾¡ã«ãŠã‘ã‚‹FTLã€ECCã€å¹²æ¸‰å¯¾ç­–æŠ€è¡“**  
  Techniques for NAND management: FTL (Flash Translation Layer), ECC, disturbance mitigation  

---

## ğŸ”— é–¢é€£è³‡æ–™ãƒ»æŠ€è¡“ã‚¢ãƒ¼ã‚«ã‚¤ãƒ–ï½œRelated Links & Technical Archives

| è³‡æ–™ãƒ»ç«  | æ¦‚è¦ | æœ¬ç« ã¨ã®é–¢ä¿‚ |
|----------|------|-------------|
| [ç¬¬4ç« ï¼šMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç‰¹æ€§](../chapter4_mos_characteristics/) | MOSæ§‹é€ ã¨ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°å‹•ä½œ | ãƒ¡ãƒ¢ãƒªã‚»ãƒ«ï¼ˆ6T, 1T1C, MTJç­‰ï¼‰ç†è§£ã«å¿…è¦ |
| [ç¬¬5ç« ï¼šSoCè¨­è¨ˆãƒ•ãƒ­ãƒ¼ã¨EDAãƒ„ãƒ¼ãƒ«](../chapter5_soc_design_flow/) | åˆæˆãƒ»PDKæ´»ç”¨ãƒ»IPçµ±åˆ | SRAMãƒã‚¯ãƒ­ã®çµ„è¾¼ã¿ã«é–¢ä¸ |
| [ç¬¬6ç« ï¼šãƒ†ã‚¹ãƒˆãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“](../chapter6_test_and_package/) | ä¿¡é ¼æ€§è©¦é¨“ãƒ»ä¸è‰¯è§£æ | æ›¸æ›å¯¿å‘½ã‚„ä¿æŒç‰¹æ€§è©•ä¾¡ã¨æ¥ç¶š |
| [`DRAM_Startup_64M_1998.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in1998/DRAM_Startup_64M_1998.md) | **1998å¹´ DRAMç«‹ã¡ä¸Šã’è¨˜éŒ²** | 0.25Âµmä¸–ä»£ã®ãƒ—ãƒ­ã‚»ã‚¹æ”¹å–„ã¨ãƒªãƒ•ãƒ¬ãƒƒã‚·ãƒ¥ä¿¡é ¼æ€§èª²é¡Œã‚’è¨˜éŒ² |
| [`VSRAM_2001.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/VSRAM_2001.md) | **2001å¹´ æ“¬ä¼¼SRAMï¼ˆVSRAMï¼‰æŠ€è¡“** | DRAMå¿œç”¨ã«ã‚ˆã‚‹çµ„è¾¼ã¿ç”¨é€”SRAMã®è¨­è¨ˆã¨æ­©ç•™ã¾ã‚Šå¯¾ç­–äº‹ä¾‹ |
| [`MoSys_1T_SRAM_Links.md`](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/archive/in2001/MoSys_1T_SRAM_Links.md) | **Mosysç¤¾1T-SRAMæŠ€è¡“ãƒªãƒ³ã‚¯é›†** | SRAMãƒã‚¯ãƒ­ä»£æ›¿å€™è£œã¨ã—ã¦ã®å¤–éƒ¨å‚ç…§è³‡æ–™ç¾¤ |

---

## ğŸ§© ç« ã®ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ï½œKeywords

SRAM, DRAM, FeRAM, MRAM, NAND, 1T1C, 6T, PDK, OpenLane, Non-volatile, Refresh, SoC Integration, FTL, ECC


---

Â© 2025 Shinichi Samizo / MIT License

---

ğŸ˜ [å¿œç”¨ç·¨ ç¬¬1ç« ï¼šãƒ¡ãƒ¢ãƒªæŠ€è¡“ï½œApplied Chapter 1: Memory Technologies](../d_chapter1_memory_technologies/README.md)

---
