<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86EvexToVex.cpp source code [llvm/llvm/lib/Target/X86/X86EvexToVex.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="X86EvexToVexCompressTableEntry "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86EvexToVex.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86EvexToVex.cpp.html'>X86EvexToVex.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86EvexToVex.cpp ---------------------------------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>// Compress EVEX instructions to VEX encoding when possible to reduce code size</i></td></tr>
<tr><th id="3">3</th><td><i>//</i></td></tr>
<tr><th id="4">4</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="5">5</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="6">6</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="7">7</th><td><i>//</i></td></tr>
<tr><th id="8">8</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>/// \file</i></td></tr>
<tr><th id="11">11</th><td><i>/// This file defines the pass that goes over all AVX-512 instructions which</i></td></tr>
<tr><th id="12">12</th><td><i>/// are encoded using the EVEX prefix and if possible replaces them by their</i></td></tr>
<tr><th id="13">13</th><td><i>/// corresponding VEX encoding which is usually shorter by 2 bytes.</i></td></tr>
<tr><th id="14">14</th><td><i>/// EVEX instructions may be encoded via the VEX prefix when the AVX-512</i></td></tr>
<tr><th id="15">15</th><td><i>/// instruction has a corresponding AVX/AVX2 opcode, when vector length </i></td></tr>
<tr><th id="16">16</th><td><i>/// accessed by instruction is less than 512 bits and when it does not use </i></td></tr>
<tr><th id="17">17</th><td><i>//  the xmm or the mask registers or xmm/ymm registers with indexes higher than 15.</i></td></tr>
<tr><th id="18">18</th><td><i>/// The pass applies code reduction on the generated code for AVX-512 instrs.</i></td></tr>
<tr><th id="19">19</th><td><i>//</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MCTargetDesc/X86InstComments.h.html">"MCTargetDesc/X86InstComments.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="35">35</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>// Including the generated EVEX2VEX tables.</i></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <dfn class="type def" id="X86EvexToVexCompressTableEntry" title='X86EvexToVexCompressTableEntry' data-ref="X86EvexToVexCompressTableEntry" data-ref-filename="X86EvexToVexCompressTableEntry">X86EvexToVexCompressTableEntry</dfn> {</td></tr>
<tr><th id="41">41</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="X86EvexToVexCompressTableEntry::EvexOpcode" title='X86EvexToVexCompressTableEntry::EvexOpcode' data-type='uint16_t' data-ref="X86EvexToVexCompressTableEntry::EvexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..EvexOpcode">EvexOpcode</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="X86EvexToVexCompressTableEntry::VexOpcode" title='X86EvexToVexCompressTableEntry::VexOpcode' data-type='uint16_t' data-ref="X86EvexToVexCompressTableEntry::VexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..VexOpcode">VexOpcode</dfn>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <dfn class="tu decl def fn" id="_ZNK30X86EvexToVexCompressTableEntryltERKS_" title='X86EvexToVexCompressTableEntry::operator&lt;' data-type='bool X86EvexToVexCompressTableEntry::operator&lt;(const X86EvexToVexCompressTableEntry &amp; RHS) const' data-ref="_ZNK30X86EvexToVexCompressTableEntryltERKS_" data-ref-filename="_ZNK30X86EvexToVexCompressTableEntryltERKS_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#X86EvexToVexCompressTableEntry" title='X86EvexToVexCompressTableEntry' data-ref="X86EvexToVexCompressTableEntry" data-ref-filename="X86EvexToVexCompressTableEntry">X86EvexToVexCompressTableEntry</a> &amp;<dfn class="local col1 decl" id="1RHS" title='RHS' data-type='const X86EvexToVexCompressTableEntry &amp;' data-ref="1RHS" data-ref-filename="1RHS">RHS</dfn>) <em>const</em> {</td></tr>
<tr><th id="45">45</th><td>    <b>return</b> <a class="tu member field" href="#X86EvexToVexCompressTableEntry::EvexOpcode" title='X86EvexToVexCompressTableEntry::EvexOpcode' data-use='r' data-ref="X86EvexToVexCompressTableEntry::EvexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..EvexOpcode">EvexOpcode</a> &lt; <a class="local col1 ref" href="#1RHS" title='RHS' data-ref="1RHS" data-ref-filename="1RHS">RHS</a>.<a class="tu member field" href="#X86EvexToVexCompressTableEntry::EvexOpcode" title='X86EvexToVexCompressTableEntry::EvexOpcode' data-use='r' data-ref="X86EvexToVexCompressTableEntry::EvexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..EvexOpcode">EvexOpcode</a>;</td></tr>
<tr><th id="46">46</th><td>  }</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <b>friend</b> <em>bool</em> <dfn class="decl def fn" id="_ZltRK30X86EvexToVexCompressTableEntryj" title='operator&lt;' data-ref="_ZltRK30X86EvexToVexCompressTableEntryj" data-ref-filename="_ZltRK30X86EvexToVexCompressTableEntryj"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="type" href="#X86EvexToVexCompressTableEntry" title='X86EvexToVexCompressTableEntry' data-ref="X86EvexToVexCompressTableEntry" data-ref-filename="X86EvexToVexCompressTableEntry">X86EvexToVexCompressTableEntry</a> &amp;<dfn class="local col2 decl" id="2TE" title='TE' data-type='const X86EvexToVexCompressTableEntry &amp;' data-ref="2TE" data-ref-filename="2TE">TE</dfn>,</td></tr>
<tr><th id="49">49</th><td>                        <em>unsigned</em> <dfn class="local col3 decl" id="3Opc" title='Opc' data-type='unsigned int' data-ref="3Opc" data-ref-filename="3Opc">Opc</dfn>) {</td></tr>
<tr><th id="50">50</th><td>    <b>return</b> <a class="local col2 ref" href="#2TE" title='TE' data-ref="2TE" data-ref-filename="2TE">TE</a>.<a class="tu ref field" href="#X86EvexToVexCompressTableEntry::EvexOpcode" title='X86EvexToVexCompressTableEntry::EvexOpcode' data-use='r' data-ref="X86EvexToVexCompressTableEntry::EvexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..EvexOpcode">EvexOpcode</a> &lt; <a class="local col3 ref" href="#3Opc" title='Opc' data-ref="3Opc" data-ref-filename="3Opc">Opc</a>;</td></tr>
<tr><th id="51">51</th><td>  }</td></tr>
<tr><th id="52">52</th><td>};</td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../build/lib/Target/X86/X86GenEVEX2VEXTables.inc.html">"X86GenEVEX2VEXTables.inc"</a></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/EVEX2VEX_DESC" data-ref="_M/EVEX2VEX_DESC">EVEX2VEX_DESC</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"Compressing EVEX instrs to VEX encoding when possible"</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/EVEX2VEX_NAME" data-ref="_M/EVEX2VEX_NAME">EVEX2VEX_NAME</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"x86-evex-to-vex-compress"</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> EVEX2VEX_NAME</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>namespace</b> {</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::EvexToVexInstPass" title='(anonymous namespace)::EvexToVexInstPass' data-ref="(anonymousnamespace)::EvexToVexInstPass" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass">EvexToVexInstPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">/// For EVEX instructions that can be encoded using VEX encoding, replace</i></td></tr>
<tr><th id="65">65</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">  /// them by the VEX encoding in order to reduce size.</i></td></tr>
<tr><th id="66">66</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE" title='(anonymous namespace)::EvexToVexInstPass::CompressEvexToVexImpl' data-type='bool (anonymous namespace)::EvexToVexInstPass::CompressEvexToVexImpl(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">CompressEvexToVexImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>public</b>:</td></tr>
<tr><th id="69">69</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::EvexToVexInstPass::ID" title='(anonymous namespace)::EvexToVexInstPass::ID' data-type='char' data-ref="(anonymousnamespace)::EvexToVexInstPass::ID" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ID">ID</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev" title='(anonymous namespace)::EvexToVexInstPass::EvexToVexInstPass' data-type='void (anonymous namespace)::EvexToVexInstPass::EvexToVexInstPass()' data-ref="_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev">EvexToVexInstPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::EvexToVexInstPass::ID" title='(anonymous namespace)::EvexToVexInstPass::ID' data-use='a' data-ref="(anonymousnamespace)::EvexToVexInstPass::ID" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ID">ID</a>) { }</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_117EvexToVexInstPass11getPassNameEv" title='(anonymous namespace)::EvexToVexInstPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::EvexToVexInstPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_117EvexToVexInstPass11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_117EvexToVexInstPass11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#55" title="&quot;Compressing EVEX instrs to VEX encoding when possible&quot;" data-ref="_M/EVEX2VEX_DESC">EVEX2VEX_DESC</a>; }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Loop over all of the basic blocks, replacing EVEX instructions</i></td></tr>
<tr><th id="76">76</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">  /// by equivalent VEX instructions when possible for reducing code size.</i></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::EvexToVexInstPass::runOnMachineFunction' data-type='bool (anonymous namespace)::EvexToVexInstPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF" data-ref-filename="5MF">MF</dfn>) override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_117EvexToVexInstPass21getRequiredPropertiesEv">// This pass runs after regalloc and doesn't support VReg operands.</i></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_117EvexToVexInstPass21getRequiredPropertiesEv" title='(anonymous namespace)::EvexToVexInstPass::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::EvexToVexInstPass::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_117EvexToVexInstPass21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_117EvexToVexInstPass21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="81">81</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="82">82</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="83">83</th><td>  }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><b>private</b>:</td></tr>
<tr><th id="86">86</th><td>  <i class="doc" data-doc="(anonymousnamespace)::EvexToVexInstPass::TII">/// Machine instruction info used throughout the class.</i></td></tr>
<tr><th id="87">87</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::EvexToVexInstPass::TII" title='(anonymous namespace)::EvexToVexInstPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::EvexToVexInstPass::TII" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::EvexToVexInstPass::ST" title='(anonymous namespace)::EvexToVexInstPass::ST' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::EvexToVexInstPass::ST" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="90">90</th><td>};</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::EvexToVexInstPass" title='(anonymous namespace)::EvexToVexInstPass' data-ref="(anonymousnamespace)::EvexToVexInstPass" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass">EvexToVexInstPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::EvexToVexInstPass::ID" title='(anonymous namespace)::EvexToVexInstPass::ID' data-type='char' data-ref="(anonymousnamespace)::EvexToVexInstPass::ID" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::EvexToVexInstPass" title='(anonymous namespace)::EvexToVexInstPass' data-ref="(anonymousnamespace)::EvexToVexInstPass" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass">EvexToVexInstPass</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::EvexToVexInstPass::runOnMachineFunction' data-type='bool (anonymous namespace)::EvexToVexInstPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_117EvexToVexInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="6MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="6MF" data-ref-filename="6MF">MF</dfn>) {</td></tr>
<tr><th id="97">97</th><td>  <a class="tu member field" href="#(anonymousnamespace)::EvexToVexInstPass::TII" title='(anonymous namespace)::EvexToVexInstPass::TII' data-use='w' data-ref="(anonymousnamespace)::EvexToVexInstPass::TII" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..TII">TII</a> = <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF" data-ref-filename="6MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <a class="tu member field" href="#(anonymousnamespace)::EvexToVexInstPass::ST" title='(anonymous namespace)::EvexToVexInstPass::ST' data-use='w' data-ref="(anonymousnamespace)::EvexToVexInstPass::ST" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ST">ST</a> = &amp;<a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF" data-ref-filename="6MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="100">100</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::EvexToVexInstPass::ST" title='(anonymous namespace)::EvexToVexInstPass::ST' data-use='r' data-ref="(anonymousnamespace)::EvexToVexInstPass::ST" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ST">ST</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>())</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <dfn class="local col7 decl" id="7Changed" title='Changed' data-type='bool' data-ref="7Changed" data-ref-filename="7Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc">/// Go over all basic blocks in function and replace</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  /// EVEX encoded instrs by VEX encoding when possible.</i></td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="8MBB" data-ref-filename="8MBB">MBB</dfn> : <a class="local col6 ref" href="#6MF" title='MF' data-ref="6MF" data-ref-filename="6MF">MF</a>) {</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <i>// Traverse the basic block.</i></td></tr>
<tr><th id="110">110</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn> : <a class="local col8 ref" href="#8MBB" title='MBB' data-ref="8MBB" data-ref-filename="8MBB">MBB</a>)</td></tr>
<tr><th id="111">111</th><td>      <a class="local col7 ref" href="#7Changed" title='Changed' data-ref="7Changed" data-ref-filename="7Changed">Changed</a> |= <a class="tu member fn" href="#_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE" title='(anonymous namespace)::EvexToVexInstPass::CompressEvexToVexImpl' data-use='c' data-ref="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">CompressEvexToVexImpl</a>(<span class='refarg'><a class="local col9 ref" href="#9MI" title='MI' data-ref="9MI" data-ref-filename="9MI">MI</a></span>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <b>return</b> <a class="local col7 ref" href="#7Changed" title='Changed' data-ref="7Changed" data-ref-filename="7Changed">Changed</a>;</td></tr>
<tr><th id="115">115</th><td>}</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE" title='usesExtendedRegister' data-type='bool usesExtendedRegister(const llvm::MachineInstr &amp; MI)' data-ref="_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE" data-ref-filename="_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE">usesExtendedRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI" data-ref-filename="10MI">MI</dfn>) {</td></tr>
<tr><th id="118">118</th><td>  <em>auto</em> <dfn class="local col1 decl" id="11isHiRegIdx" title='isHiRegIdx' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86EvexToVex.cpp:118:21)' data-ref="11isHiRegIdx" data-ref-filename="11isHiRegIdx">isHiRegIdx</dfn> = [](<em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg" data-ref-filename="12Reg">Reg</dfn>) {</td></tr>
<tr><th id="119">119</th><td>    <i>// Check for XMM register with indexes between 16 - 31.</i></td></tr>
<tr><th id="120">120</th><td>    <b>if</b> (<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg" data-ref-filename="12Reg">Reg</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM16" title='llvm::X86::XMM16' data-ref="llvm::X86::XMM16" data-ref-filename="llvm..X86..XMM16">XMM16</a> &amp;&amp; <a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg" data-ref-filename="12Reg">Reg</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::XMM31" title='llvm::X86::XMM31' data-ref="llvm::X86::XMM31" data-ref-filename="llvm..X86..XMM31">XMM31</a>)</td></tr>
<tr><th id="121">121</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <i>// Check for YMM register with indexes between 16 - 31.</i></td></tr>
<tr><th id="124">124</th><td>    <b>if</b> (<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg" data-ref-filename="12Reg">Reg</a> &gt;= <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM16" title='llvm::X86::YMM16' data-ref="llvm::X86::YMM16" data-ref-filename="llvm..X86..YMM16">YMM16</a> &amp;&amp; <a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg" data-ref-filename="12Reg">Reg</a> &lt;= <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::YMM31" title='llvm::X86::YMM31' data-ref="llvm::X86::YMM31" data-ref-filename="llvm..X86..YMM31">YMM31</a>)</td></tr>
<tr><th id="125">125</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="128">128</th><td>  };</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>  <i>// Check that operands are not ZMM regs or</i></td></tr>
<tr><th id="131">131</th><td><i>  // XMM/YMM regs with hi indexes between 16 - 31.</i></td></tr>
<tr><th id="132">132</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="13MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="13MO" data-ref-filename="13MO">MO</dfn> : <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI" data-ref-filename="10MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZNK4llvm12MachineInstr17explicit_operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>()) {</td></tr>
<tr><th id="133">133</th><td>    <b>if</b> (!<a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO" data-ref-filename="13MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="134">134</th><td>      <b>continue</b>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='llvm::Register' data-ref="14Reg" data-ref-filename="14Reg">Reg</dfn> = <a class="local col3 ref" href="#13MO" title='MO' data-ref="13MO" data-ref-filename="13MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Reg &gt;= X86::ZMM0 &amp;&amp; Reg &lt;= X86::ZMM31) &amp;&amp;</td></tr>
<tr><th id="139">139</th><td>           <q>"ZMM instructions should not be in the EVEX-&gt;VEX tables"</q>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <b>if</b> (<a class="local col1 ref" href="#11isHiRegIdx" title='isHiRegIdx' data-ref="11isHiRegIdx" data-ref-filename="11isHiRegIdx">isHiRegIdx</a><a class="tu ref fn" href="#_ZZL20usesExtendedRegisterRKN4llvm12MachineInstrEENK3$_0clEj" title='usesExtendedRegister(const llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZL20usesExtendedRegisterRKN4llvm12MachineInstrEENK3$_0clEj" data-ref-filename="_ZZL20usesExtendedRegisterRKN4llvm12MachineInstrEENK3$_0clEj">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#14Reg" title='Reg' data-ref="14Reg" data-ref-filename="14Reg">Reg</a>)</a>)</td></tr>
<tr><th id="142">142</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="143">143</th><td>  }</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="146">146</th><td>}</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i  data-doc="_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE">// Do any custom cleanup needed to finalize the conversion.</i></td></tr>
<tr><th id="149">149</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE" title='performCustomAdjustments' data-type='bool performCustomAdjustments(llvm::MachineInstr &amp; MI, unsigned int NewOpc, const llvm::X86Subtarget * ST)' data-ref="_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE" data-ref-filename="_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE">performCustomAdjustments</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="15MI" data-ref-filename="15MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16NewOpc" title='NewOpc' data-type='unsigned int' data-ref="16NewOpc" data-ref-filename="16NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                     <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="local col7 decl" id="17ST" title='ST' data-type='const llvm::X86Subtarget *' data-ref="17ST" data-ref-filename="17ST">ST</dfn>) {</td></tr>
<tr><th id="151">151</th><td>  (<em>void</em>)<a class="local col6 ref" href="#16NewOpc" title='NewOpc' data-ref="16NewOpc" data-ref-filename="16NewOpc">NewOpc</a>;</td></tr>
<tr><th id="152">152</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18Opc" title='Opc' data-type='unsigned int' data-ref="18Opc" data-ref-filename="18Opc">Opc</dfn> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="153">153</th><td>  <b>switch</b> (<a class="local col8 ref" href="#18Opc" title='Opc' data-ref="18Opc" data-ref-filename="18Opc">Opc</a>) {</td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDSZ256m" title='llvm::X86::VPDPBUSDSZ256m' data-ref="llvm::X86::VPDPBUSDSZ256m" data-ref-filename="llvm..X86..VPDPBUSDSZ256m">VPDPBUSDSZ256m</a>:</td></tr>
<tr><th id="155">155</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDSZ256r" title='llvm::X86::VPDPBUSDSZ256r' data-ref="llvm::X86::VPDPBUSDSZ256r" data-ref-filename="llvm..X86..VPDPBUSDSZ256r">VPDPBUSDSZ256r</a>:</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDSZ128m" title='llvm::X86::VPDPBUSDSZ128m' data-ref="llvm::X86::VPDPBUSDSZ128m" data-ref-filename="llvm..X86..VPDPBUSDSZ128m">VPDPBUSDSZ128m</a>:</td></tr>
<tr><th id="157">157</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDSZ128r" title='llvm::X86::VPDPBUSDSZ128r' data-ref="llvm::X86::VPDPBUSDSZ128r" data-ref-filename="llvm..X86..VPDPBUSDSZ128r">VPDPBUSDSZ128r</a>:</td></tr>
<tr><th id="158">158</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDZ256m" title='llvm::X86::VPDPBUSDZ256m' data-ref="llvm::X86::VPDPBUSDZ256m" data-ref-filename="llvm..X86..VPDPBUSDZ256m">VPDPBUSDZ256m</a>:</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDZ256r" title='llvm::X86::VPDPBUSDZ256r' data-ref="llvm::X86::VPDPBUSDZ256r" data-ref-filename="llvm..X86..VPDPBUSDZ256r">VPDPBUSDZ256r</a>:</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDZ128m" title='llvm::X86::VPDPBUSDZ128m' data-ref="llvm::X86::VPDPBUSDZ128m" data-ref-filename="llvm..X86..VPDPBUSDZ128m">VPDPBUSDZ128m</a>:</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPBUSDZ128r" title='llvm::X86::VPDPBUSDZ128r' data-ref="llvm::X86::VPDPBUSDZ128r" data-ref-filename="llvm..X86..VPDPBUSDZ128r">VPDPBUSDZ128r</a>:</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ256m" title='llvm::X86::VPDPWSSDSZ256m' data-ref="llvm::X86::VPDPWSSDSZ256m" data-ref-filename="llvm..X86..VPDPWSSDSZ256m">VPDPWSSDSZ256m</a>:</td></tr>
<tr><th id="163">163</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ256r" title='llvm::X86::VPDPWSSDSZ256r' data-ref="llvm::X86::VPDPWSSDSZ256r" data-ref-filename="llvm..X86..VPDPWSSDSZ256r">VPDPWSSDSZ256r</a>:</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ128m" title='llvm::X86::VPDPWSSDSZ128m' data-ref="llvm::X86::VPDPWSSDSZ128m" data-ref-filename="llvm..X86..VPDPWSSDSZ128m">VPDPWSSDSZ128m</a>:</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ128r" title='llvm::X86::VPDPWSSDSZ128r' data-ref="llvm::X86::VPDPWSSDSZ128r" data-ref-filename="llvm..X86..VPDPWSSDSZ128r">VPDPWSSDSZ128r</a>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ256m" title='llvm::X86::VPDPWSSDZ256m' data-ref="llvm::X86::VPDPWSSDZ256m" data-ref-filename="llvm..X86..VPDPWSSDZ256m">VPDPWSSDZ256m</a>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ256r" title='llvm::X86::VPDPWSSDZ256r' data-ref="llvm::X86::VPDPWSSDZ256r" data-ref-filename="llvm..X86..VPDPWSSDZ256r">VPDPWSSDZ256r</a>:</td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ128m" title='llvm::X86::VPDPWSSDZ128m' data-ref="llvm::X86::VPDPWSSDZ128m" data-ref-filename="llvm..X86..VPDPWSSDZ128m">VPDPWSSDZ128m</a>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ128r" title='llvm::X86::VPDPWSSDZ128r' data-ref="llvm::X86::VPDPWSSDZ128r" data-ref-filename="llvm..X86..VPDPWSSDZ128r">VPDPWSSDZ128r</a>:</td></tr>
<tr><th id="170">170</th><td>    <i>// These can only VEX convert if AVXVNNI is enabled.</i></td></tr>
<tr><th id="171">171</th><td>    <b>return</b> <a class="local col7 ref" href="#17ST" title='ST' data-ref="17ST" data-ref-filename="17ST">ST</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget10hasAVXVNNIEv" title='llvm::X86Subtarget::hasAVXVNNI' data-ref="_ZNK4llvm12X86Subtarget10hasAVXVNNIEv" data-ref-filename="_ZNK4llvm12X86Subtarget10hasAVXVNNIEv">hasAVXVNNI</a>();</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VALIGNDZ128rri" title='llvm::X86::VALIGNDZ128rri' data-ref="llvm::X86::VALIGNDZ128rri" data-ref-filename="llvm..X86..VALIGNDZ128rri">VALIGNDZ128rri</a>:</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VALIGNDZ128rmi" title='llvm::X86::VALIGNDZ128rmi' data-ref="llvm::X86::VALIGNDZ128rmi" data-ref-filename="llvm..X86..VALIGNDZ128rmi">VALIGNDZ128rmi</a>:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VALIGNQZ128rri" title='llvm::X86::VALIGNQZ128rri' data-ref="llvm::X86::VALIGNQZ128rri" data-ref-filename="llvm..X86..VALIGNQZ128rri">VALIGNQZ128rri</a>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VALIGNQZ128rmi" title='llvm::X86::VALIGNQZ128rmi' data-ref="llvm::X86::VALIGNQZ128rmi" data-ref-filename="llvm..X86..VALIGNQZ128rmi">VALIGNQZ128rmi</a>: {</td></tr>
<tr><th id="176">176</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((NewOpc == X86::VPALIGNRrri || NewOpc == X86::VPALIGNRrmi) &amp;&amp;</td></tr>
<tr><th id="177">177</th><td>           <q>"Unexpected new opcode!"</q>);</td></tr>
<tr><th id="178">178</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="19Scale" title='Scale' data-type='unsigned int' data-ref="19Scale" data-ref-filename="19Scale">Scale</dfn> = (<a class="local col8 ref" href="#18Opc" title='Opc' data-ref="18Opc" data-ref-filename="18Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VALIGNQZ128rri" title='llvm::X86::VALIGNQZ128rri' data-ref="llvm::X86::VALIGNQZ128rri" data-ref-filename="llvm..X86..VALIGNQZ128rri">VALIGNQZ128rri</a> ||</td></tr>
<tr><th id="179">179</th><td>                      <a class="local col8 ref" href="#18Opc" title='Opc' data-ref="18Opc" data-ref-filename="18Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VALIGNQZ128rmi" title='llvm::X86::VALIGNQZ128rmi' data-ref="llvm::X86::VALIGNQZ128rmi" data-ref-filename="llvm..X86..VALIGNQZ128rmi">VALIGNQZ128rmi</a>) ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="180">180</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="20Imm" title='Imm' data-type='llvm::MachineOperand &amp;' data-ref="20Imm" data-ref-filename="20Imm">Imm</dfn> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="181">181</th><td>    <a class="local col0 ref" href="#20Imm" title='Imm' data-ref="20Imm" data-ref-filename="20Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#20Imm" title='Imm' data-ref="20Imm" data-ref-filename="20Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() * <a class="local col9 ref" href="#19Scale" title='Scale' data-ref="19Scale" data-ref-filename="19Scale">Scale</a>);</td></tr>
<tr><th id="182">182</th><td>    <b>break</b>;</td></tr>
<tr><th id="183">183</th><td>  }</td></tr>
<tr><th id="184">184</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF32X4Z256rmi" title='llvm::X86::VSHUFF32X4Z256rmi' data-ref="llvm::X86::VSHUFF32X4Z256rmi" data-ref-filename="llvm..X86..VSHUFF32X4Z256rmi">VSHUFF32X4Z256rmi</a>:</td></tr>
<tr><th id="185">185</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF32X4Z256rri" title='llvm::X86::VSHUFF32X4Z256rri' data-ref="llvm::X86::VSHUFF32X4Z256rri" data-ref-filename="llvm..X86..VSHUFF32X4Z256rri">VSHUFF32X4Z256rri</a>:</td></tr>
<tr><th id="186">186</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF64X2Z256rmi" title='llvm::X86::VSHUFF64X2Z256rmi' data-ref="llvm::X86::VSHUFF64X2Z256rmi" data-ref-filename="llvm..X86..VSHUFF64X2Z256rmi">VSHUFF64X2Z256rmi</a>:</td></tr>
<tr><th id="187">187</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF64X2Z256rri" title='llvm::X86::VSHUFF64X2Z256rri' data-ref="llvm::X86::VSHUFF64X2Z256rri" data-ref-filename="llvm..X86..VSHUFF64X2Z256rri">VSHUFF64X2Z256rri</a>:</td></tr>
<tr><th id="188">188</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI32X4Z256rmi" title='llvm::X86::VSHUFI32X4Z256rmi' data-ref="llvm::X86::VSHUFI32X4Z256rmi" data-ref-filename="llvm..X86..VSHUFI32X4Z256rmi">VSHUFI32X4Z256rmi</a>:</td></tr>
<tr><th id="189">189</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI32X4Z256rri" title='llvm::X86::VSHUFI32X4Z256rri' data-ref="llvm::X86::VSHUFI32X4Z256rri" data-ref-filename="llvm..X86..VSHUFI32X4Z256rri">VSHUFI32X4Z256rri</a>:</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI64X2Z256rmi" title='llvm::X86::VSHUFI64X2Z256rmi' data-ref="llvm::X86::VSHUFI64X2Z256rmi" data-ref-filename="llvm..X86..VSHUFI64X2Z256rmi">VSHUFI64X2Z256rmi</a>:</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI64X2Z256rri" title='llvm::X86::VSHUFI64X2Z256rri' data-ref="llvm::X86::VSHUFI64X2Z256rri" data-ref-filename="llvm..X86..VSHUFI64X2Z256rri">VSHUFI64X2Z256rri</a>: {</td></tr>
<tr><th id="192">192</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((NewOpc == X86::VPERM2F128rr || NewOpc == X86::VPERM2I128rr ||</td></tr>
<tr><th id="193">193</th><td>            NewOpc == X86::VPERM2F128rm || NewOpc == X86::VPERM2I128rm) &amp;&amp;</td></tr>
<tr><th id="194">194</th><td>           <q>"Unexpected new opcode!"</q>);</td></tr>
<tr><th id="195">195</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="21Imm" title='Imm' data-type='llvm::MachineOperand &amp;' data-ref="21Imm" data-ref-filename="21Imm">Imm</dfn> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="196">196</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="22ImmVal" title='ImmVal' data-type='int64_t' data-ref="22ImmVal" data-ref-filename="22ImmVal">ImmVal</dfn> = <a class="local col1 ref" href="#21Imm" title='Imm' data-ref="21Imm" data-ref-filename="21Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="197">197</th><td>    <i>// Set bit 5, move bit 1 to bit 4, copy bit 0.</i></td></tr>
<tr><th id="198">198</th><td>    <a class="local col1 ref" href="#21Imm" title='Imm' data-ref="21Imm" data-ref-filename="21Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0x20</var> | ((<a class="local col2 ref" href="#22ImmVal" title='ImmVal' data-ref="22ImmVal" data-ref-filename="22ImmVal">ImmVal</a> &amp; <var>2</var>) &lt;&lt; <var>3</var>) | (<a class="local col2 ref" href="#22ImmVal" title='ImmVal' data-ref="22ImmVal" data-ref-filename="22ImmVal">ImmVal</a> &amp; <var>1</var>));</td></tr>
<tr><th id="199">199</th><td>    <b>break</b>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPDZ128rri" title='llvm::X86::VRNDSCALEPDZ128rri' data-ref="llvm::X86::VRNDSCALEPDZ128rri" data-ref-filename="llvm..X86..VRNDSCALEPDZ128rri">VRNDSCALEPDZ128rri</a>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPDZ128rmi" title='llvm::X86::VRNDSCALEPDZ128rmi' data-ref="llvm::X86::VRNDSCALEPDZ128rmi" data-ref-filename="llvm..X86..VRNDSCALEPDZ128rmi">VRNDSCALEPDZ128rmi</a>:</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPSZ128rri" title='llvm::X86::VRNDSCALEPSZ128rri' data-ref="llvm::X86::VRNDSCALEPSZ128rri" data-ref-filename="llvm..X86..VRNDSCALEPSZ128rri">VRNDSCALEPSZ128rri</a>:</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPSZ128rmi" title='llvm::X86::VRNDSCALEPSZ128rmi' data-ref="llvm::X86::VRNDSCALEPSZ128rmi" data-ref-filename="llvm..X86..VRNDSCALEPSZ128rmi">VRNDSCALEPSZ128rmi</a>:</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPDZ256rri" title='llvm::X86::VRNDSCALEPDZ256rri' data-ref="llvm::X86::VRNDSCALEPDZ256rri" data-ref-filename="llvm..X86..VRNDSCALEPDZ256rri">VRNDSCALEPDZ256rri</a>:</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPDZ256rmi" title='llvm::X86::VRNDSCALEPDZ256rmi' data-ref="llvm::X86::VRNDSCALEPDZ256rmi" data-ref-filename="llvm..X86..VRNDSCALEPDZ256rmi">VRNDSCALEPDZ256rmi</a>:</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPSZ256rri" title='llvm::X86::VRNDSCALEPSZ256rri' data-ref="llvm::X86::VRNDSCALEPSZ256rri" data-ref-filename="llvm..X86..VRNDSCALEPSZ256rri">VRNDSCALEPSZ256rri</a>:</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALEPSZ256rmi" title='llvm::X86::VRNDSCALEPSZ256rmi' data-ref="llvm::X86::VRNDSCALEPSZ256rmi" data-ref-filename="llvm..X86..VRNDSCALEPSZ256rmi">VRNDSCALEPSZ256rmi</a>:</td></tr>
<tr><th id="209">209</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr" title='llvm::X86::VRNDSCALESDZr' data-ref="llvm::X86::VRNDSCALESDZr" data-ref-filename="llvm..X86..VRNDSCALESDZr">VRNDSCALESDZr</a>:</td></tr>
<tr><th id="210">210</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZm" title='llvm::X86::VRNDSCALESDZm' data-ref="llvm::X86::VRNDSCALESDZm" data-ref-filename="llvm..X86..VRNDSCALESDZm">VRNDSCALESDZm</a>:</td></tr>
<tr><th id="211">211</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr" title='llvm::X86::VRNDSCALESSZr' data-ref="llvm::X86::VRNDSCALESSZr" data-ref-filename="llvm..X86..VRNDSCALESSZr">VRNDSCALESSZr</a>:</td></tr>
<tr><th id="212">212</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZm" title='llvm::X86::VRNDSCALESSZm' data-ref="llvm::X86::VRNDSCALESSZm" data-ref-filename="llvm..X86..VRNDSCALESSZm">VRNDSCALESSZm</a>:</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr_Int" title='llvm::X86::VRNDSCALESDZr_Int' data-ref="llvm::X86::VRNDSCALESDZr_Int" data-ref-filename="llvm..X86..VRNDSCALESDZr_Int">VRNDSCALESDZr_Int</a>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZm_Int" title='llvm::X86::VRNDSCALESDZm_Int' data-ref="llvm::X86::VRNDSCALESDZm_Int" data-ref-filename="llvm..X86..VRNDSCALESDZm_Int">VRNDSCALESDZm_Int</a>:</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr_Int" title='llvm::X86::VRNDSCALESSZr_Int' data-ref="llvm::X86::VRNDSCALESSZr_Int" data-ref-filename="llvm..X86..VRNDSCALESSZr_Int">VRNDSCALESSZr_Int</a>:</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZm_Int" title='llvm::X86::VRNDSCALESSZm_Int' data-ref="llvm::X86::VRNDSCALESSZm_Int" data-ref-filename="llvm..X86..VRNDSCALESSZm_Int">VRNDSCALESSZm_Int</a>:</td></tr>
<tr><th id="217">217</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23Imm" title='Imm' data-type='const llvm::MachineOperand &amp;' data-ref="23Imm" data-ref-filename="23Imm">Imm</dfn> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>()-<var>1</var>);</td></tr>
<tr><th id="218">218</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="24ImmVal" title='ImmVal' data-type='int64_t' data-ref="24ImmVal" data-ref-filename="24ImmVal">ImmVal</dfn> = <a class="local col3 ref" href="#23Imm" title='Imm' data-ref="23Imm" data-ref-filename="23Imm">Imm</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="219">219</th><td>    <i>// Ensure that only bits 3:0 of the immediate are used.</i></td></tr>
<tr><th id="220">220</th><td>    <b>if</b> ((<a class="local col4 ref" href="#24ImmVal" title='ImmVal' data-ref="24ImmVal" data-ref-filename="24ImmVal">ImmVal</a> &amp; <var>0xf</var>) != <a class="local col4 ref" href="#24ImmVal" title='ImmVal' data-ref="24ImmVal" data-ref-filename="24ImmVal">ImmVal</a>)</td></tr>
<tr><th id="221">221</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="222">222</th><td>    <b>break</b>;</td></tr>
<tr><th id="223">223</th><td>  }</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="226">226</th><td>}</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i  data-doc="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">// For EVEX instructions that can be encoded using VEX encoding</i></td></tr>
<tr><th id="230">230</th><td><i  data-doc="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">// replace them by the VEX encoding in order to reduce size.</i></td></tr>
<tr><th id="231">231</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::EvexToVexInstPass" title='(anonymous namespace)::EvexToVexInstPass' data-ref="(anonymousnamespace)::EvexToVexInstPass" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass">EvexToVexInstPass</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE" title='(anonymous namespace)::EvexToVexInstPass::CompressEvexToVexImpl' data-type='bool (anonymous namespace)::EvexToVexInstPass::CompressEvexToVexImpl(llvm::MachineInstr &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_117EvexToVexInstPass21CompressEvexToVexImplERN4llvm12MachineInstrE">CompressEvexToVexImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI" data-ref-filename="25MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="232">232</th><td>  <i>// VEX format.</i></td></tr>
<tr><th id="233">233</th><td><i>  // # of bytes: 0,2,3  1      1      0,1   0,1,2,4  0,1</i></td></tr>
<tr><th id="234">234</th><td><i>  //  [Prefixes] [VEX]  OPCODE ModR/M [SIB] [DISP]  [IMM]</i></td></tr>
<tr><th id="235">235</th><td><i>  //</i></td></tr>
<tr><th id="236">236</th><td><i>  // EVEX format.</i></td></tr>
<tr><th id="237">237</th><td><i>  //  # of bytes: 4    1      1      1      4       / 1         1</i></td></tr>
<tr><th id="238">238</th><td><i>  //  [Prefixes]  EVEX Opcode ModR/M [SIB] [Disp32] / [Disp8*N] [Immediate]</i></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="26Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="26Desc" data-ref-filename="26Desc">Desc</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i>// Check for EVEX instructions only.</i></td></tr>
<tr><th id="243">243</th><td>  <b>if</b> ((<a class="local col6 ref" href="#26Desc" title='Desc' data-ref="26Desc" data-ref-filename="26Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask" data-ref-filename="llvm..X86II..EncodingMask">EncodingMask</a>) != <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX" data-ref-filename="llvm..X86II..EVEX">EVEX</a>)</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// Check for EVEX instructions with mask or broadcast as in these cases</i></td></tr>
<tr><th id="247">247</th><td><i>  // the EVEX prefix is needed in order to carry this information</i></td></tr>
<tr><th id="248">248</th><td><i>  // thus preventing the transformation to VEX encoding.</i></td></tr>
<tr><th id="249">249</th><td>  <b>if</b> (<a class="local col6 ref" href="#26Desc" title='Desc' data-ref="26Desc" data-ref-filename="26Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; (<span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K" data-ref-filename="llvm..X86II..EVEX_K">EVEX_K</a> | <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EVEX_B" title='llvm::X86II::EVEX_B' data-ref="llvm::X86II::EVEX_B" data-ref-filename="llvm..X86II..EVEX_B">EVEX_B</a>))</td></tr>
<tr><th id="250">250</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i>// Check for EVEX instructions with L2 set. These instructions are 512-bits</i></td></tr>
<tr><th id="253">253</th><td><i>  // and can't be converted to VEX.</i></td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (<a class="local col6 ref" href="#26Desc" title='Desc' data-ref="26Desc" data-ref-filename="26Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EVEX_L2" title='llvm::X86II::EVEX_L2' data-ref="llvm::X86II::EVEX_L2" data-ref-filename="llvm..X86II..EVEX_L2">EVEX_L2</a>)</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><u>#<span data-ppcond="257">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="258">258</th><td>  <i>// Make sure the tables are sorted.</i></td></tr>
<tr><th id="259">259</th><td>  <em>static</em> std::atomic&lt;<em>bool</em>&gt; TableChecked(<b>false</b>);</td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (!TableChecked.load(std::memory_order_relaxed)) {</td></tr>
<tr><th id="261">261</th><td>    assert(llvm::is_sorted(X86EvexToVex128CompressTable) &amp;&amp;</td></tr>
<tr><th id="262">262</th><td>           <q>"X86EvexToVex128CompressTable is not sorted!"</q>);</td></tr>
<tr><th id="263">263</th><td>    assert(llvm::is_sorted(X86EvexToVex256CompressTable) &amp;&amp;</td></tr>
<tr><th id="264">264</th><td>           <q>"X86EvexToVex256CompressTable is not sorted!"</q>);</td></tr>
<tr><th id="265">265</th><td>    TableChecked.store(<b>true</b>, std::memory_order_relaxed);</td></tr>
<tr><th id="266">266</th><td>  }</td></tr>
<tr><th id="267">267</th><td><u>#<span data-ppcond="257">endif</span></u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i>// Use the VEX.L bit to select the 128 or 256-bit table.</i></td></tr>
<tr><th id="270">270</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#X86EvexToVexCompressTableEntry" title='X86EvexToVexCompressTableEntry' data-ref="X86EvexToVexCompressTableEntry" data-ref-filename="X86EvexToVexCompressTableEntry">X86EvexToVexCompressTableEntry</a>&gt; <dfn class="local col7 decl" id="27Table" title='Table' data-type='ArrayRef&lt;X86EvexToVexCompressTableEntry&gt;' data-ref="27Table" data-ref-filename="27Table">Table</dfn> =</td></tr>
<tr><th id="271">271</th><td>    (<a class="local col6 ref" href="#26Desc" title='Desc' data-ref="26Desc" data-ref-filename="26Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::VEX_L" title='llvm::X86II::VEX_L' data-ref="llvm::X86II::VEX_L" data-ref-filename="llvm..X86II..VEX_L">VEX_L</a>) ? <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="ref" href="../../../../build/lib/Target/X86/X86GenEVEX2VEXTables.inc.html#X86EvexToVex256CompressTable" title='X86EvexToVex256CompressTable' data-ref="X86EvexToVex256CompressTable" data-ref-filename="X86EvexToVex256CompressTable">X86EvexToVex256CompressTable</a>)</td></tr>
<tr><th id="272">272</th><td>                                  : <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="ref" href="../../../../build/lib/Target/X86/X86GenEVEX2VEXTables.inc.html#X86EvexToVex128CompressTable" title='X86EvexToVex128CompressTable' data-ref="X86EvexToVex128CompressTable" data-ref-filename="X86EvexToVex128CompressTable">X86EvexToVex128CompressTable</a>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="28I" title='I' data-type='const X86EvexToVexCompressTableEntry *' data-ref="28I" data-ref-filename="28I">I</dfn> = <span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11lower_boundEOT_OT0_" title='llvm::lower_bound' data-ref="_ZN4llvm11lower_boundEOT_OT0_" data-ref-filename="_ZN4llvm11lower_boundEOT_OT0_">lower_bound</a>(<span class='refarg'><a class="local col7 ref" href="#27Table" title='Table' data-ref="27Table" data-ref-filename="27Table">Table</a></span>, <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (<a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a> == <a class="local col7 ref" href="#27Table" title='Table' data-ref="27Table" data-ref-filename="27Table">Table</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>() || <a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a>-&gt;<a class="tu ref field" href="#X86EvexToVexCompressTableEntry::EvexOpcode" title='X86EvexToVexCompressTableEntry::EvexOpcode' data-use='r' data-ref="X86EvexToVexCompressTableEntry::EvexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..EvexOpcode">EvexOpcode</a> != <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="276">276</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="29NewOpc" title='NewOpc' data-type='unsigned int' data-ref="29NewOpc" data-ref-filename="29NewOpc">NewOpc</dfn> = <a class="local col8 ref" href="#28I" title='I' data-ref="28I" data-ref-filename="28I">I</a>-&gt;<a class="tu ref field" href="#X86EvexToVexCompressTableEntry::VexOpcode" title='X86EvexToVexCompressTableEntry::VexOpcode' data-use='r' data-ref="X86EvexToVexCompressTableEntry::VexOpcode" data-ref-filename="X86EvexToVexCompressTableEntry..VexOpcode">VexOpcode</a>;</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE" title='usesExtendedRegister' data-use='c' data-ref="_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE" data-ref-filename="_ZL20usesExtendedRegisterRKN4llvm12MachineInstrE">usesExtendedRegister</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>))</td></tr>
<tr><th id="281">281</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE" title='performCustomAdjustments' data-use='c' data-ref="_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE" data-ref-filename="_ZL24performCustomAdjustmentsRN4llvm12MachineInstrEjPKNS_12X86SubtargetE">performCustomAdjustments</a>(<span class='refarg'><a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a></span>, <a class="local col9 ref" href="#29NewOpc" title='NewOpc' data-ref="29NewOpc" data-ref-filename="29NewOpc">NewOpc</a>, <a class="tu member field" href="#(anonymousnamespace)::EvexToVexInstPass::ST" title='(anonymous namespace)::EvexToVexInstPass::ST' data-use='r' data-ref="(anonymousnamespace)::EvexToVexInstPass::ST" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..ST">ST</a>))</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="tu member field" href="#(anonymousnamespace)::EvexToVexInstPass::TII" title='(anonymous namespace)::EvexToVexInstPass::TII' data-use='r' data-ref="(anonymousnamespace)::EvexToVexInstPass::TII" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#29NewOpc" title='NewOpc' data-ref="29NewOpc" data-ref-filename="29NewOpc">NewOpc</a>));</td></tr>
<tr><th id="287">287</th><td>  <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" title='llvm::MachineInstr::setAsmPrinterFlag' data-ref="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh" data-ref-filename="_ZN4llvm12MachineInstr17setAsmPrinterFlagEh">setAsmPrinterFlag</a>(<span class="namespace">X86::</span><a class="enum" href="X86InstrInfo.h.html#llvm::X86::AC_EVEX_2_VEX" title='llvm::X86::AC_EVEX_2_VEX' data-ref="llvm::X86::AC_EVEX_2_VEX" data-ref-filename="llvm..X86..AC_EVEX_2_VEX">AC_EVEX_2_VEX</a>);</td></tr>
<tr><th id="288">288</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="289">289</th><td>}</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeEvexToVexInstPassPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Compressing EVEX instrs to VEX encoding when possible&quot;, &quot;x86-evex-to-vex-compress&quot;, &amp;EvexToVexInstPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;EvexToVexInstPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeEvexToVexInstPassPassFlag; void llvm::initializeEvexToVexInstPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeEvexToVexInstPassPassFlag, initializeEvexToVexInstPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::EvexToVexInstPass" title='(anonymous namespace)::EvexToVexInstPass' data-ref="(anonymousnamespace)::EvexToVexInstPass" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass">EvexToVexInstPass</a>, <a class="macro" href="#56" title="&quot;x86-evex-to-vex-compress&quot;" data-ref="_M/EVEX2VEX_NAME">EVEX2VEX_NAME</a>, <a class="macro" href="#55" title="&quot;Compressing EVEX instrs to VEX encoding when possible&quot;" data-ref="_M/EVEX2VEX_DESC">EVEX2VEX_DESC</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm23createX86EvexToVexInstsEv" title='llvm::createX86EvexToVexInsts' data-ref="_ZN4llvm23createX86EvexToVexInstsEv" data-ref-filename="_ZN4llvm23createX86EvexToVexInstsEv">createX86EvexToVexInsts</dfn>() {</td></tr>
<tr><th id="294">294</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::EvexToVexInstPass" title='(anonymous namespace)::EvexToVexInstPass' data-ref="(anonymousnamespace)::EvexToVexInstPass" data-ref-filename="(anonymousnamespace)..EvexToVexInstPass">EvexToVexInstPass</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev" title='(anonymous namespace)::EvexToVexInstPass::EvexToVexInstPass' data-use='c' data-ref="_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_117EvexToVexInstPassC1Ev">(</a>);</td></tr>
<tr><th id="295">295</th><td>}</td></tr>
<tr><th id="296">296</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>