<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<!--Converted with LaTeX2HTML 98.1p1 release (March 2nd, 1998)
originally by Nikos Drakos (nikos@cbl.leeds.ac.uk), CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>Write accesses</TITLE>
<META NAME="description" CONTENT="Write accesses">
<META NAME="keywords" CONTENT="bustim">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
<LINK REL="STYLESHEET" HREF="bustim.css">
<LINK REL="next" HREF="node5.html">
<LINK REL="previous" HREF="node3.html">
<LINK REL="up" HREF="node2.html">
<LINK REL="next" HREF="node5.html">
</HEAD>
<BODY >
<!--Navigation Panel-->
<A NAME="tex2html58"
 HREF="node5.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next"
 SRC="/opt/TeX/lib/latex2html/icons.gif/next_motif.gif"></A> 
<A NAME="tex2html56"
 HREF="node2.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up"
 SRC="/opt/TeX/lib/latex2html/icons.gif/up_motif.gif"></A> 
<A NAME="tex2html50"
 HREF="node3.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous"
 SRC="/opt/TeX/lib/latex2html/icons.gif/previous_motif.gif"></A>   
<BR>
<B> Next:</B> <A NAME="tex2html59"
 HREF="node5.html">Interupt request cycles</A>
<B> Up:</B> <A NAME="tex2html57"
 HREF="node2.html">Timing of the accesses</A>
<B> Previous:</B> <A NAME="tex2html51"
 HREF="node3.html">Read accesses</A>
<BR>
<BR>
<!--End of Navigation Panel-->

<H2><A NAME="SECTION00022000000000000000">
Write accesses</A>
</H2>

<P>
Figure <A HREF="node3.html#rd-dev-tim"><IMG  ALIGN="BOTTOM" BORDER="1" ALT="[*]"
 SRC="/opt/TeX/lib/latex2html/icons.gif/cross_ref_motif.gif"></A> illustrates the read access graphically.

<P>
Since the RW signal is registered in the GAL to function as WROE, it
has to fulfill setup and hold times to the end of S1.

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_{rw}^+ + t_s[GAL] < T
\end{displaymath} -->


<I>t</I><SUB><I>rw</I></SUB><SUP>+</SUP> + <I>t</I><SUB><I>s</I></SUB>[<I>GAL</I>] &lt; <I>T</I>
</DIV>
<BR CLEAR="ALL">
<P></P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
\Rightarrow (60,50,40) = T > t_{chrl}^+ + 7.0 = (36,30,26)
\end{displaymath} -->


<IMG
 WIDTH="365" HEIGHT="33"
 SRC="img9.gif"
 ALT="\begin{displaymath}\Rightarrow (60,50,40) = T > t_{chrl}^+ + 7.0 = (36,30,26) \end{displaymath}">
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
As the RW signal is valid during the whole cycle, the hold time is
obviously obeyed.

<P>
We determine now, when the inner data bus DB is at latest stable. The
WROE is valid after the first CPU clock.

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_{wroe}^+ = T + t_pd(ck,o)[GAL] = T + 7.0
\end{displaymath} -->


<I>t</I><SUB><I>wroe</I></SUB><SUP>+</SUP> = <I>T</I> + <I>t</I><SUB><I>p</I></SUB><I>d</I>(<I>ck</I>,<I>o</I>)[<I>GAL</I>] = <I>T</I> + 7.0
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
At the data bus interface chip there are now 3 concurrent paths,
i.e. from the WROE enableing the output, from the WSEL switching to
input port (instead of internal register) and the propagation from
input to output port.

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<IMG
 WIDTH="321" HEIGHT="112"
 SRC="img10.gif"
 ALT="\begin{eqnarray*}t_{db}^+ = max \{ && t_{as}^+ + t_{pd}^+(s,o)[abt652], \\
&& t...
...^+(oe,o)[abt652],\\
&& t_{dat}^+ + t_{pd}^+(i,o)[abt652] \} \\
\end{eqnarray*}">
</DIV><P></P>
<BR CLEAR="ALL">
<P>
<BR>
<DIV ALIGN="CENTER"><A NAME="wr-dev-tim">&#160;</A><A NAME="358">&#160;</A>
<TABLE WIDTH="50%">
<CAPTION><STRONG>Figure:</STRONG>
Timing of a write access</CAPTION>
<TR><TD><IMG
 WIDTH="362" HEIGHT="448"
 SRC="img11.gif"
 ALT="\begin{figure}\begin{center}\makebox{\epsfysize=100mm \epsfbox{wr-dev-tim.eps}} \end{center} \end{figure}"></TD></TR>
</TABLE>
</DIV>
<BR>
<P>
With <IMG
 WIDTH="63" HEIGHT="34" ALIGN="MIDDLE" BORDER="0"
 SRC="img12.gif"
 ALT="$T \ge 40$">
the it follows that the last term determines the
maximum. Thus,

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_{db}^+ = 3/2 T + t_{clsa} - t_{dvsa} + 6.7
\end{displaymath} -->


<I>t</I><SUB><I>db</I></SUB><SUP>+</SUP> = 3/2 <I>T</I> + <I>t</I><SUB><I>clsa</I></SUB> - <I>t</I><SUB><I>dvsa</I></SUB> + 6.7
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
Now, we are ready to investigate the setup times at the activating
edge of /CS. For the addresses and the RW signal we get

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<IMG
 WIDTH="336" HEIGHT="84"
 SRC="img13.gif"
 ALT="\begin{eqnarray*}10 = t_{avcl} &<& t_{cs}^- - t_{adr}^+ = (63,52,41)\\
(10,0)= t_{wlcl} &<& t_{rasa} = (70,54,40)\\
\end{eqnarray*}">
</DIV><P></P>
<BR CLEAR="ALL">
<P>
Since the time, when the inner data bus DB is at latest stable is
determined by the propagation delay of the ABT652, this reduces the
minimum time span between data bus stable and activation of the /CS.

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
(0,-261) = t_{dvcl} < t_{dvsa} - t_{pd}^+(i,o)[abt652] =
t_{dvsa} - 6.7 = (8.3,3.3,1.3) 
\end{displaymath} -->


(0,-261) = <I>t</I><SUB><I>dvcl</I></SUB> &lt; <I>t</I><SUB><I>dvsa</I></SUB> - <I>t</I><SUB><I>pd</I></SUB><SUP>+</SUP>(<I>i</I>,<I>o</I>)[<I>abt</I>652] = 
<I>t</I><SUB><I>dvsa</I></SUB> - 6.7 = (8.3,3.3,1.3)
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
At the same time, the value of the data bus is stored in the internal
register of the ABT652. Therefore,

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<!-- MATH: \begin{displaymath}
t_s[abt652] < t_{dvsa} + t_{pd}^-(i,o)[GAL] \Leftrightarrow
(15,10,8) = t_{dvsa} > ... - 1.0
\end{displaymath} -->


<IMG
 WIDTH="527" HEIGHT="36"
 SRC="img14.gif"
 ALT="\begin{displaymath}t_s[abt652] < t_{dvsa} + t_{pd}^-(i,o)[GAL] \Leftrightarrow
(15,10,8) = t_{dvsa} > ... - 1.0 \end{displaymath}">
</DIV>
<BR CLEAR="ALL">
<P></P>

<P>
The hold time is again obviously fulfilled.

<P>
For the recognition of the activation of /DACK the same equation hold
as in the case of a read access.

<P>
At the end of the write access, addresses, the RW signal and data have
to be held stable until after the hold time of the busmaster devices,
i.e.

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<IMG
 WIDTH="293" HEIGHT="112"
 SRC="img15.gif"
 ALT="\begin{eqnarray*}(0,?) = t_{chai} &<& t_{snai} = (15,10,8)\\
0 = t_{chwh} &<& t_{snrn} = (15,10,10)\\
? = t_{chdi} &<& t_h(db)\\
\end{eqnarray*}">
</DIV><P></P>
<BR CLEAR="ALL">
<P>
With the disactivating edge of /CS the data bus interface is switched
to its internal register. This allows to hold the internal data bus
until the next CPU starts

<P>
<BR><P></P>
<DIV ALIGN="CENTER">
<IMG
 WIDTH="367" HEIGHT="112"
 SRC="img16.gif"
 ALT="\begin{eqnarray*}t_h(db) &=& min \{ t_{as}^- , t_{wroe}^- \}\\
&=& \{ T/2 + t_{...
...+ t_{pd}^-(ck,o)[GAL] \}\\
&=& T/2 + t_{clsa}^- = (32,25,20)\\
\end{eqnarray*}">
</DIV><P></P>
<BR CLEAR="ALL">
<P>
For the disableing of /DACK the same equation hold as in the case of a
read access.

<P>
<HR>
<!--Navigation Panel-->
<A NAME="tex2html58"
 HREF="node5.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next"
 SRC="/opt/TeX/lib/latex2html/icons.gif/next_motif.gif"></A> 
<A NAME="tex2html56"
 HREF="node2.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up"
 SRC="/opt/TeX/lib/latex2html/icons.gif/up_motif.gif"></A> 
<A NAME="tex2html50"
 HREF="node3.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous"
 SRC="/opt/TeX/lib/latex2html/icons.gif/previous_motif.gif"></A>   
<BR>
<B> Next:</B> <A NAME="tex2html59"
 HREF="node5.html">Interupt request cycles</A>
<B> Up:</B> <A NAME="tex2html57"
 HREF="node2.html">Timing of the accesses</A>
<B> Previous:</B> <A NAME="tex2html51"
 HREF="node3.html">Read accesses</A>
<!--End of Navigation Panel-->
<ADDRESS>
<I>Thomas Walle</I>
<BR><I>1999-05-18</I>
</ADDRESS>
</BODY>
</HTML>
