

================================================================
== Vivado HLS Report for 'top_net'
================================================================
* Date:           Mon May 13 18:06:53 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  486577|  486577|  486577|  486577|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+--------+--------+--------+--------+---------+
        |                          |               |     Latency     |     Interval    | Pipeline|
        |         Instance         |     Module    |   min  |   max  |   min  |   max  |   Type  |
        +--------------------------+---------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_212         |conv_1         |  174049|  174049|  174049|  174049|   none  |
        |grp_conv_2_fu_225         |conv_2         |  246401|  246401|  246401|  246401|   none  |
        |grp_conv_3_fu_235         |conv_3         |   48481|   48481|   48481|   48481|   none  |
        |grp_conv_4_fu_245         |conv_4         |   10417|   10417|   10417|   10417|   none  |
        |grp_conv_5_fu_255         |conv_5         |     881|     881|     881|     881|   none  |
        |grp_max_pool_2D_1_fu_265  |max_pool_2D_1  |    4706|    4706|    4706|    4706|   none  |
        |grp_max_pool_2D_fu_271    |max_pool_2D    |    1602|    1602|    1602|    1602|   none  |
        +--------------------------+---------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   18|   18|         2|          -|          -|     9|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |      175|     25|    4191|  10041|
|Memory           |       27|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    504|
|Register         |        -|      -|     199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      202|     25|    4454|  10638|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       72|     11|       4|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+------+------+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+------------------------+---------+-------+------+------+
    |grp_conv_1_fu_212         |conv_1                  |        1|      5|  1181|  1981|
    |grp_conv_2_fu_225         |conv_2                  |        8|      5|   532|  1644|
    |grp_conv_3_fu_235         |conv_3                  |      129|      5|   447|  1478|
    |grp_conv_4_fu_245         |conv_4                  |       33|      5|   450|  1155|
    |grp_conv_5_fu_255         |conv_5                  |        2|      5|   466|  1125|
    |grp_max_pool_2D_fu_271    |max_pool_2D             |        0|      0|   209|   812|
    |grp_max_pool_2D_1_fu_265  |max_pool_2D_1           |        0|      0|   216|   859|
    |top_net_AXILiteS_s_axi_U  |top_net_AXILiteS_s_axi  |        0|      0|   112|   168|
    |top_net_fcmp_32nsdEe_U41  |top_net_fcmp_32nsdEe    |        0|      0|    66|   239|
    |top_net_gmem_m_axi_U      |top_net_gmem_m_axi      |        2|      0|   512|   580|
    +--------------------------+------------------------+---------+-------+------+------+
    |Total                     |                        |      175|     25|  4191| 10041|
    +--------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+
    |c1_output_U  |top_net_c1_output  |       16|   0|   0|  4704|   32|     1|       150528|
    |c2_output_U  |top_net_c2_output  |        4|   0|   0|  1600|   32|     1|        51200|
    |c3_output_U  |top_net_c3_output  |        1|   0|   0|   120|   32|     1|         3840|
    |c4_output_U  |top_net_c4_output  |        1|   0|   0|    84|   32|     1|         2688|
    |c5_output_U  |top_net_c5_output  |        0|  64|   5|    10|   32|     1|          320|
    |p1_output_U  |top_net_p1_output  |        4|   0|   0|  1176|   32|     1|        37632|
    |p2_output_U  |top_net_p2_output  |        1|   0|   0|   400|   32|     1|        12800|
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                   |       27|  64|   5|  8094|  224|     7|       259008|
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_328_p2            |     +    |      0|  0|  13|           4|           1|
    |ap_block_state17_io    |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_317_p2   |   icmp   |      0|  0|   9|           4|           4|
    |max_index_1_fu_334_p3  |  select  |      0|  0|  32|           1|          32|
    |max_value_2_fu_341_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  88|          11|          70|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  117|         25|    1|         25|
    |ap_sig_ioackin_gmem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    9|          2|    1|          2|
    |c1_output_address0           |   15|          3|   13|         39|
    |c1_output_ce0                |   15|          3|    1|          3|
    |c1_output_ce1                |    9|          2|    1|          2|
    |c1_output_we0                |    9|          2|    1|          2|
    |c2_output_address0           |   15|          3|   11|         33|
    |c2_output_ce0                |   15|          3|    1|          3|
    |c2_output_ce1                |    9|          2|    1|          2|
    |c2_output_we0                |    9|          2|    1|          2|
    |c3_output_address0           |   15|          3|    7|         21|
    |c3_output_ce0                |   15|          3|    1|          3|
    |c3_output_we0                |    9|          2|    1|          2|
    |c4_output_address0           |   15|          3|    7|         21|
    |c4_output_ce0                |   15|          3|    1|          3|
    |c4_output_we0                |    9|          2|    1|          2|
    |c5_output_address0           |   21|          4|    4|         16|
    |c5_output_ce0                |   15|          3|    1|          3|
    |c5_output_we0                |    9|          2|    1|          2|
    |gmem_ARVALID                 |    9|          2|    1|          2|
    |gmem_RREADY                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |max_index_i_reg_178          |    9|          2|   32|         64|
    |max_index_reg_201            |    9|          2|    4|          8|
    |max_value1_i_reg_191         |    9|          2|   32|         64|
    |p1_output_address0           |   15|          3|   11|         33|
    |p1_output_ce0                |   15|          3|    1|          3|
    |p1_output_we0                |    9|          2|    1|          2|
    |p2_output_address0           |   15|          3|    9|         27|
    |p2_output_ce0                |   15|          3|    1|          3|
    |p2_output_we0                |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  504|        106|  154|        404|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  24|   0|   24|          0|
    |ap_reg_ioackin_gmem_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY             |   1|   0|    1|          0|
    |gmem_addr_reg_364                      |  30|   0|   32|          2|
    |grp_conv_1_fu_212_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_2_fu_225_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_3_fu_235_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_4_fu_245_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_5_fu_255_ap_start_reg         |   1|   0|    1|          0|
    |grp_max_pool_2D_1_fu_265_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2D_fu_271_ap_start_reg    |   1|   0|    1|          0|
    |i_reg_388                              |   4|   0|    4|          0|
    |in1_reg_354                            |  30|   0|   30|          0|
    |max_index_cast1_reg_375                |   4|   0|   32|         28|
    |max_index_i_reg_178                    |  32|   0|   32|          0|
    |max_index_reg_201                      |   4|   0|    4|          0|
    |max_value1_i_reg_191                   |  32|   0|   32|          0|
    |result3_reg_349                        |  30|   0|   30|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 199|   0|  229|         30|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    top_net   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    top_net   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    top_net   | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (!exitcond_i)
	19  / (exitcond_i)
18 --> 
	17  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%result_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result)"   --->   Operation 25 'read' 'result_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 26 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%result3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_read, i32 2, i32 31)"   --->   Operation 27 'partselect' 'result3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 28 'partselect' 'in1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%c1_output = alloca [4704 x float], align 16" [c_cnn/top.cpp:13]   --->   Operation 29 'alloca' 'c1_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%p1_output = alloca [1176 x float], align 16" [c_cnn/top.cpp:14]   --->   Operation 30 'alloca' 'p1_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%c2_output = alloca [1600 x float], align 16" [c_cnn/top.cpp:15]   --->   Operation 31 'alloca' 'c2_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%p2_output = alloca [400 x float], align 16" [c_cnn/top.cpp:16]   --->   Operation 32 'alloca' 'p2_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%c3_output = alloca [120 x float], align 16" [c_cnn/top.cpp:17]   --->   Operation 33 'alloca' 'c3_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%c4_output = alloca [84 x float], align 16" [c_cnn/top.cpp:18]   --->   Operation 34 'alloca' 'c4_output' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%c5_output = alloca [10 x float], align 16"   --->   Operation 35 'alloca' 'c5_output' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @conv.1(i32* %gmem, i30 %in1, [4704 x float]* %c1_output)"   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @conv.1(i32* %gmem, i30 %in1, [4704 x float]* %c1_output)"   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2D.1([4704 x float]* %c1_output, [1176 x float]* %p1_output) nounwind" [c_cnn/top.cpp:78]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2D.1([4704 x float]* %c1_output, [1176 x float]* %p1_output) nounwind" [c_cnn/top.cpp:78]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @conv.2([1176 x float]* %p1_output, [1600 x float]* %c2_output) nounwind"   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @conv.2([1176 x float]* %p1_output, [1600 x float]* %c2_output) nounwind"   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2D([1600 x float]* %c2_output, [400 x float]* %p2_output) nounwind" [c_cnn/top.cpp:81]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2D([1600 x float]* %c2_output, [400 x float]* %p2_output) nounwind" [c_cnn/top.cpp:81]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @conv.3([400 x float]* %p2_output, [120 x float]* %c3_output) nounwind"   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @conv.3([400 x float]* %p2_output, [120 x float]* %c3_output) nounwind"   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @conv.4([120 x float]* %c3_output, [84 x float]* %c4_output) nounwind"   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @conv.4([120 x float]* %c3_output, [84 x float]* %c4_output) nounwind"   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @conv.5([84 x float]* %c4_output, [10 x float]* %c5_output) nounwind"   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @conv.5([84 x float]* %c4_output, [10 x float]* %c5_output) nounwind"   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%c5_output_addr = getelementptr [10 x float]* %c5_output, i64 0, i64 0" [c_cnn/pool_core.cpp:81->c_cnn/top.cpp:87]   --->   Operation 50 'getelementptr' 'c5_output_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 51 [2/2] (2.32ns)   --->   "%max_value = load float* %c5_output_addr, align 16" [c_cnn/pool_core.cpp:84->c_cnn/top.cpp:87]   --->   Operation 51 'load' 'max_value' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = zext i30 %result3 to i64"   --->   Operation 52 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %tmp"   --->   Operation 53 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !64"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @top_net_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str120, [1 x i8]* @p_str120, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str120) nounwind" [c_cnn/top.cpp:7]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [5 x i8]* @p_str322, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [1 x i8]* @bundle, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str120, i32 0, i32 99999999, [1 x i8]* @bundle4, [6 x i8]* @p_str423, [1 x i8]* @p_str120, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str120) nounwind" [c_cnn/top.cpp:9]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/2] (2.32ns)   --->   "%max_value = load float* %c5_output_addr, align 16" [c_cnn/pool_core.cpp:84->c_cnn/top.cpp:87]   --->   Operation 60 'load' 'max_value' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 61 [1/1] (1.76ns)   --->   "br label %1" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 61 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 43.7>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%max_index_i = phi i32 [ 0, %0 ], [ %max_index_1, %._crit_edge.i ]"   --->   Operation 62 'phi' 'max_index_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%max_value1_i = phi float [ %max_value, %0 ], [ %max_value_2, %._crit_edge.i ]"   --->   Operation 63 'phi' 'max_value1_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%max_index = phi i4 [ 1, %0 ], [ %i, %._crit_edge.i ]"   --->   Operation 64 'phi' 'max_index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%max_index_cast1 = zext i4 %max_index to i32" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 65 'zext' 'max_index_cast1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (1.30ns)   --->   "%exitcond_i = icmp eq i4 %max_index, -6" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 66 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 67 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %find_index.exit, label %._crit_edge.i" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_i = zext i4 %max_index to i64" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 69 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%c5_output_addr_1 = getelementptr [10 x float]* %c5_output, i64 0, i64 %tmp_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 70 'getelementptr' 'c5_output_addr_1' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_17 : Operation 71 [2/2] (2.32ns)   --->   "%max_value_1 = load float* %c5_output_addr_1, align 4" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 71 'load' 'max_value_1' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 72 [1/1] (1.73ns)   --->   "%i = add i4 %max_index, 1" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 72 'add' 'i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 73 [1/1] (43.7ns)   --->   "%gmem_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 1)" [c_cnn/top.cpp:87]   --->   Operation 73 'writereq' 'gmem_addr_req' <Predicate = (exitcond_i)> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 9.80>
ST_18 : Operation 74 [1/2] (2.32ns)   --->   "%max_value_1 = load float* %c5_output_addr_1, align 4" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 74 'load' 'max_value_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 75 [1/1] (6.78ns)   --->   "%tmp_i_5 = fcmp ogt float %max_value_1, %max_value1_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 75 'fcmp' 'tmp_i_5' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 76 [1/1] (0.69ns)   --->   "%max_index_1 = select i1 %tmp_i_5, i32 %max_index_cast1, i32 %max_index_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 76 'select' 'max_index_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 77 [1/1] (0.69ns)   --->   "%max_value_2 = select i1 %tmp_i_5, float %max_value_1, float %max_value1_i" [c_cnn/pool_core.cpp:88->c_cnn/top.cpp:87]   --->   Operation 77 'select' 'max_value_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (0.00ns)   --->   "br label %1" [c_cnn/pool_core.cpp:87->c_cnn/top.cpp:87]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 17> <Delay = 43.7>
ST_19 : Operation 79 [1/1] (43.7ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %max_index_i, i4 -1)" [c_cnn/top.cpp:87]   --->   Operation 79 'write' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 43.7>
ST_20 : Operation 80 [5/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 80 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 43.7>
ST_21 : Operation 81 [4/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 81 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 43.7>
ST_22 : Operation 82 [3/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 82 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 43.7>
ST_23 : Operation 83 [2/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 83 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 43.7>
ST_24 : Operation 84 [1/5] (43.7ns)   --->   "%gmem_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)" [c_cnn/top.cpp:87]   --->   Operation 84 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 43.7> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [c_cnn/top.cpp:89]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c1_weight]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c1_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c2_weight]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c2_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c3_weight]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c3_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c4_weight]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c4_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c5_weight]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ c5_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_read      (read             ) [ 0000000000000000000000000]
in_read          (read             ) [ 0000000000000000000000000]
result3          (partselect       ) [ 0011111111111111100000000]
in1              (partselect       ) [ 0010000000000000000000000]
c1_output        (alloca           ) [ 0011100000000000000000000]
p1_output        (alloca           ) [ 0011111000000000000000000]
c2_output        (alloca           ) [ 0011111110000000000000000]
p2_output        (alloca           ) [ 0011111111100000000000000]
c3_output        (alloca           ) [ 0011111111111000000000000]
c4_output        (alloca           ) [ 0011111111111110000000000]
c5_output        (alloca           ) [ 0011111111111111111000000]
StgValue_37      (call             ) [ 0000000000000000000000000]
StgValue_39      (call             ) [ 0000000000000000000000000]
StgValue_41      (call             ) [ 0000000000000000000000000]
StgValue_43      (call             ) [ 0000000000000000000000000]
StgValue_45      (call             ) [ 0000000000000000000000000]
StgValue_47      (call             ) [ 0000000000000000000000000]
StgValue_49      (call             ) [ 0000000000000000000000000]
c5_output_addr   (getelementptr    ) [ 0000000000000000100000000]
tmp              (zext             ) [ 0000000000000000000000000]
gmem_addr        (getelementptr    ) [ 0000000000000000011111111]
StgValue_54      (specbitsmap      ) [ 0000000000000000000000000]
StgValue_55      (spectopmodule    ) [ 0000000000000000000000000]
StgValue_56      (specinterface    ) [ 0000000000000000000000000]
StgValue_57      (specinterface    ) [ 0000000000000000000000000]
StgValue_58      (specinterface    ) [ 0000000000000000000000000]
StgValue_59      (specinterface    ) [ 0000000000000000000000000]
max_value        (load             ) [ 0000000000000000111000000]
StgValue_61      (br               ) [ 0000000000000000111000000]
max_index_i      (phi              ) [ 0000000000000000011100000]
max_value1_i     (phi              ) [ 0000000000000000011000000]
max_index        (phi              ) [ 0000000000000000010000000]
max_index_cast1  (zext             ) [ 0000000000000000001000000]
exitcond_i       (icmp             ) [ 0000000000000000011000000]
StgValue_67      (speclooptripcount) [ 0000000000000000000000000]
StgValue_68      (br               ) [ 0000000000000000000000000]
tmp_i            (zext             ) [ 0000000000000000000000000]
c5_output_addr_1 (getelementptr    ) [ 0000000000000000001000000]
i                (add              ) [ 0000000000000000111000000]
gmem_addr_req    (writereq         ) [ 0000000000000000000000000]
max_value_1      (load             ) [ 0000000000000000000000000]
tmp_i_5          (fcmp             ) [ 0000000000000000000000000]
max_index_1      (select           ) [ 0000000000000000111000000]
max_value_2      (select           ) [ 0000000000000000111000000]
StgValue_78      (br               ) [ 0000000000000000111000000]
StgValue_79      (write            ) [ 0000000000000000000000000]
gmem_addr_resp   (writeresp        ) [ 0000000000000000000000000]
StgValue_85      (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1_weight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c1_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c2_weight">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c2_bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="c3_weight">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c3_bias">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c4_weight">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c4_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c4_bias">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c4_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c5_weight">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="c5_bias">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c5_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2D.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2D"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_net_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str423"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="c1_output_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c1_output/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p1_output_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p1_output/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c2_output_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c2_output/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p2_output_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p2_output/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c3_output_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c3_output/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="c4_output_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c4_output/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c5_output_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c5_output/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="result_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/17 gmem_addr_resp/20 "/>
</bind>
</comp>

<comp id="149" class="1004" name="StgValue_79_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2"/>
<pin id="152" dir="0" index="2" bw="32" slack="1"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/19 "/>
</bind>
</comp>

<comp id="158" class="1004" name="c5_output_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_output_addr/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value/15 max_value_1/17 "/>
</bind>
</comp>

<comp id="171" class="1004" name="c5_output_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c5_output_addr_1/17 "/>
</bind>
</comp>

<comp id="178" class="1005" name="max_index_i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_index_i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="max_index_i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_index_i/17 "/>
</bind>
</comp>

<comp id="191" class="1005" name="max_value1_i_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value1_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="max_value1_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value1_i/17 "/>
</bind>
</comp>

<comp id="201" class="1005" name="max_index_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_index (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="max_index_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="4" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_index/17 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_conv_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="30" slack="0"/>
<pin id="216" dir="0" index="3" bw="32" slack="0"/>
<pin id="217" dir="0" index="4" bw="32" slack="0"/>
<pin id="218" dir="0" index="5" bw="32" slack="0"/>
<pin id="219" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_conv_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="3" bw="32" slack="0"/>
<pin id="230" dir="0" index="4" bw="32" slack="0"/>
<pin id="231" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_conv_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="3" bw="32" slack="0"/>
<pin id="240" dir="0" index="4" bw="32" slack="0"/>
<pin id="241" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_conv_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="0" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="3" bw="32" slack="0"/>
<pin id="250" dir="0" index="4" bw="32" slack="0"/>
<pin id="251" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_46/11 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_conv_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="3" bw="32" slack="0"/>
<pin id="260" dir="0" index="4" bw="32" slack="0"/>
<pin id="261" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/13 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_max_pool_2D_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_max_pool_2D_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_i_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="1"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_i_5/18 "/>
</bind>
</comp>

<comp id="283" class="1004" name="result3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="30" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="3" slack="0"/>
<pin id="287" dir="0" index="3" bw="6" slack="0"/>
<pin id="288" dir="1" index="4" bw="30" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result3/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="in1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="30" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="0" index="2" bw="3" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="30" slack="15"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="307" class="1004" name="gmem_addr_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/16 "/>
</bind>
</comp>

<comp id="313" class="1004" name="max_index_cast1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_index_cast1/17 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_i_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/17 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/17 "/>
</bind>
</comp>

<comp id="328" class="1004" name="i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/17 "/>
</bind>
</comp>

<comp id="334" class="1004" name="max_index_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="0" index="2" bw="32" slack="1"/>
<pin id="338" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_index_1/18 "/>
</bind>
</comp>

<comp id="341" class="1004" name="max_value_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="1"/>
<pin id="345" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_2/18 "/>
</bind>
</comp>

<comp id="349" class="1005" name="result3_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="30" slack="15"/>
<pin id="351" dir="1" index="1" bw="30" slack="15"/>
</pin_list>
<bind>
<opset="result3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="in1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="30" slack="1"/>
<pin id="356" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="in1 "/>
</bind>
</comp>

<comp id="359" class="1005" name="c5_output_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="1"/>
<pin id="361" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_output_addr "/>
</bind>
</comp>

<comp id="364" class="1005" name="gmem_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="max_value_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

<comp id="375" class="1005" name="max_index_cast1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_index_cast1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="c5_output_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c5_output_addr_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="393" class="1005" name="max_index_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_index_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="max_value_2_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="92" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="94" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="96" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="98" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="157"><net_src comp="100" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="50" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="189"><net_src comp="178" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="200"><net_src comp="194" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="102" pin="1"/><net_sink comp="212" pin=3"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="232"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="165" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="191" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="130" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="136" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="303"><net_src comp="293" pin="4"/><net_sink comp="212" pin=2"/></net>

<net id="311"><net_src comp="0" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="205" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="205" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="86" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="205" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="332"><net_src comp="205" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="84" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="277" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="178" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="346"><net_src comp="277" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="165" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="191" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="283" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="357"><net_src comp="293" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="362"><net_src comp="158" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="367"><net_src comp="307" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="373"><net_src comp="165" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="378"><net_src comp="313" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="386"><net_src comp="171" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="391"><net_src comp="328" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="396"><net_src comp="334" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="401"><net_src comp="341" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {17 19 20 21 22 23 24 }
 - Input state : 
	Port: top_net : gmem | {1 2 }
	Port: top_net : in_r | {1 }
	Port: top_net : result | {1 }
	Port: top_net : c1_weight | {1 2 }
	Port: top_net : c1_bias | {1 2 }
	Port: top_net : c2_weight | {5 6 }
	Port: top_net : c2_bias | {5 6 }
	Port: top_net : c3_weight | {9 10 }
	Port: top_net : c3_bias | {9 10 }
	Port: top_net : c4_weight | {11 12 }
	Port: top_net : c4_bias | {11 12 }
	Port: top_net : c5_weight | {13 14 }
	Port: top_net : c5_bias | {13 14 }
  - Chain level:
	State 1
		StgValue_36 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		max_value : 1
	State 16
		gmem_addr : 1
	State 17
		max_index_cast1 : 1
		exitcond_i : 1
		StgValue_68 : 2
		tmp_i : 1
		c5_output_addr_1 : 2
		max_value_1 : 3
		i : 1
	State 18
		tmp_i_5 : 1
		max_index_1 : 2
		max_value_2 : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|          |     grp_conv_1_fu_212    |    5    |  8.845  |   712   |   1638  |
|          |     grp_conv_2_fu_225    |    5    |  10.614 |   609   |   1527  |
|          |     grp_conv_3_fu_235    |    5    |  12.383 |   544   |   1369  |
|   call   |     grp_conv_4_fu_245    |    5    | 14.1977 |   523   |   1048  |
|          |     grp_conv_5_fu_255    |    5    | 14.1977 |   496   |   1025  |
|          | grp_max_pool_2D_1_fu_265 |    0    |  7.4914 |   303   |   719   |
|          |  grp_max_pool_2D_fu_271  |    0    |  7.4914 |   282   |   675   |
|----------|--------------------------|---------|---------|---------|---------|
|   fcmp   |      tmp_i_5_fu_277      |    0    |    0    |    66   |   239   |
|----------|--------------------------|---------|---------|---------|---------|
|  select  |    max_index_1_fu_334    |    0    |    0    |    0    |    32   |
|          |    max_value_2_fu_341    |    0    |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|---------|
|    add   |         i_fu_328         |    0    |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|---------|
|   icmp   |     exitcond_i_fu_317    |    0    |    0    |    0    |    9    |
|----------|--------------------------|---------|---------|---------|---------|
|   read   |  result_read_read_fu_130 |    0    |    0    |    0    |    0    |
|          |    in_read_read_fu_136   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_142   |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   write  | StgValue_79_write_fu_149 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|partselect|      result3_fu_283      |    0    |    0    |    0    |    0    |
|          |        in1_fu_293        |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|          |        tmp_fu_304        |    0    |    0    |    0    |    0    |
|   zext   |  max_index_cast1_fu_313  |    0    |    0    |    0    |    0    |
|          |       tmp_i_fu_323       |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    25   | 75.2203 |   3535  |   8326  |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
| c1_bias |    0   |   32   |    3   |
|c1_output|   16   |    0   |    0   |
|c1_weight|    1   |    0   |    0   |
| c2_bias |    0   |   32   |    8   |
|c2_output|    4   |    0   |    0   |
|c2_weight|    8   |    0   |    0   |
| c3_bias |    1   |    0   |    0   |
|c3_output|    1   |    0   |    0   |
|c3_weight|   128  |    0   |    0   |
| c4_bias |    1   |    0   |    0   |
|c4_output|    1   |    0   |    0   |
|c4_weight|   32   |    0   |    0   |
| c5_bias |    0   |   32   |    5   |
|c5_output|    0   |   64   |    5   |
|c5_weight|    2   |    0   |    0   |
|p1_output|    4   |    0   |    0   |
|p2_output|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   200  |   160  |   21   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|c5_output_addr_1_reg_383|    4   |
| c5_output_addr_reg_359 |    4   |
|    gmem_addr_reg_364   |   32   |
|        i_reg_388       |    4   |
|       in1_reg_354      |   30   |
|   max_index_1_reg_393  |   32   |
| max_index_cast1_reg_375|   32   |
|   max_index_i_reg_178  |   32   |
|    max_index_reg_201   |    4   |
|  max_value1_i_reg_191  |   32   |
|   max_value_2_reg_398  |   32   |
|    max_value_reg_370   |   32   |
|     result3_reg_349    |   30   |
+------------------------+--------+
|          Total         |   300  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_165  |  p0  |   4  |   4  |   16   ||    21   |
|  max_index_i_reg_178 |  p0  |   2  |  32  |   64   ||    9    |
|   grp_conv_1_fu_212  |  p2  |   2  |  30  |   60   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   142  ||  7.1675 ||    39   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   25   |   75   |  3535  |  8326  |
|   Memory  |   200  |    -   |    -   |   160  |   21   |
|Multiplexer|    -   |    -   |    7   |    -   |   39   |
|  Register |    -   |    -   |    -   |   300  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   200  |   25   |   82   |  3995  |  8386  |
+-----------+--------+--------+--------+--------+--------+
