module register_file (
	A_1,
	A_2, 
	A_3, 
	WD3, 
	R15, 
	clk, 
	RD1, 
	RD2
); 

	input [3:0] A_1, A_2, A_3; 