

================================================================
== Vitis HLS Report for 'covariance_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Sat Mar  9 22:44:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      306|      306|  6.120 us|  6.120 us|  306|  306|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |      304|      304|        50|         17|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1276|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     378|    -|
|Register         |        -|     -|    1841|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1841|    1686|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_360_p2                 |         +|   0|  0|  13|           5|           1|
    |add_ln55_10_fu_784_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_11_fu_826_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_12_fu_858_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_13_fu_894_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_14_fu_926_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_15_fu_962_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln55_1_fu_452_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_2_fu_490_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_3_fu_522_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_4_fu_560_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_5_fu_598_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_6_fu_630_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_7_fu_662_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_8_fu_700_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_9_fu_746_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln55_fu_408_p2                 |         +|   0|  0|  71|          64|          64|
    |empty_24_fu_382_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_00001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_354_p2                |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage10_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1276|        1121|        1119|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  86|         18|    1|         18|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_2              |   9|          2|    5|         10|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |grp_fu_326_p0                     |  17|          4|   32|        128|
    |grp_fu_326_p1                     |  81|         17|   32|        544|
    |j_fu_96                           |   9|          2|    5|         10|
    |m_axi_gmem_ARADDR                 |  86|         18|   64|       1152|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 378|         81|  149|       1882|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |div_reg_1377                      |  32|   0|   32|          0|
    |empty_23_reg_1069                 |   4|   0|    4|          0|
    |gmem_addr_10_read_reg_1239        |  32|   0|   32|          0|
    |gmem_addr_10_reg_1141             |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_1250        |  32|   0|   32|          0|
    |gmem_addr_11_reg_1147             |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_1266        |  32|   0|   32|          0|
    |gmem_addr_12_reg_1158             |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_1277        |  32|   0|   32|          0|
    |gmem_addr_13_reg_1169             |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_1287        |  32|   0|   32|          0|
    |gmem_addr_14_reg_1190             |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_1292        |  32|   0|   32|          0|
    |gmem_addr_15_reg_1201             |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_1302        |  32|   0|   32|          0|
    |gmem_addr_16_reg_1217             |  64|   0|   64|          0|
    |gmem_addr_17_read_reg_1307        |  32|   0|   32|          0|
    |gmem_addr_17_reg_1228             |  64|   0|   64|          0|
    |gmem_addr_18_read_reg_1317        |  32|   0|   32|          0|
    |gmem_addr_18_reg_1244             |  64|   0|   64|          0|
    |gmem_addr_19_read_reg_1322        |  32|   0|   32|          0|
    |gmem_addr_19_reg_1255             |  64|   0|   64|          0|
    |gmem_addr_1_read_reg_1164         |  32|   0|   32|          0|
    |gmem_addr_1_reg_1088              |  64|   0|   64|          0|
    |gmem_addr_20_read_reg_1332        |  32|   0|   32|          0|
    |gmem_addr_20_reg_1271             |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_1185         |  32|   0|   32|          0|
    |gmem_addr_6_reg_1101              |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_1196         |  32|   0|   32|          0|
    |gmem_addr_7_reg_1113              |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_1212         |  32|   0|   32|          0|
    |gmem_addr_8_reg_1119              |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_1223         |  32|   0|   32|          0|
    |gmem_addr_9_reg_1130              |  64|   0|   64|          0|
    |gmem_addr_read_reg_1153           |  32|   0|   32|          0|
    |gmem_addr_reg_1081                |  64|   0|   64|          0|
    |icmp_ln50_reg_1065                |   1|   0|    1|          0|
    |icmp_ln50_reg_1065_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_96                           |   5|   0|    5|          0|
    |reg_335                           |  32|   0|   32|          0|
    |reg_340                           |  32|   0|   32|          0|
    |zext_ln55_1_cast_reg_1094         |   4|   0|    7|          3|
    |zext_ln55_2_cast_reg_1107         |   4|   0|    8|          4|
    |zext_ln55_4_cast_reg_1125         |   4|   0|    9|          5|
    |zext_ln55_5_cast_reg_1136         |   4|   0|    9|          5|
    |gmem_addr_reg_1081                |  64|  32|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1841|  32| 1858|         17|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_opcode  |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_224_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_din0    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_din1    |  out|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_dout0   |   in|   32|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|grp_fu_228_p_ce      |  out|    1|  ap_ctrl_hs|  covariance_Pipeline_VITIS_LOOP_50_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|mean                 |   in|   64|     ap_none|                                 mean|        scalar|
|data                 |   in|   64|     ap_none|                                 data|        scalar|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 17, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 53 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data"   --->   Operation 55 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mean_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mean"   --->   Operation 56 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_53_2"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j"   --->   Operation 59 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.87ns)   --->   "%icmp_ln50 = icmp_eq  i5 %j_2, i5 16" [covariance_no_taffo.c:50]   --->   Operation 62 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.09ns)   --->   "%add_ln50 = add i5 %j_2, i5 1" [covariance_no_taffo.c:50]   --->   Operation 64 'add' 'add_ln50' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %VITIS_LOOP_53_2.split, void %VITIS_LOOP_62_4.preheader.exitStub" [covariance_no_taffo.c:50]   --->   Operation 65 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_23 = trunc i5 %j_2"   --->   Operation 66 'trunc' 'empty_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %empty_23, i2 0"   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %tmp_2"   --->   Operation 68 'zext' 'p_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.81ns)   --->   "%empty_24 = add i64 %p_cast, i64 %mean_read"   --->   Operation 69 'add' 'empty_24' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_24, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 70 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i62 %trunc_ln1" [covariance_no_taffo.c:55]   --->   Operation 71 'sext' 'sext_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln55" [covariance_no_taffo.c:55]   --->   Operation 72 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.81ns)   --->   "%add_ln55 = add i64 %p_cast, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 73 'add' 'add_ln55' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 74 'partselect' 'trunc_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i62 %trunc_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 75 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 76 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.84ns)   --->   "%store_ln50 = store i5 %add_ln50, i5 %j" [covariance_no_taffo.c:50]   --->   Operation 77 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 78 [7/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 78 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 79 [6/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 79 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 80 [7/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 80 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln55_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i4.i2, i1 1, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 81 'bitconcatenate' 'zext_ln55_1_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 82 'zext' 'zext_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.81ns)   --->   "%add_ln55_1 = add i64 %zext_ln55, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 83 'add' 'add_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_1, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 84 'partselect' 'trunc_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i62 %trunc_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 85 'sext' 'sext_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 86 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 87 [5/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 87 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 88 [6/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 88 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 89 [7/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 89 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln55_2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i4.i2, i2 2, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 90 'bitconcatenate' 'zext_ln55_2_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i8 %zext_ln55_2_cast" [covariance_no_taffo.c:55]   --->   Operation 91 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.81ns)   --->   "%add_ln55_2 = add i64 %zext_ln55_1, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 92 'add' 'add_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln55_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_2, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 93 'partselect' 'trunc_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln55_3 = sext i62 %trunc_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 94 'sext' 'sext_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 95 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 96 [4/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 97 [5/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 97 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 98 [6/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 98 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 99 [7/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 99 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln55_17 = sext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 100 'sext' 'sext_ln55_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i8 %sext_ln55_17" [covariance_no_taffo.c:55]   --->   Operation 101 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.81ns)   --->   "%add_ln55_3 = add i64 %zext_ln55_2, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 102 'add' 'add_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln55_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_3, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 103 'partselect' 'trunc_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln55_4 = sext i62 %trunc_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 104 'sext' 'sext_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 105 'getelementptr' 'gmem_addr_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 106 [3/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [4/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 107 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 108 [5/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 108 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [6/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 109 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 110 [7/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 110 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln55_4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 4, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 111 'bitconcatenate' 'zext_ln55_4_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i9 %zext_ln55_4_cast" [covariance_no_taffo.c:55]   --->   Operation 112 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.81ns)   --->   "%add_ln55_4 = add i64 %zext_ln55_3, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 113 'add' 'add_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln55_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_4, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 114 'partselect' 'trunc_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln55_5 = sext i62 %trunc_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 115 'sext' 'sext_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 116 'getelementptr' 'gmem_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 117 [2/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 118 [3/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 118 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 119 [4/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 119 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 120 [5/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 120 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [6/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 121 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 122 [7/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 122 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln55_5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i4.i2, i3 5, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 123 'bitconcatenate' 'zext_ln55_5_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i9 %zext_ln55_5_cast" [covariance_no_taffo.c:55]   --->   Operation 124 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.81ns)   --->   "%add_ln55_5 = add i64 %zext_ln55_4, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 125 'add' 'add_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln55_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_5, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 126 'partselect' 'trunc_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln55_6 = sext i62 %trunc_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 127 'sext' 'sext_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 128 'getelementptr' 'gmem_addr_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 129 [1/7] (14.6ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:55]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 130 [2/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 130 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 131 [3/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 131 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 132 [4/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 132 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 133 [5/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 133 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 134 [6/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 134 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 135 [7/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 135 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln55_18 = sext i8 %zext_ln55_2_cast" [covariance_no_taffo.c:55]   --->   Operation 136 'sext' 'sext_ln55_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i9 %sext_ln55_18" [covariance_no_taffo.c:55]   --->   Operation 137 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.81ns)   --->   "%add_ln55_6 = add i64 %zext_ln55_5, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 138 'add' 'add_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln55_8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_6, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 139 'partselect' 'trunc_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln55_7 = sext i62 %trunc_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 140 'sext' 'sext_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 141 'getelementptr' 'gmem_addr_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 142 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [covariance_no_taffo.c:55]   --->   Operation 142 'read' 'gmem_addr_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [1/7] (14.6ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [covariance_no_taffo.c:55]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 144 [2/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 144 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 145 [3/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 145 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 146 [4/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 146 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 147 [5/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 147 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 148 [6/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 148 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 149 [7/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 149 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln55_19 = sext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 150 'sext' 'sext_ln55_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i9 %sext_ln55_19" [covariance_no_taffo.c:55]   --->   Operation 151 'zext' 'zext_ln55_6' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (1.81ns)   --->   "%add_ln55_7 = add i64 %zext_ln55_6, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 152 'add' 'add_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln55_9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_7, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 153 'partselect' 'trunc_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln55_8 = sext i62 %trunc_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 154 'sext' 'sext_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 155 'getelementptr' 'gmem_addr_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 156 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [covariance_no_taffo.c:55]   --->   Operation 156 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 157 [1/7] (14.6ns)   --->   "%gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_6, i32 1" [covariance_no_taffo.c:55]   --->   Operation 157 'readreq' 'gmem_load_5_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 158 [2/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 158 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 159 [3/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 159 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 160 [4/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 160 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 161 [5/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 161 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 162 [6/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 162 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 163 [7/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 163 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln55_8_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 8, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 164 'bitconcatenate' 'zext_ln55_8_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i10 %zext_ln55_8_cast" [covariance_no_taffo.c:55]   --->   Operation 165 'zext' 'zext_ln55_7' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (1.81ns)   --->   "%add_ln55_8 = add i64 %zext_ln55_7, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 166 'add' 'add_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln55_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_8, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 167 'partselect' 'trunc_ln55_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln55_9 = sext i62 %trunc_ln55_s" [covariance_no_taffo.c:55]   --->   Operation 168 'sext' 'sext_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr_13 = getelementptr i32 %gmem, i64 %sext_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 169 'getelementptr' 'gmem_addr_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %gmem_addr_read" [covariance_no_taffo.c:55]   --->   Operation 170 'bitcast' 'bitcast_ln55' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %gmem_addr_1_read" [covariance_no_taffo.c:55]   --->   Operation 171 'bitcast' 'bitcast_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 172 [2/2] (13.6ns)   --->   "%add6 = fadd i32 %bitcast_ln55, i32 %bitcast_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 172 'fadd' 'add6' <Predicate = (!icmp_ln50)> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (14.6ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_6" [covariance_no_taffo.c:55]   --->   Operation 173 'read' 'gmem_addr_6_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 174 [1/7] (14.6ns)   --->   "%gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_7, i32 1" [covariance_no_taffo.c:55]   --->   Operation 174 'readreq' 'gmem_load_6_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 175 [2/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 175 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 176 [3/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 176 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 177 [4/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 177 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 178 [5/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 178 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 179 [6/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 179 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 180 [7/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 180 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln55_9_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 9, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 181 'bitconcatenate' 'zext_ln55_9_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln55_8 = zext i10 %zext_ln55_9_cast" [covariance_no_taffo.c:55]   --->   Operation 182 'zext' 'zext_ln55_8' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (1.81ns)   --->   "%add_ln55_9 = add i64 %zext_ln55_8, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 183 'add' 'add_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln55_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_9, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 184 'partselect' 'trunc_ln55_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln55_10 = sext i62 %trunc_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 185 'sext' 'sext_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr_14 = getelementptr i32 %gmem, i64 %sext_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 186 'getelementptr' 'gmem_addr_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 14.6>
ST_12 : Operation 187 [1/2] (13.1ns)   --->   "%add6 = fadd i32 %bitcast_ln55, i32 %bitcast_ln55_1" [covariance_no_taffo.c:55]   --->   Operation 187 'fadd' 'add6' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [1/1] (14.6ns)   --->   "%gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_7" [covariance_no_taffo.c:55]   --->   Operation 188 'read' 'gmem_addr_7_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 189 [1/7] (14.6ns)   --->   "%gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_8, i32 1" [covariance_no_taffo.c:55]   --->   Operation 189 'readreq' 'gmem_load_7_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 190 [2/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 190 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 191 [3/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 191 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 192 [4/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 192 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 193 [5/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 193 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 194 [6/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 194 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 195 [7/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 195 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln55_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 10, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 196 'bitconcatenate' 'zext_ln55_10_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln55_9 = zext i10 %zext_ln55_10_cast" [covariance_no_taffo.c:55]   --->   Operation 197 'zext' 'zext_ln55_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (1.81ns)   --->   "%add_ln55_10 = add i64 %zext_ln55_9, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 198 'add' 'add_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln55_10 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_10, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 199 'partselect' 'trunc_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln55_11 = sext i62 %trunc_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 200 'sext' 'sext_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%gmem_addr_15 = getelementptr i32 %gmem, i64 %sext_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 201 'getelementptr' 'gmem_addr_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 14.6>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%bitcast_ln55_2 = bitcast i32 %gmem_addr_6_read" [covariance_no_taffo.c:55]   --->   Operation 202 'bitcast' 'bitcast_ln55_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 203 [2/2] (13.6ns)   --->   "%add6_1 = fadd i32 %add6, i32 %bitcast_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 203 'fadd' 'add6_1' <Predicate = (!icmp_ln50)> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (14.6ns)   --->   "%gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_8" [covariance_no_taffo.c:55]   --->   Operation 204 'read' 'gmem_addr_8_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 205 [1/7] (14.6ns)   --->   "%gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_9, i32 1" [covariance_no_taffo.c:55]   --->   Operation 205 'readreq' 'gmem_load_8_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 206 [2/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 206 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 207 [3/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 207 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 208 [4/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 208 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 209 [5/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 209 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 210 [6/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 210 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 211 [7/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 211 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln55_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 11, i4 %empty_23, i2 0" [covariance_no_taffo.c:55]   --->   Operation 212 'bitconcatenate' 'zext_ln55_11_cast' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln55_10 = zext i10 %zext_ln55_11_cast" [covariance_no_taffo.c:55]   --->   Operation 213 'zext' 'zext_ln55_10' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (1.81ns)   --->   "%add_ln55_11 = add i64 %zext_ln55_10, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 214 'add' 'add_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln55_11 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_11, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 215 'partselect' 'trunc_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln55_12 = sext i62 %trunc_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 216 'sext' 'sext_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%gmem_addr_16 = getelementptr i32 %gmem, i64 %sext_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 217 'getelementptr' 'gmem_addr_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 218 [1/2] (13.1ns)   --->   "%add6_1 = fadd i32 %add6, i32 %bitcast_ln55_2" [covariance_no_taffo.c:55]   --->   Operation 218 'fadd' 'add6_1' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [1/1] (14.6ns)   --->   "%gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_9" [covariance_no_taffo.c:55]   --->   Operation 219 'read' 'gmem_addr_9_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 220 [1/7] (14.6ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_10, i32 1" [covariance_no_taffo.c:55]   --->   Operation 220 'readreq' 'gmem_load_9_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 221 [2/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 221 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 222 [3/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 222 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 223 [4/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 223 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 224 [5/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 224 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 225 [6/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 225 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 226 [7/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 226 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln55_20 = sext i9 %zext_ln55_4_cast" [covariance_no_taffo.c:55]   --->   Operation 227 'sext' 'sext_ln55_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln55_11 = zext i10 %sext_ln55_20" [covariance_no_taffo.c:55]   --->   Operation 228 'zext' 'zext_ln55_11' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.81ns)   --->   "%add_ln55_12 = add i64 %zext_ln55_11, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 229 'add' 'add_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln55_12 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_12, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 230 'partselect' 'trunc_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln55_13 = sext i62 %trunc_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 231 'sext' 'sext_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 232 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%bitcast_ln55_3 = bitcast i32 %gmem_addr_7_read" [covariance_no_taffo.c:55]   --->   Operation 233 'bitcast' 'bitcast_ln55_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 234 [2/2] (13.6ns)   --->   "%add6_2 = fadd i32 %add6_1, i32 %bitcast_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 234 'fadd' 'add6_2' <Predicate = (!icmp_ln50)> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (14.6ns)   --->   "%gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_10" [covariance_no_taffo.c:55]   --->   Operation 235 'read' 'gmem_addr_10_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 236 [1/7] (14.6ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_11, i32 1" [covariance_no_taffo.c:55]   --->   Operation 236 'readreq' 'gmem_load_10_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 237 [2/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 237 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 238 [3/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 238 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 239 [4/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 239 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 240 [5/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 240 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 241 [6/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 241 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [7/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 242 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln55_21 = sext i9 %zext_ln55_5_cast" [covariance_no_taffo.c:55]   --->   Operation 243 'sext' 'sext_ln55_21' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln55_12 = zext i10 %sext_ln55_21" [covariance_no_taffo.c:55]   --->   Operation 244 'zext' 'zext_ln55_12' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (1.81ns)   --->   "%add_ln55_13 = add i64 %zext_ln55_12, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 245 'add' 'add_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln55_13 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_13, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 246 'partselect' 'trunc_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln55_14 = sext i62 %trunc_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 247 'sext' 'sext_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%gmem_addr_18 = getelementptr i32 %gmem, i64 %sext_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 248 'getelementptr' 'gmem_addr_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 249 [1/2] (13.1ns)   --->   "%add6_2 = fadd i32 %add6_1, i32 %bitcast_ln55_3" [covariance_no_taffo.c:55]   --->   Operation 249 'fadd' 'add6_2' <Predicate = (!icmp_ln50)> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (14.6ns)   --->   "%gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_11" [covariance_no_taffo.c:55]   --->   Operation 250 'read' 'gmem_addr_11_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 251 [1/7] (14.6ns)   --->   "%gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_12, i32 1" [covariance_no_taffo.c:55]   --->   Operation 251 'readreq' 'gmem_load_11_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 252 [2/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 252 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 253 [3/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 253 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 254 [4/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 254 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 255 [5/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 255 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 256 [6/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 256 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 257 [7/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 257 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln55_22 = sext i8 %zext_ln55_2_cast" [covariance_no_taffo.c:55]   --->   Operation 258 'sext' 'sext_ln55_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln55_13 = zext i10 %sext_ln55_22" [covariance_no_taffo.c:55]   --->   Operation 259 'zext' 'zext_ln55_13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 260 [1/1] (1.81ns)   --->   "%add_ln55_14 = add i64 %zext_ln55_13, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 260 'add' 'add_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln55_14 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_14, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 261 'partselect' 'trunc_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln55_15 = sext i62 %trunc_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 262 'sext' 'sext_ln55_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_16 : Operation 263 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 263 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln55_4 = bitcast i32 %gmem_addr_8_read" [covariance_no_taffo.c:55]   --->   Operation 264 'bitcast' 'bitcast_ln55_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 265 [2/2] (13.6ns)   --->   "%add6_3 = fadd i32 %add6_2, i32 %bitcast_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 265 'fadd' 'add6_3' <Predicate = (!icmp_ln50)> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [1/1] (14.6ns)   --->   "%gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_12" [covariance_no_taffo.c:55]   --->   Operation 266 'read' 'gmem_addr_12_read' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 267 [1/7] (14.6ns)   --->   "%gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_13, i32 1" [covariance_no_taffo.c:55]   --->   Operation 267 'readreq' 'gmem_load_12_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 268 [2/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 268 'readreq' 'gmem_load_13_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 269 [3/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 269 'readreq' 'gmem_load_14_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 270 [4/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 270 'readreq' 'gmem_load_15_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 271 [5/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 271 'readreq' 'gmem_load_16_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 272 [6/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 272 'readreq' 'gmem_load_17_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 273 [7/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 273 'readreq' 'gmem_load_18_req' <Predicate = (!icmp_ln50)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln55_23 = sext i7 %zext_ln55_1_cast" [covariance_no_taffo.c:55]   --->   Operation 274 'sext' 'sext_ln55_23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln55_14 = zext i10 %sext_ln55_23" [covariance_no_taffo.c:55]   --->   Operation 275 'zext' 'zext_ln55_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 276 [1/1] (1.81ns)   --->   "%add_ln55_15 = add i64 %zext_ln55_14, i64 %data_read" [covariance_no_taffo.c:55]   --->   Operation 276 'add' 'add_ln55_15' <Predicate = (!icmp_ln50)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln55_15 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln55_15, i32 2, i32 63" [covariance_no_taffo.c:55]   --->   Operation 277 'partselect' 'trunc_ln55_15' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln55_16 = sext i62 %trunc_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 278 'sext' 'sext_ln55_16' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln55_16" [covariance_no_taffo.c:55]   --->   Operation 279 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 280 [1/2] (13.1ns)   --->   "%add6_3 = fadd i32 %add6_2, i32 %bitcast_ln55_4" [covariance_no_taffo.c:55]   --->   Operation 280 'fadd' 'add6_3' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (14.6ns)   --->   "%gmem_addr_13_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_13" [covariance_no_taffo.c:55]   --->   Operation 281 'read' 'gmem_addr_13_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 282 [1/7] (14.6ns)   --->   "%gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_14, i32 1" [covariance_no_taffo.c:55]   --->   Operation 282 'readreq' 'gmem_load_13_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 283 [2/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 283 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 284 [3/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 284 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 285 [4/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 285 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 286 [5/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 286 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 287 [6/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 287 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 288 [7/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 288 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%bitcast_ln55_5 = bitcast i32 %gmem_addr_9_read" [covariance_no_taffo.c:55]   --->   Operation 289 'bitcast' 'bitcast_ln55_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 290 [2/2] (13.6ns)   --->   "%add6_4 = fadd i32 %add6_3, i32 %bitcast_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 290 'fadd' 'add6_4' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 291 [1/1] (14.6ns)   --->   "%gmem_addr_14_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_14" [covariance_no_taffo.c:55]   --->   Operation 291 'read' 'gmem_addr_14_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 292 [1/7] (14.6ns)   --->   "%gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_15, i32 1" [covariance_no_taffo.c:55]   --->   Operation 292 'readreq' 'gmem_load_14_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 293 [2/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 293 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 294 [3/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 294 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 295 [4/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 295 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 296 [5/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 296 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 297 [6/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 297 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 298 [1/2] (13.1ns)   --->   "%add6_4 = fadd i32 %add6_3, i32 %bitcast_ln55_5" [covariance_no_taffo.c:55]   --->   Operation 298 'fadd' 'add6_4' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 299 [1/1] (14.6ns)   --->   "%gmem_addr_15_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_15" [covariance_no_taffo.c:55]   --->   Operation 299 'read' 'gmem_addr_15_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 300 [1/7] (14.6ns)   --->   "%gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_16, i32 1" [covariance_no_taffo.c:55]   --->   Operation 300 'readreq' 'gmem_load_15_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 301 [2/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 301 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 302 [3/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 302 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 303 [4/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 303 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 304 [5/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 304 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln55_6 = bitcast i32 %gmem_addr_10_read" [covariance_no_taffo.c:55]   --->   Operation 305 'bitcast' 'bitcast_ln55_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [2/2] (13.6ns)   --->   "%add6_5 = fadd i32 %add6_4, i32 %bitcast_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 306 'fadd' 'add6_5' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (14.6ns)   --->   "%gmem_addr_16_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_16" [covariance_no_taffo.c:55]   --->   Operation 307 'read' 'gmem_addr_16_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 308 [1/7] (14.6ns)   --->   "%gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_17, i32 1" [covariance_no_taffo.c:55]   --->   Operation 308 'readreq' 'gmem_load_16_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 309 [2/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 309 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 310 [3/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 310 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 311 [4/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 311 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 14.6>
ST_22 : Operation 312 [1/2] (13.1ns)   --->   "%add6_5 = fadd i32 %add6_4, i32 %bitcast_ln55_6" [covariance_no_taffo.c:55]   --->   Operation 312 'fadd' 'add6_5' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 313 [1/1] (14.6ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_17" [covariance_no_taffo.c:55]   --->   Operation 313 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 314 [1/7] (14.6ns)   --->   "%gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_18, i32 1" [covariance_no_taffo.c:55]   --->   Operation 314 'readreq' 'gmem_load_17_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 315 [2/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 315 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 316 [3/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 316 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 14.6>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln55_7 = bitcast i32 %gmem_addr_11_read" [covariance_no_taffo.c:55]   --->   Operation 317 'bitcast' 'bitcast_ln55_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [2/2] (13.6ns)   --->   "%add6_6 = fadd i32 %add6_5, i32 %bitcast_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 318 'fadd' 'add6_6' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 319 [1/1] (14.6ns)   --->   "%gmem_addr_18_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_18" [covariance_no_taffo.c:55]   --->   Operation 319 'read' 'gmem_addr_18_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 320 [1/7] (14.6ns)   --->   "%gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_19, i32 1" [covariance_no_taffo.c:55]   --->   Operation 320 'readreq' 'gmem_load_18_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 321 [2/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 321 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 14.6>
ST_24 : Operation 322 [1/2] (13.1ns)   --->   "%add6_6 = fadd i32 %add6_5, i32 %bitcast_ln55_7" [covariance_no_taffo.c:55]   --->   Operation 322 'fadd' 'add6_6' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 323 [1/1] (14.6ns)   --->   "%gmem_addr_19_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_19" [covariance_no_taffo.c:55]   --->   Operation 323 'read' 'gmem_addr_19_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 324 [1/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_20, i32 1" [covariance_no_taffo.c:55]   --->   Operation 324 'readreq' 'gmem_load_19_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 14.6>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln55_8 = bitcast i32 %gmem_addr_12_read" [covariance_no_taffo.c:55]   --->   Operation 325 'bitcast' 'bitcast_ln55_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [2/2] (13.6ns)   --->   "%add6_7 = fadd i32 %add6_6, i32 %bitcast_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 326 'fadd' 'add6_7' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (14.6ns)   --->   "%gmem_addr_20_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_20" [covariance_no_taffo.c:55]   --->   Operation 327 'read' 'gmem_addr_20_read' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 328 [1/2] (13.1ns)   --->   "%add6_7 = fadd i32 %add6_6, i32 %bitcast_ln55_8" [covariance_no_taffo.c:55]   --->   Operation 328 'fadd' 'add6_7' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 13.6>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln55_9 = bitcast i32 %gmem_addr_13_read" [covariance_no_taffo.c:55]   --->   Operation 329 'bitcast' 'bitcast_ln55_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [2/2] (13.6ns)   --->   "%add6_8 = fadd i32 %add6_7, i32 %bitcast_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 330 'fadd' 'add6_8' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 331 [1/2] (13.1ns)   --->   "%add6_8 = fadd i32 %add6_7, i32 %bitcast_ln55_9" [covariance_no_taffo.c:55]   --->   Operation 331 'fadd' 'add6_8' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 13.6>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln55_10 = bitcast i32 %gmem_addr_14_read" [covariance_no_taffo.c:55]   --->   Operation 332 'bitcast' 'bitcast_ln55_10' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [2/2] (13.6ns)   --->   "%add6_9 = fadd i32 %add6_8, i32 %bitcast_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 333 'fadd' 'add6_9' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 334 [1/2] (13.1ns)   --->   "%add6_9 = fadd i32 %add6_8, i32 %bitcast_ln55_10" [covariance_no_taffo.c:55]   --->   Operation 334 'fadd' 'add6_9' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 13.6>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln55_11 = bitcast i32 %gmem_addr_15_read" [covariance_no_taffo.c:55]   --->   Operation 335 'bitcast' 'bitcast_ln55_11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 336 [2/2] (13.6ns)   --->   "%add6_s = fadd i32 %add6_9, i32 %bitcast_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 336 'fadd' 'add6_s' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 337 [1/2] (13.1ns)   --->   "%add6_s = fadd i32 %add6_9, i32 %bitcast_ln55_11" [covariance_no_taffo.c:55]   --->   Operation 337 'fadd' 'add6_s' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 13.6>
ST_33 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln55_12 = bitcast i32 %gmem_addr_16_read" [covariance_no_taffo.c:55]   --->   Operation 338 'bitcast' 'bitcast_ln55_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 339 [2/2] (13.6ns)   --->   "%add6_10 = fadd i32 %add6_s, i32 %bitcast_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 339 'fadd' 'add6_10' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 365 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 340 [1/2] (13.1ns)   --->   "%add6_10 = fadd i32 %add6_s, i32 %bitcast_ln55_12" [covariance_no_taffo.c:55]   --->   Operation 340 'fadd' 'add6_10' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 13.6>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln55_13 = bitcast i32 %gmem_addr_17_read" [covariance_no_taffo.c:55]   --->   Operation 341 'bitcast' 'bitcast_ln55_13' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 342 [2/2] (13.6ns)   --->   "%add6_11 = fadd i32 %add6_10, i32 %bitcast_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 342 'fadd' 'add6_11' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 343 [1/2] (13.1ns)   --->   "%add6_11 = fadd i32 %add6_10, i32 %bitcast_ln55_13" [covariance_no_taffo.c:55]   --->   Operation 343 'fadd' 'add6_11' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 13.6>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln55_14 = bitcast i32 %gmem_addr_18_read" [covariance_no_taffo.c:55]   --->   Operation 344 'bitcast' 'bitcast_ln55_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 345 [2/2] (13.6ns)   --->   "%add6_12 = fadd i32 %add6_11, i32 %bitcast_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 345 'fadd' 'add6_12' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 346 [1/2] (13.1ns)   --->   "%add6_12 = fadd i32 %add6_11, i32 %bitcast_ln55_14" [covariance_no_taffo.c:55]   --->   Operation 346 'fadd' 'add6_12' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 13.6>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln55_15 = bitcast i32 %gmem_addr_19_read" [covariance_no_taffo.c:55]   --->   Operation 347 'bitcast' 'bitcast_ln55_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [2/2] (13.6ns)   --->   "%add6_13 = fadd i32 %add6_12, i32 %bitcast_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 348 'fadd' 'add6_13' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 349 [1/2] (13.1ns)   --->   "%add6_13 = fadd i32 %add6_12, i32 %bitcast_ln55_15" [covariance_no_taffo.c:55]   --->   Operation 349 'fadd' 'add6_13' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 13.6>
ST_41 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln55_16 = bitcast i32 %gmem_addr_20_read" [covariance_no_taffo.c:55]   --->   Operation 350 'bitcast' 'bitcast_ln55_16' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 351 [2/2] (13.6ns)   --->   "%add6_14 = fadd i32 %add6_13, i32 %bitcast_ln55_16" [covariance_no_taffo.c:55]   --->   Operation 351 'fadd' 'add6_14' <Predicate = true> <Delay = 13.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 352 [1/2] (13.1ns)   --->   "%add6_14 = fadd i32 %add6_13, i32 %bitcast_ln55_16" [covariance_no_taffo.c:55]   --->   Operation 352 'fadd' 'add6_14' <Predicate = true> <Delay = 13.1> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 13.1> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.46>
ST_43 : Operation 353 [2/2] (8.46ns)   --->   "%div = fmul i32 %add6_14, i32 0.0625" [covariance_no_taffo.c:57]   --->   Operation 353 'fmul' 'div' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 14.6>
ST_44 : Operation 354 [1/2] (8.46ns)   --->   "%div = fmul i32 %add6_14, i32 0.0625" [covariance_no_taffo.c:57]   --->   Operation 354 'fmul' 'div' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 355 [1/1] (14.6ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [covariance_no_taffo.c:57]   --->   Operation 355 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 14.6>
ST_45 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %div" [covariance_no_taffo.c:57]   --->   Operation 356 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 357 [1/1] (14.6ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %bitcast_ln57, i4 15" [covariance_no_taffo.c:57]   --->   Operation 357 'write' 'write_ln57' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 14.6>
ST_46 : Operation 358 [5/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 358 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 14.6>
ST_47 : Operation 359 [4/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 359 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 14.6>
ST_48 : Operation 360 [3/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 360 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 14.6>
ST_49 : Operation 361 [2/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 361 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 14.6>
ST_50 : Operation 362 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [covariance_no_taffo.c:29]   --->   Operation 362 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 363 [1/5] (14.6ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [covariance_no_taffo.c:57]   --->   Operation 363 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln50 = br void %VITIS_LOOP_53_2" [covariance_no_taffo.c:50]   --->   Operation 364 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 010000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
data_read         (read             ) [ 001111111111111111000000000000000000000000000000000]
mean_read         (read             ) [ 000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 000000000000000000000000000000000000000000000000000]
j_2               (load             ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln50         (icmp             ) [ 011111111111111111111111111111111100000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
add_ln50          (add              ) [ 000000000000000000000000000000000000000000000000000]
br_ln50           (br               ) [ 000000000000000000000000000000000000000000000000000]
empty_23          (trunc            ) [ 001111111111110000000000000000000000000000000000000]
tmp_2             (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
p_cast            (zext             ) [ 000000000000000000000000000000000000000000000000000]
empty_24          (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55         (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 011111111111111111111111111111111111111111111111111]
add_ln55          (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_2      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_1       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 001111111110000000000000000000000000000000000000000]
store_ln50        (store            ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_1_cast  (bitconcatenate   ) [ 000011111111111111000000000000000000000000000000000]
zext_ln55         (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_1        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_3      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_2       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_6       (getelementptr    ) [ 000011111111000000000000000000000000000000000000000]
zext_ln55_2_cast  (bitconcatenate   ) [ 000001111111111110000000000000000000000000000000000]
zext_ln55_1       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_2        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_4      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_3       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_7       (getelementptr    ) [ 000001111111100000000000000000000000000000000000000]
sext_ln55_17      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_2       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_3        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_5      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_4       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_8       (getelementptr    ) [ 000000111111110000000000000000000000000000000000000]
zext_ln55_4_cast  (bitconcatenate   ) [ 000000011111111000000000000000000000000000000000000]
zext_ln55_3       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_4        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_6      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_5       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_9       (getelementptr    ) [ 000000011111111000000000000000000000000000000000000]
zext_ln55_5_cast  (bitconcatenate   ) [ 000000001111111100000000000000000000000000000000000]
zext_ln55_4       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_5        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_7      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_6       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_10      (getelementptr    ) [ 000000001111111100000000000000000000000000000000000]
gmem_load_req     (readreq          ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_18      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_5       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_6        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_8      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_7       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_11      (getelementptr    ) [ 000000000111111110000000000000000000000000000000000]
gmem_addr_read    (read             ) [ 000000000011000000000000000000000000000000000000000]
gmem_load_1_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_19      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_6       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_7        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_9      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_8       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_12      (getelementptr    ) [ 000000000011111111000000000000000000000000000000000]
gmem_addr_1_read  (read             ) [ 000000000001000000000000000000000000000000000000000]
gmem_load_5_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_8_cast  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_7       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_8        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_s      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_9       (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_13      (getelementptr    ) [ 010000000001111111100000000000000000000000000000000]
bitcast_ln55      (bitcast          ) [ 000000000000100000000000000000000000000000000000000]
bitcast_ln55_1    (bitcast          ) [ 000000000000100000000000000000000000000000000000000]
gmem_addr_6_read  (read             ) [ 000000000000110000000000000000000000000000000000000]
gmem_load_6_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_9_cast  (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_8       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_9        (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_1      (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_10      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_14      (getelementptr    ) [ 011000000000111111110000000000000000000000000000000]
add6              (fadd             ) [ 000000000000011000000000000000000000000000000000000]
gmem_addr_7_read  (read             ) [ 000000000000011100000000000000000000000000000000000]
gmem_load_7_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_10_cast (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_9       (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_10       (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_10     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_11      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_15      (getelementptr    ) [ 011100000000011111111000000000000000000000000000000]
bitcast_ln55_2    (bitcast          ) [ 000000000000001000000000000000000000000000000000000]
gmem_addr_8_read  (read             ) [ 000000000000001111000000000000000000000000000000000]
gmem_load_8_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_11_cast (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_10      (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_11       (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_11     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_12      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_16      (getelementptr    ) [ 011110000000001111111100000000000000000000000000000]
add6_1            (fadd             ) [ 000000000000000110000000000000000000000000000000000]
gmem_addr_9_read  (read             ) [ 011000000000000111110000000000000000000000000000000]
gmem_load_9_req   (readreq          ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_20      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_11      (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_12       (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_12     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_13      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_17      (getelementptr    ) [ 011111000000000111111110000000000000000000000000000]
bitcast_ln55_3    (bitcast          ) [ 000000000000000010000000000000000000000000000000000]
gmem_addr_10_read (read             ) [ 011110000000000011111100000000000000000000000000000]
gmem_load_10_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_21      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_12      (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_13       (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_13     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_14      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_18      (getelementptr    ) [ 011111100000000011111111000000000000000000000000000]
add6_2            (fadd             ) [ 010000000000000001100000000000000000000000000000000]
gmem_addr_11_read (read             ) [ 011111100000000001111111000000000000000000000000000]
gmem_load_11_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_22      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_13      (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_14       (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_14     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_15      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_19      (getelementptr    ) [ 011111110000000001111111100000000000000000000000000]
bitcast_ln55_4    (bitcast          ) [ 010000000000000000100000000000000000000000000000000]
gmem_addr_12_read (read             ) [ 011111111000000000111111110000000000000000000000000]
gmem_load_12_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_23      (sext             ) [ 000000000000000000000000000000000000000000000000000]
zext_ln55_14      (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln55_15       (add              ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln55_15     (partselect       ) [ 000000000000000000000000000000000000000000000000000]
sext_ln55_16      (sext             ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_20      (getelementptr    ) [ 011111111000000000111111110000000000000000000000000]
add6_3            (fadd             ) [ 001100000000000000011000000000000000000000000000000]
gmem_addr_13_read (read             ) [ 001111111110000000011111111100000000000000000000000]
gmem_load_13_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln55_5    (bitcast          ) [ 000100000000000000001000000000000000000000000000000]
gmem_addr_14_read (read             ) [ 000111111111100000001111111111000000000000000000000]
gmem_load_14_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
add6_4            (fadd             ) [ 000011000000000000000110000000000000000000000000000]
gmem_addr_15_read (read             ) [ 000011111111111000000111111111110000000000000000000]
gmem_load_15_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln55_6    (bitcast          ) [ 000001000000000000000010000000000000000000000000000]
gmem_addr_16_read (read             ) [ 000001111111111110000011111111111100000000000000000]
gmem_load_16_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
add6_5            (fadd             ) [ 000000110000000000000001100000000000000000000000000]
gmem_addr_17_read (read             ) [ 010000111111111111000001111111111111000000000000000]
gmem_load_17_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln55_7    (bitcast          ) [ 000000010000000000000000100000000000000000000000000]
gmem_addr_18_read (read             ) [ 011100011111111111000000111111111111110000000000000]
gmem_load_18_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
add6_6            (fadd             ) [ 000000001100000000000000011000000000000000000000000]
gmem_addr_19_read (read             ) [ 011111001111111111000000011111111111111100000000000]
gmem_load_19_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln55_8    (bitcast          ) [ 000000000100000000000000001000000000000000000000000]
gmem_addr_20_read (read             ) [ 011111110111111111000000001111111111111111000000000]
add6_7            (fadd             ) [ 000000000011000000000000000110000000000000000000000]
bitcast_ln55_9    (bitcast          ) [ 000000000001000000000000000010000000000000000000000]
add6_8            (fadd             ) [ 000000000000110000000000000001100000000000000000000]
bitcast_ln55_10   (bitcast          ) [ 000000000000010000000000000000100000000000000000000]
add6_9            (fadd             ) [ 000000000000001100000000000000011000000000000000000]
bitcast_ln55_11   (bitcast          ) [ 000000000000000100000000000000001000000000000000000]
add6_s            (fadd             ) [ 000000000000000011000000000000000110000000000000000]
bitcast_ln55_12   (bitcast          ) [ 000000000000000001000000000000000010000000000000000]
add6_10           (fadd             ) [ 011000000000000000000000000000000001100000000000000]
bitcast_ln55_13   (bitcast          ) [ 001000000000000000000000000000000000100000000000000]
add6_11           (fadd             ) [ 000110000000000000000000000000000000011000000000000]
bitcast_ln55_14   (bitcast          ) [ 000010000000000000000000000000000000001000000000000]
add6_12           (fadd             ) [ 000001100000000000000000000000000000000110000000000]
bitcast_ln55_15   (bitcast          ) [ 000000100000000000000000000000000000000010000000000]
add6_13           (fadd             ) [ 000000011000000000000000000000000000000001100000000]
bitcast_ln55_16   (bitcast          ) [ 000000001000000000000000000000000000000000100000000]
add6_14           (fadd             ) [ 000000000110000000000000000000000000000000011000000]
div               (fmul             ) [ 000000000001000000000000000000000000000000000100000]
gmem_addr_req     (writereq         ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln57      (bitcast          ) [ 000000000000000000000000000000000000000000000000000]
write_ln57        (write            ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln29 (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
gmem_addr_resp    (writeresp        ) [ 000000000000000000000000000000000000000000000000000]
br_ln50           (br               ) [ 000000000000000000000000000000000000000000000000000]
ret_ln0           (ret              ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mean">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mean_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_writeresp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/2 gmem_addr_req/44 gmem_addr_resp/46 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_readreq_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_readreq_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_7_req/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_readreq_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_8_req/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_readreq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_9_req/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="gmem_addr_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="8"/>
<pin id="164" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_10_req/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="gmem_addr_1_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="9"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_readreq_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_11_req/10 "/>
</bind>
</comp>

<comp id="185" class="1004" name="gmem_addr_6_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="8"/>
<pin id="188" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_12_req/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="gmem_addr_7_read_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="8"/>
<pin id="200" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_7_read/12 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_13_req/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="gmem_addr_8_read_read_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="8"/>
<pin id="212" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_8_read/13 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_14_req/13 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_9_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="8"/>
<pin id="224" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_9_read/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_readreq_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="1"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_15_req/14 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gmem_addr_10_read_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="8"/>
<pin id="236" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_10_read/15 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_16_req/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="gmem_addr_11_read_read_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="8"/>
<pin id="248" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_11_read/16 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_readreq_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_17_req/16 "/>
</bind>
</comp>

<comp id="257" class="1004" name="gmem_addr_12_read_read_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="8"/>
<pin id="260" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_12_read/17 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_readreq_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="1"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_18_req/17 "/>
</bind>
</comp>

<comp id="269" class="1004" name="gmem_addr_13_read_read_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="8"/>
<pin id="272" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_13_read/18 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_readreq_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_19_req/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="gmem_addr_14_read_read_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="8"/>
<pin id="284" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_14_read/19 "/>
</bind>
</comp>

<comp id="286" class="1004" name="gmem_addr_15_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="8"/>
<pin id="289" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_15_read/20 "/>
</bind>
</comp>

<comp id="291" class="1004" name="gmem_addr_16_read_read_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="8"/>
<pin id="294" dir="1" index="2" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_16_read/21 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gmem_addr_17_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="8"/>
<pin id="299" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_17_read/22 "/>
</bind>
</comp>

<comp id="301" class="1004" name="gmem_addr_18_read_read_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="8"/>
<pin id="304" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_18_read/23 "/>
</bind>
</comp>

<comp id="306" class="1004" name="gmem_addr_19_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="8"/>
<pin id="309" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_19_read/24 "/>
</bind>
</comp>

<comp id="311" class="1004" name="gmem_addr_20_read_read_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="8"/>
<pin id="314" dir="1" index="2" bw="32" slack="16"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_20_read/25 "/>
</bind>
</comp>

<comp id="317" class="1004" name="write_ln57_write_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="44"/>
<pin id="320" dir="0" index="2" bw="32" slack="0"/>
<pin id="321" dir="0" index="3" bw="1" slack="0"/>
<pin id="322" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/45 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add6/11 add6_1/13 add6_2/15 add6_3/17 add6_4/19 add6_5/21 add6_6/23 add6_7/25 add6_8/27 add6_9/29 add6_s/31 add6_10/33 add6_11/35 add6_12/37 add6_13/39 add6_14/41 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="div/43 "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6 add6_1 add6_2 add6_3 add6_4 add6_5 add6_6 add6_7 "/>
</bind>
</comp>

<comp id="340" class="1005" name="reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6_8 add6_9 add6_s add6_10 add6_11 add6_12 add6_13 add6_14 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln0_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="j_2_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln50_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="0"/>
<pin id="356" dir="0" index="1" bw="5" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln50_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="empty_23_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="empty_24_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="62" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="0" index="2" bw="3" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln55_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="62" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="gmem_addr_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln55_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln55_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="62" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_2/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="sext_ln55_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="62" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="gmem_addr_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="0"/>
<pin id="431" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln50_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln55_1_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="2"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_1_cast/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln55_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln55_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="2"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln55_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="62" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="0"/>
<pin id="460" dir="0" index="2" bw="3" slack="0"/>
<pin id="461" dir="0" index="3" bw="7" slack="0"/>
<pin id="462" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_3/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln55_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="62" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_2/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="gmem_addr_6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln55_2_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="0" index="2" bw="4" slack="3"/>
<pin id="481" dir="0" index="3" bw="1" slack="0"/>
<pin id="482" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_2_cast/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln55_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln55_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="3"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln55_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="62" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="0" index="2" bw="3" slack="0"/>
<pin id="499" dir="0" index="3" bw="7" slack="0"/>
<pin id="500" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_4/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln55_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="62" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_3/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="gmem_addr_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sext_ln55_17_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="2"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_17/5 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln55_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln55_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="64" slack="4"/>
<pin id="525" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_3/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln55_5_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="62" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="0" index="2" bw="3" slack="0"/>
<pin id="531" dir="0" index="3" bw="7" slack="0"/>
<pin id="532" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_5/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln55_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="62" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_4/5 "/>
</bind>
</comp>

<comp id="541" class="1004" name="gmem_addr_8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_8/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln55_4_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="3" slack="0"/>
<pin id="550" dir="0" index="2" bw="4" slack="5"/>
<pin id="551" dir="0" index="3" bw="1" slack="0"/>
<pin id="552" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_4_cast/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln55_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln55_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="5"/>
<pin id="563" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_4/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln55_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="62" slack="0"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="0" index="2" bw="3" slack="0"/>
<pin id="569" dir="0" index="3" bw="7" slack="0"/>
<pin id="570" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_6/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sext_ln55_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="62" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_5/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="gmem_addr_9_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="0"/>
<pin id="582" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="zext_ln55_5_cast_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="0" index="1" bw="3" slack="0"/>
<pin id="588" dir="0" index="2" bw="4" slack="6"/>
<pin id="589" dir="0" index="3" bw="1" slack="0"/>
<pin id="590" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_5_cast/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln55_4_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="9" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_4/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln55_5_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="6"/>
<pin id="601" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_5/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="trunc_ln55_7_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="62" slack="0"/>
<pin id="605" dir="0" index="1" bw="64" slack="0"/>
<pin id="606" dir="0" index="2" bw="3" slack="0"/>
<pin id="607" dir="0" index="3" bw="7" slack="0"/>
<pin id="608" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_7/7 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln55_6_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="62" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_6/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="gmem_addr_10_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="0"/>
<pin id="620" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_10/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln55_18_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="4"/>
<pin id="625" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_18/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln55_5_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_5/8 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln55_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="7"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_6/8 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln55_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="62" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="0" index="2" bw="3" slack="0"/>
<pin id="639" dir="0" index="3" bw="7" slack="0"/>
<pin id="640" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_8/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln55_7_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="62" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_7/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="gmem_addr_11_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="0"/>
<pin id="651" dir="0" index="1" bw="64" slack="0"/>
<pin id="652" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_11/8 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln55_19_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="6"/>
<pin id="657" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_19/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln55_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_6/9 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln55_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="0" index="1" bw="64" slack="8"/>
<pin id="665" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_7/9 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln55_9_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="62" slack="0"/>
<pin id="669" dir="0" index="1" bw="64" slack="0"/>
<pin id="670" dir="0" index="2" bw="3" slack="0"/>
<pin id="671" dir="0" index="3" bw="7" slack="0"/>
<pin id="672" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_9/9 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sext_ln55_8_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="62" slack="0"/>
<pin id="679" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_8/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="gmem_addr_12_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_12/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln55_8_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="0" index="1" bw="4" slack="0"/>
<pin id="690" dir="0" index="2" bw="4" slack="9"/>
<pin id="691" dir="0" index="3" bw="1" slack="0"/>
<pin id="692" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_8_cast/10 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln55_7_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_7/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln55_8_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="0" index="1" bw="64" slack="9"/>
<pin id="703" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_8/10 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln55_s_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="62" slack="0"/>
<pin id="707" dir="0" index="1" bw="64" slack="0"/>
<pin id="708" dir="0" index="2" bw="3" slack="0"/>
<pin id="709" dir="0" index="3" bw="7" slack="0"/>
<pin id="710" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_s/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sext_ln55_9_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="62" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_9/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="gmem_addr_13_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="0"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_13/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="bitcast_ln55_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="2"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/11 "/>
</bind>
</comp>

<comp id="729" class="1004" name="bitcast_ln55_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_1/11 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln55_9_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="0" index="1" bw="4" slack="0"/>
<pin id="736" dir="0" index="2" bw="4" slack="10"/>
<pin id="737" dir="0" index="3" bw="1" slack="0"/>
<pin id="738" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_9_cast/11 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln55_8_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_8/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln55_9_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="10" slack="0"/>
<pin id="748" dir="0" index="1" bw="64" slack="10"/>
<pin id="749" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_9/11 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln55_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="62" slack="0"/>
<pin id="753" dir="0" index="1" bw="64" slack="0"/>
<pin id="754" dir="0" index="2" bw="3" slack="0"/>
<pin id="755" dir="0" index="3" bw="7" slack="0"/>
<pin id="756" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_1/11 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln55_10_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="62" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_10/11 "/>
</bind>
</comp>

<comp id="765" class="1004" name="gmem_addr_14_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="64" slack="0"/>
<pin id="767" dir="0" index="1" bw="64" slack="0"/>
<pin id="768" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_14/11 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln55_10_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="0"/>
<pin id="773" dir="0" index="1" bw="4" slack="0"/>
<pin id="774" dir="0" index="2" bw="4" slack="11"/>
<pin id="775" dir="0" index="3" bw="1" slack="0"/>
<pin id="776" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_10_cast/12 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln55_9_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="10" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_9/12 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln55_10_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="10" slack="0"/>
<pin id="786" dir="0" index="1" bw="64" slack="11"/>
<pin id="787" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_10/12 "/>
</bind>
</comp>

<comp id="789" class="1004" name="trunc_ln55_10_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="62" slack="0"/>
<pin id="791" dir="0" index="1" bw="64" slack="0"/>
<pin id="792" dir="0" index="2" bw="3" slack="0"/>
<pin id="793" dir="0" index="3" bw="7" slack="0"/>
<pin id="794" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_10/12 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln55_11_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="62" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_11/12 "/>
</bind>
</comp>

<comp id="803" class="1004" name="gmem_addr_15_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="0"/>
<pin id="805" dir="0" index="1" bw="64" slack="0"/>
<pin id="806" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_15/12 "/>
</bind>
</comp>

<comp id="809" class="1004" name="bitcast_ln55_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_2/13 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln55_11_cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="10" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="0"/>
<pin id="816" dir="0" index="2" bw="4" slack="12"/>
<pin id="817" dir="0" index="3" bw="1" slack="0"/>
<pin id="818" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln55_11_cast/13 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln55_10_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="10" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_10/13 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln55_11_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="12"/>
<pin id="829" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_11/13 "/>
</bind>
</comp>

<comp id="831" class="1004" name="trunc_ln55_11_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="62" slack="0"/>
<pin id="833" dir="0" index="1" bw="64" slack="0"/>
<pin id="834" dir="0" index="2" bw="3" slack="0"/>
<pin id="835" dir="0" index="3" bw="7" slack="0"/>
<pin id="836" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_11/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="sext_ln55_12_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="62" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_12/13 "/>
</bind>
</comp>

<comp id="845" class="1004" name="gmem_addr_16_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="0"/>
<pin id="847" dir="0" index="1" bw="64" slack="0"/>
<pin id="848" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_16/13 "/>
</bind>
</comp>

<comp id="851" class="1004" name="sext_ln55_20_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="8"/>
<pin id="853" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_20/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln55_11_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="0"/>
<pin id="856" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_11/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="add_ln55_12_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="13"/>
<pin id="861" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_12/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="trunc_ln55_12_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="62" slack="0"/>
<pin id="865" dir="0" index="1" bw="64" slack="0"/>
<pin id="866" dir="0" index="2" bw="3" slack="0"/>
<pin id="867" dir="0" index="3" bw="7" slack="0"/>
<pin id="868" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_12/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln55_13_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="62" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_13/14 "/>
</bind>
</comp>

<comp id="877" class="1004" name="gmem_addr_17_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="64" slack="0"/>
<pin id="879" dir="0" index="1" bw="64" slack="0"/>
<pin id="880" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_17/14 "/>
</bind>
</comp>

<comp id="883" class="1004" name="bitcast_ln55_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="3"/>
<pin id="885" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_3/15 "/>
</bind>
</comp>

<comp id="887" class="1004" name="sext_ln55_21_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="9" slack="8"/>
<pin id="889" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_21/15 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln55_12_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="9" slack="0"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_12/15 "/>
</bind>
</comp>

<comp id="894" class="1004" name="add_ln55_13_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="0"/>
<pin id="896" dir="0" index="1" bw="64" slack="14"/>
<pin id="897" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_13/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln55_13_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="62" slack="0"/>
<pin id="901" dir="0" index="1" bw="64" slack="0"/>
<pin id="902" dir="0" index="2" bw="3" slack="0"/>
<pin id="903" dir="0" index="3" bw="7" slack="0"/>
<pin id="904" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_13/15 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln55_14_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="62" slack="0"/>
<pin id="911" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_14/15 "/>
</bind>
</comp>

<comp id="913" class="1004" name="gmem_addr_18_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="0"/>
<pin id="915" dir="0" index="1" bw="64" slack="0"/>
<pin id="916" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_18/15 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln55_22_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="12"/>
<pin id="921" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_22/16 "/>
</bind>
</comp>

<comp id="922" class="1004" name="zext_ln55_13_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="8" slack="0"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_13/16 "/>
</bind>
</comp>

<comp id="926" class="1004" name="add_ln55_14_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="0"/>
<pin id="928" dir="0" index="1" bw="64" slack="15"/>
<pin id="929" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_14/16 "/>
</bind>
</comp>

<comp id="931" class="1004" name="trunc_ln55_14_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="62" slack="0"/>
<pin id="933" dir="0" index="1" bw="64" slack="0"/>
<pin id="934" dir="0" index="2" bw="3" slack="0"/>
<pin id="935" dir="0" index="3" bw="7" slack="0"/>
<pin id="936" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_14/16 "/>
</bind>
</comp>

<comp id="941" class="1004" name="sext_ln55_15_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="62" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_15/16 "/>
</bind>
</comp>

<comp id="945" class="1004" name="gmem_addr_19_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="64" slack="0"/>
<pin id="947" dir="0" index="1" bw="64" slack="0"/>
<pin id="948" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_19/16 "/>
</bind>
</comp>

<comp id="951" class="1004" name="bitcast_ln55_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="4"/>
<pin id="953" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_4/17 "/>
</bind>
</comp>

<comp id="955" class="1004" name="sext_ln55_23_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="14"/>
<pin id="957" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_23/17 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln55_14_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="7" slack="0"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_14/17 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln55_15_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="10" slack="0"/>
<pin id="964" dir="0" index="1" bw="64" slack="16"/>
<pin id="965" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_15/17 "/>
</bind>
</comp>

<comp id="967" class="1004" name="trunc_ln55_15_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="62" slack="0"/>
<pin id="969" dir="0" index="1" bw="64" slack="0"/>
<pin id="970" dir="0" index="2" bw="3" slack="0"/>
<pin id="971" dir="0" index="3" bw="7" slack="0"/>
<pin id="972" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_15/17 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln55_16_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="62" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_16/17 "/>
</bind>
</comp>

<comp id="981" class="1004" name="gmem_addr_20_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="0" index="1" bw="64" slack="0"/>
<pin id="984" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_20/17 "/>
</bind>
</comp>

<comp id="987" class="1004" name="bitcast_ln55_5_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="5"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_5/19 "/>
</bind>
</comp>

<comp id="991" class="1004" name="bitcast_ln55_6_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="6"/>
<pin id="993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_6/21 "/>
</bind>
</comp>

<comp id="995" class="1004" name="bitcast_ln55_7_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="7"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_7/23 "/>
</bind>
</comp>

<comp id="999" class="1004" name="bitcast_ln55_8_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="8"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_8/25 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="bitcast_ln55_9_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="9"/>
<pin id="1005" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_9/27 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="bitcast_ln55_10_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="10"/>
<pin id="1009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_10/29 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="bitcast_ln55_11_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="11"/>
<pin id="1013" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_11/31 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="bitcast_ln55_12_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="12"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_12/33 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="bitcast_ln55_13_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="13"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_13/35 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="bitcast_ln55_14_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="14"/>
<pin id="1025" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_14/37 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="bitcast_ln55_15_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="15"/>
<pin id="1029" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_15/39 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="bitcast_ln55_16_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="16"/>
<pin id="1033" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55_16/41 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="bitcast_ln57_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/45 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="j_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="0"/>
<pin id="1041" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1046" class="1005" name="data_read_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="2"/>
<pin id="1048" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="1065" class="1005" name="icmp_ln50_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="1" slack="1"/>
<pin id="1067" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="empty_23_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="4" slack="2"/>
<pin id="1071" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="gmem_addr_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1088" class="1005" name="gmem_addr_1_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="2"/>
<pin id="1090" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="zext_ln55_1_cast_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="7" slack="2"/>
<pin id="1096" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln55_1_cast "/>
</bind>
</comp>

<comp id="1101" class="1005" name="gmem_addr_6_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="1"/>
<pin id="1103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="zext_ln55_2_cast_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="8" slack="4"/>
<pin id="1109" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln55_2_cast "/>
</bind>
</comp>

<comp id="1113" class="1005" name="gmem_addr_7_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="32" slack="1"/>
<pin id="1115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="gmem_addr_8_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_8 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="zext_ln55_4_cast_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="9" slack="8"/>
<pin id="1127" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln55_4_cast "/>
</bind>
</comp>

<comp id="1130" class="1005" name="gmem_addr_9_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="zext_ln55_5_cast_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="8"/>
<pin id="1138" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln55_5_cast "/>
</bind>
</comp>

<comp id="1141" class="1005" name="gmem_addr_10_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_10 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="gmem_addr_11_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_11 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="gmem_addr_read_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="2"/>
<pin id="1155" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1158" class="1005" name="gmem_addr_12_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="1"/>
<pin id="1160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_12 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="gmem_addr_1_read_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1169" class="1005" name="gmem_addr_13_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_13 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="bitcast_ln55_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="1"/>
<pin id="1177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="bitcast_ln55_1_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="1"/>
<pin id="1182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_1 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="gmem_addr_6_read_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="2"/>
<pin id="1187" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

<comp id="1190" class="1005" name="gmem_addr_14_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="1"/>
<pin id="1192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_14 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="gmem_addr_7_read_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="3"/>
<pin id="1198" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_7_read "/>
</bind>
</comp>

<comp id="1201" class="1005" name="gmem_addr_15_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="1"/>
<pin id="1203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_15 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="bitcast_ln55_2_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_2 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="gmem_addr_8_read_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="4"/>
<pin id="1214" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_8_read "/>
</bind>
</comp>

<comp id="1217" class="1005" name="gmem_addr_16_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_16 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="gmem_addr_9_read_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="5"/>
<pin id="1225" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_9_read "/>
</bind>
</comp>

<comp id="1228" class="1005" name="gmem_addr_17_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="1"/>
<pin id="1230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_17 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="bitcast_ln55_3_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_3 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="gmem_addr_10_read_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="6"/>
<pin id="1241" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="gmem_addr_10_read "/>
</bind>
</comp>

<comp id="1244" class="1005" name="gmem_addr_18_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_18 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="gmem_addr_11_read_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="7"/>
<pin id="1252" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_11_read "/>
</bind>
</comp>

<comp id="1255" class="1005" name="gmem_addr_19_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_19 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="bitcast_ln55_4_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_4 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="gmem_addr_12_read_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="8"/>
<pin id="1268" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="gmem_addr_12_read "/>
</bind>
</comp>

<comp id="1271" class="1005" name="gmem_addr_20_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_20 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="gmem_addr_13_read_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="32" slack="9"/>
<pin id="1279" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="gmem_addr_13_read "/>
</bind>
</comp>

<comp id="1282" class="1005" name="bitcast_ln55_5_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_5 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="gmem_addr_14_read_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="10"/>
<pin id="1289" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="gmem_addr_14_read "/>
</bind>
</comp>

<comp id="1292" class="1005" name="gmem_addr_15_read_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="11"/>
<pin id="1294" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="gmem_addr_15_read "/>
</bind>
</comp>

<comp id="1297" class="1005" name="bitcast_ln55_6_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_6 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="gmem_addr_16_read_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="12"/>
<pin id="1304" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="gmem_addr_16_read "/>
</bind>
</comp>

<comp id="1307" class="1005" name="gmem_addr_17_read_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="13"/>
<pin id="1309" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="gmem_addr_17_read "/>
</bind>
</comp>

<comp id="1312" class="1005" name="bitcast_ln55_7_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_7 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="gmem_addr_18_read_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="14"/>
<pin id="1319" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="gmem_addr_18_read "/>
</bind>
</comp>

<comp id="1322" class="1005" name="gmem_addr_19_read_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="32" slack="15"/>
<pin id="1324" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="gmem_addr_19_read "/>
</bind>
</comp>

<comp id="1327" class="1005" name="bitcast_ln55_8_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="1"/>
<pin id="1329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_8 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="gmem_addr_20_read_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="16"/>
<pin id="1334" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="gmem_addr_20_read "/>
</bind>
</comp>

<comp id="1337" class="1005" name="bitcast_ln55_9_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_9 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="bitcast_ln55_10_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_10 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="bitcast_ln55_11_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="1"/>
<pin id="1349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_11 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="bitcast_ln55_12_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_12 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="bitcast_ln55_13_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="32" slack="1"/>
<pin id="1359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_13 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="bitcast_ln55_14_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="32" slack="1"/>
<pin id="1364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_14 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="bitcast_ln55_15_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="32" slack="1"/>
<pin id="1369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_15 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="bitcast_ln55_16_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="1"/>
<pin id="1374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55_16 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="div_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="32" slack="1"/>
<pin id="1379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="54" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="70" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="70" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="84" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="323"><net_src comp="86" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="325"><net_src comp="90" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="334"><net_src comp="82" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="351" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="351" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="106" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="48" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="50" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="378" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="100" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="427"><net_src comp="414" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="0" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="360" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="46" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="451"><net_src comp="439" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="470"><net_src comp="457" pin="4"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="0" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="62" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="477" pin=3"/></net>

<net id="489"><net_src comp="477" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="52" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="508"><net_src comp="495" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="0" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="0" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="66" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="46" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="559"><net_src comp="547" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="571"><net_src comp="48" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="560" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="50" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="52" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="578"><net_src comp="565" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="0" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="591"><net_src comp="64" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="68" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="597"><net_src comp="585" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="609"><net_src comp="48" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="598" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="50" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="52" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="616"><net_src comp="603" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="0" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="50" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="644"><net_src comp="52" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="648"><net_src comp="635" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="0" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="673"><net_src comp="48" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="50" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="667" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="0" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="677" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="693"><net_src comp="72" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="74" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="46" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="699"><net_src comp="687" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="711"><net_src comp="48" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="700" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="50" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="52" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="705" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="0" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="725" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="732"><net_src comp="729" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="739"><net_src comp="72" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="76" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="46" pin="0"/><net_sink comp="733" pin=3"/></net>

<net id="745"><net_src comp="733" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="757"><net_src comp="48" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="746" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="50" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="52" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="751" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="0" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="777"><net_src comp="72" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="78" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="46" pin="0"/><net_sink comp="771" pin=3"/></net>

<net id="783"><net_src comp="771" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="795"><net_src comp="48" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="784" pin="2"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="50" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="52" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="802"><net_src comp="789" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="0" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="812"><net_src comp="809" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="819"><net_src comp="72" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="80" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="46" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="825"><net_src comp="813" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="837"><net_src comp="48" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="838"><net_src comp="826" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="839"><net_src comp="50" pin="0"/><net_sink comp="831" pin=2"/></net>

<net id="840"><net_src comp="52" pin="0"/><net_sink comp="831" pin=3"/></net>

<net id="844"><net_src comp="831" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="0" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="841" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="857"><net_src comp="851" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="869"><net_src comp="48" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="858" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="871"><net_src comp="50" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="872"><net_src comp="52" pin="0"/><net_sink comp="863" pin=3"/></net>

<net id="876"><net_src comp="863" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="0" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="886"><net_src comp="883" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="893"><net_src comp="887" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="905"><net_src comp="48" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="894" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="907"><net_src comp="50" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="908"><net_src comp="52" pin="0"/><net_sink comp="899" pin=3"/></net>

<net id="912"><net_src comp="899" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="0" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="909" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="922" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="937"><net_src comp="48" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="926" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="939"><net_src comp="50" pin="0"/><net_sink comp="931" pin=2"/></net>

<net id="940"><net_src comp="52" pin="0"/><net_sink comp="931" pin=3"/></net>

<net id="944"><net_src comp="931" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="0" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="941" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="951" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="961"><net_src comp="955" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="973"><net_src comp="48" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="962" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="975"><net_src comp="50" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="976"><net_src comp="52" pin="0"/><net_sink comp="967" pin=3"/></net>

<net id="980"><net_src comp="967" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="0" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="987" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="994"><net_src comp="991" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="998"><net_src comp="995" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1002"><net_src comp="999" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1006"><net_src comp="1003" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1010"><net_src comp="1007" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1014"><net_src comp="1011" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1018"><net_src comp="1015" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1022"><net_src comp="1019" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1026"><net_src comp="1023" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1030"><net_src comp="1027" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1034"><net_src comp="1031" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1038"><net_src comp="1035" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1042"><net_src comp="96" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1045"><net_src comp="1039" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="1049"><net_src comp="100" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="1051"><net_src comp="1046" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1052"><net_src comp="1046" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1054"><net_src comp="1046" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="1055"><net_src comp="1046" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1056"><net_src comp="1046" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1057"><net_src comp="1046" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1058"><net_src comp="1046" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1059"><net_src comp="1046" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1060"><net_src comp="1046" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1061"><net_src comp="1046" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1062"><net_src comp="1046" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1063"><net_src comp="1046" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1064"><net_src comp="1046" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1068"><net_src comp="354" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1072"><net_src comp="366" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="477" pin=2"/></net>

<net id="1075"><net_src comp="1069" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="1076"><net_src comp="1069" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1077"><net_src comp="1069" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="1079"><net_src comp="1069" pin="1"/><net_sink comp="771" pin=2"/></net>

<net id="1080"><net_src comp="1069" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="1084"><net_src comp="402" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1091"><net_src comp="428" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="1097"><net_src comp="439" pin="4"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1100"><net_src comp="1094" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1104"><net_src comp="471" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="1110"><net_src comp="477" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="1116"><net_src comp="509" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="1118"><net_src comp="1113" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="1122"><net_src comp="541" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="1124"><net_src comp="1119" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="1128"><net_src comp="547" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1133"><net_src comp="579" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1139"><net_src comp="585" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1144"><net_src comp="617" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1150"><net_src comp="649" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1152"><net_src comp="1147" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1156"><net_src comp="161" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1161"><net_src comp="681" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1167"><net_src comp="173" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="1172"><net_src comp="719" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1178"><net_src comp="725" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1183"><net_src comp="729" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1188"><net_src comp="185" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1193"><net_src comp="765" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1199"><net_src comp="197" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1204"><net_src comp="803" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1210"><net_src comp="809" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1215"><net_src comp="209" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1220"><net_src comp="845" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1226"><net_src comp="221" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1231"><net_src comp="877" pin="2"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1237"><net_src comp="883" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1242"><net_src comp="233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1247"><net_src comp="913" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1253"><net_src comp="245" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1258"><net_src comp="945" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1264"><net_src comp="951" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1269"><net_src comp="257" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1274"><net_src comp="981" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="1276"><net_src comp="1271" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1280"><net_src comp="269" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1285"><net_src comp="987" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1290"><net_src comp="281" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1295"><net_src comp="286" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1300"><net_src comp="991" pin="1"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1305"><net_src comp="291" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1310"><net_src comp="296" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1315"><net_src comp="995" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1320"><net_src comp="301" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1325"><net_src comp="306" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1330"><net_src comp="999" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1335"><net_src comp="311" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1340"><net_src comp="1003" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1345"><net_src comp="1007" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1350"><net_src comp="1011" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1355"><net_src comp="1015" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1360"><net_src comp="1019" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1365"><net_src comp="1023" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1370"><net_src comp="1027" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1375"><net_src comp="1031" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1380"><net_src comp="330" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1035" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {44 45 46 47 48 49 50 }
 - Input state : 
	Port: covariance_Pipeline_VITIS_LOOP_50_1 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: covariance_Pipeline_VITIS_LOOP_50_1 : mean | {1 }
	Port: covariance_Pipeline_VITIS_LOOP_50_1 : data | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln50 : 2
		add_ln50 : 2
		br_ln50 : 3
		empty_23 : 2
		tmp_2 : 3
		p_cast : 4
		empty_24 : 5
		trunc_ln1 : 6
		sext_ln55 : 7
		gmem_addr : 8
		add_ln55 : 5
		trunc_ln55_2 : 6
		sext_ln55_1 : 7
		gmem_addr_1 : 8
		store_ln50 : 3
	State 2
	State 3
		zext_ln55 : 1
		add_ln55_1 : 2
		trunc_ln55_3 : 3
		sext_ln55_2 : 4
		gmem_addr_6 : 5
	State 4
		zext_ln55_1 : 1
		add_ln55_2 : 2
		trunc_ln55_4 : 3
		sext_ln55_3 : 4
		gmem_addr_7 : 5
	State 5
		zext_ln55_2 : 1
		add_ln55_3 : 2
		trunc_ln55_5 : 3
		sext_ln55_4 : 4
		gmem_addr_8 : 5
	State 6
		zext_ln55_3 : 1
		add_ln55_4 : 2
		trunc_ln55_6 : 3
		sext_ln55_5 : 4
		gmem_addr_9 : 5
	State 7
		zext_ln55_4 : 1
		add_ln55_5 : 2
		trunc_ln55_7 : 3
		sext_ln55_6 : 4
		gmem_addr_10 : 5
	State 8
		zext_ln55_5 : 1
		add_ln55_6 : 2
		trunc_ln55_8 : 3
		sext_ln55_7 : 4
		gmem_addr_11 : 5
	State 9
		zext_ln55_6 : 1
		add_ln55_7 : 2
		trunc_ln55_9 : 3
		sext_ln55_8 : 4
		gmem_addr_12 : 5
	State 10
		zext_ln55_7 : 1
		add_ln55_8 : 2
		trunc_ln55_s : 3
		sext_ln55_9 : 4
		gmem_addr_13 : 5
	State 11
		add6 : 1
		zext_ln55_8 : 1
		add_ln55_9 : 2
		trunc_ln55_1 : 3
		sext_ln55_10 : 4
		gmem_addr_14 : 5
	State 12
		zext_ln55_9 : 1
		add_ln55_10 : 2
		trunc_ln55_10 : 3
		sext_ln55_11 : 4
		gmem_addr_15 : 5
	State 13
		add6_1 : 1
		zext_ln55_10 : 1
		add_ln55_11 : 2
		trunc_ln55_11 : 3
		sext_ln55_12 : 4
		gmem_addr_16 : 5
	State 14
		zext_ln55_11 : 1
		add_ln55_12 : 2
		trunc_ln55_12 : 3
		sext_ln55_13 : 4
		gmem_addr_17 : 5
	State 15
		add6_2 : 1
		zext_ln55_12 : 1
		add_ln55_13 : 2
		trunc_ln55_13 : 3
		sext_ln55_14 : 4
		gmem_addr_18 : 5
	State 16
		zext_ln55_13 : 1
		add_ln55_14 : 2
		trunc_ln55_14 : 3
		sext_ln55_15 : 4
		gmem_addr_19 : 5
	State 17
		add6_3 : 1
		zext_ln55_14 : 1
		add_ln55_15 : 2
		trunc_ln55_15 : 3
		sext_ln55_16 : 4
		gmem_addr_20 : 5
	State 18
	State 19
		add6_4 : 1
	State 20
	State 21
		add6_5 : 1
	State 22
	State 23
		add6_6 : 1
	State 24
	State 25
		add6_7 : 1
	State 26
	State 27
		add6_8 : 1
	State 28
	State 29
		add6_9 : 1
	State 30
	State 31
		add6_s : 1
	State 32
	State 33
		add6_10 : 1
	State 34
	State 35
		add6_11 : 1
	State 36
	State 37
		add6_12 : 1
	State 38
	State 39
		add6_13 : 1
	State 40
	State 41
		add6_14 : 1
	State 42
	State 43
	State 44
	State 45
		write_ln57 : 1
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln50_fu_360        |    0    |    0    |    13   |
|          |        empty_24_fu_382        |    0    |    0    |    71   |
|          |        add_ln55_fu_408        |    0    |    0    |    71   |
|          |       add_ln55_1_fu_452       |    0    |    0    |    71   |
|          |       add_ln55_2_fu_490       |    0    |    0    |    71   |
|          |       add_ln55_3_fu_522       |    0    |    0    |    71   |
|          |       add_ln55_4_fu_560       |    0    |    0    |    71   |
|          |       add_ln55_5_fu_598       |    0    |    0    |    71   |
|    add   |       add_ln55_6_fu_630       |    0    |    0    |    71   |
|          |       add_ln55_7_fu_662       |    0    |    0    |    71   |
|          |       add_ln55_8_fu_700       |    0    |    0    |    71   |
|          |       add_ln55_9_fu_746       |    0    |    0    |    71   |
|          |       add_ln55_10_fu_784      |    0    |    0    |    71   |
|          |       add_ln55_11_fu_826      |    0    |    0    |    71   |
|          |       add_ln55_12_fu_858      |    0    |    0    |    71   |
|          |       add_ln55_13_fu_894      |    0    |    0    |    71   |
|          |       add_ln55_14_fu_926      |    0    |    0    |    71   |
|          |       add_ln55_15_fu_962      |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_326          |    2    |   177   |   194   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_330          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln50_fu_354       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |     data_read_read_fu_100     |    0    |    0    |    0    |
|          |     mean_read_read_fu_106     |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_161  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_173 |    0    |    0    |    0    |
|          |  gmem_addr_6_read_read_fu_185 |    0    |    0    |    0    |
|          |  gmem_addr_7_read_read_fu_197 |    0    |    0    |    0    |
|          |  gmem_addr_8_read_read_fu_209 |    0    |    0    |    0    |
|          |  gmem_addr_9_read_read_fu_221 |    0    |    0    |    0    |
|          | gmem_addr_10_read_read_fu_233 |    0    |    0    |    0    |
|   read   | gmem_addr_11_read_read_fu_245 |    0    |    0    |    0    |
|          | gmem_addr_12_read_read_fu_257 |    0    |    0    |    0    |
|          | gmem_addr_13_read_read_fu_269 |    0    |    0    |    0    |
|          | gmem_addr_14_read_read_fu_281 |    0    |    0    |    0    |
|          | gmem_addr_15_read_read_fu_286 |    0    |    0    |    0    |
|          | gmem_addr_16_read_read_fu_291 |    0    |    0    |    0    |
|          | gmem_addr_17_read_read_fu_296 |    0    |    0    |    0    |
|          | gmem_addr_18_read_read_fu_301 |    0    |    0    |    0    |
|          | gmem_addr_19_read_read_fu_306 |    0    |    0    |    0    |
|          | gmem_addr_20_read_read_fu_311 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_112     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_119      |    0    |    0    |    0    |
|          |       grp_readreq_fu_126      |    0    |    0    |    0    |
|          |       grp_readreq_fu_133      |    0    |    0    |    0    |
|          |       grp_readreq_fu_140      |    0    |    0    |    0    |
|          |       grp_readreq_fu_147      |    0    |    0    |    0    |
|          |       grp_readreq_fu_154      |    0    |    0    |    0    |
|          |       grp_readreq_fu_166      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_178      |    0    |    0    |    0    |
|          |       grp_readreq_fu_190      |    0    |    0    |    0    |
|          |       grp_readreq_fu_202      |    0    |    0    |    0    |
|          |       grp_readreq_fu_214      |    0    |    0    |    0    |
|          |       grp_readreq_fu_226      |    0    |    0    |    0    |
|          |       grp_readreq_fu_238      |    0    |    0    |    0    |
|          |       grp_readreq_fu_250      |    0    |    0    |    0    |
|          |       grp_readreq_fu_262      |    0    |    0    |    0    |
|          |       grp_readreq_fu_274      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln57_write_fu_317    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_23_fu_366        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_2_fu_370         |    0    |    0    |    0    |
|          |    zext_ln55_1_cast_fu_439    |    0    |    0    |    0    |
|          |    zext_ln55_2_cast_fu_477    |    0    |    0    |    0    |
|          |    zext_ln55_4_cast_fu_547    |    0    |    0    |    0    |
|bitconcatenate|    zext_ln55_5_cast_fu_585    |    0    |    0    |    0    |
|          |    zext_ln55_8_cast_fu_687    |    0    |    0    |    0    |
|          |    zext_ln55_9_cast_fu_733    |    0    |    0    |    0    |
|          |    zext_ln55_10_cast_fu_771   |    0    |    0    |    0    |
|          |    zext_ln55_11_cast_fu_813   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_cast_fu_378         |    0    |    0    |    0    |
|          |        zext_ln55_fu_448       |    0    |    0    |    0    |
|          |       zext_ln55_1_fu_486      |    0    |    0    |    0    |
|          |       zext_ln55_2_fu_518      |    0    |    0    |    0    |
|          |       zext_ln55_3_fu_556      |    0    |    0    |    0    |
|          |       zext_ln55_4_fu_594      |    0    |    0    |    0    |
|          |       zext_ln55_5_fu_626      |    0    |    0    |    0    |
|   zext   |       zext_ln55_6_fu_658      |    0    |    0    |    0    |
|          |       zext_ln55_7_fu_696      |    0    |    0    |    0    |
|          |       zext_ln55_8_fu_742      |    0    |    0    |    0    |
|          |       zext_ln55_9_fu_780      |    0    |    0    |    0    |
|          |      zext_ln55_10_fu_822      |    0    |    0    |    0    |
|          |      zext_ln55_11_fu_854      |    0    |    0    |    0    |
|          |      zext_ln55_12_fu_890      |    0    |    0    |    0    |
|          |      zext_ln55_13_fu_922      |    0    |    0    |    0    |
|          |      zext_ln55_14_fu_958      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln1_fu_388       |    0    |    0    |    0    |
|          |      trunc_ln55_2_fu_414      |    0    |    0    |    0    |
|          |      trunc_ln55_3_fu_457      |    0    |    0    |    0    |
|          |      trunc_ln55_4_fu_495      |    0    |    0    |    0    |
|          |      trunc_ln55_5_fu_527      |    0    |    0    |    0    |
|          |      trunc_ln55_6_fu_565      |    0    |    0    |    0    |
|          |      trunc_ln55_7_fu_603      |    0    |    0    |    0    |
|          |      trunc_ln55_8_fu_635      |    0    |    0    |    0    |
|partselect|      trunc_ln55_9_fu_667      |    0    |    0    |    0    |
|          |      trunc_ln55_s_fu_705      |    0    |    0    |    0    |
|          |      trunc_ln55_1_fu_751      |    0    |    0    |    0    |
|          |      trunc_ln55_10_fu_789     |    0    |    0    |    0    |
|          |      trunc_ln55_11_fu_831     |    0    |    0    |    0    |
|          |      trunc_ln55_12_fu_863     |    0    |    0    |    0    |
|          |      trunc_ln55_13_fu_899     |    0    |    0    |    0    |
|          |      trunc_ln55_14_fu_931     |    0    |    0    |    0    |
|          |      trunc_ln55_15_fu_967     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln55_fu_398       |    0    |    0    |    0    |
|          |       sext_ln55_1_fu_424      |    0    |    0    |    0    |
|          |       sext_ln55_2_fu_467      |    0    |    0    |    0    |
|          |       sext_ln55_3_fu_505      |    0    |    0    |    0    |
|          |      sext_ln55_17_fu_515      |    0    |    0    |    0    |
|          |       sext_ln55_4_fu_537      |    0    |    0    |    0    |
|          |       sext_ln55_5_fu_575      |    0    |    0    |    0    |
|          |       sext_ln55_6_fu_613      |    0    |    0    |    0    |
|          |      sext_ln55_18_fu_623      |    0    |    0    |    0    |
|          |       sext_ln55_7_fu_645      |    0    |    0    |    0    |
|          |      sext_ln55_19_fu_655      |    0    |    0    |    0    |
|   sext   |       sext_ln55_8_fu_677      |    0    |    0    |    0    |
|          |       sext_ln55_9_fu_715      |    0    |    0    |    0    |
|          |      sext_ln55_10_fu_761      |    0    |    0    |    0    |
|          |      sext_ln55_11_fu_799      |    0    |    0    |    0    |
|          |      sext_ln55_12_fu_841      |    0    |    0    |    0    |
|          |      sext_ln55_20_fu_851      |    0    |    0    |    0    |
|          |      sext_ln55_13_fu_873      |    0    |    0    |    0    |
|          |      sext_ln55_21_fu_887      |    0    |    0    |    0    |
|          |      sext_ln55_14_fu_909      |    0    |    0    |    0    |
|          |      sext_ln55_22_fu_919      |    0    |    0    |    0    |
|          |      sext_ln55_15_fu_941      |    0    |    0    |    0    |
|          |      sext_ln55_23_fu_955      |    0    |    0    |    0    |
|          |      sext_ln55_16_fu_977      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   305   |   1558  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| bitcast_ln55_10_reg_1342 |   32   |
| bitcast_ln55_11_reg_1347 |   32   |
| bitcast_ln55_12_reg_1352 |   32   |
| bitcast_ln55_13_reg_1357 |   32   |
| bitcast_ln55_14_reg_1362 |   32   |
| bitcast_ln55_15_reg_1367 |   32   |
| bitcast_ln55_16_reg_1372 |   32   |
|  bitcast_ln55_1_reg_1180 |   32   |
|  bitcast_ln55_2_reg_1207 |   32   |
|  bitcast_ln55_3_reg_1234 |   32   |
|  bitcast_ln55_4_reg_1261 |   32   |
|  bitcast_ln55_5_reg_1282 |   32   |
|  bitcast_ln55_6_reg_1297 |   32   |
|  bitcast_ln55_7_reg_1312 |   32   |
|  bitcast_ln55_8_reg_1327 |   32   |
|  bitcast_ln55_9_reg_1337 |   32   |
|   bitcast_ln55_reg_1175  |   32   |
|    data_read_reg_1046    |   64   |
|       div_reg_1377       |   32   |
|     empty_23_reg_1069    |    4   |
|gmem_addr_10_read_reg_1239|   32   |
|   gmem_addr_10_reg_1141  |   32   |
|gmem_addr_11_read_reg_1250|   32   |
|   gmem_addr_11_reg_1147  |   32   |
|gmem_addr_12_read_reg_1266|   32   |
|   gmem_addr_12_reg_1158  |   32   |
|gmem_addr_13_read_reg_1277|   32   |
|   gmem_addr_13_reg_1169  |   32   |
|gmem_addr_14_read_reg_1287|   32   |
|   gmem_addr_14_reg_1190  |   32   |
|gmem_addr_15_read_reg_1292|   32   |
|   gmem_addr_15_reg_1201  |   32   |
|gmem_addr_16_read_reg_1302|   32   |
|   gmem_addr_16_reg_1217  |   32   |
|gmem_addr_17_read_reg_1307|   32   |
|   gmem_addr_17_reg_1228  |   32   |
|gmem_addr_18_read_reg_1317|   32   |
|   gmem_addr_18_reg_1244  |   32   |
|gmem_addr_19_read_reg_1322|   32   |
|   gmem_addr_19_reg_1255  |   32   |
| gmem_addr_1_read_reg_1164|   32   |
|   gmem_addr_1_reg_1088   |   32   |
|gmem_addr_20_read_reg_1332|   32   |
|   gmem_addr_20_reg_1271  |   32   |
| gmem_addr_6_read_reg_1185|   32   |
|   gmem_addr_6_reg_1101   |   32   |
| gmem_addr_7_read_reg_1196|   32   |
|   gmem_addr_7_reg_1113   |   32   |
| gmem_addr_8_read_reg_1212|   32   |
|   gmem_addr_8_reg_1119   |   32   |
| gmem_addr_9_read_reg_1223|   32   |
|   gmem_addr_9_reg_1130   |   32   |
|  gmem_addr_read_reg_1153 |   32   |
|    gmem_addr_reg_1081    |   32   |
|    icmp_ln50_reg_1065    |    1   |
|        j_reg_1039        |    5   |
|          reg_335         |   32   |
|          reg_340         |   32   |
| zext_ln55_1_cast_reg_1094|    7   |
| zext_ln55_2_cast_reg_1107|    8   |
| zext_ln55_4_cast_reg_1125|    9   |
| zext_ln55_5_cast_reg_1136|    9   |
+--------------------------+--------+
|           Total          |  1835  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_112 |  p0  |   3  |   1  |    3   |
|      grp_fu_326      |  p0  |   4  |  32  |   128  ||    17   |
|      grp_fu_326      |  p1  |  32  |  32  |  1024  ||   153   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1155  || 3.44952 ||   170   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |  1558  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   170  |
|  Register |    -   |    -   |  1835  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |  2140  |  1728  |
+-----------+--------+--------+--------+--------+
