{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654398656374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654398656375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 06:10:56 2022 " "Processing started: Sun Jun 05 06:10:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654398656375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654398656375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIBO_DATAPATH -c FIBO_DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIBO_DATAPATH -c FIBO_DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654398656375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654398656802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398656849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398656849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/d_flip_flop/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/d_flip_flop/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flip_Flop " "Found entity 1: D_Flip_Flop" {  } { { "../D_Flip_Flop/D_Flip_Flop.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/D_Flip_Flop/D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398656854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398656854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/four_bit_4_to_1_mux/four_bit_4_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/four_bit_4_to_1_mux/four_bit_4_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_4_To_1_Mux " "Found entity 1: Four_Bit_4_To_1_Mux" {  } { { "../Four_Bit_4_To_1_Mux/Four_Bit_4_To_1_Mux.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Four_Bit_4_To_1_Mux/Four_Bit_4_To_1_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398656859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398656859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/four_bit_2_to_1_mux/four_bit_2_to_1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/four_bit_2_to_1_mux/four_bit_2_to_1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_Bit_2_To_1_Mux " "Found entity 1: Four_Bit_2_To_1_Mux" {  } { { "../Four_Bit_2_To_1_Mux/Four_Bit_2_To_1_Mux.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Four_Bit_2_To_1_Mux/Four_Bit_2_To_1_Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398656864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398656864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/logic labs/lab 6/verilog/decoder/decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /logic labs/lab 6/verilog/decoder/decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2_To_4 " "Found entity 1: Decoder_2_To_4" {  } { { "../Decoder/Decoder_2_To_4.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/Decoder/Decoder_2_To_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398656869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398656869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibo_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fibo_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIBO_DATAPATH " "Found entity 1: FIBO_DATAPATH" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654398656875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654398656875 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIBO_DATAPATH " "Elaborating entity \"FIBO_DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654398656909 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "zero_flag FIBO_DATAPATH.v(41) " "Verilog HDL Port Connection error at FIBO_DATAPATH.v(41): output or inout port \"zero_flag\" must be connected to a structural net expression" {  } { { "FIBO_DATAPATH.v" "" { Text "E:/Logic Labs/Lab 6/Verilog/FIBO_DATAPATH/FIBO_DATAPATH.v" 41 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1654398656911 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1654398656912 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654398657190 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 05 06:10:57 2022 " "Processing ended: Sun Jun 05 06:10:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654398657190 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654398657190 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654398657190 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654398657190 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654398657792 ""}
