{"Source Block": ["oh/elink/hdl/erx_io.v@251:284@HdlStmFor", "\t\t\t       .REFCLK(rx_ref_clk_idlyctrl),//200MHz clk (78ps tap delay)\n\t\t\t       .RST(1'b0)\n\t\t\t       );\n   \n   genvar        j;\n   generate for(j=0; j<9; j=j+1)\n     begin : gen_idelay\t     \n\tIDELAYE2 #(.CINVCTRL_SEL(\"FALSE\"),\n\t\t   .DELAY_SRC(\"IDATAIN\"), \n\t\t   .HIGH_PERFORMANCE_MODE(\"FALSE\"),\n\t\t   .IDELAY_TYPE(\"FIXED\"),\n\t\t   .IDELAY_VALUE(14),\n\t\t   .PIPE_SEL(\"FALSE\"),\n\t\t   .REFCLK_FREQUENCY(200.0),\n\t\t   .SIGNAL_PATTERN(\"DATA\"))\n\tidelay_inst (.CNTVALUEOUT(),                   \n\t\t     .DATAOUT(rxi_delay_out[j]),\n\t\t     .C(1'b0),\n\t\t     .CE(1'b0),\n\t\t     .CINVCTRL(1'b0),\n\t\t     .CNTVALUEIN(5'b0),\n\t\t     .DATAIN(1'b0),\n\t\t     .IDATAIN(rxi_delay_in[j]),\n\t\t     .INC(1'b0),\n\t\t     .LD(1'b0),\n\t\t     .LDPIPEEN(1'b0),\n\t\t     .REGRST(1'b0)\n\t\t     );\n     end // block: gen_idelay\n   endgenerate\n\n   \n   //#############################\n   //# IDDR SAMPLERS\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[257, "     begin : gen_idelay\t     \n"], [262, "\t\t   .IDELAY_VALUE(14),\n"]], "Add": [[257, "     begin : gen_idelay\n"], [257, "\t(* IODELAY_GROUP = \"IDELAY_GROUP\" *) // Group name for IDELAYCTRL\n"], [262, "\t\t   .IDELAY_VALUE(RX_TAP_DELAY[j]),\n"]]}}