library ieee;
use ieee.std_logic_1164.all;

entity contador is 
	port (clock,enable,zerar : in std_logic;
			max: in std_logic_vector(3 downto 0);
			teste:out std_logic;
			cont:out std_logic_vector(3 downto 0));
			end contador;
			
architecture contador of contador is
	component divF is 
	port  (clock_in:in std_logic;
	divisor: in integer;
	clear: in std_logic;
	clock_out: out std_logic);
	end component;
	signal contSignal: std_logic_vector(3 downto 0);
	signal reset:std_logic:='0';
begin
	process(contSignal,clock,reset)
	begin 
		if(clock ='1' and clock 'EVENT) then
			if contSignal = max then
				reset <= '1';
			else
				reset <= not zerar;
			end if;
		end if;
	end process;
	teste<=reset;
	cont<=contSignal;
	
	DIV1: divF port map(clock and enable,1,reset,contSignal(0));
	DIV2: divF port map(contSignal(0),1,reset,contSignal(1));
	DIV3: divF port map(contSignal(1),1,reset,contSignal(2));
	DIV4: divF port map(contSignal(2),1,reset,contSignal(3));
	
end contador;