## C - Makefiles

A Makefile consists of a set of rules. A rule generally looks like this: targets: prerequisites command command command. The targets are file names, separated by spaces. Typically, there is only one per rule. The commands are a series of steps typically used to make the target(s).
