
part1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000596c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  08005b10  08005b10  00006b10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ee8  08005ee8  000071f4  2**0
                  CONTENTS
  4 .ARM          00000008  08005ee8  08005ee8  00006ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ef0  08005ef0  000071f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ef0  08005ef0  00006ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ef4  08005ef4  00006ef4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08005ef8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001f4  080060ec  000071f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000470  080060ec  00007470  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000071f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df4c  00000000  00000000  00007224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000229f  00000000  00000000  00015170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d78  00000000  00000000  00017410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a51  00000000  00000000  00018188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000342a  00000000  00000000  00018bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fc75  00000000  00000000  0001c003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009ac24  00000000  00000000  0002bc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c689c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047a8  00000000  00000000  000c68e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000085  00000000  00000000  000cb088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005af4 	.word	0x08005af4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08005af4 	.word	0x08005af4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000eb4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000eb8:	f003 0301 	and.w	r3, r3, #1
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d013      	beq.n	8000ee8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ec0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ec4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000ec8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d00b      	beq.n	8000ee8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ed0:	e000      	b.n	8000ed4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ed2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ed4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d0f9      	beq.n	8000ed2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000ede:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	b2d2      	uxtb	r2, r2
 8000ee6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000ee8:	687b      	ldr	r3, [r7, #4]
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
	...

08000ef8 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
       - Configure the Flash prefetch, instruction and Data caches
       - Configure the Systick to generate an interrupt each 1 msec
       - Set NVIC Group Priority to 4
       - Global MSP (MCU Support Package) initialization
     */
  HAL_Init();
 8000efc:	f000 fc6a 	bl	80017d4 <HAL_Init>

  /* Configure LED3, LED4, LED5 and LED6 */
  BSP_LED_Init(LED3);
 8000f00:	2001      	movs	r0, #1
 8000f02:	f002 f81d 	bl	8002f40 <BSP_LED_Init>
  BSP_LED_Init(LED4);
 8000f06:	2000      	movs	r0, #0
 8000f08:	f002 f81a 	bl	8002f40 <BSP_LED_Init>
  BSP_LED_Init(LED5);
 8000f0c:	2002      	movs	r0, #2
 8000f0e:	f002 f817 	bl	8002f40 <BSP_LED_Init>
  BSP_LED_Init(LED6);
 8000f12:	2003      	movs	r0, #3
 8000f14:	f002 f814 	bl	8002f40 <BSP_LED_Init>

  /* Configure the system clock to 100 MHz */
  SystemClock_Config();
 8000f18:	f000 f838 	bl	8000f8c <SystemClock_Config>

  /* Configure GPIO so that we can probe PB2 with an Oscilloscope */
  GPIOA_Init();
 8000f1c:	f000 f8e2 	bl	80010e4 <GPIOA_Init>

  /* Configure the User Button in GPIO Mode */
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 8000f20:	2101      	movs	r1, #1
 8000f22:	2000      	movs	r0, #0
 8000f24:	f002 f89e 	bl	8003064 <BSP_PB_Init>

  /* Set TIMx instance */
  TimHandle.Instance = TIMx;
 8000f28:	4b15      	ldr	r3, [pc, #84]	@ (8000f80 <main+0x88>)
 8000f2a:	4a16      	ldr	r2, [pc, #88]	@ (8000f84 <main+0x8c>)
 8000f2c:	601a      	str	r2, [r3, #0]

  /* Initialize TIM3 peripheral to toggle with a frequency of ~ 8 kHz
   * System clock is 100 MHz and TIM3 is counting at the rate of the system clock
   * so 100 M / 8 k is 12500
   */
  TimHandle.Init.Period = 12499;
 8000f2e:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <main+0x88>)
 8000f30:	f243 02d3 	movw	r2, #12499	@ 0x30d3
 8000f34:	60da      	str	r2, [r3, #12]
  TimHandle.Init.Prescaler = 0;
 8000f36:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <main+0x88>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	605a      	str	r2, [r3, #4]
  TimHandle.Init.ClockDivision = 0;
 8000f3c:	4b10      	ldr	r3, [pc, #64]	@ (8000f80 <main+0x88>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <main+0x88>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	609a      	str	r2, [r3, #8]
  TimHandle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f48:	4b0d      	ldr	r3, [pc, #52]	@ (8000f80 <main+0x88>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	619a      	str	r2, [r3, #24]
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 8000f4e:	480c      	ldr	r0, [pc, #48]	@ (8000f80 <main+0x88>)
 8000f50:	f001 fd80 	bl	8002a54 <HAL_TIM_Base_Init>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <main+0x66>
  {
	  /* Initialization Error */
	  Error_Handler();
 8000f5a:	f000 f8bb 	bl	80010d4 <Error_Handler>
  }

  ITM_Port32(30) = 0;
 8000f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f88 <main+0x90>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 8000f64:	4806      	ldr	r0, [pc, #24]	@ (8000f80 <main+0x88>)
 8000f66:	f001 fdc5 	bl	8002af4 <HAL_TIM_Base_Start_IT>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <main+0x7c>
  {
	  /* Starting Error */
	  Error_Handler();
 8000f70:	f000 f8b0 	bl	80010d4 <Error_Handler>
   ******************************************************************************
   */


	if (TEST_MODE){
		RunTestMode();
 8000f74:	f000 f9e4 	bl	8001340 <RunTestMode>
 8000f78:	2300      	movs	r3, #0
	//    	AudioPlay_Test();
	//    	UserPressButton = 0;
	//    }
	  }
		}
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	20000214 	.word	0x20000214
 8000f84:	40000400 	.word	0x40000400
 8000f88:	e0000078 	.word	0xe0000078

08000f8c <SystemClock_Config>:
  *            Flash Latency(WS)              = 3
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b094      	sub	sp, #80	@ 0x50
 8000f90:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f92:	2300      	movs	r3, #0
 8000f94:	60bb      	str	r3, [r7, #8]
 8000f96:	4b28      	ldr	r3, [pc, #160]	@ (8001038 <SystemClock_Config+0xac>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f9a:	4a27      	ldr	r2, [pc, #156]	@ (8001038 <SystemClock_Config+0xac>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fa2:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <SystemClock_Config+0xac>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fae:	2300      	movs	r3, #0
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	4b22      	ldr	r3, [pc, #136]	@ (800103c <SystemClock_Config+0xb0>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4a21      	ldr	r2, [pc, #132]	@ (800103c <SystemClock_Config+0xb0>)
 8000fb8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000fbc:	6013      	str	r3, [r2, #0]
 8000fbe:	4b1f      	ldr	r3, [pc, #124]	@ (800103c <SystemClock_Config+0xb0>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]

  /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
 8000fd2:	2310      	movs	r3, #16
 8000fd4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fde:	2310      	movs	r3, #16
 8000fe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000fe2:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000fe6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000fec:	2307      	movs	r3, #7
 8000fee:	63bb      	str	r3, [r7, #56]	@ 0x38
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f001 f8c9 	bl	800218c <HAL_RCC_OscConfig>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001000:	f000 f868 	bl	80010d4 <Error_Handler>
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001004:	230f      	movs	r3, #15
 8001006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001008:	2302      	movs	r3, #2
 800100a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800100c:	2300      	movs	r3, #0
 800100e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001010:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001014:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001016:	2300      	movs	r3, #0
 8001018:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800101a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800101e:	2103      	movs	r1, #3
 8001020:	4618      	mov	r0, r3
 8001022:	f001 fb2b 	bl	800267c <HAL_RCC_ClockConfig>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 800102c:	f000 f852 	bl	80010d4 <Error_Handler>
  }
}
 8001030:	bf00      	nop
 8001032:	3750      	adds	r7, #80	@ 0x50
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40023800 	.word	0x40023800
 800103c:	40007000 	.word	0x40007000

08001040 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	80fb      	strh	r3, [r7, #6]
  if (KEY_BUTTON_PIN == GPIO_Pin)
 800104a:	88fb      	ldrh	r3, [r7, #6]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d109      	bne.n	8001064 <HAL_GPIO_EXTI_Callback+0x24>
  {
    while (BSP_PB_GetState(BUTTON_KEY) != RESET);
 8001050:	bf00      	nop
 8001052:	2000      	movs	r0, #0
 8001054:	f002 f85c 	bl	8003110 <BSP_PB_GetState>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d1f9      	bne.n	8001052 <HAL_GPIO_EXTI_Callback+0x12>
    UserPressButton = 1;
 800105e:	4b03      	ldr	r3, [pc, #12]	@ (800106c <HAL_GPIO_EXTI_Callback+0x2c>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]
  }
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000210 	.word	0x20000210

08001070 <HAL_TIM_PeriodElapsedCallback>:
}

// This timer callback should trigger every 1/8000 Hz, and it emulates
// the idea of receiving a new sample peridiocally
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
//  BSP_LED_Toggle(LED4);
//  HAL_GPIO_TogglePin(SCOPE_CHECK_GPIO_Port, SCOPE_CHECK_Pin);

	// If we "miss" processing a sample, the new_sample_flag will still be
	// high on the trigger of the interrupt
	if (new_sample_flag == 1) {
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b01      	cmp	r3, #1
 800107e:	d102      	bne.n	8001086 <HAL_TIM_PeriodElapsedCallback+0x16>
		ITM_Port32(30) = 10;
 8001080:	4b05      	ldr	r3, [pc, #20]	@ (8001098 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001082:	220a      	movs	r2, #10
 8001084:	601a      	str	r2, [r3, #0]

		if (sample_count >= 64000) sample_count = 0;
		new_sample_flag = 1;
  }
#endif
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	20000270 	.word	0x20000270
 8001098:	e0000078 	.word	0xe0000078

0800109c <_write>:


int _write(int file, char* ptr, int len) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
 80010ac:	e009      	b.n	80010c2 <_write+0x26>
		ITM_SendChar(*ptr++);
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	1c5a      	adds	r2, r3, #1
 80010b2:	60ba      	str	r2, [r7, #8]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fef6 	bl	8000ea8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	3301      	adds	r3, #1
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	697a      	ldr	r2, [r7, #20]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dbf1      	blt.n	80010ae <_write+0x12>
	}
	return len;
 80010ca:	687b      	ldr	r3, [r7, #4]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3718      	adds	r7, #24
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* Turn LED5 on */
  BSP_LED_On(LED5);
 80010d8:	2002      	movs	r0, #2
 80010da:	f001 ffa9 	bl	8003030 <BSP_LED_On>
  while(1)
 80010de:	bf00      	nop
 80010e0:	e7fd      	b.n	80010de <Error_Handler+0xa>
	...

080010e4 <GPIOA_Init>:
  {
  }
}

static void GPIOA_Init(void){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ea:	1d3b      	adds	r3, r7, #4
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
 80010f6:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80010f8:	2300      	movs	r3, #0
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <GPIOA_Init+0x54>)
 80010fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001100:	4a0d      	ldr	r2, [pc, #52]	@ (8001138 <GPIOA_Init+0x54>)
 8001102:	f043 0302 	orr.w	r3, r3, #2
 8001106:	6313      	str	r3, [r2, #48]	@ 0x30
 8001108:	4b0b      	ldr	r3, [pc, #44]	@ (8001138 <GPIOA_Init+0x54>)
 800110a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110c:	f003 0302 	and.w	r3, r3, #2
 8001110:	603b      	str	r3, [r7, #0]
 8001112:	683b      	ldr	r3, [r7, #0]
	/*Configure GPIO pin : SCOPE_CHECK_Pin */
	  GPIO_InitStruct.Pin = SCOPE_CHECK_Pin;
 8001114:	2302      	movs	r3, #2
 8001116:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001118:	2301      	movs	r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(SCOPE_CHECK_GPIO_Port, &GPIO_InitStruct);
 8001124:	1d3b      	adds	r3, r7, #4
 8001126:	4619      	mov	r1, r3
 8001128:	4804      	ldr	r0, [pc, #16]	@ (800113c <GPIOA_Init+0x58>)
 800112a:	f000 fe61 	bl	8001df0 <HAL_GPIO_Init>

}
 800112e:	bf00      	nop
 8001130:	3718      	adds	r7, #24
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40023800 	.word	0x40023800
 800113c:	40020400 	.word	0x40020400

08001140 <ProcessBlock2>:

	return true;


}
static int  ProcessBlock2(int16_t newsample, int16_t* history) {
 8001140:	b480      	push	{r7}
 8001142:	b08d      	sub	sp, #52	@ 0x34
 8001144:	af00      	add	r7, sp, #0
 8001146:	4603      	mov	r3, r0
 8001148:	6039      	str	r1, [r7, #0]
 800114a:	80fb      	strh	r3, [r7, #6]


	history[head] = newsample;
 800114c:	4b75      	ldr	r3, [pc, #468]	@ (8001324 <ProcessBlock2+0x1e4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	88fa      	ldrh	r2, [r7, #6]
 8001158:	801a      	strh	r2, [r3, #0]
	if (samples_since_last_frame++ < FRAME_SIZE - 1){
 800115a:	4b73      	ldr	r3, [pc, #460]	@ (8001328 <ProcessBlock2+0x1e8>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	4971      	ldr	r1, [pc, #452]	@ (8001328 <ProcessBlock2+0x1e8>)
 8001162:	600a      	str	r2, [r1, #0]
 8001164:	2b01      	cmp	r3, #1
 8001166:	dc10      	bgt.n	800118a <ProcessBlock2+0x4a>
		head = (head + 1) % HISTORY_SIZE;
 8001168:	4b6e      	ldr	r3, [pc, #440]	@ (8001324 <ProcessBlock2+0x1e4>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	1c59      	adds	r1, r3, #1
 800116e:	4b6f      	ldr	r3, [pc, #444]	@ (800132c <ProcessBlock2+0x1ec>)
 8001170:	fb83 3201 	smull	r3, r2, r3, r1
 8001174:	17cb      	asrs	r3, r1, #31
 8001176:	1ad2      	subs	r2, r2, r3
 8001178:	4613      	mov	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4413      	add	r3, r2
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	1aca      	subs	r2, r1, r3
 8001182:	4b68      	ldr	r3, [pc, #416]	@ (8001324 <ProcessBlock2+0x1e4>)
 8001184:	601a      	str	r2, [r3, #0]

		return false;
 8001186:	2300      	movs	r3, #0
 8001188:	e0c6      	b.n	8001318 <ProcessBlock2+0x1d8>
		// returning false means that there are not enough samples to for the frame to be processed
	}
	samples_since_last_frame = 0;
 800118a:	4b67      	ldr	r3, [pc, #412]	@ (8001328 <ProcessBlock2+0x1e8>)
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]


	// processing the frame
	int tap, current;
	int32_t accumulators [FRAME_SIZE] = {0}; // accumulator[2] corresponds to the newest sample
 8001190:	f107 0308 	add.w	r3, r7, #8
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
	for (tap = 0, current = head; tap < NUMBER_OF_TAPS; tap++, current--) {
 800119c:	2300      	movs	r3, #0
 800119e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80011a0:	4b60      	ldr	r3, [pc, #384]	@ (8001324 <ProcessBlock2+0x1e4>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80011a6:	e044      	b.n	8001232 <ProcessBlock2+0xf2>
			int32_t coeff = (int32_t)filter_coeffs[tap]; // loading the coefficient once
 80011a8:	4a61      	ldr	r2, [pc, #388]	@ (8001330 <ProcessBlock2+0x1f0>)
 80011aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011ac:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80011b0:	61fb      	str	r3, [r7, #28]
			int base_idx = (current - MAX_FRAME_IDX + HISTORY_SIZE) % HISTORY_SIZE;
 80011b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011b4:	1d1a      	adds	r2, r3, #4
 80011b6:	4b5d      	ldr	r3, [pc, #372]	@ (800132c <ProcessBlock2+0x1ec>)
 80011b8:	fb83 3102 	smull	r3, r1, r3, r2
 80011bc:	17d3      	asrs	r3, r2, #31
 80011be:	1ac9      	subs	r1, r1, r3
 80011c0:	460b      	mov	r3, r1
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	440b      	add	r3, r1
 80011c6:	005b      	lsls	r3, r3, #1
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	61bb      	str	r3, [r7, #24]

			for (int i = 0; i < FRAME_SIZE; i++){
 80011cc:	2300      	movs	r3, #0
 80011ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80011d0:	e026      	b.n	8001220 <ProcessBlock2+0xe0>

				int history_idx = (base_idx + i) % HISTORY_SIZE;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d6:	441a      	add	r2, r3
 80011d8:	4b54      	ldr	r3, [pc, #336]	@ (800132c <ProcessBlock2+0x1ec>)
 80011da:	fb83 3102 	smull	r3, r1, r3, r2
 80011de:	17d3      	asrs	r3, r2, #31
 80011e0:	1ac9      	subs	r1, r1, r3
 80011e2:	460b      	mov	r3, r1
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	440b      	add	r3, r1
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	617b      	str	r3, [r7, #20]

				// accumulating using MLA
				__asm volatile ("SMLABB %[result], %[op1], %[op2], %[acc]"
									: [result] "=r" (accumulators[i])
									: [op1] "r" (coeff),
									  [op2] "r" ((int32_t)history[history_idx]),
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	683a      	ldr	r2, [r7, #0]
 80011f4:	4413      	add	r3, r2
 80011f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fa:	4619      	mov	r1, r3
									  [acc] "r" (accumulators[i])
 80011fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	3330      	adds	r3, #48	@ 0x30
 8001202:	443b      	add	r3, r7
 8001204:	f853 2c28 	ldr.w	r2, [r3, #-40]
				__asm volatile ("SMLABB %[result], %[op1], %[op2], %[acc]"
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	fb13 2201 	smlabb	r2, r3, r1, r2
 800120e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	3330      	adds	r3, #48	@ 0x30
 8001214:	443b      	add	r3, r7
 8001216:	f843 2c28 	str.w	r2, [r3, #-40]
			for (int i = 0; i < FRAME_SIZE; i++){
 800121a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121c:	3301      	adds	r3, #1
 800121e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001222:	2b02      	cmp	r3, #2
 8001224:	ddd5      	ble.n	80011d2 <ProcessBlock2+0x92>
	for (tap = 0, current = head; tap < NUMBER_OF_TAPS; tap++, current--) {
 8001226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001228:	3301      	adds	r3, #1
 800122a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800122c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800122e:	3b01      	subs	r3, #1
 8001230:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001234:	2b02      	cmp	r3, #2
 8001236:	ddb7      	ble.n	80011a8 <ProcessBlock2+0x68>
			}

			}


	head = (head + 1) % HISTORY_SIZE; // moving the head
 8001238:	4b3a      	ldr	r3, [pc, #232]	@ (8001324 <ProcessBlock2+0x1e4>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	1c59      	adds	r1, r3, #1
 800123e:	4b3b      	ldr	r3, [pc, #236]	@ (800132c <ProcessBlock2+0x1ec>)
 8001240:	fb83 3201 	smull	r3, r2, r3, r1
 8001244:	17cb      	asrs	r3, r1, #31
 8001246:	1ad2      	subs	r2, r2, r3
 8001248:	4613      	mov	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	4413      	add	r3, r2
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	1aca      	subs	r2, r1, r3
 8001252:	4b34      	ldr	r3, [pc, #208]	@ (8001324 <ProcessBlock2+0x1e4>)
 8001254:	601a      	str	r2, [r3, #0]


	for (int i = 0; i < FRAME_SIZE; i++){
 8001256:	2300      	movs	r3, #0
 8001258:	623b      	str	r3, [r7, #32]
 800125a:	e059      	b.n	8001310 <ProcessBlock2+0x1d0>
		if (accumulators[i] > 0x3FFFFFFF) {
 800125c:	6a3b      	ldr	r3, [r7, #32]
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	3330      	adds	r3, #48	@ 0x30
 8001262:	443b      	add	r3, r7
 8001264:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001268:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800126c:	db0d      	blt.n	800128a <ProcessBlock2+0x14a>
				accumulators[i]= 0x3FFFFFFF;
 800126e:	6a3b      	ldr	r3, [r7, #32]
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	3330      	adds	r3, #48	@ 0x30
 8001274:	443b      	add	r3, r7
 8001276:	f06f 4240 	mvn.w	r2, #3221225472	@ 0xc0000000
 800127a:	f843 2c28 	str.w	r2, [r3, #-40]
				overflow_count++;
 800127e:	4b2d      	ldr	r3, [pc, #180]	@ (8001334 <ProcessBlock2+0x1f4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	3301      	adds	r3, #1
 8001284:	4a2b      	ldr	r2, [pc, #172]	@ (8001334 <ProcessBlock2+0x1f4>)
 8001286:	6013      	str	r3, [r2, #0]
 8001288:	e015      	b.n	80012b6 <ProcessBlock2+0x176>
			} else if (accumulators[i] < -0x40000000) {
 800128a:	6a3b      	ldr	r3, [r7, #32]
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	3330      	adds	r3, #48	@ 0x30
 8001290:	443b      	add	r3, r7
 8001292:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001296:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800129a:	da0c      	bge.n	80012b6 <ProcessBlock2+0x176>
				accumulators[i] = -0x40000000;
 800129c:	6a3b      	ldr	r3, [r7, #32]
 800129e:	009b      	lsls	r3, r3, #2
 80012a0:	3330      	adds	r3, #48	@ 0x30
 80012a2:	443b      	add	r3, r7
 80012a4:	f04f 4240 	mov.w	r2, #3221225472	@ 0xc0000000
 80012a8:	f843 2c28 	str.w	r2, [r3, #-40]
				underflow_count++;
 80012ac:	4b22      	ldr	r3, [pc, #136]	@ (8001338 <ProcessBlock2+0x1f8>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	3301      	adds	r3, #1
 80012b2:	4a21      	ldr	r2, [pc, #132]	@ (8001338 <ProcessBlock2+0x1f8>)
 80012b4:	6013      	str	r3, [r2, #0]
			}

		if (accumulators[i] < 1000 && accumulators[i] > -1000) {
 80012b6:	6a3b      	ldr	r3, [r7, #32]
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	3330      	adds	r3, #48	@ 0x30
 80012bc:	443b      	add	r3, r7
 80012be:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80012c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012c6:	da14      	bge.n	80012f2 <ProcessBlock2+0x1b2>
 80012c8:	6a3b      	ldr	r3, [r7, #32]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	3330      	adds	r3, #48	@ 0x30
 80012ce:	443b      	add	r3, r7
 80012d0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80012d4:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 80012d8:	dd0b      	ble.n	80012f2 <ProcessBlock2+0x1b2>
			accumulators_16[i] = (int16_t)accumulators[i];
 80012da:	6a3b      	ldr	r3, [r7, #32]
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	3330      	adds	r3, #48	@ 0x30
 80012e0:	443b      	add	r3, r7
 80012e2:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80012e6:	b219      	sxth	r1, r3
 80012e8:	4a14      	ldr	r2, [pc, #80]	@ (800133c <ProcessBlock2+0x1fc>)
 80012ea:	6a3b      	ldr	r3, [r7, #32]
 80012ec:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80012f0:	e00b      	b.n	800130a <ProcessBlock2+0x1ca>
		} else{
			accumulators_16[i]= (int16_t)(accumulators[i] >> 15);
 80012f2:	6a3b      	ldr	r3, [r7, #32]
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	3330      	adds	r3, #48	@ 0x30
 80012f8:	443b      	add	r3, r7
 80012fa:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80012fe:	13db      	asrs	r3, r3, #15
 8001300:	b219      	sxth	r1, r3
 8001302:	4a0e      	ldr	r2, [pc, #56]	@ (800133c <ProcessBlock2+0x1fc>)
 8001304:	6a3b      	ldr	r3, [r7, #32]
 8001306:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < FRAME_SIZE; i++){
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	3301      	adds	r3, #1
 800130e:	623b      	str	r3, [r7, #32]
 8001310:	6a3b      	ldr	r3, [r7, #32]
 8001312:	2b02      	cmp	r3, #2
 8001314:	dda2      	ble.n	800125c <ProcessBlock2+0x11c>
			}

	}


	return true;
 8001316:	2301      	movs	r3, #1


}
 8001318:	4618      	mov	r0, r3
 800131a:	3734      	adds	r7, #52	@ 0x34
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr
 8001324:	20000278 	.word	0x20000278
 8001328:	20000008 	.word	0x20000008
 800132c:	2aaaaaab 	.word	0x2aaaaaab
 8001330:	20000000 	.word	0x20000000
 8001334:	20000268 	.word	0x20000268
 8001338:	2000026c 	.word	0x2000026c
 800133c:	2000027c 	.word	0x2000027c

08001340 <RunTestMode>:

static void RunTestMode() {
 8001340:	b5b0      	push	{r4, r5, r7, lr}
 8001342:	b0a2      	sub	sp, #136	@ 0x88
 8001344:	af00      	add	r7, sp, #0
    static int i = 0;
    static int k = 0;
    int fail = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        	printf("\nTest passed.\n");
        }


    } else {
    	 int16_t test_inputs[] = {10, 20, 30, 10, 20, 30, 10, 20, 30, 10, 20};
 800134c:	4b3e      	ldr	r3, [pc, #248]	@ (8001448 <RunTestMode+0x108>)
 800134e:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8001352:	461d      	mov	r5, r3
 8001354:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001356:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001358:	e895 0003 	ldmia.w	r5, {r0, r1}
 800135c:	6020      	str	r0, [r4, #0]
 800135e:	3404      	adds	r4, #4
 8001360:	8021      	strh	r1, [r4, #0]
    	 int16_t expected_outputs[] = {400, 700, 700, 400, 700, 700, 400, 700, 700};
 8001362:	4b3a      	ldr	r3, [pc, #232]	@ (800144c <RunTestMode+0x10c>)
 8001364:	f107 0418 	add.w	r4, r7, #24
 8001368:	461d      	mov	r5, r3
 800136a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800136c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800136e:	682b      	ldr	r3, [r5, #0]
 8001370:	8023      	strh	r3, [r4, #0]
    	 int16_t test_outputs[BUFFER_SIZE];

    	while (k < BUFFER_SIZE){
 8001372:	e034      	b.n	80013de <RunTestMode+0x9e>
            newSampleL = test_inputs[i];
 8001374:	4b36      	ldr	r3, [pc, #216]	@ (8001450 <RunTestMode+0x110>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	3388      	adds	r3, #136	@ 0x88
 800137c:	443b      	add	r3, r7
 800137e:	f933 2c5c 	ldrsh.w	r2, [r3, #-92]
 8001382:	4b34      	ldr	r3, [pc, #208]	@ (8001454 <RunTestMode+0x114>)
 8001384:	801a      	strh	r2, [r3, #0]
            i++;
 8001386:	4b32      	ldr	r3, [pc, #200]	@ (8001450 <RunTestMode+0x110>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	3301      	adds	r3, #1
 800138c:	4a30      	ldr	r2, [pc, #192]	@ (8001450 <RunTestMode+0x110>)
 800138e:	6013      	str	r3, [r2, #0]

			if ((MLA == 0 && ProcessBlock(newSampleL,history_l))|| (MLA == 1 && ProcessBlock2(newSampleL,history_l))){
 8001390:	4b30      	ldr	r3, [pc, #192]	@ (8001454 <RunTestMode+0x114>)
 8001392:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001396:	4930      	ldr	r1, [pc, #192]	@ (8001458 <RunTestMode+0x118>)
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fed1 	bl	8001140 <ProcessBlock2>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d01c      	beq.n	80013de <RunTestMode+0x9e>
				if (i >= HISTORY_SIZE-1){
 80013a4:	4b2a      	ldr	r3, [pc, #168]	@ (8001450 <RunTestMode+0x110>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b04      	cmp	r3, #4
 80013aa:	dd18      	ble.n	80013de <RunTestMode+0x9e>

					int frame_counter = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
					while (frame_counter < FRAME_SIZE) {
 80013b0:	e012      	b.n	80013d8 <RunTestMode+0x98>


						test_outputs[k] = accumulators_16[frame_counter];
 80013b2:	4b2a      	ldr	r3, [pc, #168]	@ (800145c <RunTestMode+0x11c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	492a      	ldr	r1, [pc, #168]	@ (8001460 <RunTestMode+0x120>)
 80013b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80013ba:	f931 2012 	ldrsh.w	r2, [r1, r2, lsl #1]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	3388      	adds	r3, #136	@ 0x88
 80013c2:	443b      	add	r3, r7
 80013c4:	f823 2c84 	strh.w	r2, [r3, #-132]

						k++;
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <RunTestMode+0x11c>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	3301      	adds	r3, #1
 80013ce:	4a23      	ldr	r2, [pc, #140]	@ (800145c <RunTestMode+0x11c>)
 80013d0:	6013      	str	r3, [r2, #0]
						frame_counter++;
 80013d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80013d4:	3301      	adds	r3, #1
 80013d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
					while (frame_counter < FRAME_SIZE) {
 80013d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80013da:	2b02      	cmp	r3, #2
 80013dc:	dde9      	ble.n	80013b2 <RunTestMode+0x72>
    	while (k < BUFFER_SIZE){
 80013de:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <RunTestMode+0x11c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b08      	cmp	r3, #8
 80013e4:	ddc6      	ble.n	8001374 <RunTestMode+0x34>


    	}

    	// Verify test outputs
    	for (int j = 0; j < BUFFER_SIZE; j++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80013ec:	e019      	b.n	8001422 <RunTestMode+0xe2>
    	        if (test_outputs[j] != expected_outputs[j]) {
 80013ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	3388      	adds	r3, #136	@ 0x88
 80013f6:	443b      	add	r3, r7
 80013f8:	f933 2c84 	ldrsh.w	r2, [r3, #-132]
 80013fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	3388      	adds	r3, #136	@ 0x88
 8001404:	443b      	add	r3, r7
 8001406:	f933 3c70 	ldrsh.w	r3, [r3, #-112]
 800140a:	429a      	cmp	r2, r3
 800140c:	d004      	beq.n	8001418 <RunTestMode+0xd8>
    	                fail++;
 800140e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001412:	3301      	adds	r3, #1
 8001414:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    	for (int j = 0; j < BUFFER_SIZE; j++) {
 8001418:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800141c:	3301      	adds	r3, #1
 800141e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001422:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001426:	2b08      	cmp	r3, #8
 8001428:	dde1      	ble.n	80013ee <RunTestMode+0xae>
    	            }
    	        }
    	        if (fail>0){
 800142a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800142e:	2b00      	cmp	r3, #0
 8001430:	dd03      	ble.n	800143a <RunTestMode+0xfa>
    	        	printf("\nTest failed.\n");
 8001432:	480c      	ldr	r0, [pc, #48]	@ (8001464 <RunTestMode+0x124>)
 8001434:	f002 fbf2 	bl	8003c1c <puts>
 8001438:	e003      	b.n	8001442 <RunTestMode+0x102>

    	        }else{
    	        	printf("\nTest passed.\n");
 800143a:	480b      	ldr	r0, [pc, #44]	@ (8001468 <RunTestMode+0x128>)
 800143c:	f002 fbee 	bl	8003c1c <puts>
    	        }

		}
    while (1)
 8001440:	bf00      	nop
 8001442:	bf00      	nop
 8001444:	e7fd      	b.n	8001442 <RunTestMode+0x102>
 8001446:	bf00      	nop
 8001448:	08005b30 	.word	0x08005b30
 800144c:	08005b48 	.word	0x08005b48
 8001450:	20000284 	.word	0x20000284
 8001454:	20000274 	.word	0x20000274
 8001458:	2000025c 	.word	0x2000025c
 800145c:	20000288 	.word	0x20000288
 8001460:	2000027c 	.word	0x2000027c
 8001464:	08005b10 	.word	0x08005b10
 8001468:	08005b20 	.word	0x08005b20

0800146c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <HAL_MspInit+0x4c>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147a:	4a0f      	ldr	r2, [pc, #60]	@ (80014b8 <HAL_MspInit+0x4c>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001480:	6453      	str	r3, [r2, #68]	@ 0x44
 8001482:	4b0d      	ldr	r3, [pc, #52]	@ (80014b8 <HAL_MspInit+0x4c>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	4b09      	ldr	r3, [pc, #36]	@ (80014b8 <HAL_MspInit+0x4c>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	4a08      	ldr	r2, [pc, #32]	@ (80014b8 <HAL_MspInit+0x4c>)
 8001498:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800149c:	6413      	str	r3, [r2, #64]	@ 0x40
 800149e:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <HAL_MspInit+0x4c>)
 80014a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014aa:	2007      	movs	r0, #7
 80014ac:	f000 fad4 	bl	8001a58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	40023800 	.word	0x40023800

080014bc <HAL_TIM_Base_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param htim: TIM handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <HAL_TIM_Base_MspInit+0x3c>)
 80014ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <HAL_TIM_Base_MspInit+0x3c>)
 80014ce:	f043 0302 	orr.w	r3, r3, #2
 80014d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <HAL_TIM_Base_MspInit+0x3c>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	68fb      	ldr	r3, [r7, #12]

  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2104      	movs	r1, #4
 80014e4:	201d      	movs	r0, #29
 80014e6:	f000 fac2 	bl	8001a6e <HAL_NVIC_SetPriority>

  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 80014ea:	201d      	movs	r0, #29
 80014ec:	f000 fadb 	bl	8001aa6 <HAL_NVIC_EnableIRQ>
}
 80014f0:	bf00      	nop
 80014f2:	3710      	adds	r7, #16
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40023800 	.word	0x40023800

080014fc <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
}
 8001500:	bf00      	nop
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800150a:	b480      	push	{r7}
 800150c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800150e:	bf00      	nop
 8001510:	e7fd      	b.n	800150e <HardFault_Handler+0x4>

08001512 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001516:	bf00      	nop
 8001518:	e7fd      	b.n	8001516 <MemManage_Handler+0x4>

0800151a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800151a:	b480      	push	{r7}
 800151c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800151e:	bf00      	nop
 8001520:	e7fd      	b.n	800151e <BusFault_Handler+0x4>

08001522 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001522:	b480      	push	{r7}
 8001524:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001526:	bf00      	nop
 8001528:	e7fd      	b.n	8001526 <UsageFault_Handler+0x4>

0800152a <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800152a:	b480      	push	{r7}
 800152c:	af00      	add	r7, sp, #0
}
 800152e:	bf00      	nop
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr

08001538 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001546:	b480      	push	{r7}
 8001548:	af00      	add	r7, sp, #0
}
 800154a:	bf00      	nop
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8001558:	f000 f98e 	bl	8001878 <HAL_IncTick>
}
 800155c:	bf00      	nop
 800155e:	bd80      	pop	{r7, pc}

08001560 <EXTI0_IRQHandler>:
  * @brief  This function handles External line 0 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI0_IRQHandler(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(KEY_BUTTON_PIN);
 8001564:	2001      	movs	r0, #1
 8001566:	f000 fdf9 	bl	800215c <HAL_GPIO_EXTI_IRQHandler>
}
 800156a:	bf00      	nop
 800156c:	bd80      	pop	{r7, pc}

0800156e <EXTI4_IRQHandler>:
  * @brief  This function handles EXTI4_IRQ Handler.
  * @param  None
  * @retval None
  */
void EXTI4_IRQHandler(void)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(ACCELERO_INT1_PIN);
 8001572:	2010      	movs	r0, #16
 8001574:	f000 fdf2 	bl	800215c <HAL_GPIO_EXTI_IRQHandler>
}
 8001578:	bf00      	nop
 800157a:	bd80      	pop	{r7, pc}

0800157c <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void I2S3_IRQHandler(void)
{ 
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(hAudioOutI2s.hdmatx);
 8001580:	4b03      	ldr	r3, [pc, #12]	@ (8001590 <DMA1_Stream7_IRQHandler+0x14>)
 8001582:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001584:	4618      	mov	r0, r3
 8001586:	f000 faa9 	bl	8001adc <HAL_DMA_IRQHandler>
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000294 	.word	0x20000294

08001594 <DMA1_Stream3_IRQHandler>:
  * @brief  This function handles I2S IT Stream interrupt request.
  * @param  None
  * @retval None
  */
void I2S2_IRQHandler(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(hAudioInI2s.hdmarx);
 8001598:	4b03      	ldr	r3, [pc, #12]	@ (80015a8 <DMA1_Stream3_IRQHandler+0x14>)
 800159a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800159c:	4618      	mov	r0, r3
 800159e:	f000 fa9d 	bl	8001adc <HAL_DMA_IRQHandler>
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002dc 	.word	0x200002dc

080015ac <TIM3_IRQHandler>:
  * @brief  This function handles TIM interrupt request.
  * @param  None
  * @retval None
  */
void TIMx_IRQHandler(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle);
 80015b0:	4802      	ldr	r0, [pc, #8]	@ (80015bc <TIM3_IRQHandler+0x10>)
 80015b2:	f001 fb01 	bl	8002bb8 <HAL_TIM_IRQHandler>
}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000214 	.word	0x20000214

080015c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
	return 1;
 80015c4:	2301      	movs	r3, #1
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <_kill>:

int _kill(int pid, int sig)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015da:	f002 fc51 	bl	8003e80 <__errno>
 80015de:	4603      	mov	r3, r0
 80015e0:	2216      	movs	r2, #22
 80015e2:	601a      	str	r2, [r3, #0]
	return -1;
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3708      	adds	r7, #8
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <_exit>:

void _exit (int status)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015f8:	f04f 31ff 	mov.w	r1, #4294967295
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ffe7 	bl	80015d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001602:	bf00      	nop
 8001604:	e7fd      	b.n	8001602 <_exit+0x12>

08001606 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b086      	sub	sp, #24
 800160a:	af00      	add	r7, sp, #0
 800160c:	60f8      	str	r0, [r7, #12]
 800160e:	60b9      	str	r1, [r7, #8]
 8001610:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e00a      	b.n	800162e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001618:	f3af 8000 	nop.w
 800161c:	4601      	mov	r1, r0
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	1c5a      	adds	r2, r3, #1
 8001622:	60ba      	str	r2, [r7, #8]
 8001624:	b2ca      	uxtb	r2, r1
 8001626:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	3301      	adds	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	697a      	ldr	r2, [r7, #20]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	429a      	cmp	r2, r3
 8001634:	dbf0      	blt.n	8001618 <_read+0x12>
	}

return len;
 8001636:	687b      	ldr	r3, [r7, #4]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3718      	adds	r7, #24
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	return -1;
 8001648:	f04f 33ff 	mov.w	r3, #4294967295
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001668:	605a      	str	r2, [r3, #4]
	return 0;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <_isatty>:

int _isatty(int file)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	return 1;
 8001680:	2301      	movs	r3, #1
}
 8001682:	4618      	mov	r0, r3
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr

0800168e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800168e:	b480      	push	{r7}
 8001690:	b085      	sub	sp, #20
 8001692:	af00      	add	r7, sp, #0
 8001694:	60f8      	str	r0, [r7, #12]
 8001696:	60b9      	str	r1, [r7, #8]
 8001698:	607a      	str	r2, [r7, #4]
	return 0;
 800169a:	2300      	movs	r3, #0
}
 800169c:	4618      	mov	r0, r3
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016b0:	4a14      	ldr	r2, [pc, #80]	@ (8001704 <_sbrk+0x5c>)
 80016b2:	4b15      	ldr	r3, [pc, #84]	@ (8001708 <_sbrk+0x60>)
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016bc:	4b13      	ldr	r3, [pc, #76]	@ (800170c <_sbrk+0x64>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d102      	bne.n	80016ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016c4:	4b11      	ldr	r3, [pc, #68]	@ (800170c <_sbrk+0x64>)
 80016c6:	4a12      	ldr	r2, [pc, #72]	@ (8001710 <_sbrk+0x68>)
 80016c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016ca:	4b10      	ldr	r3, [pc, #64]	@ (800170c <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d207      	bcs.n	80016e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d8:	f002 fbd2 	bl	8003e80 <__errno>
 80016dc:	4603      	mov	r3, r0
 80016de:	220c      	movs	r2, #12
 80016e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016e2:	f04f 33ff 	mov.w	r3, #4294967295
 80016e6:	e009      	b.n	80016fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e8:	4b08      	ldr	r3, [pc, #32]	@ (800170c <_sbrk+0x64>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ee:	4b07      	ldr	r3, [pc, #28]	@ (800170c <_sbrk+0x64>)
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4413      	add	r3, r2
 80016f6:	4a05      	ldr	r2, [pc, #20]	@ (800170c <_sbrk+0x64>)
 80016f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016fa:	68fb      	ldr	r3, [r7, #12]
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	3718      	adds	r7, #24
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20020000 	.word	0x20020000
 8001708:	00000400 	.word	0x00000400
 800170c:	2000028c 	.word	0x2000028c
 8001710:	20000470 	.word	0x20000470

08001714 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001718:	4b16      	ldr	r3, [pc, #88]	@ (8001774 <SystemInit+0x60>)
 800171a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800171e:	4a15      	ldr	r2, [pc, #84]	@ (8001774 <SystemInit+0x60>)
 8001720:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001724:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <SystemInit+0x64>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a12      	ldr	r2, [pc, #72]	@ (8001778 <SystemInit+0x64>)
 800172e:	f043 0301 	orr.w	r3, r3, #1
 8001732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001734:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <SystemInit+0x64>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800173a:	4b0f      	ldr	r3, [pc, #60]	@ (8001778 <SystemInit+0x64>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a0e      	ldr	r2, [pc, #56]	@ (8001778 <SystemInit+0x64>)
 8001740:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8001744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001748:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800174a:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <SystemInit+0x64>)
 800174c:	4a0b      	ldr	r2, [pc, #44]	@ (800177c <SystemInit+0x68>)
 800174e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001750:	4b09      	ldr	r3, [pc, #36]	@ (8001778 <SystemInit+0x64>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a08      	ldr	r2, [pc, #32]	@ (8001778 <SystemInit+0x64>)
 8001756:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800175a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <SystemInit+0x64>)
 800175e:	2200      	movs	r2, #0
 8001760:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001762:	4b04      	ldr	r3, [pc, #16]	@ (8001774 <SystemInit+0x60>)
 8001764:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001768:	609a      	str	r2, [r3, #8]
#endif
}
 800176a:	bf00      	nop
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00
 8001778:	40023800 	.word	0x40023800
 800177c:	24003010 	.word	0x24003010

08001780 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001780:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001784:	480d      	ldr	r0, [pc, #52]	@ (80017bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001786:	490e      	ldr	r1, [pc, #56]	@ (80017c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001788:	4a0e      	ldr	r2, [pc, #56]	@ (80017c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800179c:	4c0b      	ldr	r4, [pc, #44]	@ (80017cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80017aa:	f7ff ffb3 	bl	8001714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ae:	f002 fb6d 	bl	8003e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017b2:	f7ff fba1 	bl	8000ef8 <main>
  bx  lr    
 80017b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80017b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80017bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80017c4:	08005ef8 	.word	0x08005ef8
  ldr r2, =_sbss
 80017c8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80017cc:	20000470 	.word	0x20000470

080017d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017d0:	e7fe      	b.n	80017d0 <ADC_IRQHandler>
	...

080017d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001814 <HAL_Init+0x40>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001814 <HAL_Init+0x40>)
 80017de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80017e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <HAL_Init+0x40>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <HAL_Init+0x40>)
 80017ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80017ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_Init+0x40>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <HAL_Init+0x40>)
 80017f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f92b 	bl	8001a58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	2000      	movs	r0, #0
 8001804:	f000 f808 	bl	8001818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001808:	f7ff fe30 	bl	800146c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40023c00 	.word	0x40023c00

08001818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <HAL_InitTick+0x54>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_InitTick+0x58>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f943 	bl	8001ac2 <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	f000 f90b 	bl	8001a6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <HAL_InitTick+0x5c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	2000000c 	.word	0x2000000c
 8001870:	20000014 	.word	0x20000014
 8001874:	20000010 	.word	0x20000010

08001878 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_IncTick+0x20>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b06      	ldr	r3, [pc, #24]	@ (800189c <HAL_IncTick+0x24>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a04      	ldr	r2, [pc, #16]	@ (800189c <HAL_IncTick+0x24>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20000014 	.word	0x20000014
 800189c:	20000290 	.word	0x20000290

080018a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return uwTick;
 80018a4:	4b03      	ldr	r3, [pc, #12]	@ (80018b4 <HAL_GetTick+0x14>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	20000290 	.word	0x20000290

080018b8 <__NVIC_SetPriorityGrouping>:
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f003 0307 	and.w	r3, r3, #7
 80018c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c8:	4b0c      	ldr	r3, [pc, #48]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018d4:	4013      	ands	r3, r2
 80018d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ea:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <__NVIC_SetPriorityGrouping+0x44>)
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	60d3      	str	r3, [r2, #12]
}
 80018f0:	bf00      	nop
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	e000ed00 	.word	0xe000ed00

08001900 <__NVIC_GetPriorityGrouping>:
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001904:	4b04      	ldr	r3, [pc, #16]	@ (8001918 <__NVIC_GetPriorityGrouping+0x18>)
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	0a1b      	lsrs	r3, r3, #8
 800190a:	f003 0307 	and.w	r3, r3, #7
}
 800190e:	4618      	mov	r0, r3
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <__NVIC_EnableIRQ>:
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192a:	2b00      	cmp	r3, #0
 800192c:	db0b      	blt.n	8001946 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	f003 021f 	and.w	r2, r3, #31
 8001934:	4907      	ldr	r1, [pc, #28]	@ (8001954 <__NVIC_EnableIRQ+0x38>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	095b      	lsrs	r3, r3, #5
 800193c:	2001      	movs	r0, #1
 800193e:	fa00 f202 	lsl.w	r2, r0, r2
 8001942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000e100 	.word	0xe000e100

08001958 <__NVIC_SetPriority>:
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	6039      	str	r1, [r7, #0]
 8001962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001968:	2b00      	cmp	r3, #0
 800196a:	db0a      	blt.n	8001982 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	b2da      	uxtb	r2, r3
 8001970:	490c      	ldr	r1, [pc, #48]	@ (80019a4 <__NVIC_SetPriority+0x4c>)
 8001972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001976:	0112      	lsls	r2, r2, #4
 8001978:	b2d2      	uxtb	r2, r2
 800197a:	440b      	add	r3, r1
 800197c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001980:	e00a      	b.n	8001998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	b2da      	uxtb	r2, r3
 8001986:	4908      	ldr	r1, [pc, #32]	@ (80019a8 <__NVIC_SetPriority+0x50>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	f003 030f 	and.w	r3, r3, #15
 800198e:	3b04      	subs	r3, #4
 8001990:	0112      	lsls	r2, r2, #4
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	440b      	add	r3, r1
 8001996:	761a      	strb	r2, [r3, #24]
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	e000e100 	.word	0xe000e100
 80019a8:	e000ed00 	.word	0xe000ed00

080019ac <NVIC_EncodePriority>:
{
 80019ac:	b480      	push	{r7}
 80019ae:	b089      	sub	sp, #36	@ 0x24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f1c3 0307 	rsb	r3, r3, #7
 80019c6:	2b04      	cmp	r3, #4
 80019c8:	bf28      	it	cs
 80019ca:	2304      	movcs	r3, #4
 80019cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	3304      	adds	r3, #4
 80019d2:	2b06      	cmp	r3, #6
 80019d4:	d902      	bls.n	80019dc <NVIC_EncodePriority+0x30>
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3b03      	subs	r3, #3
 80019da:	e000      	b.n	80019de <NVIC_EncodePriority+0x32>
 80019dc:	2300      	movs	r3, #0
 80019de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ea:	43da      	mvns	r2, r3
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	401a      	ands	r2, r3
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f4:	f04f 31ff 	mov.w	r1, #4294967295
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	fa01 f303 	lsl.w	r3, r1, r3
 80019fe:	43d9      	mvns	r1, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a04:	4313      	orrs	r3, r2
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	3724      	adds	r7, #36	@ 0x24
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
	...

08001a14 <SysTick_Config>:
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a24:	d301      	bcc.n	8001a2a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001a26:	2301      	movs	r3, #1
 8001a28:	e00f      	b.n	8001a4a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a54 <SysTick_Config+0x40>)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a32:	210f      	movs	r1, #15
 8001a34:	f04f 30ff 	mov.w	r0, #4294967295
 8001a38:	f7ff ff8e 	bl	8001958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a3c:	4b05      	ldr	r3, [pc, #20]	@ (8001a54 <SysTick_Config+0x40>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a42:	4b04      	ldr	r3, [pc, #16]	@ (8001a54 <SysTick_Config+0x40>)
 8001a44:	2207      	movs	r2, #7
 8001a46:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3708      	adds	r7, #8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	e000e010 	.word	0xe000e010

08001a58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f7ff ff29 	bl	80018b8 <__NVIC_SetPriorityGrouping>
}
 8001a66:	bf00      	nop
 8001a68:	3708      	adds	r7, #8
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b086      	sub	sp, #24
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	4603      	mov	r3, r0
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a80:	f7ff ff3e 	bl	8001900 <__NVIC_GetPriorityGrouping>
 8001a84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a86:	687a      	ldr	r2, [r7, #4]
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	6978      	ldr	r0, [r7, #20]
 8001a8c:	f7ff ff8e 	bl	80019ac <NVIC_EncodePriority>
 8001a90:	4602      	mov	r2, r0
 8001a92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a96:	4611      	mov	r1, r2
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff ff5d 	bl	8001958 <__NVIC_SetPriority>
}
 8001a9e:	bf00      	nop
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b082      	sub	sp, #8
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7ff ff31 	bl	800191c <__NVIC_EnableIRQ>
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b082      	sub	sp, #8
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ffa2 	bl	8001a14 <SysTick_Config>
 8001ad0:	4603      	mov	r3, r0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b086      	sub	sp, #24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001ae8:	4b8e      	ldr	r3, [pc, #568]	@ (8001d24 <HAL_DMA_IRQHandler+0x248>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a8e      	ldr	r2, [pc, #568]	@ (8001d28 <HAL_DMA_IRQHandler+0x24c>)
 8001aee:	fba2 2303 	umull	r2, r3, r2, r3
 8001af2:	0a9b      	lsrs	r3, r3, #10
 8001af4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b06:	2208      	movs	r2, #8
 8001b08:	409a      	lsls	r2, r3
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d01a      	beq.n	8001b48 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0304 	and.w	r3, r3, #4
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d013      	beq.n	8001b48 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 0204 	bic.w	r2, r2, #4
 8001b2e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b34:	2208      	movs	r2, #8
 8001b36:	409a      	lsls	r2, r3
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b40:	f043 0201 	orr.w	r2, r3, #1
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	409a      	lsls	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4013      	ands	r3, r2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d012      	beq.n	8001b7e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d00b      	beq.n	8001b7e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	409a      	lsls	r2, r3
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b76:	f043 0202 	orr.w	r2, r3, #2
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b82:	2204      	movs	r2, #4
 8001b84:	409a      	lsls	r2, r3
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d012      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00b      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ba0:	2204      	movs	r2, #4
 8001ba2:	409a      	lsls	r2, r3
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bac:	f043 0204 	orr.w	r2, r3, #4
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb8:	2210      	movs	r2, #16
 8001bba:	409a      	lsls	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d043      	beq.n	8001c4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0308 	and.w	r3, r3, #8
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d03c      	beq.n	8001c4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd6:	2210      	movs	r2, #16
 8001bd8:	409a      	lsls	r2, r3
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d018      	beq.n	8001c1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d108      	bne.n	8001c0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d024      	beq.n	8001c4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	4798      	blx	r3
 8001c0a:	e01f      	b.n	8001c4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d01b      	beq.n	8001c4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	4798      	blx	r3
 8001c1c:	e016      	b.n	8001c4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d107      	bne.n	8001c3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f022 0208 	bic.w	r2, r2, #8
 8001c3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d003      	beq.n	8001c4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c50:	2220      	movs	r2, #32
 8001c52:	409a      	lsls	r2, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4013      	ands	r3, r2
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	f000 808f 	beq.w	8001d7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0310 	and.w	r3, r3, #16
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f000 8087 	beq.w	8001d7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c72:	2220      	movs	r2, #32
 8001c74:	409a      	lsls	r2, r3
 8001c76:	693b      	ldr	r3, [r7, #16]
 8001c78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c80:	b2db      	uxtb	r3, r3
 8001c82:	2b05      	cmp	r3, #5
 8001c84:	d136      	bne.n	8001cf4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 0216 	bic.w	r2, r2, #22
 8001c94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	695a      	ldr	r2, [r3, #20]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ca4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d103      	bne.n	8001cb6 <HAL_DMA_IRQHandler+0x1da>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d007      	beq.n	8001cc6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0208 	bic.w	r2, r2, #8
 8001cc4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cca:	223f      	movs	r2, #63	@ 0x3f
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d07e      	beq.n	8001de8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	4798      	blx	r3
        }
        return;
 8001cf2:	e079      	b.n	8001de8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d01d      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d10d      	bne.n	8001d2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d031      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	4798      	blx	r3
 8001d20:	e02c      	b.n	8001d7c <HAL_DMA_IRQHandler+0x2a0>
 8001d22:	bf00      	nop
 8001d24:	2000000c 	.word	0x2000000c
 8001d28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d023      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d38:	6878      	ldr	r0, [r7, #4]
 8001d3a:	4798      	blx	r3
 8001d3c:	e01e      	b.n	8001d7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d10f      	bne.n	8001d6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f022 0210 	bic.w	r2, r2, #16
 8001d5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d032      	beq.n	8001dea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d88:	f003 0301 	and.w	r3, r3, #1
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d022      	beq.n	8001dd6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2205      	movs	r2, #5
 8001d94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 0201 	bic.w	r2, r2, #1
 8001da6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	3301      	adds	r3, #1
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	697a      	ldr	r2, [r7, #20]
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d307      	bcc.n	8001dc4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f2      	bne.n	8001da8 <HAL_DMA_IRQHandler+0x2cc>
 8001dc2:	e000      	b.n	8001dc6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001dc4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d005      	beq.n	8001dea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	4798      	blx	r3
 8001de6:	e000      	b.n	8001dea <HAL_DMA_IRQHandler+0x30e>
        return;
 8001de8:	bf00      	nop
    }
  }
}
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b089      	sub	sp, #36	@ 0x24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e06:	2300      	movs	r3, #0
 8001e08:	61fb      	str	r3, [r7, #28]
 8001e0a:	e159      	b.n	80020c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	697a      	ldr	r2, [r7, #20]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	f040 8148 	bne.w	80020ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d005      	beq.n	8001e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d130      	bne.n	8001ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	43db      	mvns	r3, r3
 8001e54:	69ba      	ldr	r2, [r7, #24]
 8001e56:	4013      	ands	r3, r2
 8001e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	fa02 f303 	lsl.w	r3, r2, r3
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e78:	2201      	movs	r2, #1
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	43db      	mvns	r3, r3
 8001e82:	69ba      	ldr	r2, [r7, #24]
 8001e84:	4013      	ands	r3, r2
 8001e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	091b      	lsrs	r3, r3, #4
 8001e8e:	f003 0201 	and.w	r2, r3, #1
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	69ba      	ldr	r2, [r7, #24]
 8001ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	2b03      	cmp	r3, #3
 8001eae:	d017      	beq.n	8001ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	2203      	movs	r2, #3
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43db      	mvns	r3, r3
 8001ec2:	69ba      	ldr	r2, [r7, #24]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	689a      	ldr	r2, [r3, #8]
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f003 0303 	and.w	r3, r3, #3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d123      	bne.n	8001f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	08da      	lsrs	r2, r3, #3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3208      	adds	r2, #8
 8001ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	f003 0307 	and.w	r3, r3, #7
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	220f      	movs	r2, #15
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	43db      	mvns	r3, r3
 8001f0a:	69ba      	ldr	r2, [r7, #24]
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	691a      	ldr	r2, [r3, #16]
 8001f14:	69fb      	ldr	r3, [r7, #28]
 8001f16:	f003 0307 	and.w	r3, r3, #7
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	08da      	lsrs	r2, r3, #3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	3208      	adds	r2, #8
 8001f2e:	69b9      	ldr	r1, [r7, #24]
 8001f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	2203      	movs	r2, #3
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 0203 	and.w	r2, r3, #3
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 80a2 	beq.w	80020ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	4b57      	ldr	r3, [pc, #348]	@ (80020d8 <HAL_GPIO_Init+0x2e8>)
 8001f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f7e:	4a56      	ldr	r2, [pc, #344]	@ (80020d8 <HAL_GPIO_Init+0x2e8>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f86:	4b54      	ldr	r3, [pc, #336]	@ (80020d8 <HAL_GPIO_Init+0x2e8>)
 8001f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f8e:	60fb      	str	r3, [r7, #12]
 8001f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f92:	4a52      	ldr	r2, [pc, #328]	@ (80020dc <HAL_GPIO_Init+0x2ec>)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	089b      	lsrs	r3, r3, #2
 8001f98:	3302      	adds	r3, #2
 8001f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	f003 0303 	and.w	r3, r3, #3
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	220f      	movs	r2, #15
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a49      	ldr	r2, [pc, #292]	@ (80020e0 <HAL_GPIO_Init+0x2f0>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d019      	beq.n	8001ff2 <HAL_GPIO_Init+0x202>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a48      	ldr	r2, [pc, #288]	@ (80020e4 <HAL_GPIO_Init+0x2f4>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d013      	beq.n	8001fee <HAL_GPIO_Init+0x1fe>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a47      	ldr	r2, [pc, #284]	@ (80020e8 <HAL_GPIO_Init+0x2f8>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00d      	beq.n	8001fea <HAL_GPIO_Init+0x1fa>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a46      	ldr	r2, [pc, #280]	@ (80020ec <HAL_GPIO_Init+0x2fc>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d007      	beq.n	8001fe6 <HAL_GPIO_Init+0x1f6>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a45      	ldr	r2, [pc, #276]	@ (80020f0 <HAL_GPIO_Init+0x300>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d101      	bne.n	8001fe2 <HAL_GPIO_Init+0x1f2>
 8001fde:	2304      	movs	r3, #4
 8001fe0:	e008      	b.n	8001ff4 <HAL_GPIO_Init+0x204>
 8001fe2:	2307      	movs	r3, #7
 8001fe4:	e006      	b.n	8001ff4 <HAL_GPIO_Init+0x204>
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e004      	b.n	8001ff4 <HAL_GPIO_Init+0x204>
 8001fea:	2302      	movs	r3, #2
 8001fec:	e002      	b.n	8001ff4 <HAL_GPIO_Init+0x204>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	e000      	b.n	8001ff4 <HAL_GPIO_Init+0x204>
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	69fa      	ldr	r2, [r7, #28]
 8001ff6:	f002 0203 	and.w	r2, r2, #3
 8001ffa:	0092      	lsls	r2, r2, #2
 8001ffc:	4093      	lsls	r3, r2
 8001ffe:	69ba      	ldr	r2, [r7, #24]
 8002000:	4313      	orrs	r3, r2
 8002002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002004:	4935      	ldr	r1, [pc, #212]	@ (80020dc <HAL_GPIO_Init+0x2ec>)
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	089b      	lsrs	r3, r3, #2
 800200a:	3302      	adds	r3, #2
 800200c:	69ba      	ldr	r2, [r7, #24]
 800200e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002012:	4b38      	ldr	r3, [pc, #224]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d003      	beq.n	8002036 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800202e:	69ba      	ldr	r2, [r7, #24]
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	4313      	orrs	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002036:	4a2f      	ldr	r2, [pc, #188]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800203c:	4b2d      	ldr	r3, [pc, #180]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	43db      	mvns	r3, r3
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4013      	ands	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d003      	beq.n	8002060 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	4313      	orrs	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002060:	4a24      	ldr	r2, [pc, #144]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002066:	4b23      	ldr	r3, [pc, #140]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	43db      	mvns	r3, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4013      	ands	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d003      	beq.n	800208a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002082:	69ba      	ldr	r2, [r7, #24]
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800208a:	4a1a      	ldr	r2, [pc, #104]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002090:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	43db      	mvns	r3, r3
 800209a:	69ba      	ldr	r2, [r7, #24]
 800209c:	4013      	ands	r3, r2
 800209e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020b4:	4a0f      	ldr	r2, [pc, #60]	@ (80020f4 <HAL_GPIO_Init+0x304>)
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	3301      	adds	r3, #1
 80020be:	61fb      	str	r3, [r7, #28]
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	2b0f      	cmp	r3, #15
 80020c4:	f67f aea2 	bls.w	8001e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80020c8:	bf00      	nop
 80020ca:	bf00      	nop
 80020cc:	3724      	adds	r7, #36	@ 0x24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	40023800 	.word	0x40023800
 80020dc:	40013800 	.word	0x40013800
 80020e0:	40020000 	.word	0x40020000
 80020e4:	40020400 	.word	0x40020400
 80020e8:	40020800 	.word	0x40020800
 80020ec:	40020c00 	.word	0x40020c00
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40013c00 	.word	0x40013c00

080020f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	460b      	mov	r3, r1
 8002102:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691a      	ldr	r2, [r3, #16]
 8002108:	887b      	ldrh	r3, [r7, #2]
 800210a:	4013      	ands	r3, r2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d002      	beq.n	8002116 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002110:	2301      	movs	r3, #1
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	e001      	b.n	800211a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002116:	2300      	movs	r3, #0
 8002118:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800211a:	7bfb      	ldrb	r3, [r7, #15]
}
 800211c:	4618      	mov	r0, r3
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	460b      	mov	r3, r1
 8002132:	807b      	strh	r3, [r7, #2]
 8002134:	4613      	mov	r3, r2
 8002136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002138:	787b      	ldrb	r3, [r7, #1]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800213e:	887a      	ldrh	r2, [r7, #2]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002144:	e003      	b.n	800214e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002146:	887b      	ldrh	r3, [r7, #2]
 8002148:	041a      	lsls	r2, r3, #16
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	619a      	str	r2, [r3, #24]
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002166:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002168:	695a      	ldr	r2, [r3, #20]
 800216a:	88fb      	ldrh	r3, [r7, #6]
 800216c:	4013      	ands	r3, r2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d006      	beq.n	8002180 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002172:	4a05      	ldr	r2, [pc, #20]	@ (8002188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002174:	88fb      	ldrh	r3, [r7, #6]
 8002176:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002178:	88fb      	ldrh	r3, [r7, #6]
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe ff60 	bl	8001040 <HAL_GPIO_EXTI_Callback>
  }
}
 8002180:	bf00      	nop
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40013c00 	.word	0x40013c00

0800218c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d101      	bne.n	800219e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e267      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d075      	beq.n	8002296 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021aa:	4b88      	ldr	r3, [pc, #544]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d00c      	beq.n	80021d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b6:	4b85      	ldr	r3, [pc, #532]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d112      	bne.n	80021e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021c2:	4b82      	ldr	r3, [pc, #520]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021ce:	d10b      	bne.n	80021e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d0:	4b7e      	ldr	r3, [pc, #504]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d05b      	beq.n	8002294 <HAL_RCC_OscConfig+0x108>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d157      	bne.n	8002294 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e242      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021f0:	d106      	bne.n	8002200 <HAL_RCC_OscConfig+0x74>
 80021f2:	4b76      	ldr	r3, [pc, #472]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a75      	ldr	r2, [pc, #468]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80021f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021fc:	6013      	str	r3, [r2, #0]
 80021fe:	e01d      	b.n	800223c <HAL_RCC_OscConfig+0xb0>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002208:	d10c      	bne.n	8002224 <HAL_RCC_OscConfig+0x98>
 800220a:	4b70      	ldr	r3, [pc, #448]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a6f      	ldr	r2, [pc, #444]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002210:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	4b6d      	ldr	r3, [pc, #436]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a6c      	ldr	r2, [pc, #432]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 800221c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e00b      	b.n	800223c <HAL_RCC_OscConfig+0xb0>
 8002224:	4b69      	ldr	r3, [pc, #420]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a68      	ldr	r2, [pc, #416]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 800222a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	4b66      	ldr	r3, [pc, #408]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a65      	ldr	r2, [pc, #404]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800223a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d013      	beq.n	800226c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002244:	f7ff fb2c 	bl	80018a0 <HAL_GetTick>
 8002248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800224c:	f7ff fb28 	bl	80018a0 <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b64      	cmp	r3, #100	@ 0x64
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e207      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225e:	4b5b      	ldr	r3, [pc, #364]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0xc0>
 800226a:	e014      	b.n	8002296 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226c:	f7ff fb18 	bl	80018a0 <HAL_GetTick>
 8002270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002272:	e008      	b.n	8002286 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002274:	f7ff fb14 	bl	80018a0 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	2b64      	cmp	r3, #100	@ 0x64
 8002280:	d901      	bls.n	8002286 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e1f3      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002286:	4b51      	ldr	r3, [pc, #324]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1f0      	bne.n	8002274 <HAL_RCC_OscConfig+0xe8>
 8002292:	e000      	b.n	8002296 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d063      	beq.n	800236a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022a2:	4b4a      	ldr	r3, [pc, #296]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00b      	beq.n	80022c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ae:	4b47      	ldr	r3, [pc, #284]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80022b6:	2b08      	cmp	r3, #8
 80022b8:	d11c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ba:	4b44      	ldr	r3, [pc, #272]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d116      	bne.n	80022f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022c6:	4b41      	ldr	r3, [pc, #260]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d005      	beq.n	80022de <HAL_RCC_OscConfig+0x152>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d001      	beq.n	80022de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e1c7      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022de:	4b3b      	ldr	r3, [pc, #236]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	00db      	lsls	r3, r3, #3
 80022ec:	4937      	ldr	r1, [pc, #220]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80022ee:	4313      	orrs	r3, r2
 80022f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f2:	e03a      	b.n	800236a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d020      	beq.n	800233e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022fc:	4b34      	ldr	r3, [pc, #208]	@ (80023d0 <HAL_RCC_OscConfig+0x244>)
 80022fe:	2201      	movs	r2, #1
 8002300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002302:	f7ff facd 	bl	80018a0 <HAL_GetTick>
 8002306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002308:	e008      	b.n	800231c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800230a:	f7ff fac9 	bl	80018a0 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b02      	cmp	r3, #2
 8002316:	d901      	bls.n	800231c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e1a8      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800231c:	4b2b      	ldr	r3, [pc, #172]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	2b00      	cmp	r3, #0
 8002326:	d0f0      	beq.n	800230a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002328:	4b28      	ldr	r3, [pc, #160]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	691b      	ldr	r3, [r3, #16]
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4925      	ldr	r1, [pc, #148]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002338:	4313      	orrs	r3, r2
 800233a:	600b      	str	r3, [r1, #0]
 800233c:	e015      	b.n	800236a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800233e:	4b24      	ldr	r3, [pc, #144]	@ (80023d0 <HAL_RCC_OscConfig+0x244>)
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002344:	f7ff faac 	bl	80018a0 <HAL_GetTick>
 8002348:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800234c:	f7ff faa8 	bl	80018a0 <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e187      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800235e:	4b1b      	ldr	r3, [pc, #108]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	2b00      	cmp	r3, #0
 8002374:	d036      	beq.n	80023e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d016      	beq.n	80023ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800237e:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <HAL_RCC_OscConfig+0x248>)
 8002380:	2201      	movs	r2, #1
 8002382:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002384:	f7ff fa8c 	bl	80018a0 <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800238c:	f7ff fa88 	bl	80018a0 <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e167      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800239e:	4b0b      	ldr	r3, [pc, #44]	@ (80023cc <HAL_RCC_OscConfig+0x240>)
 80023a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d0f0      	beq.n	800238c <HAL_RCC_OscConfig+0x200>
 80023aa:	e01b      	b.n	80023e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ac:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <HAL_RCC_OscConfig+0x248>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023b2:	f7ff fa75 	bl	80018a0 <HAL_GetTick>
 80023b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b8:	e00e      	b.n	80023d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023ba:	f7ff fa71 	bl	80018a0 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	693b      	ldr	r3, [r7, #16]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b02      	cmp	r3, #2
 80023c6:	d907      	bls.n	80023d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e150      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
 80023cc:	40023800 	.word	0x40023800
 80023d0:	42470000 	.word	0x42470000
 80023d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d8:	4b88      	ldr	r3, [pc, #544]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80023da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023dc:	f003 0302 	and.w	r3, r3, #2
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1ea      	bne.n	80023ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 8097 	beq.w	8002520 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023f2:	2300      	movs	r3, #0
 80023f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023f6:	4b81      	ldr	r3, [pc, #516]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d10f      	bne.n	8002422 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	60bb      	str	r3, [r7, #8]
 8002406:	4b7d      	ldr	r3, [pc, #500]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240a:	4a7c      	ldr	r2, [pc, #496]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800240c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002410:	6413      	str	r3, [r2, #64]	@ 0x40
 8002412:	4b7a      	ldr	r3, [pc, #488]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800241e:	2301      	movs	r3, #1
 8002420:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002422:	4b77      	ldr	r3, [pc, #476]	@ (8002600 <HAL_RCC_OscConfig+0x474>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242a:	2b00      	cmp	r3, #0
 800242c:	d118      	bne.n	8002460 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800242e:	4b74      	ldr	r3, [pc, #464]	@ (8002600 <HAL_RCC_OscConfig+0x474>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a73      	ldr	r2, [pc, #460]	@ (8002600 <HAL_RCC_OscConfig+0x474>)
 8002434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002438:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800243a:	f7ff fa31 	bl	80018a0 <HAL_GetTick>
 800243e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002440:	e008      	b.n	8002454 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002442:	f7ff fa2d 	bl	80018a0 <HAL_GetTick>
 8002446:	4602      	mov	r2, r0
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	1ad3      	subs	r3, r2, r3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d901      	bls.n	8002454 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e10c      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002454:	4b6a      	ldr	r3, [pc, #424]	@ (8002600 <HAL_RCC_OscConfig+0x474>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800245c:	2b00      	cmp	r3, #0
 800245e:	d0f0      	beq.n	8002442 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d106      	bne.n	8002476 <HAL_RCC_OscConfig+0x2ea>
 8002468:	4b64      	ldr	r3, [pc, #400]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800246a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800246c:	4a63      	ldr	r2, [pc, #396]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800246e:	f043 0301 	orr.w	r3, r3, #1
 8002472:	6713      	str	r3, [r2, #112]	@ 0x70
 8002474:	e01c      	b.n	80024b0 <HAL_RCC_OscConfig+0x324>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	689b      	ldr	r3, [r3, #8]
 800247a:	2b05      	cmp	r3, #5
 800247c:	d10c      	bne.n	8002498 <HAL_RCC_OscConfig+0x30c>
 800247e:	4b5f      	ldr	r3, [pc, #380]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002482:	4a5e      	ldr	r2, [pc, #376]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002484:	f043 0304 	orr.w	r3, r3, #4
 8002488:	6713      	str	r3, [r2, #112]	@ 0x70
 800248a:	4b5c      	ldr	r3, [pc, #368]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800248c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800248e:	4a5b      	ldr	r2, [pc, #364]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	6713      	str	r3, [r2, #112]	@ 0x70
 8002496:	e00b      	b.n	80024b0 <HAL_RCC_OscConfig+0x324>
 8002498:	4b58      	ldr	r3, [pc, #352]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800249a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249c:	4a57      	ldr	r2, [pc, #348]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800249e:	f023 0301 	bic.w	r3, r3, #1
 80024a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80024a4:	4b55      	ldr	r3, [pc, #340]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80024a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a8:	4a54      	ldr	r2, [pc, #336]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80024aa:	f023 0304 	bic.w	r3, r3, #4
 80024ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	689b      	ldr	r3, [r3, #8]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d015      	beq.n	80024e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b8:	f7ff f9f2 	bl	80018a0 <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024be:	e00a      	b.n	80024d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024c0:	f7ff f9ee 	bl	80018a0 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e0cb      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d6:	4b49      	ldr	r3, [pc, #292]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80024d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d0ee      	beq.n	80024c0 <HAL_RCC_OscConfig+0x334>
 80024e2:	e014      	b.n	800250e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024e4:	f7ff f9dc 	bl	80018a0 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ea:	e00a      	b.n	8002502 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024ec:	f7ff f9d8 	bl	80018a0 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d901      	bls.n	8002502 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	e0b5      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002502:	4b3e      	ldr	r3, [pc, #248]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002506:	f003 0302 	and.w	r3, r3, #2
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1ee      	bne.n	80024ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800250e:	7dfb      	ldrb	r3, [r7, #23]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d105      	bne.n	8002520 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002514:	4b39      	ldr	r3, [pc, #228]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002518:	4a38      	ldr	r2, [pc, #224]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800251a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800251e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	699b      	ldr	r3, [r3, #24]
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80a1 	beq.w	800266c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800252a:	4b34      	ldr	r3, [pc, #208]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f003 030c 	and.w	r3, r3, #12
 8002532:	2b08      	cmp	r3, #8
 8002534:	d05c      	beq.n	80025f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	2b02      	cmp	r3, #2
 800253c:	d141      	bne.n	80025c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800253e:	4b31      	ldr	r3, [pc, #196]	@ (8002604 <HAL_RCC_OscConfig+0x478>)
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002544:	f7ff f9ac 	bl	80018a0 <HAL_GetTick>
 8002548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800254a:	e008      	b.n	800255e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800254c:	f7ff f9a8 	bl	80018a0 <HAL_GetTick>
 8002550:	4602      	mov	r2, r0
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	2b02      	cmp	r3, #2
 8002558:	d901      	bls.n	800255e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800255a:	2303      	movs	r3, #3
 800255c:	e087      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800255e:	4b27      	ldr	r3, [pc, #156]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1f0      	bne.n	800254c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	69da      	ldr	r2, [r3, #28]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6a1b      	ldr	r3, [r3, #32]
 8002572:	431a      	orrs	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002578:	019b      	lsls	r3, r3, #6
 800257a:	431a      	orrs	r2, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002580:	085b      	lsrs	r3, r3, #1
 8002582:	3b01      	subs	r3, #1
 8002584:	041b      	lsls	r3, r3, #16
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800258c:	061b      	lsls	r3, r3, #24
 800258e:	491b      	ldr	r1, [pc, #108]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 8002590:	4313      	orrs	r3, r2
 8002592:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002594:	4b1b      	ldr	r3, [pc, #108]	@ (8002604 <HAL_RCC_OscConfig+0x478>)
 8002596:	2201      	movs	r2, #1
 8002598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800259a:	f7ff f981 	bl	80018a0 <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a2:	f7ff f97d 	bl	80018a0 <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e05c      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b4:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0f0      	beq.n	80025a2 <HAL_RCC_OscConfig+0x416>
 80025c0:	e054      	b.n	800266c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c2:	4b10      	ldr	r3, [pc, #64]	@ (8002604 <HAL_RCC_OscConfig+0x478>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7ff f96a 	bl	80018a0 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025d0:	f7ff f966 	bl	80018a0 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e045      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e2:	4b06      	ldr	r3, [pc, #24]	@ (80025fc <HAL_RCC_OscConfig+0x470>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x444>
 80025ee:	e03d      	b.n	800266c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d107      	bne.n	8002608 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e038      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
 80025fc:	40023800 	.word	0x40023800
 8002600:	40007000 	.word	0x40007000
 8002604:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002608:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <HAL_RCC_OscConfig+0x4ec>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d028      	beq.n	8002668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002620:	429a      	cmp	r2, r3
 8002622:	d121      	bne.n	8002668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262e:	429a      	cmp	r2, r3
 8002630:	d11a      	bne.n	8002668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002638:	4013      	ands	r3, r2
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800263e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002640:	4293      	cmp	r3, r2
 8002642:	d111      	bne.n	8002668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	3b01      	subs	r3, #1
 8002652:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002654:	429a      	cmp	r2, r3
 8002656:	d107      	bne.n	8002668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002662:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002664:	429a      	cmp	r2, r3
 8002666:	d001      	beq.n	800266c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e000      	b.n	800266e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40023800 	.word	0x40023800

0800267c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d101      	bne.n	8002690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e0cc      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002690:	4b68      	ldr	r3, [pc, #416]	@ (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0307 	and.w	r3, r3, #7
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	429a      	cmp	r2, r3
 800269c:	d90c      	bls.n	80026b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269e:	4b65      	ldr	r3, [pc, #404]	@ (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 80026a0:	683a      	ldr	r2, [r7, #0]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a6:	4b63      	ldr	r3, [pc, #396]	@ (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d001      	beq.n	80026b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e0b8      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d020      	beq.n	8002706 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026d0:	4b59      	ldr	r3, [pc, #356]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	4a58      	ldr	r2, [pc, #352]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80026d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f003 0308 	and.w	r3, r3, #8
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d005      	beq.n	80026f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026e8:	4b53      	ldr	r3, [pc, #332]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80026ea:	689b      	ldr	r3, [r3, #8]
 80026ec:	4a52      	ldr	r2, [pc, #328]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f4:	4b50      	ldr	r3, [pc, #320]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689b      	ldr	r3, [r3, #8]
 8002700:	494d      	ldr	r1, [pc, #308]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 8002702:	4313      	orrs	r3, r2
 8002704:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d044      	beq.n	800279c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d107      	bne.n	800272a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271a:	4b47      	ldr	r3, [pc, #284]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d119      	bne.n	800275a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e07f      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	2b02      	cmp	r3, #2
 8002730:	d003      	beq.n	800273a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002736:	2b03      	cmp	r3, #3
 8002738:	d107      	bne.n	800274a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800273a:	4b3f      	ldr	r3, [pc, #252]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d109      	bne.n	800275a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e06f      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800274a:	4b3b      	ldr	r3, [pc, #236]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d101      	bne.n	800275a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e067      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800275a:	4b37      	ldr	r3, [pc, #220]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f023 0203 	bic.w	r2, r3, #3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	4934      	ldr	r1, [pc, #208]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 8002768:	4313      	orrs	r3, r2
 800276a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800276c:	f7ff f898 	bl	80018a0 <HAL_GetTick>
 8002770:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002772:	e00a      	b.n	800278a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002774:	f7ff f894 	bl	80018a0 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002782:	4293      	cmp	r3, r2
 8002784:	d901      	bls.n	800278a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e04f      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800278a:	4b2b      	ldr	r3, [pc, #172]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f003 020c 	and.w	r2, r3, #12
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	429a      	cmp	r2, r3
 800279a:	d1eb      	bne.n	8002774 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800279c:	4b25      	ldr	r3, [pc, #148]	@ (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0307 	and.w	r3, r3, #7
 80027a4:	683a      	ldr	r2, [r7, #0]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d20c      	bcs.n	80027c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027aa:	4b22      	ldr	r3, [pc, #136]	@ (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	b2d2      	uxtb	r2, r2
 80027b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b2:	4b20      	ldr	r3, [pc, #128]	@ (8002834 <HAL_RCC_ClockConfig+0x1b8>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d001      	beq.n	80027c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e032      	b.n	800282a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d008      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027d0:	4b19      	ldr	r3, [pc, #100]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	4916      	ldr	r1, [pc, #88]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d009      	beq.n	8002802 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027ee:	4b12      	ldr	r3, [pc, #72]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	490e      	ldr	r1, [pc, #56]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002802:	f000 f821 	bl	8002848 <HAL_RCC_GetSysClockFreq>
 8002806:	4602      	mov	r2, r0
 8002808:	4b0b      	ldr	r3, [pc, #44]	@ (8002838 <HAL_RCC_ClockConfig+0x1bc>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 030f 	and.w	r3, r3, #15
 8002812:	490a      	ldr	r1, [pc, #40]	@ (800283c <HAL_RCC_ClockConfig+0x1c0>)
 8002814:	5ccb      	ldrb	r3, [r1, r3]
 8002816:	fa22 f303 	lsr.w	r3, r2, r3
 800281a:	4a09      	ldr	r2, [pc, #36]	@ (8002840 <HAL_RCC_ClockConfig+0x1c4>)
 800281c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800281e:	4b09      	ldr	r3, [pc, #36]	@ (8002844 <HAL_RCC_ClockConfig+0x1c8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f7fe fff8 	bl	8001818 <HAL_InitTick>

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40023c00 	.word	0x40023c00
 8002838:	40023800 	.word	0x40023800
 800283c:	08005b5c 	.word	0x08005b5c
 8002840:	2000000c 	.word	0x2000000c
 8002844:	20000010 	.word	0x20000010

08002848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800284c:	b094      	sub	sp, #80	@ 0x50
 800284e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	647b      	str	r3, [r7, #68]	@ 0x44
 8002854:	2300      	movs	r3, #0
 8002856:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002858:	2300      	movs	r3, #0
 800285a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800285c:	2300      	movs	r3, #0
 800285e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002860:	4b79      	ldr	r3, [pc, #484]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 030c 	and.w	r3, r3, #12
 8002868:	2b08      	cmp	r3, #8
 800286a:	d00d      	beq.n	8002888 <HAL_RCC_GetSysClockFreq+0x40>
 800286c:	2b08      	cmp	r3, #8
 800286e:	f200 80e1 	bhi.w	8002a34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002872:	2b00      	cmp	r3, #0
 8002874:	d002      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x34>
 8002876:	2b04      	cmp	r3, #4
 8002878:	d003      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x3a>
 800287a:	e0db      	b.n	8002a34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800287c:	4b73      	ldr	r3, [pc, #460]	@ (8002a4c <HAL_RCC_GetSysClockFreq+0x204>)
 800287e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002880:	e0db      	b.n	8002a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002882:	4b73      	ldr	r3, [pc, #460]	@ (8002a50 <HAL_RCC_GetSysClockFreq+0x208>)
 8002884:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002886:	e0d8      	b.n	8002a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002888:	4b6f      	ldr	r3, [pc, #444]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x200>)
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002890:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002892:	4b6d      	ldr	r3, [pc, #436]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d063      	beq.n	8002966 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800289e:	4b6a      	ldr	r3, [pc, #424]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x200>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	099b      	lsrs	r3, r3, #6
 80028a4:	2200      	movs	r2, #0
 80028a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80028a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80028aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80028b2:	2300      	movs	r3, #0
 80028b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80028b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80028ba:	4622      	mov	r2, r4
 80028bc:	462b      	mov	r3, r5
 80028be:	f04f 0000 	mov.w	r0, #0
 80028c2:	f04f 0100 	mov.w	r1, #0
 80028c6:	0159      	lsls	r1, r3, #5
 80028c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028cc:	0150      	lsls	r0, r2, #5
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4621      	mov	r1, r4
 80028d4:	1a51      	subs	r1, r2, r1
 80028d6:	6139      	str	r1, [r7, #16]
 80028d8:	4629      	mov	r1, r5
 80028da:	eb63 0301 	sbc.w	r3, r3, r1
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028ec:	4659      	mov	r1, fp
 80028ee:	018b      	lsls	r3, r1, #6
 80028f0:	4651      	mov	r1, sl
 80028f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028f6:	4651      	mov	r1, sl
 80028f8:	018a      	lsls	r2, r1, #6
 80028fa:	4651      	mov	r1, sl
 80028fc:	ebb2 0801 	subs.w	r8, r2, r1
 8002900:	4659      	mov	r1, fp
 8002902:	eb63 0901 	sbc.w	r9, r3, r1
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002912:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002916:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800291a:	4690      	mov	r8, r2
 800291c:	4699      	mov	r9, r3
 800291e:	4623      	mov	r3, r4
 8002920:	eb18 0303 	adds.w	r3, r8, r3
 8002924:	60bb      	str	r3, [r7, #8]
 8002926:	462b      	mov	r3, r5
 8002928:	eb49 0303 	adc.w	r3, r9, r3
 800292c:	60fb      	str	r3, [r7, #12]
 800292e:	f04f 0200 	mov.w	r2, #0
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800293a:	4629      	mov	r1, r5
 800293c:	024b      	lsls	r3, r1, #9
 800293e:	4621      	mov	r1, r4
 8002940:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002944:	4621      	mov	r1, r4
 8002946:	024a      	lsls	r2, r1, #9
 8002948:	4610      	mov	r0, r2
 800294a:	4619      	mov	r1, r3
 800294c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800294e:	2200      	movs	r2, #0
 8002950:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002952:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002954:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002958:	f7fe f92e 	bl	8000bb8 <__aeabi_uldivmod>
 800295c:	4602      	mov	r2, r0
 800295e:	460b      	mov	r3, r1
 8002960:	4613      	mov	r3, r2
 8002962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002964:	e058      	b.n	8002a18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002966:	4b38      	ldr	r3, [pc, #224]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	099b      	lsrs	r3, r3, #6
 800296c:	2200      	movs	r2, #0
 800296e:	4618      	mov	r0, r3
 8002970:	4611      	mov	r1, r2
 8002972:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002976:	623b      	str	r3, [r7, #32]
 8002978:	2300      	movs	r3, #0
 800297a:	627b      	str	r3, [r7, #36]	@ 0x24
 800297c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002980:	4642      	mov	r2, r8
 8002982:	464b      	mov	r3, r9
 8002984:	f04f 0000 	mov.w	r0, #0
 8002988:	f04f 0100 	mov.w	r1, #0
 800298c:	0159      	lsls	r1, r3, #5
 800298e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002992:	0150      	lsls	r0, r2, #5
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4641      	mov	r1, r8
 800299a:	ebb2 0a01 	subs.w	sl, r2, r1
 800299e:	4649      	mov	r1, r9
 80029a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	f04f 0300 	mov.w	r3, #0
 80029ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80029b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80029b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80029b8:	ebb2 040a 	subs.w	r4, r2, sl
 80029bc:	eb63 050b 	sbc.w	r5, r3, fp
 80029c0:	f04f 0200 	mov.w	r2, #0
 80029c4:	f04f 0300 	mov.w	r3, #0
 80029c8:	00eb      	lsls	r3, r5, #3
 80029ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029ce:	00e2      	lsls	r2, r4, #3
 80029d0:	4614      	mov	r4, r2
 80029d2:	461d      	mov	r5, r3
 80029d4:	4643      	mov	r3, r8
 80029d6:	18e3      	adds	r3, r4, r3
 80029d8:	603b      	str	r3, [r7, #0]
 80029da:	464b      	mov	r3, r9
 80029dc:	eb45 0303 	adc.w	r3, r5, r3
 80029e0:	607b      	str	r3, [r7, #4]
 80029e2:	f04f 0200 	mov.w	r2, #0
 80029e6:	f04f 0300 	mov.w	r3, #0
 80029ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029ee:	4629      	mov	r1, r5
 80029f0:	028b      	lsls	r3, r1, #10
 80029f2:	4621      	mov	r1, r4
 80029f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029f8:	4621      	mov	r1, r4
 80029fa:	028a      	lsls	r2, r1, #10
 80029fc:	4610      	mov	r0, r2
 80029fe:	4619      	mov	r1, r3
 8002a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a02:	2200      	movs	r2, #0
 8002a04:	61bb      	str	r3, [r7, #24]
 8002a06:	61fa      	str	r2, [r7, #28]
 8002a08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a0c:	f7fe f8d4 	bl	8000bb8 <__aeabi_uldivmod>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	4613      	mov	r3, r2
 8002a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a18:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	0c1b      	lsrs	r3, r3, #16
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	3301      	adds	r3, #1
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002a28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a32:	e002      	b.n	8002a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a34:	4b05      	ldr	r3, [pc, #20]	@ (8002a4c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3750      	adds	r7, #80	@ 0x50
 8002a40:	46bd      	mov	sp, r7
 8002a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a46:	bf00      	nop
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	00f42400 	.word	0x00f42400
 8002a50:	007a1200 	.word	0x007a1200

08002a54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e041      	b.n	8002aea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d106      	bne.n	8002a80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe fd1e 	bl	80014bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3304      	adds	r3, #4
 8002a90:	4619      	mov	r1, r3
 8002a92:	4610      	mov	r0, r2
 8002a94:	f000 f9c0 	bl	8002e18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d001      	beq.n	8002b0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e044      	b.n	8002b96 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0201 	orr.w	r2, r2, #1
 8002b22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a1e      	ldr	r2, [pc, #120]	@ (8002ba4 <HAL_TIM_Base_Start_IT+0xb0>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d018      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b36:	d013      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ba8 <HAL_TIM_Base_Start_IT+0xb4>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d00e      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a19      	ldr	r2, [pc, #100]	@ (8002bac <HAL_TIM_Base_Start_IT+0xb8>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d009      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a17      	ldr	r2, [pc, #92]	@ (8002bb0 <HAL_TIM_Base_Start_IT+0xbc>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d004      	beq.n	8002b60 <HAL_TIM_Base_Start_IT+0x6c>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a16      	ldr	r2, [pc, #88]	@ (8002bb4 <HAL_TIM_Base_Start_IT+0xc0>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d111      	bne.n	8002b84 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b06      	cmp	r3, #6
 8002b70:	d010      	beq.n	8002b94 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f042 0201 	orr.w	r2, r2, #1
 8002b80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b82:	e007      	b.n	8002b94 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f042 0201 	orr.w	r2, r2, #1
 8002b92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40010000 	.word	0x40010000
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40000800 	.word	0x40000800
 8002bb0:	40000c00 	.word	0x40000c00
 8002bb4:	40014000 	.word	0x40014000

08002bb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	691b      	ldr	r3, [r3, #16]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d122      	bne.n	8002c14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d11b      	bne.n	8002c14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f06f 0202 	mvn.w	r2, #2
 8002be4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f000 f8ee 	bl	8002ddc <HAL_TIM_IC_CaptureCallback>
 8002c00:	e005      	b.n	8002c0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 f8e0 	bl	8002dc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 f8f1 	bl	8002df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	691b      	ldr	r3, [r3, #16]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	d122      	bne.n	8002c68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d11b      	bne.n	8002c68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f06f 0204 	mvn.w	r2, #4
 8002c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2202      	movs	r2, #2
 8002c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	699b      	ldr	r3, [r3, #24]
 8002c46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c4e:	6878      	ldr	r0, [r7, #4]
 8002c50:	f000 f8c4 	bl	8002ddc <HAL_TIM_IC_CaptureCallback>
 8002c54:	e005      	b.n	8002c62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f000 f8b6 	bl	8002dc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f000 f8c7 	bl	8002df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	691b      	ldr	r3, [r3, #16]
 8002c6e:	f003 0308 	and.w	r3, r3, #8
 8002c72:	2b08      	cmp	r3, #8
 8002c74:	d122      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	f003 0308 	and.w	r3, r3, #8
 8002c80:	2b08      	cmp	r3, #8
 8002c82:	d11b      	bne.n	8002cbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f06f 0208 	mvn.w	r2, #8
 8002c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2204      	movs	r2, #4
 8002c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d003      	beq.n	8002caa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f000 f89a 	bl	8002ddc <HAL_TIM_IC_CaptureCallback>
 8002ca8:	e005      	b.n	8002cb6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f88c 	bl	8002dc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f000 f89d 	bl	8002df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691b      	ldr	r3, [r3, #16]
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	2b10      	cmp	r3, #16
 8002cc8:	d122      	bne.n	8002d10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	f003 0310 	and.w	r3, r3, #16
 8002cd4:	2b10      	cmp	r3, #16
 8002cd6:	d11b      	bne.n	8002d10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f06f 0210 	mvn.w	r2, #16
 8002ce0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2208      	movs	r2, #8
 8002ce6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	69db      	ldr	r3, [r3, #28]
 8002cee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d003      	beq.n	8002cfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 f870 	bl	8002ddc <HAL_TIM_IC_CaptureCallback>
 8002cfc:	e005      	b.n	8002d0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f000 f862 	bl	8002dc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f000 f873 	bl	8002df0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d10e      	bne.n	8002d3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d107      	bne.n	8002d3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f06f 0201 	mvn.w	r2, #1
 8002d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f7fe f99a 	bl	8001070 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d46:	2b80      	cmp	r3, #128	@ 0x80
 8002d48:	d10e      	bne.n	8002d68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d54:	2b80      	cmp	r3, #128	@ 0x80
 8002d56:	d107      	bne.n	8002d68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002d60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f8e2 	bl	8002f2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d72:	2b40      	cmp	r3, #64	@ 0x40
 8002d74:	d10e      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d80:	2b40      	cmp	r3, #64	@ 0x40
 8002d82:	d107      	bne.n	8002d94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f838 	bl	8002e04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	f003 0320 	and.w	r3, r3, #32
 8002d9e:	2b20      	cmp	r3, #32
 8002da0:	d10e      	bne.n	8002dc0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	f003 0320 	and.w	r3, r3, #32
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	d107      	bne.n	8002dc0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f06f 0220 	mvn.w	r2, #32
 8002db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f8ac 	bl	8002f18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr

08002e04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
 8002e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a34      	ldr	r2, [pc, #208]	@ (8002efc <TIM_Base_SetConfig+0xe4>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d00f      	beq.n	8002e50 <TIM_Base_SetConfig+0x38>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e36:	d00b      	beq.n	8002e50 <TIM_Base_SetConfig+0x38>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a31      	ldr	r2, [pc, #196]	@ (8002f00 <TIM_Base_SetConfig+0xe8>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d007      	beq.n	8002e50 <TIM_Base_SetConfig+0x38>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a30      	ldr	r2, [pc, #192]	@ (8002f04 <TIM_Base_SetConfig+0xec>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d003      	beq.n	8002e50 <TIM_Base_SetConfig+0x38>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a2f      	ldr	r2, [pc, #188]	@ (8002f08 <TIM_Base_SetConfig+0xf0>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d108      	bne.n	8002e62 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	68fa      	ldr	r2, [r7, #12]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4a25      	ldr	r2, [pc, #148]	@ (8002efc <TIM_Base_SetConfig+0xe4>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d01b      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e70:	d017      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a22      	ldr	r2, [pc, #136]	@ (8002f00 <TIM_Base_SetConfig+0xe8>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d013      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a21      	ldr	r2, [pc, #132]	@ (8002f04 <TIM_Base_SetConfig+0xec>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d00f      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	4a20      	ldr	r2, [pc, #128]	@ (8002f08 <TIM_Base_SetConfig+0xf0>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d00b      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a1f      	ldr	r2, [pc, #124]	@ (8002f0c <TIM_Base_SetConfig+0xf4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d007      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a1e      	ldr	r2, [pc, #120]	@ (8002f10 <TIM_Base_SetConfig+0xf8>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d003      	beq.n	8002ea2 <TIM_Base_SetConfig+0x8a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002f14 <TIM_Base_SetConfig+0xfc>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d108      	bne.n	8002eb4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ea8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68fa      	ldr	r2, [r7, #12]
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a08      	ldr	r2, [pc, #32]	@ (8002efc <TIM_Base_SetConfig+0xe4>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d103      	bne.n	8002ee8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	691a      	ldr	r2, [r3, #16]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	615a      	str	r2, [r3, #20]
}
 8002eee:	bf00      	nop
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40010000 	.word	0x40010000
 8002f00:	40000400 	.word	0x40000400
 8002f04:	40000800 	.word	0x40000800
 8002f08:	40000c00 	.word	0x40000c00
 8002f0c:	40014000 	.word	0x40014000
 8002f10:	40014400 	.word	0x40014400
 8002f14:	40014800 	.word	0x40014800

08002f18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f34:	bf00      	nop
 8002f36:	370c      	adds	r7, #12
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <BSP_LED_Init>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08c      	sub	sp, #48	@ 0x30
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	4603      	mov	r3, r0
 8002f48:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d10e      	bne.n	8002f6e <BSP_LED_Init+0x2e>
 8002f50:	2300      	movs	r3, #0
 8002f52:	61bb      	str	r3, [r7, #24]
 8002f54:	4b33      	ldr	r3, [pc, #204]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f58:	4a32      	ldr	r2, [pc, #200]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f5a:	f043 0308 	orr.w	r3, r3, #8
 8002f5e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f60:	4b30      	ldr	r3, [pc, #192]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	61bb      	str	r3, [r7, #24]
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	e034      	b.n	8002fd8 <BSP_LED_Init+0x98>
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d10e      	bne.n	8002f92 <BSP_LED_Init+0x52>
 8002f74:	2300      	movs	r3, #0
 8002f76:	617b      	str	r3, [r7, #20]
 8002f78:	4b2a      	ldr	r3, [pc, #168]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7c:	4a29      	ldr	r2, [pc, #164]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f7e:	f043 0308 	orr.w	r3, r3, #8
 8002f82:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f84:	4b27      	ldr	r3, [pc, #156]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	f003 0308 	and.w	r3, r3, #8
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	e022      	b.n	8002fd8 <BSP_LED_Init+0x98>
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d10e      	bne.n	8002fb6 <BSP_LED_Init+0x76>
 8002f98:	2300      	movs	r3, #0
 8002f9a:	613b      	str	r3, [r7, #16]
 8002f9c:	4b21      	ldr	r3, [pc, #132]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa0:	4a20      	ldr	r2, [pc, #128]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002fa2:	f043 0308 	orr.w	r3, r3, #8
 8002fa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa8:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fac:	f003 0308 	and.w	r3, r3, #8
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	e010      	b.n	8002fd8 <BSP_LED_Init+0x98>
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d10d      	bne.n	8002fd8 <BSP_LED_Init+0x98>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	4b18      	ldr	r3, [pc, #96]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc4:	4a17      	ldr	r2, [pc, #92]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002fc6:	f043 0308 	orr.w	r3, r3, #8
 8002fca:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fcc:	4b15      	ldr	r3, [pc, #84]	@ (8003024 <BSP_LED_Init+0xe4>)
 8002fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd0:	f003 0308 	and.w	r3, r3, #8
 8002fd4:	60fb      	str	r3, [r7, #12]
 8002fd6:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	4a13      	ldr	r2, [pc, #76]	@ (8003028 <BSP_LED_Init+0xe8>)
 8002fdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fe0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002fea:	2302      	movs	r3, #2
 8002fec:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800302c <BSP_LED_Init+0xec>)
 8002ff2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ff6:	f107 021c 	add.w	r2, r7, #28
 8002ffa:	4611      	mov	r1, r2
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fe fef7 	bl	8001df0 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	4a09      	ldr	r2, [pc, #36]	@ (800302c <BSP_LED_Init+0xec>)
 8003006:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	4a06      	ldr	r2, [pc, #24]	@ (8003028 <BSP_LED_Init+0xe8>)
 800300e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003012:	2200      	movs	r2, #0
 8003014:	4619      	mov	r1, r3
 8003016:	f7ff f887 	bl	8002128 <HAL_GPIO_WritePin>
}
 800301a:	bf00      	nop
 800301c:	3730      	adds	r7, #48	@ 0x30
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40023800 	.word	0x40023800
 8003028:	08005b6c 	.word	0x08005b6c
 800302c:	20000018 	.word	0x20000018

08003030 <BSP_LED_On>:
  *     @arg LED3
  *     @arg LED5
  *     @arg LED6  
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 800303a:	79fb      	ldrb	r3, [r7, #7]
 800303c:	4a07      	ldr	r2, [pc, #28]	@ (800305c <BSP_LED_On+0x2c>)
 800303e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	4a06      	ldr	r2, [pc, #24]	@ (8003060 <BSP_LED_On+0x30>)
 8003046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800304a:	2201      	movs	r2, #1
 800304c:	4619      	mov	r1, r3
 800304e:	f7ff f86b 	bl	8002128 <HAL_GPIO_WritePin>
}
 8003052:	bf00      	nop
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	20000018 	.word	0x20000018
 8003060:	08005b6c 	.word	0x08005b6c

08003064 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_GPIO: Button will be used as simple IO 
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b088      	sub	sp, #32
 8003068:	af00      	add	r7, sp, #0
 800306a:	4603      	mov	r3, r0
 800306c:	460a      	mov	r2, r1
 800306e:	71fb      	strb	r3, [r7, #7]
 8003070:	4613      	mov	r3, r2
 8003072:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 8003074:	79fb      	ldrb	r3, [r7, #7]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d10d      	bne.n	8003096 <BSP_PB_Init+0x32>
 800307a:	2300      	movs	r3, #0
 800307c:	60bb      	str	r3, [r7, #8]
 800307e:	4b22      	ldr	r3, [pc, #136]	@ (8003108 <BSP_PB_Init+0xa4>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003082:	4a21      	ldr	r2, [pc, #132]	@ (8003108 <BSP_PB_Init+0xa4>)
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	6313      	str	r3, [r2, #48]	@ 0x30
 800308a:	4b1f      	ldr	r3, [pc, #124]	@ (8003108 <BSP_PB_Init+0xa4>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 8003096:	79bb      	ldrb	r3, [r7, #6]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d111      	bne.n	80030c0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800309c:	2301      	movs	r3, #1
 800309e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030a0:	2300      	movs	r3, #0
 80030a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80030a4:	2302      	movs	r3, #2
 80030a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80030a8:	2302      	movs	r3, #2
 80030aa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	4a17      	ldr	r2, [pc, #92]	@ (800310c <BSP_PB_Init+0xa8>)
 80030b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b4:	f107 020c 	add.w	r2, r7, #12
 80030b8:	4611      	mov	r1, r2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7fe fe98 	bl	8001df0 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80030c0:	79bb      	ldrb	r3, [r7, #6]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d11c      	bne.n	8003100 <BSP_PB_Init+0x9c>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80030c6:	2301      	movs	r3, #1
 80030c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80030ce:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030d2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80030d4:	79fb      	ldrb	r3, [r7, #7]
 80030d6:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <BSP_PB_Init+0xa8>)
 80030d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030dc:	f107 020c 	add.w	r2, r7, #12
 80030e0:	4611      	mov	r1, r2
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7fe fe84 	bl	8001df0 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80030e8:	2306      	movs	r3, #6
 80030ea:	b25b      	sxtb	r3, r3
 80030ec:	2200      	movs	r2, #0
 80030ee:	210f      	movs	r1, #15
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7fe fcbc 	bl	8001a6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80030f6:	2306      	movs	r3, #6
 80030f8:	b25b      	sxtb	r3, r3
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe fcd3 	bl	8001aa6 <HAL_NVIC_EnableIRQ>
  }
}
 8003100:	bf00      	nop
 8003102:	3720      	adds	r7, #32
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	40023800 	.word	0x40023800
 800310c:	20000028 	.word	0x20000028

08003110 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_KEY  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	4603      	mov	r3, r0
 8003118:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800311a:	79fb      	ldrb	r3, [r7, #7]
 800311c:	4a06      	ldr	r2, [pc, #24]	@ (8003138 <BSP_PB_GetState+0x28>)
 800311e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003122:	2201      	movs	r2, #1
 8003124:	4611      	mov	r1, r2
 8003126:	4618      	mov	r0, r3
 8003128:	f7fe ffe6 	bl	80020f8 <HAL_GPIO_ReadPin>
 800312c:	4603      	mov	r3, r0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20000028 	.word	0x20000028

0800313c <__cvt>:
 800313c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003140:	ec57 6b10 	vmov	r6, r7, d0
 8003144:	2f00      	cmp	r7, #0
 8003146:	460c      	mov	r4, r1
 8003148:	4619      	mov	r1, r3
 800314a:	463b      	mov	r3, r7
 800314c:	bfbb      	ittet	lt
 800314e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003152:	461f      	movlt	r7, r3
 8003154:	2300      	movge	r3, #0
 8003156:	232d      	movlt	r3, #45	@ 0x2d
 8003158:	700b      	strb	r3, [r1, #0]
 800315a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800315c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003160:	4691      	mov	r9, r2
 8003162:	f023 0820 	bic.w	r8, r3, #32
 8003166:	bfbc      	itt	lt
 8003168:	4632      	movlt	r2, r6
 800316a:	4616      	movlt	r6, r2
 800316c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003170:	d005      	beq.n	800317e <__cvt+0x42>
 8003172:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003176:	d100      	bne.n	800317a <__cvt+0x3e>
 8003178:	3401      	adds	r4, #1
 800317a:	2102      	movs	r1, #2
 800317c:	e000      	b.n	8003180 <__cvt+0x44>
 800317e:	2103      	movs	r1, #3
 8003180:	ab03      	add	r3, sp, #12
 8003182:	9301      	str	r3, [sp, #4]
 8003184:	ab02      	add	r3, sp, #8
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	ec47 6b10 	vmov	d0, r6, r7
 800318c:	4653      	mov	r3, sl
 800318e:	4622      	mov	r2, r4
 8003190:	f000 ff3a 	bl	8004008 <_dtoa_r>
 8003194:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003198:	4605      	mov	r5, r0
 800319a:	d119      	bne.n	80031d0 <__cvt+0x94>
 800319c:	f019 0f01 	tst.w	r9, #1
 80031a0:	d00e      	beq.n	80031c0 <__cvt+0x84>
 80031a2:	eb00 0904 	add.w	r9, r0, r4
 80031a6:	2200      	movs	r2, #0
 80031a8:	2300      	movs	r3, #0
 80031aa:	4630      	mov	r0, r6
 80031ac:	4639      	mov	r1, r7
 80031ae:	f7fd fc93 	bl	8000ad8 <__aeabi_dcmpeq>
 80031b2:	b108      	cbz	r0, 80031b8 <__cvt+0x7c>
 80031b4:	f8cd 900c 	str.w	r9, [sp, #12]
 80031b8:	2230      	movs	r2, #48	@ 0x30
 80031ba:	9b03      	ldr	r3, [sp, #12]
 80031bc:	454b      	cmp	r3, r9
 80031be:	d31e      	bcc.n	80031fe <__cvt+0xc2>
 80031c0:	9b03      	ldr	r3, [sp, #12]
 80031c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80031c4:	1b5b      	subs	r3, r3, r5
 80031c6:	4628      	mov	r0, r5
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	b004      	add	sp, #16
 80031cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80031d4:	eb00 0904 	add.w	r9, r0, r4
 80031d8:	d1e5      	bne.n	80031a6 <__cvt+0x6a>
 80031da:	7803      	ldrb	r3, [r0, #0]
 80031dc:	2b30      	cmp	r3, #48	@ 0x30
 80031de:	d10a      	bne.n	80031f6 <__cvt+0xba>
 80031e0:	2200      	movs	r2, #0
 80031e2:	2300      	movs	r3, #0
 80031e4:	4630      	mov	r0, r6
 80031e6:	4639      	mov	r1, r7
 80031e8:	f7fd fc76 	bl	8000ad8 <__aeabi_dcmpeq>
 80031ec:	b918      	cbnz	r0, 80031f6 <__cvt+0xba>
 80031ee:	f1c4 0401 	rsb	r4, r4, #1
 80031f2:	f8ca 4000 	str.w	r4, [sl]
 80031f6:	f8da 3000 	ldr.w	r3, [sl]
 80031fa:	4499      	add	r9, r3
 80031fc:	e7d3      	b.n	80031a6 <__cvt+0x6a>
 80031fe:	1c59      	adds	r1, r3, #1
 8003200:	9103      	str	r1, [sp, #12]
 8003202:	701a      	strb	r2, [r3, #0]
 8003204:	e7d9      	b.n	80031ba <__cvt+0x7e>

08003206 <__exponent>:
 8003206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003208:	2900      	cmp	r1, #0
 800320a:	bfba      	itte	lt
 800320c:	4249      	neglt	r1, r1
 800320e:	232d      	movlt	r3, #45	@ 0x2d
 8003210:	232b      	movge	r3, #43	@ 0x2b
 8003212:	2909      	cmp	r1, #9
 8003214:	7002      	strb	r2, [r0, #0]
 8003216:	7043      	strb	r3, [r0, #1]
 8003218:	dd29      	ble.n	800326e <__exponent+0x68>
 800321a:	f10d 0307 	add.w	r3, sp, #7
 800321e:	461d      	mov	r5, r3
 8003220:	270a      	movs	r7, #10
 8003222:	461a      	mov	r2, r3
 8003224:	fbb1 f6f7 	udiv	r6, r1, r7
 8003228:	fb07 1416 	mls	r4, r7, r6, r1
 800322c:	3430      	adds	r4, #48	@ 0x30
 800322e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003232:	460c      	mov	r4, r1
 8003234:	2c63      	cmp	r4, #99	@ 0x63
 8003236:	f103 33ff 	add.w	r3, r3, #4294967295
 800323a:	4631      	mov	r1, r6
 800323c:	dcf1      	bgt.n	8003222 <__exponent+0x1c>
 800323e:	3130      	adds	r1, #48	@ 0x30
 8003240:	1e94      	subs	r4, r2, #2
 8003242:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003246:	1c41      	adds	r1, r0, #1
 8003248:	4623      	mov	r3, r4
 800324a:	42ab      	cmp	r3, r5
 800324c:	d30a      	bcc.n	8003264 <__exponent+0x5e>
 800324e:	f10d 0309 	add.w	r3, sp, #9
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	42ac      	cmp	r4, r5
 8003256:	bf88      	it	hi
 8003258:	2300      	movhi	r3, #0
 800325a:	3302      	adds	r3, #2
 800325c:	4403      	add	r3, r0
 800325e:	1a18      	subs	r0, r3, r0
 8003260:	b003      	add	sp, #12
 8003262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003264:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003268:	f801 6f01 	strb.w	r6, [r1, #1]!
 800326c:	e7ed      	b.n	800324a <__exponent+0x44>
 800326e:	2330      	movs	r3, #48	@ 0x30
 8003270:	3130      	adds	r1, #48	@ 0x30
 8003272:	7083      	strb	r3, [r0, #2]
 8003274:	70c1      	strb	r1, [r0, #3]
 8003276:	1d03      	adds	r3, r0, #4
 8003278:	e7f1      	b.n	800325e <__exponent+0x58>
	...

0800327c <_printf_float>:
 800327c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003280:	b08d      	sub	sp, #52	@ 0x34
 8003282:	460c      	mov	r4, r1
 8003284:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003288:	4616      	mov	r6, r2
 800328a:	461f      	mov	r7, r3
 800328c:	4605      	mov	r5, r0
 800328e:	f000 fdad 	bl	8003dec <_localeconv_r>
 8003292:	6803      	ldr	r3, [r0, #0]
 8003294:	9304      	str	r3, [sp, #16]
 8003296:	4618      	mov	r0, r3
 8003298:	f7fc fff2 	bl	8000280 <strlen>
 800329c:	2300      	movs	r3, #0
 800329e:	930a      	str	r3, [sp, #40]	@ 0x28
 80032a0:	f8d8 3000 	ldr.w	r3, [r8]
 80032a4:	9005      	str	r0, [sp, #20]
 80032a6:	3307      	adds	r3, #7
 80032a8:	f023 0307 	bic.w	r3, r3, #7
 80032ac:	f103 0208 	add.w	r2, r3, #8
 80032b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80032b4:	f8d4 b000 	ldr.w	fp, [r4]
 80032b8:	f8c8 2000 	str.w	r2, [r8]
 80032bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80032c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80032c4:	9307      	str	r3, [sp, #28]
 80032c6:	f8cd 8018 	str.w	r8, [sp, #24]
 80032ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80032ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032d2:	4b9c      	ldr	r3, [pc, #624]	@ (8003544 <_printf_float+0x2c8>)
 80032d4:	f04f 32ff 	mov.w	r2, #4294967295
 80032d8:	f7fd fc30 	bl	8000b3c <__aeabi_dcmpun>
 80032dc:	bb70      	cbnz	r0, 800333c <_printf_float+0xc0>
 80032de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80032e2:	4b98      	ldr	r3, [pc, #608]	@ (8003544 <_printf_float+0x2c8>)
 80032e4:	f04f 32ff 	mov.w	r2, #4294967295
 80032e8:	f7fd fc0a 	bl	8000b00 <__aeabi_dcmple>
 80032ec:	bb30      	cbnz	r0, 800333c <_printf_float+0xc0>
 80032ee:	2200      	movs	r2, #0
 80032f0:	2300      	movs	r3, #0
 80032f2:	4640      	mov	r0, r8
 80032f4:	4649      	mov	r1, r9
 80032f6:	f7fd fbf9 	bl	8000aec <__aeabi_dcmplt>
 80032fa:	b110      	cbz	r0, 8003302 <_printf_float+0x86>
 80032fc:	232d      	movs	r3, #45	@ 0x2d
 80032fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003302:	4a91      	ldr	r2, [pc, #580]	@ (8003548 <_printf_float+0x2cc>)
 8003304:	4b91      	ldr	r3, [pc, #580]	@ (800354c <_printf_float+0x2d0>)
 8003306:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800330a:	bf94      	ite	ls
 800330c:	4690      	movls	r8, r2
 800330e:	4698      	movhi	r8, r3
 8003310:	2303      	movs	r3, #3
 8003312:	6123      	str	r3, [r4, #16]
 8003314:	f02b 0304 	bic.w	r3, fp, #4
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	f04f 0900 	mov.w	r9, #0
 800331e:	9700      	str	r7, [sp, #0]
 8003320:	4633      	mov	r3, r6
 8003322:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003324:	4621      	mov	r1, r4
 8003326:	4628      	mov	r0, r5
 8003328:	f000 f9d2 	bl	80036d0 <_printf_common>
 800332c:	3001      	adds	r0, #1
 800332e:	f040 808d 	bne.w	800344c <_printf_float+0x1d0>
 8003332:	f04f 30ff 	mov.w	r0, #4294967295
 8003336:	b00d      	add	sp, #52	@ 0x34
 8003338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800333c:	4642      	mov	r2, r8
 800333e:	464b      	mov	r3, r9
 8003340:	4640      	mov	r0, r8
 8003342:	4649      	mov	r1, r9
 8003344:	f7fd fbfa 	bl	8000b3c <__aeabi_dcmpun>
 8003348:	b140      	cbz	r0, 800335c <_printf_float+0xe0>
 800334a:	464b      	mov	r3, r9
 800334c:	2b00      	cmp	r3, #0
 800334e:	bfbc      	itt	lt
 8003350:	232d      	movlt	r3, #45	@ 0x2d
 8003352:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003356:	4a7e      	ldr	r2, [pc, #504]	@ (8003550 <_printf_float+0x2d4>)
 8003358:	4b7e      	ldr	r3, [pc, #504]	@ (8003554 <_printf_float+0x2d8>)
 800335a:	e7d4      	b.n	8003306 <_printf_float+0x8a>
 800335c:	6863      	ldr	r3, [r4, #4]
 800335e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003362:	9206      	str	r2, [sp, #24]
 8003364:	1c5a      	adds	r2, r3, #1
 8003366:	d13b      	bne.n	80033e0 <_printf_float+0x164>
 8003368:	2306      	movs	r3, #6
 800336a:	6063      	str	r3, [r4, #4]
 800336c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003370:	2300      	movs	r3, #0
 8003372:	6022      	str	r2, [r4, #0]
 8003374:	9303      	str	r3, [sp, #12]
 8003376:	ab0a      	add	r3, sp, #40	@ 0x28
 8003378:	e9cd a301 	strd	sl, r3, [sp, #4]
 800337c:	ab09      	add	r3, sp, #36	@ 0x24
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	6861      	ldr	r1, [r4, #4]
 8003382:	ec49 8b10 	vmov	d0, r8, r9
 8003386:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800338a:	4628      	mov	r0, r5
 800338c:	f7ff fed6 	bl	800313c <__cvt>
 8003390:	9b06      	ldr	r3, [sp, #24]
 8003392:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003394:	2b47      	cmp	r3, #71	@ 0x47
 8003396:	4680      	mov	r8, r0
 8003398:	d129      	bne.n	80033ee <_printf_float+0x172>
 800339a:	1cc8      	adds	r0, r1, #3
 800339c:	db02      	blt.n	80033a4 <_printf_float+0x128>
 800339e:	6863      	ldr	r3, [r4, #4]
 80033a0:	4299      	cmp	r1, r3
 80033a2:	dd41      	ble.n	8003428 <_printf_float+0x1ac>
 80033a4:	f1aa 0a02 	sub.w	sl, sl, #2
 80033a8:	fa5f fa8a 	uxtb.w	sl, sl
 80033ac:	3901      	subs	r1, #1
 80033ae:	4652      	mov	r2, sl
 80033b0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80033b4:	9109      	str	r1, [sp, #36]	@ 0x24
 80033b6:	f7ff ff26 	bl	8003206 <__exponent>
 80033ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80033bc:	1813      	adds	r3, r2, r0
 80033be:	2a01      	cmp	r2, #1
 80033c0:	4681      	mov	r9, r0
 80033c2:	6123      	str	r3, [r4, #16]
 80033c4:	dc02      	bgt.n	80033cc <_printf_float+0x150>
 80033c6:	6822      	ldr	r2, [r4, #0]
 80033c8:	07d2      	lsls	r2, r2, #31
 80033ca:	d501      	bpl.n	80033d0 <_printf_float+0x154>
 80033cc:	3301      	adds	r3, #1
 80033ce:	6123      	str	r3, [r4, #16]
 80033d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0a2      	beq.n	800331e <_printf_float+0xa2>
 80033d8:	232d      	movs	r3, #45	@ 0x2d
 80033da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033de:	e79e      	b.n	800331e <_printf_float+0xa2>
 80033e0:	9a06      	ldr	r2, [sp, #24]
 80033e2:	2a47      	cmp	r2, #71	@ 0x47
 80033e4:	d1c2      	bne.n	800336c <_printf_float+0xf0>
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1c0      	bne.n	800336c <_printf_float+0xf0>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e7bd      	b.n	800336a <_printf_float+0xee>
 80033ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80033f2:	d9db      	bls.n	80033ac <_printf_float+0x130>
 80033f4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80033f8:	d118      	bne.n	800342c <_printf_float+0x1b0>
 80033fa:	2900      	cmp	r1, #0
 80033fc:	6863      	ldr	r3, [r4, #4]
 80033fe:	dd0b      	ble.n	8003418 <_printf_float+0x19c>
 8003400:	6121      	str	r1, [r4, #16]
 8003402:	b913      	cbnz	r3, 800340a <_printf_float+0x18e>
 8003404:	6822      	ldr	r2, [r4, #0]
 8003406:	07d0      	lsls	r0, r2, #31
 8003408:	d502      	bpl.n	8003410 <_printf_float+0x194>
 800340a:	3301      	adds	r3, #1
 800340c:	440b      	add	r3, r1
 800340e:	6123      	str	r3, [r4, #16]
 8003410:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003412:	f04f 0900 	mov.w	r9, #0
 8003416:	e7db      	b.n	80033d0 <_printf_float+0x154>
 8003418:	b913      	cbnz	r3, 8003420 <_printf_float+0x1a4>
 800341a:	6822      	ldr	r2, [r4, #0]
 800341c:	07d2      	lsls	r2, r2, #31
 800341e:	d501      	bpl.n	8003424 <_printf_float+0x1a8>
 8003420:	3302      	adds	r3, #2
 8003422:	e7f4      	b.n	800340e <_printf_float+0x192>
 8003424:	2301      	movs	r3, #1
 8003426:	e7f2      	b.n	800340e <_printf_float+0x192>
 8003428:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800342c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800342e:	4299      	cmp	r1, r3
 8003430:	db05      	blt.n	800343e <_printf_float+0x1c2>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	6121      	str	r1, [r4, #16]
 8003436:	07d8      	lsls	r0, r3, #31
 8003438:	d5ea      	bpl.n	8003410 <_printf_float+0x194>
 800343a:	1c4b      	adds	r3, r1, #1
 800343c:	e7e7      	b.n	800340e <_printf_float+0x192>
 800343e:	2900      	cmp	r1, #0
 8003440:	bfd4      	ite	le
 8003442:	f1c1 0202 	rsble	r2, r1, #2
 8003446:	2201      	movgt	r2, #1
 8003448:	4413      	add	r3, r2
 800344a:	e7e0      	b.n	800340e <_printf_float+0x192>
 800344c:	6823      	ldr	r3, [r4, #0]
 800344e:	055a      	lsls	r2, r3, #21
 8003450:	d407      	bmi.n	8003462 <_printf_float+0x1e6>
 8003452:	6923      	ldr	r3, [r4, #16]
 8003454:	4642      	mov	r2, r8
 8003456:	4631      	mov	r1, r6
 8003458:	4628      	mov	r0, r5
 800345a:	47b8      	blx	r7
 800345c:	3001      	adds	r0, #1
 800345e:	d12b      	bne.n	80034b8 <_printf_float+0x23c>
 8003460:	e767      	b.n	8003332 <_printf_float+0xb6>
 8003462:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003466:	f240 80dd 	bls.w	8003624 <_printf_float+0x3a8>
 800346a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800346e:	2200      	movs	r2, #0
 8003470:	2300      	movs	r3, #0
 8003472:	f7fd fb31 	bl	8000ad8 <__aeabi_dcmpeq>
 8003476:	2800      	cmp	r0, #0
 8003478:	d033      	beq.n	80034e2 <_printf_float+0x266>
 800347a:	4a37      	ldr	r2, [pc, #220]	@ (8003558 <_printf_float+0x2dc>)
 800347c:	2301      	movs	r3, #1
 800347e:	4631      	mov	r1, r6
 8003480:	4628      	mov	r0, r5
 8003482:	47b8      	blx	r7
 8003484:	3001      	adds	r0, #1
 8003486:	f43f af54 	beq.w	8003332 <_printf_float+0xb6>
 800348a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800348e:	4543      	cmp	r3, r8
 8003490:	db02      	blt.n	8003498 <_printf_float+0x21c>
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	07d8      	lsls	r0, r3, #31
 8003496:	d50f      	bpl.n	80034b8 <_printf_float+0x23c>
 8003498:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800349c:	4631      	mov	r1, r6
 800349e:	4628      	mov	r0, r5
 80034a0:	47b8      	blx	r7
 80034a2:	3001      	adds	r0, #1
 80034a4:	f43f af45 	beq.w	8003332 <_printf_float+0xb6>
 80034a8:	f04f 0900 	mov.w	r9, #0
 80034ac:	f108 38ff 	add.w	r8, r8, #4294967295
 80034b0:	f104 0a1a 	add.w	sl, r4, #26
 80034b4:	45c8      	cmp	r8, r9
 80034b6:	dc09      	bgt.n	80034cc <_printf_float+0x250>
 80034b8:	6823      	ldr	r3, [r4, #0]
 80034ba:	079b      	lsls	r3, r3, #30
 80034bc:	f100 8103 	bmi.w	80036c6 <_printf_float+0x44a>
 80034c0:	68e0      	ldr	r0, [r4, #12]
 80034c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80034c4:	4298      	cmp	r0, r3
 80034c6:	bfb8      	it	lt
 80034c8:	4618      	movlt	r0, r3
 80034ca:	e734      	b.n	8003336 <_printf_float+0xba>
 80034cc:	2301      	movs	r3, #1
 80034ce:	4652      	mov	r2, sl
 80034d0:	4631      	mov	r1, r6
 80034d2:	4628      	mov	r0, r5
 80034d4:	47b8      	blx	r7
 80034d6:	3001      	adds	r0, #1
 80034d8:	f43f af2b 	beq.w	8003332 <_printf_float+0xb6>
 80034dc:	f109 0901 	add.w	r9, r9, #1
 80034e0:	e7e8      	b.n	80034b4 <_printf_float+0x238>
 80034e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	dc39      	bgt.n	800355c <_printf_float+0x2e0>
 80034e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003558 <_printf_float+0x2dc>)
 80034ea:	2301      	movs	r3, #1
 80034ec:	4631      	mov	r1, r6
 80034ee:	4628      	mov	r0, r5
 80034f0:	47b8      	blx	r7
 80034f2:	3001      	adds	r0, #1
 80034f4:	f43f af1d 	beq.w	8003332 <_printf_float+0xb6>
 80034f8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80034fc:	ea59 0303 	orrs.w	r3, r9, r3
 8003500:	d102      	bne.n	8003508 <_printf_float+0x28c>
 8003502:	6823      	ldr	r3, [r4, #0]
 8003504:	07d9      	lsls	r1, r3, #31
 8003506:	d5d7      	bpl.n	80034b8 <_printf_float+0x23c>
 8003508:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800350c:	4631      	mov	r1, r6
 800350e:	4628      	mov	r0, r5
 8003510:	47b8      	blx	r7
 8003512:	3001      	adds	r0, #1
 8003514:	f43f af0d 	beq.w	8003332 <_printf_float+0xb6>
 8003518:	f04f 0a00 	mov.w	sl, #0
 800351c:	f104 0b1a 	add.w	fp, r4, #26
 8003520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003522:	425b      	negs	r3, r3
 8003524:	4553      	cmp	r3, sl
 8003526:	dc01      	bgt.n	800352c <_printf_float+0x2b0>
 8003528:	464b      	mov	r3, r9
 800352a:	e793      	b.n	8003454 <_printf_float+0x1d8>
 800352c:	2301      	movs	r3, #1
 800352e:	465a      	mov	r2, fp
 8003530:	4631      	mov	r1, r6
 8003532:	4628      	mov	r0, r5
 8003534:	47b8      	blx	r7
 8003536:	3001      	adds	r0, #1
 8003538:	f43f aefb 	beq.w	8003332 <_printf_float+0xb6>
 800353c:	f10a 0a01 	add.w	sl, sl, #1
 8003540:	e7ee      	b.n	8003520 <_printf_float+0x2a4>
 8003542:	bf00      	nop
 8003544:	7fefffff 	.word	0x7fefffff
 8003548:	08005b74 	.word	0x08005b74
 800354c:	08005b78 	.word	0x08005b78
 8003550:	08005b7c 	.word	0x08005b7c
 8003554:	08005b80 	.word	0x08005b80
 8003558:	08005b84 	.word	0x08005b84
 800355c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800355e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003562:	4553      	cmp	r3, sl
 8003564:	bfa8      	it	ge
 8003566:	4653      	movge	r3, sl
 8003568:	2b00      	cmp	r3, #0
 800356a:	4699      	mov	r9, r3
 800356c:	dc36      	bgt.n	80035dc <_printf_float+0x360>
 800356e:	f04f 0b00 	mov.w	fp, #0
 8003572:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003576:	f104 021a 	add.w	r2, r4, #26
 800357a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800357c:	9306      	str	r3, [sp, #24]
 800357e:	eba3 0309 	sub.w	r3, r3, r9
 8003582:	455b      	cmp	r3, fp
 8003584:	dc31      	bgt.n	80035ea <_printf_float+0x36e>
 8003586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003588:	459a      	cmp	sl, r3
 800358a:	dc3a      	bgt.n	8003602 <_printf_float+0x386>
 800358c:	6823      	ldr	r3, [r4, #0]
 800358e:	07da      	lsls	r2, r3, #31
 8003590:	d437      	bmi.n	8003602 <_printf_float+0x386>
 8003592:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003594:	ebaa 0903 	sub.w	r9, sl, r3
 8003598:	9b06      	ldr	r3, [sp, #24]
 800359a:	ebaa 0303 	sub.w	r3, sl, r3
 800359e:	4599      	cmp	r9, r3
 80035a0:	bfa8      	it	ge
 80035a2:	4699      	movge	r9, r3
 80035a4:	f1b9 0f00 	cmp.w	r9, #0
 80035a8:	dc33      	bgt.n	8003612 <_printf_float+0x396>
 80035aa:	f04f 0800 	mov.w	r8, #0
 80035ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80035b2:	f104 0b1a 	add.w	fp, r4, #26
 80035b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035b8:	ebaa 0303 	sub.w	r3, sl, r3
 80035bc:	eba3 0309 	sub.w	r3, r3, r9
 80035c0:	4543      	cmp	r3, r8
 80035c2:	f77f af79 	ble.w	80034b8 <_printf_float+0x23c>
 80035c6:	2301      	movs	r3, #1
 80035c8:	465a      	mov	r2, fp
 80035ca:	4631      	mov	r1, r6
 80035cc:	4628      	mov	r0, r5
 80035ce:	47b8      	blx	r7
 80035d0:	3001      	adds	r0, #1
 80035d2:	f43f aeae 	beq.w	8003332 <_printf_float+0xb6>
 80035d6:	f108 0801 	add.w	r8, r8, #1
 80035da:	e7ec      	b.n	80035b6 <_printf_float+0x33a>
 80035dc:	4642      	mov	r2, r8
 80035de:	4631      	mov	r1, r6
 80035e0:	4628      	mov	r0, r5
 80035e2:	47b8      	blx	r7
 80035e4:	3001      	adds	r0, #1
 80035e6:	d1c2      	bne.n	800356e <_printf_float+0x2f2>
 80035e8:	e6a3      	b.n	8003332 <_printf_float+0xb6>
 80035ea:	2301      	movs	r3, #1
 80035ec:	4631      	mov	r1, r6
 80035ee:	4628      	mov	r0, r5
 80035f0:	9206      	str	r2, [sp, #24]
 80035f2:	47b8      	blx	r7
 80035f4:	3001      	adds	r0, #1
 80035f6:	f43f ae9c 	beq.w	8003332 <_printf_float+0xb6>
 80035fa:	9a06      	ldr	r2, [sp, #24]
 80035fc:	f10b 0b01 	add.w	fp, fp, #1
 8003600:	e7bb      	b.n	800357a <_printf_float+0x2fe>
 8003602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003606:	4631      	mov	r1, r6
 8003608:	4628      	mov	r0, r5
 800360a:	47b8      	blx	r7
 800360c:	3001      	adds	r0, #1
 800360e:	d1c0      	bne.n	8003592 <_printf_float+0x316>
 8003610:	e68f      	b.n	8003332 <_printf_float+0xb6>
 8003612:	9a06      	ldr	r2, [sp, #24]
 8003614:	464b      	mov	r3, r9
 8003616:	4442      	add	r2, r8
 8003618:	4631      	mov	r1, r6
 800361a:	4628      	mov	r0, r5
 800361c:	47b8      	blx	r7
 800361e:	3001      	adds	r0, #1
 8003620:	d1c3      	bne.n	80035aa <_printf_float+0x32e>
 8003622:	e686      	b.n	8003332 <_printf_float+0xb6>
 8003624:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003628:	f1ba 0f01 	cmp.w	sl, #1
 800362c:	dc01      	bgt.n	8003632 <_printf_float+0x3b6>
 800362e:	07db      	lsls	r3, r3, #31
 8003630:	d536      	bpl.n	80036a0 <_printf_float+0x424>
 8003632:	2301      	movs	r3, #1
 8003634:	4642      	mov	r2, r8
 8003636:	4631      	mov	r1, r6
 8003638:	4628      	mov	r0, r5
 800363a:	47b8      	blx	r7
 800363c:	3001      	adds	r0, #1
 800363e:	f43f ae78 	beq.w	8003332 <_printf_float+0xb6>
 8003642:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003646:	4631      	mov	r1, r6
 8003648:	4628      	mov	r0, r5
 800364a:	47b8      	blx	r7
 800364c:	3001      	adds	r0, #1
 800364e:	f43f ae70 	beq.w	8003332 <_printf_float+0xb6>
 8003652:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003656:	2200      	movs	r2, #0
 8003658:	2300      	movs	r3, #0
 800365a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800365e:	f7fd fa3b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003662:	b9c0      	cbnz	r0, 8003696 <_printf_float+0x41a>
 8003664:	4653      	mov	r3, sl
 8003666:	f108 0201 	add.w	r2, r8, #1
 800366a:	4631      	mov	r1, r6
 800366c:	4628      	mov	r0, r5
 800366e:	47b8      	blx	r7
 8003670:	3001      	adds	r0, #1
 8003672:	d10c      	bne.n	800368e <_printf_float+0x412>
 8003674:	e65d      	b.n	8003332 <_printf_float+0xb6>
 8003676:	2301      	movs	r3, #1
 8003678:	465a      	mov	r2, fp
 800367a:	4631      	mov	r1, r6
 800367c:	4628      	mov	r0, r5
 800367e:	47b8      	blx	r7
 8003680:	3001      	adds	r0, #1
 8003682:	f43f ae56 	beq.w	8003332 <_printf_float+0xb6>
 8003686:	f108 0801 	add.w	r8, r8, #1
 800368a:	45d0      	cmp	r8, sl
 800368c:	dbf3      	blt.n	8003676 <_printf_float+0x3fa>
 800368e:	464b      	mov	r3, r9
 8003690:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003694:	e6df      	b.n	8003456 <_printf_float+0x1da>
 8003696:	f04f 0800 	mov.w	r8, #0
 800369a:	f104 0b1a 	add.w	fp, r4, #26
 800369e:	e7f4      	b.n	800368a <_printf_float+0x40e>
 80036a0:	2301      	movs	r3, #1
 80036a2:	4642      	mov	r2, r8
 80036a4:	e7e1      	b.n	800366a <_printf_float+0x3ee>
 80036a6:	2301      	movs	r3, #1
 80036a8:	464a      	mov	r2, r9
 80036aa:	4631      	mov	r1, r6
 80036ac:	4628      	mov	r0, r5
 80036ae:	47b8      	blx	r7
 80036b0:	3001      	adds	r0, #1
 80036b2:	f43f ae3e 	beq.w	8003332 <_printf_float+0xb6>
 80036b6:	f108 0801 	add.w	r8, r8, #1
 80036ba:	68e3      	ldr	r3, [r4, #12]
 80036bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80036be:	1a5b      	subs	r3, r3, r1
 80036c0:	4543      	cmp	r3, r8
 80036c2:	dcf0      	bgt.n	80036a6 <_printf_float+0x42a>
 80036c4:	e6fc      	b.n	80034c0 <_printf_float+0x244>
 80036c6:	f04f 0800 	mov.w	r8, #0
 80036ca:	f104 0919 	add.w	r9, r4, #25
 80036ce:	e7f4      	b.n	80036ba <_printf_float+0x43e>

080036d0 <_printf_common>:
 80036d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036d4:	4616      	mov	r6, r2
 80036d6:	4698      	mov	r8, r3
 80036d8:	688a      	ldr	r2, [r1, #8]
 80036da:	690b      	ldr	r3, [r1, #16]
 80036dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80036e0:	4293      	cmp	r3, r2
 80036e2:	bfb8      	it	lt
 80036e4:	4613      	movlt	r3, r2
 80036e6:	6033      	str	r3, [r6, #0]
 80036e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80036ec:	4607      	mov	r7, r0
 80036ee:	460c      	mov	r4, r1
 80036f0:	b10a      	cbz	r2, 80036f6 <_printf_common+0x26>
 80036f2:	3301      	adds	r3, #1
 80036f4:	6033      	str	r3, [r6, #0]
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	0699      	lsls	r1, r3, #26
 80036fa:	bf42      	ittt	mi
 80036fc:	6833      	ldrmi	r3, [r6, #0]
 80036fe:	3302      	addmi	r3, #2
 8003700:	6033      	strmi	r3, [r6, #0]
 8003702:	6825      	ldr	r5, [r4, #0]
 8003704:	f015 0506 	ands.w	r5, r5, #6
 8003708:	d106      	bne.n	8003718 <_printf_common+0x48>
 800370a:	f104 0a19 	add.w	sl, r4, #25
 800370e:	68e3      	ldr	r3, [r4, #12]
 8003710:	6832      	ldr	r2, [r6, #0]
 8003712:	1a9b      	subs	r3, r3, r2
 8003714:	42ab      	cmp	r3, r5
 8003716:	dc26      	bgt.n	8003766 <_printf_common+0x96>
 8003718:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800371c:	6822      	ldr	r2, [r4, #0]
 800371e:	3b00      	subs	r3, #0
 8003720:	bf18      	it	ne
 8003722:	2301      	movne	r3, #1
 8003724:	0692      	lsls	r2, r2, #26
 8003726:	d42b      	bmi.n	8003780 <_printf_common+0xb0>
 8003728:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800372c:	4641      	mov	r1, r8
 800372e:	4638      	mov	r0, r7
 8003730:	47c8      	blx	r9
 8003732:	3001      	adds	r0, #1
 8003734:	d01e      	beq.n	8003774 <_printf_common+0xa4>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	6922      	ldr	r2, [r4, #16]
 800373a:	f003 0306 	and.w	r3, r3, #6
 800373e:	2b04      	cmp	r3, #4
 8003740:	bf02      	ittt	eq
 8003742:	68e5      	ldreq	r5, [r4, #12]
 8003744:	6833      	ldreq	r3, [r6, #0]
 8003746:	1aed      	subeq	r5, r5, r3
 8003748:	68a3      	ldr	r3, [r4, #8]
 800374a:	bf0c      	ite	eq
 800374c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003750:	2500      	movne	r5, #0
 8003752:	4293      	cmp	r3, r2
 8003754:	bfc4      	itt	gt
 8003756:	1a9b      	subgt	r3, r3, r2
 8003758:	18ed      	addgt	r5, r5, r3
 800375a:	2600      	movs	r6, #0
 800375c:	341a      	adds	r4, #26
 800375e:	42b5      	cmp	r5, r6
 8003760:	d11a      	bne.n	8003798 <_printf_common+0xc8>
 8003762:	2000      	movs	r0, #0
 8003764:	e008      	b.n	8003778 <_printf_common+0xa8>
 8003766:	2301      	movs	r3, #1
 8003768:	4652      	mov	r2, sl
 800376a:	4641      	mov	r1, r8
 800376c:	4638      	mov	r0, r7
 800376e:	47c8      	blx	r9
 8003770:	3001      	adds	r0, #1
 8003772:	d103      	bne.n	800377c <_printf_common+0xac>
 8003774:	f04f 30ff 	mov.w	r0, #4294967295
 8003778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800377c:	3501      	adds	r5, #1
 800377e:	e7c6      	b.n	800370e <_printf_common+0x3e>
 8003780:	18e1      	adds	r1, r4, r3
 8003782:	1c5a      	adds	r2, r3, #1
 8003784:	2030      	movs	r0, #48	@ 0x30
 8003786:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800378a:	4422      	add	r2, r4
 800378c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003790:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003794:	3302      	adds	r3, #2
 8003796:	e7c7      	b.n	8003728 <_printf_common+0x58>
 8003798:	2301      	movs	r3, #1
 800379a:	4622      	mov	r2, r4
 800379c:	4641      	mov	r1, r8
 800379e:	4638      	mov	r0, r7
 80037a0:	47c8      	blx	r9
 80037a2:	3001      	adds	r0, #1
 80037a4:	d0e6      	beq.n	8003774 <_printf_common+0xa4>
 80037a6:	3601      	adds	r6, #1
 80037a8:	e7d9      	b.n	800375e <_printf_common+0x8e>
	...

080037ac <_printf_i>:
 80037ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80037b0:	7e0f      	ldrb	r7, [r1, #24]
 80037b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80037b4:	2f78      	cmp	r7, #120	@ 0x78
 80037b6:	4691      	mov	r9, r2
 80037b8:	4680      	mov	r8, r0
 80037ba:	460c      	mov	r4, r1
 80037bc:	469a      	mov	sl, r3
 80037be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80037c2:	d807      	bhi.n	80037d4 <_printf_i+0x28>
 80037c4:	2f62      	cmp	r7, #98	@ 0x62
 80037c6:	d80a      	bhi.n	80037de <_printf_i+0x32>
 80037c8:	2f00      	cmp	r7, #0
 80037ca:	f000 80d2 	beq.w	8003972 <_printf_i+0x1c6>
 80037ce:	2f58      	cmp	r7, #88	@ 0x58
 80037d0:	f000 80b9 	beq.w	8003946 <_printf_i+0x19a>
 80037d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80037d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80037dc:	e03a      	b.n	8003854 <_printf_i+0xa8>
 80037de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80037e2:	2b15      	cmp	r3, #21
 80037e4:	d8f6      	bhi.n	80037d4 <_printf_i+0x28>
 80037e6:	a101      	add	r1, pc, #4	@ (adr r1, 80037ec <_printf_i+0x40>)
 80037e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80037ec:	08003845 	.word	0x08003845
 80037f0:	08003859 	.word	0x08003859
 80037f4:	080037d5 	.word	0x080037d5
 80037f8:	080037d5 	.word	0x080037d5
 80037fc:	080037d5 	.word	0x080037d5
 8003800:	080037d5 	.word	0x080037d5
 8003804:	08003859 	.word	0x08003859
 8003808:	080037d5 	.word	0x080037d5
 800380c:	080037d5 	.word	0x080037d5
 8003810:	080037d5 	.word	0x080037d5
 8003814:	080037d5 	.word	0x080037d5
 8003818:	08003959 	.word	0x08003959
 800381c:	08003883 	.word	0x08003883
 8003820:	08003913 	.word	0x08003913
 8003824:	080037d5 	.word	0x080037d5
 8003828:	080037d5 	.word	0x080037d5
 800382c:	0800397b 	.word	0x0800397b
 8003830:	080037d5 	.word	0x080037d5
 8003834:	08003883 	.word	0x08003883
 8003838:	080037d5 	.word	0x080037d5
 800383c:	080037d5 	.word	0x080037d5
 8003840:	0800391b 	.word	0x0800391b
 8003844:	6833      	ldr	r3, [r6, #0]
 8003846:	1d1a      	adds	r2, r3, #4
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	6032      	str	r2, [r6, #0]
 800384c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003850:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003854:	2301      	movs	r3, #1
 8003856:	e09d      	b.n	8003994 <_printf_i+0x1e8>
 8003858:	6833      	ldr	r3, [r6, #0]
 800385a:	6820      	ldr	r0, [r4, #0]
 800385c:	1d19      	adds	r1, r3, #4
 800385e:	6031      	str	r1, [r6, #0]
 8003860:	0606      	lsls	r6, r0, #24
 8003862:	d501      	bpl.n	8003868 <_printf_i+0xbc>
 8003864:	681d      	ldr	r5, [r3, #0]
 8003866:	e003      	b.n	8003870 <_printf_i+0xc4>
 8003868:	0645      	lsls	r5, r0, #25
 800386a:	d5fb      	bpl.n	8003864 <_printf_i+0xb8>
 800386c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003870:	2d00      	cmp	r5, #0
 8003872:	da03      	bge.n	800387c <_printf_i+0xd0>
 8003874:	232d      	movs	r3, #45	@ 0x2d
 8003876:	426d      	negs	r5, r5
 8003878:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800387c:	4859      	ldr	r0, [pc, #356]	@ (80039e4 <_printf_i+0x238>)
 800387e:	230a      	movs	r3, #10
 8003880:	e011      	b.n	80038a6 <_printf_i+0xfa>
 8003882:	6821      	ldr	r1, [r4, #0]
 8003884:	6833      	ldr	r3, [r6, #0]
 8003886:	0608      	lsls	r0, r1, #24
 8003888:	f853 5b04 	ldr.w	r5, [r3], #4
 800388c:	d402      	bmi.n	8003894 <_printf_i+0xe8>
 800388e:	0649      	lsls	r1, r1, #25
 8003890:	bf48      	it	mi
 8003892:	b2ad      	uxthmi	r5, r5
 8003894:	2f6f      	cmp	r7, #111	@ 0x6f
 8003896:	4853      	ldr	r0, [pc, #332]	@ (80039e4 <_printf_i+0x238>)
 8003898:	6033      	str	r3, [r6, #0]
 800389a:	bf14      	ite	ne
 800389c:	230a      	movne	r3, #10
 800389e:	2308      	moveq	r3, #8
 80038a0:	2100      	movs	r1, #0
 80038a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80038a6:	6866      	ldr	r6, [r4, #4]
 80038a8:	60a6      	str	r6, [r4, #8]
 80038aa:	2e00      	cmp	r6, #0
 80038ac:	bfa2      	ittt	ge
 80038ae:	6821      	ldrge	r1, [r4, #0]
 80038b0:	f021 0104 	bicge.w	r1, r1, #4
 80038b4:	6021      	strge	r1, [r4, #0]
 80038b6:	b90d      	cbnz	r5, 80038bc <_printf_i+0x110>
 80038b8:	2e00      	cmp	r6, #0
 80038ba:	d04b      	beq.n	8003954 <_printf_i+0x1a8>
 80038bc:	4616      	mov	r6, r2
 80038be:	fbb5 f1f3 	udiv	r1, r5, r3
 80038c2:	fb03 5711 	mls	r7, r3, r1, r5
 80038c6:	5dc7      	ldrb	r7, [r0, r7]
 80038c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80038cc:	462f      	mov	r7, r5
 80038ce:	42bb      	cmp	r3, r7
 80038d0:	460d      	mov	r5, r1
 80038d2:	d9f4      	bls.n	80038be <_printf_i+0x112>
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d10b      	bne.n	80038f0 <_printf_i+0x144>
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	07df      	lsls	r7, r3, #31
 80038dc:	d508      	bpl.n	80038f0 <_printf_i+0x144>
 80038de:	6923      	ldr	r3, [r4, #16]
 80038e0:	6861      	ldr	r1, [r4, #4]
 80038e2:	4299      	cmp	r1, r3
 80038e4:	bfde      	ittt	le
 80038e6:	2330      	movle	r3, #48	@ 0x30
 80038e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80038ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80038f0:	1b92      	subs	r2, r2, r6
 80038f2:	6122      	str	r2, [r4, #16]
 80038f4:	f8cd a000 	str.w	sl, [sp]
 80038f8:	464b      	mov	r3, r9
 80038fa:	aa03      	add	r2, sp, #12
 80038fc:	4621      	mov	r1, r4
 80038fe:	4640      	mov	r0, r8
 8003900:	f7ff fee6 	bl	80036d0 <_printf_common>
 8003904:	3001      	adds	r0, #1
 8003906:	d14a      	bne.n	800399e <_printf_i+0x1f2>
 8003908:	f04f 30ff 	mov.w	r0, #4294967295
 800390c:	b004      	add	sp, #16
 800390e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003912:	6823      	ldr	r3, [r4, #0]
 8003914:	f043 0320 	orr.w	r3, r3, #32
 8003918:	6023      	str	r3, [r4, #0]
 800391a:	4833      	ldr	r0, [pc, #204]	@ (80039e8 <_printf_i+0x23c>)
 800391c:	2778      	movs	r7, #120	@ 0x78
 800391e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003922:	6823      	ldr	r3, [r4, #0]
 8003924:	6831      	ldr	r1, [r6, #0]
 8003926:	061f      	lsls	r7, r3, #24
 8003928:	f851 5b04 	ldr.w	r5, [r1], #4
 800392c:	d402      	bmi.n	8003934 <_printf_i+0x188>
 800392e:	065f      	lsls	r7, r3, #25
 8003930:	bf48      	it	mi
 8003932:	b2ad      	uxthmi	r5, r5
 8003934:	6031      	str	r1, [r6, #0]
 8003936:	07d9      	lsls	r1, r3, #31
 8003938:	bf44      	itt	mi
 800393a:	f043 0320 	orrmi.w	r3, r3, #32
 800393e:	6023      	strmi	r3, [r4, #0]
 8003940:	b11d      	cbz	r5, 800394a <_printf_i+0x19e>
 8003942:	2310      	movs	r3, #16
 8003944:	e7ac      	b.n	80038a0 <_printf_i+0xf4>
 8003946:	4827      	ldr	r0, [pc, #156]	@ (80039e4 <_printf_i+0x238>)
 8003948:	e7e9      	b.n	800391e <_printf_i+0x172>
 800394a:	6823      	ldr	r3, [r4, #0]
 800394c:	f023 0320 	bic.w	r3, r3, #32
 8003950:	6023      	str	r3, [r4, #0]
 8003952:	e7f6      	b.n	8003942 <_printf_i+0x196>
 8003954:	4616      	mov	r6, r2
 8003956:	e7bd      	b.n	80038d4 <_printf_i+0x128>
 8003958:	6833      	ldr	r3, [r6, #0]
 800395a:	6825      	ldr	r5, [r4, #0]
 800395c:	6961      	ldr	r1, [r4, #20]
 800395e:	1d18      	adds	r0, r3, #4
 8003960:	6030      	str	r0, [r6, #0]
 8003962:	062e      	lsls	r6, r5, #24
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	d501      	bpl.n	800396c <_printf_i+0x1c0>
 8003968:	6019      	str	r1, [r3, #0]
 800396a:	e002      	b.n	8003972 <_printf_i+0x1c6>
 800396c:	0668      	lsls	r0, r5, #25
 800396e:	d5fb      	bpl.n	8003968 <_printf_i+0x1bc>
 8003970:	8019      	strh	r1, [r3, #0]
 8003972:	2300      	movs	r3, #0
 8003974:	6123      	str	r3, [r4, #16]
 8003976:	4616      	mov	r6, r2
 8003978:	e7bc      	b.n	80038f4 <_printf_i+0x148>
 800397a:	6833      	ldr	r3, [r6, #0]
 800397c:	1d1a      	adds	r2, r3, #4
 800397e:	6032      	str	r2, [r6, #0]
 8003980:	681e      	ldr	r6, [r3, #0]
 8003982:	6862      	ldr	r2, [r4, #4]
 8003984:	2100      	movs	r1, #0
 8003986:	4630      	mov	r0, r6
 8003988:	f7fc fc2a 	bl	80001e0 <memchr>
 800398c:	b108      	cbz	r0, 8003992 <_printf_i+0x1e6>
 800398e:	1b80      	subs	r0, r0, r6
 8003990:	6060      	str	r0, [r4, #4]
 8003992:	6863      	ldr	r3, [r4, #4]
 8003994:	6123      	str	r3, [r4, #16]
 8003996:	2300      	movs	r3, #0
 8003998:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800399c:	e7aa      	b.n	80038f4 <_printf_i+0x148>
 800399e:	6923      	ldr	r3, [r4, #16]
 80039a0:	4632      	mov	r2, r6
 80039a2:	4649      	mov	r1, r9
 80039a4:	4640      	mov	r0, r8
 80039a6:	47d0      	blx	sl
 80039a8:	3001      	adds	r0, #1
 80039aa:	d0ad      	beq.n	8003908 <_printf_i+0x15c>
 80039ac:	6823      	ldr	r3, [r4, #0]
 80039ae:	079b      	lsls	r3, r3, #30
 80039b0:	d413      	bmi.n	80039da <_printf_i+0x22e>
 80039b2:	68e0      	ldr	r0, [r4, #12]
 80039b4:	9b03      	ldr	r3, [sp, #12]
 80039b6:	4298      	cmp	r0, r3
 80039b8:	bfb8      	it	lt
 80039ba:	4618      	movlt	r0, r3
 80039bc:	e7a6      	b.n	800390c <_printf_i+0x160>
 80039be:	2301      	movs	r3, #1
 80039c0:	4632      	mov	r2, r6
 80039c2:	4649      	mov	r1, r9
 80039c4:	4640      	mov	r0, r8
 80039c6:	47d0      	blx	sl
 80039c8:	3001      	adds	r0, #1
 80039ca:	d09d      	beq.n	8003908 <_printf_i+0x15c>
 80039cc:	3501      	adds	r5, #1
 80039ce:	68e3      	ldr	r3, [r4, #12]
 80039d0:	9903      	ldr	r1, [sp, #12]
 80039d2:	1a5b      	subs	r3, r3, r1
 80039d4:	42ab      	cmp	r3, r5
 80039d6:	dcf2      	bgt.n	80039be <_printf_i+0x212>
 80039d8:	e7eb      	b.n	80039b2 <_printf_i+0x206>
 80039da:	2500      	movs	r5, #0
 80039dc:	f104 0619 	add.w	r6, r4, #25
 80039e0:	e7f5      	b.n	80039ce <_printf_i+0x222>
 80039e2:	bf00      	nop
 80039e4:	08005b86 	.word	0x08005b86
 80039e8:	08005b97 	.word	0x08005b97

080039ec <std>:
 80039ec:	2300      	movs	r3, #0
 80039ee:	b510      	push	{r4, lr}
 80039f0:	4604      	mov	r4, r0
 80039f2:	e9c0 3300 	strd	r3, r3, [r0]
 80039f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80039fa:	6083      	str	r3, [r0, #8]
 80039fc:	8181      	strh	r1, [r0, #12]
 80039fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a00:	81c2      	strh	r2, [r0, #14]
 8003a02:	6183      	str	r3, [r0, #24]
 8003a04:	4619      	mov	r1, r3
 8003a06:	2208      	movs	r2, #8
 8003a08:	305c      	adds	r0, #92	@ 0x5c
 8003a0a:	f000 f9e7 	bl	8003ddc <memset>
 8003a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a44 <std+0x58>)
 8003a10:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a12:	4b0d      	ldr	r3, [pc, #52]	@ (8003a48 <std+0x5c>)
 8003a14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a16:	4b0d      	ldr	r3, [pc, #52]	@ (8003a4c <std+0x60>)
 8003a18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a50 <std+0x64>)
 8003a1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a54 <std+0x68>)
 8003a20:	6224      	str	r4, [r4, #32]
 8003a22:	429c      	cmp	r4, r3
 8003a24:	d006      	beq.n	8003a34 <std+0x48>
 8003a26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a2a:	4294      	cmp	r4, r2
 8003a2c:	d002      	beq.n	8003a34 <std+0x48>
 8003a2e:	33d0      	adds	r3, #208	@ 0xd0
 8003a30:	429c      	cmp	r4, r3
 8003a32:	d105      	bne.n	8003a40 <std+0x54>
 8003a34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a3c:	f000 ba4a 	b.w	8003ed4 <__retarget_lock_init_recursive>
 8003a40:	bd10      	pop	{r4, pc}
 8003a42:	bf00      	nop
 8003a44:	08003c2d 	.word	0x08003c2d
 8003a48:	08003c4f 	.word	0x08003c4f
 8003a4c:	08003c87 	.word	0x08003c87
 8003a50:	08003cab 	.word	0x08003cab
 8003a54:	20000324 	.word	0x20000324

08003a58 <stdio_exit_handler>:
 8003a58:	4a02      	ldr	r2, [pc, #8]	@ (8003a64 <stdio_exit_handler+0xc>)
 8003a5a:	4903      	ldr	r1, [pc, #12]	@ (8003a68 <stdio_exit_handler+0x10>)
 8003a5c:	4803      	ldr	r0, [pc, #12]	@ (8003a6c <stdio_exit_handler+0x14>)
 8003a5e:	f000 b869 	b.w	8003b34 <_fwalk_sglue>
 8003a62:	bf00      	nop
 8003a64:	2000002c 	.word	0x2000002c
 8003a68:	0800559d 	.word	0x0800559d
 8003a6c:	2000003c 	.word	0x2000003c

08003a70 <cleanup_stdio>:
 8003a70:	6841      	ldr	r1, [r0, #4]
 8003a72:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa4 <cleanup_stdio+0x34>)
 8003a74:	4299      	cmp	r1, r3
 8003a76:	b510      	push	{r4, lr}
 8003a78:	4604      	mov	r4, r0
 8003a7a:	d001      	beq.n	8003a80 <cleanup_stdio+0x10>
 8003a7c:	f001 fd8e 	bl	800559c <_fflush_r>
 8003a80:	68a1      	ldr	r1, [r4, #8]
 8003a82:	4b09      	ldr	r3, [pc, #36]	@ (8003aa8 <cleanup_stdio+0x38>)
 8003a84:	4299      	cmp	r1, r3
 8003a86:	d002      	beq.n	8003a8e <cleanup_stdio+0x1e>
 8003a88:	4620      	mov	r0, r4
 8003a8a:	f001 fd87 	bl	800559c <_fflush_r>
 8003a8e:	68e1      	ldr	r1, [r4, #12]
 8003a90:	4b06      	ldr	r3, [pc, #24]	@ (8003aac <cleanup_stdio+0x3c>)
 8003a92:	4299      	cmp	r1, r3
 8003a94:	d004      	beq.n	8003aa0 <cleanup_stdio+0x30>
 8003a96:	4620      	mov	r0, r4
 8003a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a9c:	f001 bd7e 	b.w	800559c <_fflush_r>
 8003aa0:	bd10      	pop	{r4, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20000324 	.word	0x20000324
 8003aa8:	2000038c 	.word	0x2000038c
 8003aac:	200003f4 	.word	0x200003f4

08003ab0 <global_stdio_init.part.0>:
 8003ab0:	b510      	push	{r4, lr}
 8003ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae0 <global_stdio_init.part.0+0x30>)
 8003ab4:	4c0b      	ldr	r4, [pc, #44]	@ (8003ae4 <global_stdio_init.part.0+0x34>)
 8003ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8003ae8 <global_stdio_init.part.0+0x38>)
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	4620      	mov	r0, r4
 8003abc:	2200      	movs	r2, #0
 8003abe:	2104      	movs	r1, #4
 8003ac0:	f7ff ff94 	bl	80039ec <std>
 8003ac4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003ac8:	2201      	movs	r2, #1
 8003aca:	2109      	movs	r1, #9
 8003acc:	f7ff ff8e 	bl	80039ec <std>
 8003ad0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003ad4:	2202      	movs	r2, #2
 8003ad6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ada:	2112      	movs	r1, #18
 8003adc:	f7ff bf86 	b.w	80039ec <std>
 8003ae0:	2000045c 	.word	0x2000045c
 8003ae4:	20000324 	.word	0x20000324
 8003ae8:	08003a59 	.word	0x08003a59

08003aec <__sfp_lock_acquire>:
 8003aec:	4801      	ldr	r0, [pc, #4]	@ (8003af4 <__sfp_lock_acquire+0x8>)
 8003aee:	f000 b9f2 	b.w	8003ed6 <__retarget_lock_acquire_recursive>
 8003af2:	bf00      	nop
 8003af4:	20000465 	.word	0x20000465

08003af8 <__sfp_lock_release>:
 8003af8:	4801      	ldr	r0, [pc, #4]	@ (8003b00 <__sfp_lock_release+0x8>)
 8003afa:	f000 b9ed 	b.w	8003ed8 <__retarget_lock_release_recursive>
 8003afe:	bf00      	nop
 8003b00:	20000465 	.word	0x20000465

08003b04 <__sinit>:
 8003b04:	b510      	push	{r4, lr}
 8003b06:	4604      	mov	r4, r0
 8003b08:	f7ff fff0 	bl	8003aec <__sfp_lock_acquire>
 8003b0c:	6a23      	ldr	r3, [r4, #32]
 8003b0e:	b11b      	cbz	r3, 8003b18 <__sinit+0x14>
 8003b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b14:	f7ff bff0 	b.w	8003af8 <__sfp_lock_release>
 8003b18:	4b04      	ldr	r3, [pc, #16]	@ (8003b2c <__sinit+0x28>)
 8003b1a:	6223      	str	r3, [r4, #32]
 8003b1c:	4b04      	ldr	r3, [pc, #16]	@ (8003b30 <__sinit+0x2c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1f5      	bne.n	8003b10 <__sinit+0xc>
 8003b24:	f7ff ffc4 	bl	8003ab0 <global_stdio_init.part.0>
 8003b28:	e7f2      	b.n	8003b10 <__sinit+0xc>
 8003b2a:	bf00      	nop
 8003b2c:	08003a71 	.word	0x08003a71
 8003b30:	2000045c 	.word	0x2000045c

08003b34 <_fwalk_sglue>:
 8003b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b38:	4607      	mov	r7, r0
 8003b3a:	4688      	mov	r8, r1
 8003b3c:	4614      	mov	r4, r2
 8003b3e:	2600      	movs	r6, #0
 8003b40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b44:	f1b9 0901 	subs.w	r9, r9, #1
 8003b48:	d505      	bpl.n	8003b56 <_fwalk_sglue+0x22>
 8003b4a:	6824      	ldr	r4, [r4, #0]
 8003b4c:	2c00      	cmp	r4, #0
 8003b4e:	d1f7      	bne.n	8003b40 <_fwalk_sglue+0xc>
 8003b50:	4630      	mov	r0, r6
 8003b52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b56:	89ab      	ldrh	r3, [r5, #12]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d907      	bls.n	8003b6c <_fwalk_sglue+0x38>
 8003b5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b60:	3301      	adds	r3, #1
 8003b62:	d003      	beq.n	8003b6c <_fwalk_sglue+0x38>
 8003b64:	4629      	mov	r1, r5
 8003b66:	4638      	mov	r0, r7
 8003b68:	47c0      	blx	r8
 8003b6a:	4306      	orrs	r6, r0
 8003b6c:	3568      	adds	r5, #104	@ 0x68
 8003b6e:	e7e9      	b.n	8003b44 <_fwalk_sglue+0x10>

08003b70 <_puts_r>:
 8003b70:	6a03      	ldr	r3, [r0, #32]
 8003b72:	b570      	push	{r4, r5, r6, lr}
 8003b74:	6884      	ldr	r4, [r0, #8]
 8003b76:	4605      	mov	r5, r0
 8003b78:	460e      	mov	r6, r1
 8003b7a:	b90b      	cbnz	r3, 8003b80 <_puts_r+0x10>
 8003b7c:	f7ff ffc2 	bl	8003b04 <__sinit>
 8003b80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003b82:	07db      	lsls	r3, r3, #31
 8003b84:	d405      	bmi.n	8003b92 <_puts_r+0x22>
 8003b86:	89a3      	ldrh	r3, [r4, #12]
 8003b88:	0598      	lsls	r0, r3, #22
 8003b8a:	d402      	bmi.n	8003b92 <_puts_r+0x22>
 8003b8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003b8e:	f000 f9a2 	bl	8003ed6 <__retarget_lock_acquire_recursive>
 8003b92:	89a3      	ldrh	r3, [r4, #12]
 8003b94:	0719      	lsls	r1, r3, #28
 8003b96:	d502      	bpl.n	8003b9e <_puts_r+0x2e>
 8003b98:	6923      	ldr	r3, [r4, #16]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d135      	bne.n	8003c0a <_puts_r+0x9a>
 8003b9e:	4621      	mov	r1, r4
 8003ba0:	4628      	mov	r0, r5
 8003ba2:	f000 f8c5 	bl	8003d30 <__swsetup_r>
 8003ba6:	b380      	cbz	r0, 8003c0a <_puts_r+0x9a>
 8003ba8:	f04f 35ff 	mov.w	r5, #4294967295
 8003bac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bae:	07da      	lsls	r2, r3, #31
 8003bb0:	d405      	bmi.n	8003bbe <_puts_r+0x4e>
 8003bb2:	89a3      	ldrh	r3, [r4, #12]
 8003bb4:	059b      	lsls	r3, r3, #22
 8003bb6:	d402      	bmi.n	8003bbe <_puts_r+0x4e>
 8003bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bba:	f000 f98d 	bl	8003ed8 <__retarget_lock_release_recursive>
 8003bbe:	4628      	mov	r0, r5
 8003bc0:	bd70      	pop	{r4, r5, r6, pc}
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	da04      	bge.n	8003bd0 <_puts_r+0x60>
 8003bc6:	69a2      	ldr	r2, [r4, #24]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	dc17      	bgt.n	8003bfc <_puts_r+0x8c>
 8003bcc:	290a      	cmp	r1, #10
 8003bce:	d015      	beq.n	8003bfc <_puts_r+0x8c>
 8003bd0:	6823      	ldr	r3, [r4, #0]
 8003bd2:	1c5a      	adds	r2, r3, #1
 8003bd4:	6022      	str	r2, [r4, #0]
 8003bd6:	7019      	strb	r1, [r3, #0]
 8003bd8:	68a3      	ldr	r3, [r4, #8]
 8003bda:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003bde:	3b01      	subs	r3, #1
 8003be0:	60a3      	str	r3, [r4, #8]
 8003be2:	2900      	cmp	r1, #0
 8003be4:	d1ed      	bne.n	8003bc2 <_puts_r+0x52>
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	da11      	bge.n	8003c0e <_puts_r+0x9e>
 8003bea:	4622      	mov	r2, r4
 8003bec:	210a      	movs	r1, #10
 8003bee:	4628      	mov	r0, r5
 8003bf0:	f000 f85f 	bl	8003cb2 <__swbuf_r>
 8003bf4:	3001      	adds	r0, #1
 8003bf6:	d0d7      	beq.n	8003ba8 <_puts_r+0x38>
 8003bf8:	250a      	movs	r5, #10
 8003bfa:	e7d7      	b.n	8003bac <_puts_r+0x3c>
 8003bfc:	4622      	mov	r2, r4
 8003bfe:	4628      	mov	r0, r5
 8003c00:	f000 f857 	bl	8003cb2 <__swbuf_r>
 8003c04:	3001      	adds	r0, #1
 8003c06:	d1e7      	bne.n	8003bd8 <_puts_r+0x68>
 8003c08:	e7ce      	b.n	8003ba8 <_puts_r+0x38>
 8003c0a:	3e01      	subs	r6, #1
 8003c0c:	e7e4      	b.n	8003bd8 <_puts_r+0x68>
 8003c0e:	6823      	ldr	r3, [r4, #0]
 8003c10:	1c5a      	adds	r2, r3, #1
 8003c12:	6022      	str	r2, [r4, #0]
 8003c14:	220a      	movs	r2, #10
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	e7ee      	b.n	8003bf8 <_puts_r+0x88>
	...

08003c1c <puts>:
 8003c1c:	4b02      	ldr	r3, [pc, #8]	@ (8003c28 <puts+0xc>)
 8003c1e:	4601      	mov	r1, r0
 8003c20:	6818      	ldr	r0, [r3, #0]
 8003c22:	f7ff bfa5 	b.w	8003b70 <_puts_r>
 8003c26:	bf00      	nop
 8003c28:	20000038 	.word	0x20000038

08003c2c <__sread>:
 8003c2c:	b510      	push	{r4, lr}
 8003c2e:	460c      	mov	r4, r1
 8003c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c34:	f000 f900 	bl	8003e38 <_read_r>
 8003c38:	2800      	cmp	r0, #0
 8003c3a:	bfab      	itete	ge
 8003c3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c3e:	89a3      	ldrhlt	r3, [r4, #12]
 8003c40:	181b      	addge	r3, r3, r0
 8003c42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c46:	bfac      	ite	ge
 8003c48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c4a:	81a3      	strhlt	r3, [r4, #12]
 8003c4c:	bd10      	pop	{r4, pc}

08003c4e <__swrite>:
 8003c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c52:	461f      	mov	r7, r3
 8003c54:	898b      	ldrh	r3, [r1, #12]
 8003c56:	05db      	lsls	r3, r3, #23
 8003c58:	4605      	mov	r5, r0
 8003c5a:	460c      	mov	r4, r1
 8003c5c:	4616      	mov	r6, r2
 8003c5e:	d505      	bpl.n	8003c6c <__swrite+0x1e>
 8003c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c64:	2302      	movs	r3, #2
 8003c66:	2200      	movs	r2, #0
 8003c68:	f000 f8d4 	bl	8003e14 <_lseek_r>
 8003c6c:	89a3      	ldrh	r3, [r4, #12]
 8003c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c76:	81a3      	strh	r3, [r4, #12]
 8003c78:	4632      	mov	r2, r6
 8003c7a:	463b      	mov	r3, r7
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c82:	f000 b8eb 	b.w	8003e5c <_write_r>

08003c86 <__sseek>:
 8003c86:	b510      	push	{r4, lr}
 8003c88:	460c      	mov	r4, r1
 8003c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c8e:	f000 f8c1 	bl	8003e14 <_lseek_r>
 8003c92:	1c43      	adds	r3, r0, #1
 8003c94:	89a3      	ldrh	r3, [r4, #12]
 8003c96:	bf15      	itete	ne
 8003c98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003c9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003c9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003ca2:	81a3      	strheq	r3, [r4, #12]
 8003ca4:	bf18      	it	ne
 8003ca6:	81a3      	strhne	r3, [r4, #12]
 8003ca8:	bd10      	pop	{r4, pc}

08003caa <__sclose>:
 8003caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cae:	f000 b8a1 	b.w	8003df4 <_close_r>

08003cb2 <__swbuf_r>:
 8003cb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cb4:	460e      	mov	r6, r1
 8003cb6:	4614      	mov	r4, r2
 8003cb8:	4605      	mov	r5, r0
 8003cba:	b118      	cbz	r0, 8003cc4 <__swbuf_r+0x12>
 8003cbc:	6a03      	ldr	r3, [r0, #32]
 8003cbe:	b90b      	cbnz	r3, 8003cc4 <__swbuf_r+0x12>
 8003cc0:	f7ff ff20 	bl	8003b04 <__sinit>
 8003cc4:	69a3      	ldr	r3, [r4, #24]
 8003cc6:	60a3      	str	r3, [r4, #8]
 8003cc8:	89a3      	ldrh	r3, [r4, #12]
 8003cca:	071a      	lsls	r2, r3, #28
 8003ccc:	d501      	bpl.n	8003cd2 <__swbuf_r+0x20>
 8003cce:	6923      	ldr	r3, [r4, #16]
 8003cd0:	b943      	cbnz	r3, 8003ce4 <__swbuf_r+0x32>
 8003cd2:	4621      	mov	r1, r4
 8003cd4:	4628      	mov	r0, r5
 8003cd6:	f000 f82b 	bl	8003d30 <__swsetup_r>
 8003cda:	b118      	cbz	r0, 8003ce4 <__swbuf_r+0x32>
 8003cdc:	f04f 37ff 	mov.w	r7, #4294967295
 8003ce0:	4638      	mov	r0, r7
 8003ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ce4:	6823      	ldr	r3, [r4, #0]
 8003ce6:	6922      	ldr	r2, [r4, #16]
 8003ce8:	1a98      	subs	r0, r3, r2
 8003cea:	6963      	ldr	r3, [r4, #20]
 8003cec:	b2f6      	uxtb	r6, r6
 8003cee:	4283      	cmp	r3, r0
 8003cf0:	4637      	mov	r7, r6
 8003cf2:	dc05      	bgt.n	8003d00 <__swbuf_r+0x4e>
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	f001 fc50 	bl	800559c <_fflush_r>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	d1ed      	bne.n	8003cdc <__swbuf_r+0x2a>
 8003d00:	68a3      	ldr	r3, [r4, #8]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	60a3      	str	r3, [r4, #8]
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	1c5a      	adds	r2, r3, #1
 8003d0a:	6022      	str	r2, [r4, #0]
 8003d0c:	701e      	strb	r6, [r3, #0]
 8003d0e:	6962      	ldr	r2, [r4, #20]
 8003d10:	1c43      	adds	r3, r0, #1
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d004      	beq.n	8003d20 <__swbuf_r+0x6e>
 8003d16:	89a3      	ldrh	r3, [r4, #12]
 8003d18:	07db      	lsls	r3, r3, #31
 8003d1a:	d5e1      	bpl.n	8003ce0 <__swbuf_r+0x2e>
 8003d1c:	2e0a      	cmp	r6, #10
 8003d1e:	d1df      	bne.n	8003ce0 <__swbuf_r+0x2e>
 8003d20:	4621      	mov	r1, r4
 8003d22:	4628      	mov	r0, r5
 8003d24:	f001 fc3a 	bl	800559c <_fflush_r>
 8003d28:	2800      	cmp	r0, #0
 8003d2a:	d0d9      	beq.n	8003ce0 <__swbuf_r+0x2e>
 8003d2c:	e7d6      	b.n	8003cdc <__swbuf_r+0x2a>
	...

08003d30 <__swsetup_r>:
 8003d30:	b538      	push	{r3, r4, r5, lr}
 8003d32:	4b29      	ldr	r3, [pc, #164]	@ (8003dd8 <__swsetup_r+0xa8>)
 8003d34:	4605      	mov	r5, r0
 8003d36:	6818      	ldr	r0, [r3, #0]
 8003d38:	460c      	mov	r4, r1
 8003d3a:	b118      	cbz	r0, 8003d44 <__swsetup_r+0x14>
 8003d3c:	6a03      	ldr	r3, [r0, #32]
 8003d3e:	b90b      	cbnz	r3, 8003d44 <__swsetup_r+0x14>
 8003d40:	f7ff fee0 	bl	8003b04 <__sinit>
 8003d44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d48:	0719      	lsls	r1, r3, #28
 8003d4a:	d422      	bmi.n	8003d92 <__swsetup_r+0x62>
 8003d4c:	06da      	lsls	r2, r3, #27
 8003d4e:	d407      	bmi.n	8003d60 <__swsetup_r+0x30>
 8003d50:	2209      	movs	r2, #9
 8003d52:	602a      	str	r2, [r5, #0]
 8003d54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d58:	81a3      	strh	r3, [r4, #12]
 8003d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d5e:	e033      	b.n	8003dc8 <__swsetup_r+0x98>
 8003d60:	0758      	lsls	r0, r3, #29
 8003d62:	d512      	bpl.n	8003d8a <__swsetup_r+0x5a>
 8003d64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d66:	b141      	cbz	r1, 8003d7a <__swsetup_r+0x4a>
 8003d68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d6c:	4299      	cmp	r1, r3
 8003d6e:	d002      	beq.n	8003d76 <__swsetup_r+0x46>
 8003d70:	4628      	mov	r0, r5
 8003d72:	f000 ff0d 	bl	8004b90 <_free_r>
 8003d76:	2300      	movs	r3, #0
 8003d78:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d7a:	89a3      	ldrh	r3, [r4, #12]
 8003d7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d80:	81a3      	strh	r3, [r4, #12]
 8003d82:	2300      	movs	r3, #0
 8003d84:	6063      	str	r3, [r4, #4]
 8003d86:	6923      	ldr	r3, [r4, #16]
 8003d88:	6023      	str	r3, [r4, #0]
 8003d8a:	89a3      	ldrh	r3, [r4, #12]
 8003d8c:	f043 0308 	orr.w	r3, r3, #8
 8003d90:	81a3      	strh	r3, [r4, #12]
 8003d92:	6923      	ldr	r3, [r4, #16]
 8003d94:	b94b      	cbnz	r3, 8003daa <__swsetup_r+0x7a>
 8003d96:	89a3      	ldrh	r3, [r4, #12]
 8003d98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003da0:	d003      	beq.n	8003daa <__swsetup_r+0x7a>
 8003da2:	4621      	mov	r1, r4
 8003da4:	4628      	mov	r0, r5
 8003da6:	f001 fc47 	bl	8005638 <__smakebuf_r>
 8003daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dae:	f013 0201 	ands.w	r2, r3, #1
 8003db2:	d00a      	beq.n	8003dca <__swsetup_r+0x9a>
 8003db4:	2200      	movs	r2, #0
 8003db6:	60a2      	str	r2, [r4, #8]
 8003db8:	6962      	ldr	r2, [r4, #20]
 8003dba:	4252      	negs	r2, r2
 8003dbc:	61a2      	str	r2, [r4, #24]
 8003dbe:	6922      	ldr	r2, [r4, #16]
 8003dc0:	b942      	cbnz	r2, 8003dd4 <__swsetup_r+0xa4>
 8003dc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003dc6:	d1c5      	bne.n	8003d54 <__swsetup_r+0x24>
 8003dc8:	bd38      	pop	{r3, r4, r5, pc}
 8003dca:	0799      	lsls	r1, r3, #30
 8003dcc:	bf58      	it	pl
 8003dce:	6962      	ldrpl	r2, [r4, #20]
 8003dd0:	60a2      	str	r2, [r4, #8]
 8003dd2:	e7f4      	b.n	8003dbe <__swsetup_r+0x8e>
 8003dd4:	2000      	movs	r0, #0
 8003dd6:	e7f7      	b.n	8003dc8 <__swsetup_r+0x98>
 8003dd8:	20000038 	.word	0x20000038

08003ddc <memset>:
 8003ddc:	4402      	add	r2, r0
 8003dde:	4603      	mov	r3, r0
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d100      	bne.n	8003de6 <memset+0xa>
 8003de4:	4770      	bx	lr
 8003de6:	f803 1b01 	strb.w	r1, [r3], #1
 8003dea:	e7f9      	b.n	8003de0 <memset+0x4>

08003dec <_localeconv_r>:
 8003dec:	4800      	ldr	r0, [pc, #0]	@ (8003df0 <_localeconv_r+0x4>)
 8003dee:	4770      	bx	lr
 8003df0:	20000178 	.word	0x20000178

08003df4 <_close_r>:
 8003df4:	b538      	push	{r3, r4, r5, lr}
 8003df6:	4d06      	ldr	r5, [pc, #24]	@ (8003e10 <_close_r+0x1c>)
 8003df8:	2300      	movs	r3, #0
 8003dfa:	4604      	mov	r4, r0
 8003dfc:	4608      	mov	r0, r1
 8003dfe:	602b      	str	r3, [r5, #0]
 8003e00:	f7fd fc1e 	bl	8001640 <_close>
 8003e04:	1c43      	adds	r3, r0, #1
 8003e06:	d102      	bne.n	8003e0e <_close_r+0x1a>
 8003e08:	682b      	ldr	r3, [r5, #0]
 8003e0a:	b103      	cbz	r3, 8003e0e <_close_r+0x1a>
 8003e0c:	6023      	str	r3, [r4, #0]
 8003e0e:	bd38      	pop	{r3, r4, r5, pc}
 8003e10:	20000460 	.word	0x20000460

08003e14 <_lseek_r>:
 8003e14:	b538      	push	{r3, r4, r5, lr}
 8003e16:	4d07      	ldr	r5, [pc, #28]	@ (8003e34 <_lseek_r+0x20>)
 8003e18:	4604      	mov	r4, r0
 8003e1a:	4608      	mov	r0, r1
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	2200      	movs	r2, #0
 8003e20:	602a      	str	r2, [r5, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	f7fd fc33 	bl	800168e <_lseek>
 8003e28:	1c43      	adds	r3, r0, #1
 8003e2a:	d102      	bne.n	8003e32 <_lseek_r+0x1e>
 8003e2c:	682b      	ldr	r3, [r5, #0]
 8003e2e:	b103      	cbz	r3, 8003e32 <_lseek_r+0x1e>
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	bd38      	pop	{r3, r4, r5, pc}
 8003e34:	20000460 	.word	0x20000460

08003e38 <_read_r>:
 8003e38:	b538      	push	{r3, r4, r5, lr}
 8003e3a:	4d07      	ldr	r5, [pc, #28]	@ (8003e58 <_read_r+0x20>)
 8003e3c:	4604      	mov	r4, r0
 8003e3e:	4608      	mov	r0, r1
 8003e40:	4611      	mov	r1, r2
 8003e42:	2200      	movs	r2, #0
 8003e44:	602a      	str	r2, [r5, #0]
 8003e46:	461a      	mov	r2, r3
 8003e48:	f7fd fbdd 	bl	8001606 <_read>
 8003e4c:	1c43      	adds	r3, r0, #1
 8003e4e:	d102      	bne.n	8003e56 <_read_r+0x1e>
 8003e50:	682b      	ldr	r3, [r5, #0]
 8003e52:	b103      	cbz	r3, 8003e56 <_read_r+0x1e>
 8003e54:	6023      	str	r3, [r4, #0]
 8003e56:	bd38      	pop	{r3, r4, r5, pc}
 8003e58:	20000460 	.word	0x20000460

08003e5c <_write_r>:
 8003e5c:	b538      	push	{r3, r4, r5, lr}
 8003e5e:	4d07      	ldr	r5, [pc, #28]	@ (8003e7c <_write_r+0x20>)
 8003e60:	4604      	mov	r4, r0
 8003e62:	4608      	mov	r0, r1
 8003e64:	4611      	mov	r1, r2
 8003e66:	2200      	movs	r2, #0
 8003e68:	602a      	str	r2, [r5, #0]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	f7fd f916 	bl	800109c <_write>
 8003e70:	1c43      	adds	r3, r0, #1
 8003e72:	d102      	bne.n	8003e7a <_write_r+0x1e>
 8003e74:	682b      	ldr	r3, [r5, #0]
 8003e76:	b103      	cbz	r3, 8003e7a <_write_r+0x1e>
 8003e78:	6023      	str	r3, [r4, #0]
 8003e7a:	bd38      	pop	{r3, r4, r5, pc}
 8003e7c:	20000460 	.word	0x20000460

08003e80 <__errno>:
 8003e80:	4b01      	ldr	r3, [pc, #4]	@ (8003e88 <__errno+0x8>)
 8003e82:	6818      	ldr	r0, [r3, #0]
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	20000038 	.word	0x20000038

08003e8c <__libc_init_array>:
 8003e8c:	b570      	push	{r4, r5, r6, lr}
 8003e8e:	4d0d      	ldr	r5, [pc, #52]	@ (8003ec4 <__libc_init_array+0x38>)
 8003e90:	4c0d      	ldr	r4, [pc, #52]	@ (8003ec8 <__libc_init_array+0x3c>)
 8003e92:	1b64      	subs	r4, r4, r5
 8003e94:	10a4      	asrs	r4, r4, #2
 8003e96:	2600      	movs	r6, #0
 8003e98:	42a6      	cmp	r6, r4
 8003e9a:	d109      	bne.n	8003eb0 <__libc_init_array+0x24>
 8003e9c:	4d0b      	ldr	r5, [pc, #44]	@ (8003ecc <__libc_init_array+0x40>)
 8003e9e:	4c0c      	ldr	r4, [pc, #48]	@ (8003ed0 <__libc_init_array+0x44>)
 8003ea0:	f001 fe28 	bl	8005af4 <_init>
 8003ea4:	1b64      	subs	r4, r4, r5
 8003ea6:	10a4      	asrs	r4, r4, #2
 8003ea8:	2600      	movs	r6, #0
 8003eaa:	42a6      	cmp	r6, r4
 8003eac:	d105      	bne.n	8003eba <__libc_init_array+0x2e>
 8003eae:	bd70      	pop	{r4, r5, r6, pc}
 8003eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eb4:	4798      	blx	r3
 8003eb6:	3601      	adds	r6, #1
 8003eb8:	e7ee      	b.n	8003e98 <__libc_init_array+0xc>
 8003eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ebe:	4798      	blx	r3
 8003ec0:	3601      	adds	r6, #1
 8003ec2:	e7f2      	b.n	8003eaa <__libc_init_array+0x1e>
 8003ec4:	08005ef0 	.word	0x08005ef0
 8003ec8:	08005ef0 	.word	0x08005ef0
 8003ecc:	08005ef0 	.word	0x08005ef0
 8003ed0:	08005ef4 	.word	0x08005ef4

08003ed4 <__retarget_lock_init_recursive>:
 8003ed4:	4770      	bx	lr

08003ed6 <__retarget_lock_acquire_recursive>:
 8003ed6:	4770      	bx	lr

08003ed8 <__retarget_lock_release_recursive>:
 8003ed8:	4770      	bx	lr

08003eda <memcpy>:
 8003eda:	440a      	add	r2, r1
 8003edc:	4291      	cmp	r1, r2
 8003ede:	f100 33ff 	add.w	r3, r0, #4294967295
 8003ee2:	d100      	bne.n	8003ee6 <memcpy+0xc>
 8003ee4:	4770      	bx	lr
 8003ee6:	b510      	push	{r4, lr}
 8003ee8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003eec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ef0:	4291      	cmp	r1, r2
 8003ef2:	d1f9      	bne.n	8003ee8 <memcpy+0xe>
 8003ef4:	bd10      	pop	{r4, pc}

08003ef6 <quorem>:
 8003ef6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003efa:	6903      	ldr	r3, [r0, #16]
 8003efc:	690c      	ldr	r4, [r1, #16]
 8003efe:	42a3      	cmp	r3, r4
 8003f00:	4607      	mov	r7, r0
 8003f02:	db7e      	blt.n	8004002 <quorem+0x10c>
 8003f04:	3c01      	subs	r4, #1
 8003f06:	f101 0814 	add.w	r8, r1, #20
 8003f0a:	00a3      	lsls	r3, r4, #2
 8003f0c:	f100 0514 	add.w	r5, r0, #20
 8003f10:	9300      	str	r3, [sp, #0]
 8003f12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f16:	9301      	str	r3, [sp, #4]
 8003f18:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003f1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f20:	3301      	adds	r3, #1
 8003f22:	429a      	cmp	r2, r3
 8003f24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003f28:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f2c:	d32e      	bcc.n	8003f8c <quorem+0x96>
 8003f2e:	f04f 0a00 	mov.w	sl, #0
 8003f32:	46c4      	mov	ip, r8
 8003f34:	46ae      	mov	lr, r5
 8003f36:	46d3      	mov	fp, sl
 8003f38:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003f3c:	b298      	uxth	r0, r3
 8003f3e:	fb06 a000 	mla	r0, r6, r0, sl
 8003f42:	0c02      	lsrs	r2, r0, #16
 8003f44:	0c1b      	lsrs	r3, r3, #16
 8003f46:	fb06 2303 	mla	r3, r6, r3, r2
 8003f4a:	f8de 2000 	ldr.w	r2, [lr]
 8003f4e:	b280      	uxth	r0, r0
 8003f50:	b292      	uxth	r2, r2
 8003f52:	1a12      	subs	r2, r2, r0
 8003f54:	445a      	add	r2, fp
 8003f56:	f8de 0000 	ldr.w	r0, [lr]
 8003f5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003f64:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003f68:	b292      	uxth	r2, r2
 8003f6a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003f6e:	45e1      	cmp	r9, ip
 8003f70:	f84e 2b04 	str.w	r2, [lr], #4
 8003f74:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003f78:	d2de      	bcs.n	8003f38 <quorem+0x42>
 8003f7a:	9b00      	ldr	r3, [sp, #0]
 8003f7c:	58eb      	ldr	r3, [r5, r3]
 8003f7e:	b92b      	cbnz	r3, 8003f8c <quorem+0x96>
 8003f80:	9b01      	ldr	r3, [sp, #4]
 8003f82:	3b04      	subs	r3, #4
 8003f84:	429d      	cmp	r5, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	d32f      	bcc.n	8003fea <quorem+0xf4>
 8003f8a:	613c      	str	r4, [r7, #16]
 8003f8c:	4638      	mov	r0, r7
 8003f8e:	f001 f979 	bl	8005284 <__mcmp>
 8003f92:	2800      	cmp	r0, #0
 8003f94:	db25      	blt.n	8003fe2 <quorem+0xec>
 8003f96:	4629      	mov	r1, r5
 8003f98:	2000      	movs	r0, #0
 8003f9a:	f858 2b04 	ldr.w	r2, [r8], #4
 8003f9e:	f8d1 c000 	ldr.w	ip, [r1]
 8003fa2:	fa1f fe82 	uxth.w	lr, r2
 8003fa6:	fa1f f38c 	uxth.w	r3, ip
 8003faa:	eba3 030e 	sub.w	r3, r3, lr
 8003fae:	4403      	add	r3, r0
 8003fb0:	0c12      	lsrs	r2, r2, #16
 8003fb2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003fb6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003fba:	b29b      	uxth	r3, r3
 8003fbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003fc0:	45c1      	cmp	r9, r8
 8003fc2:	f841 3b04 	str.w	r3, [r1], #4
 8003fc6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003fca:	d2e6      	bcs.n	8003f9a <quorem+0xa4>
 8003fcc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003fd0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003fd4:	b922      	cbnz	r2, 8003fe0 <quorem+0xea>
 8003fd6:	3b04      	subs	r3, #4
 8003fd8:	429d      	cmp	r5, r3
 8003fda:	461a      	mov	r2, r3
 8003fdc:	d30b      	bcc.n	8003ff6 <quorem+0x100>
 8003fde:	613c      	str	r4, [r7, #16]
 8003fe0:	3601      	adds	r6, #1
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	b003      	add	sp, #12
 8003fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fea:	6812      	ldr	r2, [r2, #0]
 8003fec:	3b04      	subs	r3, #4
 8003fee:	2a00      	cmp	r2, #0
 8003ff0:	d1cb      	bne.n	8003f8a <quorem+0x94>
 8003ff2:	3c01      	subs	r4, #1
 8003ff4:	e7c6      	b.n	8003f84 <quorem+0x8e>
 8003ff6:	6812      	ldr	r2, [r2, #0]
 8003ff8:	3b04      	subs	r3, #4
 8003ffa:	2a00      	cmp	r2, #0
 8003ffc:	d1ef      	bne.n	8003fde <quorem+0xe8>
 8003ffe:	3c01      	subs	r4, #1
 8004000:	e7ea      	b.n	8003fd8 <quorem+0xe2>
 8004002:	2000      	movs	r0, #0
 8004004:	e7ee      	b.n	8003fe4 <quorem+0xee>
	...

08004008 <_dtoa_r>:
 8004008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400c:	69c7      	ldr	r7, [r0, #28]
 800400e:	b099      	sub	sp, #100	@ 0x64
 8004010:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004014:	ec55 4b10 	vmov	r4, r5, d0
 8004018:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800401a:	9109      	str	r1, [sp, #36]	@ 0x24
 800401c:	4683      	mov	fp, r0
 800401e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004020:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004022:	b97f      	cbnz	r7, 8004044 <_dtoa_r+0x3c>
 8004024:	2010      	movs	r0, #16
 8004026:	f000 fdfd 	bl	8004c24 <malloc>
 800402a:	4602      	mov	r2, r0
 800402c:	f8cb 001c 	str.w	r0, [fp, #28]
 8004030:	b920      	cbnz	r0, 800403c <_dtoa_r+0x34>
 8004032:	4ba7      	ldr	r3, [pc, #668]	@ (80042d0 <_dtoa_r+0x2c8>)
 8004034:	21ef      	movs	r1, #239	@ 0xef
 8004036:	48a7      	ldr	r0, [pc, #668]	@ (80042d4 <_dtoa_r+0x2cc>)
 8004038:	f001 fb6c 	bl	8005714 <__assert_func>
 800403c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004040:	6007      	str	r7, [r0, #0]
 8004042:	60c7      	str	r7, [r0, #12]
 8004044:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004048:	6819      	ldr	r1, [r3, #0]
 800404a:	b159      	cbz	r1, 8004064 <_dtoa_r+0x5c>
 800404c:	685a      	ldr	r2, [r3, #4]
 800404e:	604a      	str	r2, [r1, #4]
 8004050:	2301      	movs	r3, #1
 8004052:	4093      	lsls	r3, r2
 8004054:	608b      	str	r3, [r1, #8]
 8004056:	4658      	mov	r0, fp
 8004058:	f000 feda 	bl	8004e10 <_Bfree>
 800405c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004060:	2200      	movs	r2, #0
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	1e2b      	subs	r3, r5, #0
 8004066:	bfb9      	ittee	lt
 8004068:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800406c:	9303      	strlt	r3, [sp, #12]
 800406e:	2300      	movge	r3, #0
 8004070:	6033      	strge	r3, [r6, #0]
 8004072:	9f03      	ldr	r7, [sp, #12]
 8004074:	4b98      	ldr	r3, [pc, #608]	@ (80042d8 <_dtoa_r+0x2d0>)
 8004076:	bfbc      	itt	lt
 8004078:	2201      	movlt	r2, #1
 800407a:	6032      	strlt	r2, [r6, #0]
 800407c:	43bb      	bics	r3, r7
 800407e:	d112      	bne.n	80040a6 <_dtoa_r+0x9e>
 8004080:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004082:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004086:	6013      	str	r3, [r2, #0]
 8004088:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800408c:	4323      	orrs	r3, r4
 800408e:	f000 854d 	beq.w	8004b2c <_dtoa_r+0xb24>
 8004092:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004094:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80042ec <_dtoa_r+0x2e4>
 8004098:	2b00      	cmp	r3, #0
 800409a:	f000 854f 	beq.w	8004b3c <_dtoa_r+0xb34>
 800409e:	f10a 0303 	add.w	r3, sl, #3
 80040a2:	f000 bd49 	b.w	8004b38 <_dtoa_r+0xb30>
 80040a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80040aa:	2200      	movs	r2, #0
 80040ac:	ec51 0b17 	vmov	r0, r1, d7
 80040b0:	2300      	movs	r3, #0
 80040b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80040b6:	f7fc fd0f 	bl	8000ad8 <__aeabi_dcmpeq>
 80040ba:	4680      	mov	r8, r0
 80040bc:	b158      	cbz	r0, 80040d6 <_dtoa_r+0xce>
 80040be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80040c0:	2301      	movs	r3, #1
 80040c2:	6013      	str	r3, [r2, #0]
 80040c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80040c6:	b113      	cbz	r3, 80040ce <_dtoa_r+0xc6>
 80040c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80040ca:	4b84      	ldr	r3, [pc, #528]	@ (80042dc <_dtoa_r+0x2d4>)
 80040cc:	6013      	str	r3, [r2, #0]
 80040ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80042f0 <_dtoa_r+0x2e8>
 80040d2:	f000 bd33 	b.w	8004b3c <_dtoa_r+0xb34>
 80040d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80040da:	aa16      	add	r2, sp, #88	@ 0x58
 80040dc:	a917      	add	r1, sp, #92	@ 0x5c
 80040de:	4658      	mov	r0, fp
 80040e0:	f001 f980 	bl	80053e4 <__d2b>
 80040e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80040e8:	4681      	mov	r9, r0
 80040ea:	2e00      	cmp	r6, #0
 80040ec:	d077      	beq.n	80041de <_dtoa_r+0x1d6>
 80040ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80040f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80040f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004100:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004104:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004108:	4619      	mov	r1, r3
 800410a:	2200      	movs	r2, #0
 800410c:	4b74      	ldr	r3, [pc, #464]	@ (80042e0 <_dtoa_r+0x2d8>)
 800410e:	f7fc f8c3 	bl	8000298 <__aeabi_dsub>
 8004112:	a369      	add	r3, pc, #420	@ (adr r3, 80042b8 <_dtoa_r+0x2b0>)
 8004114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004118:	f7fc fa76 	bl	8000608 <__aeabi_dmul>
 800411c:	a368      	add	r3, pc, #416	@ (adr r3, 80042c0 <_dtoa_r+0x2b8>)
 800411e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004122:	f7fc f8bb 	bl	800029c <__adddf3>
 8004126:	4604      	mov	r4, r0
 8004128:	4630      	mov	r0, r6
 800412a:	460d      	mov	r5, r1
 800412c:	f7fc fa02 	bl	8000534 <__aeabi_i2d>
 8004130:	a365      	add	r3, pc, #404	@ (adr r3, 80042c8 <_dtoa_r+0x2c0>)
 8004132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004136:	f7fc fa67 	bl	8000608 <__aeabi_dmul>
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4620      	mov	r0, r4
 8004140:	4629      	mov	r1, r5
 8004142:	f7fc f8ab 	bl	800029c <__adddf3>
 8004146:	4604      	mov	r4, r0
 8004148:	460d      	mov	r5, r1
 800414a:	f7fc fd0d 	bl	8000b68 <__aeabi_d2iz>
 800414e:	2200      	movs	r2, #0
 8004150:	4607      	mov	r7, r0
 8004152:	2300      	movs	r3, #0
 8004154:	4620      	mov	r0, r4
 8004156:	4629      	mov	r1, r5
 8004158:	f7fc fcc8 	bl	8000aec <__aeabi_dcmplt>
 800415c:	b140      	cbz	r0, 8004170 <_dtoa_r+0x168>
 800415e:	4638      	mov	r0, r7
 8004160:	f7fc f9e8 	bl	8000534 <__aeabi_i2d>
 8004164:	4622      	mov	r2, r4
 8004166:	462b      	mov	r3, r5
 8004168:	f7fc fcb6 	bl	8000ad8 <__aeabi_dcmpeq>
 800416c:	b900      	cbnz	r0, 8004170 <_dtoa_r+0x168>
 800416e:	3f01      	subs	r7, #1
 8004170:	2f16      	cmp	r7, #22
 8004172:	d851      	bhi.n	8004218 <_dtoa_r+0x210>
 8004174:	4b5b      	ldr	r3, [pc, #364]	@ (80042e4 <_dtoa_r+0x2dc>)
 8004176:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800417a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004182:	f7fc fcb3 	bl	8000aec <__aeabi_dcmplt>
 8004186:	2800      	cmp	r0, #0
 8004188:	d048      	beq.n	800421c <_dtoa_r+0x214>
 800418a:	3f01      	subs	r7, #1
 800418c:	2300      	movs	r3, #0
 800418e:	9312      	str	r3, [sp, #72]	@ 0x48
 8004190:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004192:	1b9b      	subs	r3, r3, r6
 8004194:	1e5a      	subs	r2, r3, #1
 8004196:	bf44      	itt	mi
 8004198:	f1c3 0801 	rsbmi	r8, r3, #1
 800419c:	2300      	movmi	r3, #0
 800419e:	9208      	str	r2, [sp, #32]
 80041a0:	bf54      	ite	pl
 80041a2:	f04f 0800 	movpl.w	r8, #0
 80041a6:	9308      	strmi	r3, [sp, #32]
 80041a8:	2f00      	cmp	r7, #0
 80041aa:	db39      	blt.n	8004220 <_dtoa_r+0x218>
 80041ac:	9b08      	ldr	r3, [sp, #32]
 80041ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 80041b0:	443b      	add	r3, r7
 80041b2:	9308      	str	r3, [sp, #32]
 80041b4:	2300      	movs	r3, #0
 80041b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80041b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ba:	2b09      	cmp	r3, #9
 80041bc:	d864      	bhi.n	8004288 <_dtoa_r+0x280>
 80041be:	2b05      	cmp	r3, #5
 80041c0:	bfc4      	itt	gt
 80041c2:	3b04      	subgt	r3, #4
 80041c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80041c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041c8:	f1a3 0302 	sub.w	r3, r3, #2
 80041cc:	bfcc      	ite	gt
 80041ce:	2400      	movgt	r4, #0
 80041d0:	2401      	movle	r4, #1
 80041d2:	2b03      	cmp	r3, #3
 80041d4:	d863      	bhi.n	800429e <_dtoa_r+0x296>
 80041d6:	e8df f003 	tbb	[pc, r3]
 80041da:	372a      	.short	0x372a
 80041dc:	5535      	.short	0x5535
 80041de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80041e2:	441e      	add	r6, r3
 80041e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	bfc1      	itttt	gt
 80041ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80041f0:	409f      	lslgt	r7, r3
 80041f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80041f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80041fa:	bfd6      	itet	le
 80041fc:	f1c3 0320 	rsble	r3, r3, #32
 8004200:	ea47 0003 	orrgt.w	r0, r7, r3
 8004204:	fa04 f003 	lslle.w	r0, r4, r3
 8004208:	f7fc f984 	bl	8000514 <__aeabi_ui2d>
 800420c:	2201      	movs	r2, #1
 800420e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004212:	3e01      	subs	r6, #1
 8004214:	9214      	str	r2, [sp, #80]	@ 0x50
 8004216:	e777      	b.n	8004108 <_dtoa_r+0x100>
 8004218:	2301      	movs	r3, #1
 800421a:	e7b8      	b.n	800418e <_dtoa_r+0x186>
 800421c:	9012      	str	r0, [sp, #72]	@ 0x48
 800421e:	e7b7      	b.n	8004190 <_dtoa_r+0x188>
 8004220:	427b      	negs	r3, r7
 8004222:	930a      	str	r3, [sp, #40]	@ 0x28
 8004224:	2300      	movs	r3, #0
 8004226:	eba8 0807 	sub.w	r8, r8, r7
 800422a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800422c:	e7c4      	b.n	80041b8 <_dtoa_r+0x1b0>
 800422e:	2300      	movs	r3, #0
 8004230:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004234:	2b00      	cmp	r3, #0
 8004236:	dc35      	bgt.n	80042a4 <_dtoa_r+0x29c>
 8004238:	2301      	movs	r3, #1
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	9307      	str	r3, [sp, #28]
 800423e:	461a      	mov	r2, r3
 8004240:	920e      	str	r2, [sp, #56]	@ 0x38
 8004242:	e00b      	b.n	800425c <_dtoa_r+0x254>
 8004244:	2301      	movs	r3, #1
 8004246:	e7f3      	b.n	8004230 <_dtoa_r+0x228>
 8004248:	2300      	movs	r3, #0
 800424a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800424c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800424e:	18fb      	adds	r3, r7, r3
 8004250:	9300      	str	r3, [sp, #0]
 8004252:	3301      	adds	r3, #1
 8004254:	2b01      	cmp	r3, #1
 8004256:	9307      	str	r3, [sp, #28]
 8004258:	bfb8      	it	lt
 800425a:	2301      	movlt	r3, #1
 800425c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004260:	2100      	movs	r1, #0
 8004262:	2204      	movs	r2, #4
 8004264:	f102 0514 	add.w	r5, r2, #20
 8004268:	429d      	cmp	r5, r3
 800426a:	d91f      	bls.n	80042ac <_dtoa_r+0x2a4>
 800426c:	6041      	str	r1, [r0, #4]
 800426e:	4658      	mov	r0, fp
 8004270:	f000 fd8e 	bl	8004d90 <_Balloc>
 8004274:	4682      	mov	sl, r0
 8004276:	2800      	cmp	r0, #0
 8004278:	d13c      	bne.n	80042f4 <_dtoa_r+0x2ec>
 800427a:	4b1b      	ldr	r3, [pc, #108]	@ (80042e8 <_dtoa_r+0x2e0>)
 800427c:	4602      	mov	r2, r0
 800427e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004282:	e6d8      	b.n	8004036 <_dtoa_r+0x2e>
 8004284:	2301      	movs	r3, #1
 8004286:	e7e0      	b.n	800424a <_dtoa_r+0x242>
 8004288:	2401      	movs	r4, #1
 800428a:	2300      	movs	r3, #0
 800428c:	9309      	str	r3, [sp, #36]	@ 0x24
 800428e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004290:	f04f 33ff 	mov.w	r3, #4294967295
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	9307      	str	r3, [sp, #28]
 8004298:	2200      	movs	r2, #0
 800429a:	2312      	movs	r3, #18
 800429c:	e7d0      	b.n	8004240 <_dtoa_r+0x238>
 800429e:	2301      	movs	r3, #1
 80042a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042a2:	e7f5      	b.n	8004290 <_dtoa_r+0x288>
 80042a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80042a6:	9300      	str	r3, [sp, #0]
 80042a8:	9307      	str	r3, [sp, #28]
 80042aa:	e7d7      	b.n	800425c <_dtoa_r+0x254>
 80042ac:	3101      	adds	r1, #1
 80042ae:	0052      	lsls	r2, r2, #1
 80042b0:	e7d8      	b.n	8004264 <_dtoa_r+0x25c>
 80042b2:	bf00      	nop
 80042b4:	f3af 8000 	nop.w
 80042b8:	636f4361 	.word	0x636f4361
 80042bc:	3fd287a7 	.word	0x3fd287a7
 80042c0:	8b60c8b3 	.word	0x8b60c8b3
 80042c4:	3fc68a28 	.word	0x3fc68a28
 80042c8:	509f79fb 	.word	0x509f79fb
 80042cc:	3fd34413 	.word	0x3fd34413
 80042d0:	08005bb5 	.word	0x08005bb5
 80042d4:	08005bcc 	.word	0x08005bcc
 80042d8:	7ff00000 	.word	0x7ff00000
 80042dc:	08005b85 	.word	0x08005b85
 80042e0:	3ff80000 	.word	0x3ff80000
 80042e4:	08005cc8 	.word	0x08005cc8
 80042e8:	08005c24 	.word	0x08005c24
 80042ec:	08005bb1 	.word	0x08005bb1
 80042f0:	08005b84 	.word	0x08005b84
 80042f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80042f8:	6018      	str	r0, [r3, #0]
 80042fa:	9b07      	ldr	r3, [sp, #28]
 80042fc:	2b0e      	cmp	r3, #14
 80042fe:	f200 80a4 	bhi.w	800444a <_dtoa_r+0x442>
 8004302:	2c00      	cmp	r4, #0
 8004304:	f000 80a1 	beq.w	800444a <_dtoa_r+0x442>
 8004308:	2f00      	cmp	r7, #0
 800430a:	dd33      	ble.n	8004374 <_dtoa_r+0x36c>
 800430c:	4bad      	ldr	r3, [pc, #692]	@ (80045c4 <_dtoa_r+0x5bc>)
 800430e:	f007 020f 	and.w	r2, r7, #15
 8004312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004316:	ed93 7b00 	vldr	d7, [r3]
 800431a:	05f8      	lsls	r0, r7, #23
 800431c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004320:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004324:	d516      	bpl.n	8004354 <_dtoa_r+0x34c>
 8004326:	4ba8      	ldr	r3, [pc, #672]	@ (80045c8 <_dtoa_r+0x5c0>)
 8004328:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800432c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004330:	f7fc fa94 	bl	800085c <__aeabi_ddiv>
 8004334:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004338:	f004 040f 	and.w	r4, r4, #15
 800433c:	2603      	movs	r6, #3
 800433e:	4da2      	ldr	r5, [pc, #648]	@ (80045c8 <_dtoa_r+0x5c0>)
 8004340:	b954      	cbnz	r4, 8004358 <_dtoa_r+0x350>
 8004342:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004346:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800434a:	f7fc fa87 	bl	800085c <__aeabi_ddiv>
 800434e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004352:	e028      	b.n	80043a6 <_dtoa_r+0x39e>
 8004354:	2602      	movs	r6, #2
 8004356:	e7f2      	b.n	800433e <_dtoa_r+0x336>
 8004358:	07e1      	lsls	r1, r4, #31
 800435a:	d508      	bpl.n	800436e <_dtoa_r+0x366>
 800435c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004360:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004364:	f7fc f950 	bl	8000608 <__aeabi_dmul>
 8004368:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800436c:	3601      	adds	r6, #1
 800436e:	1064      	asrs	r4, r4, #1
 8004370:	3508      	adds	r5, #8
 8004372:	e7e5      	b.n	8004340 <_dtoa_r+0x338>
 8004374:	f000 80d2 	beq.w	800451c <_dtoa_r+0x514>
 8004378:	427c      	negs	r4, r7
 800437a:	4b92      	ldr	r3, [pc, #584]	@ (80045c4 <_dtoa_r+0x5bc>)
 800437c:	4d92      	ldr	r5, [pc, #584]	@ (80045c8 <_dtoa_r+0x5c0>)
 800437e:	f004 020f 	and.w	r2, r4, #15
 8004382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800438e:	f7fc f93b 	bl	8000608 <__aeabi_dmul>
 8004392:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004396:	1124      	asrs	r4, r4, #4
 8004398:	2300      	movs	r3, #0
 800439a:	2602      	movs	r6, #2
 800439c:	2c00      	cmp	r4, #0
 800439e:	f040 80b2 	bne.w	8004506 <_dtoa_r+0x4fe>
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1d3      	bne.n	800434e <_dtoa_r+0x346>
 80043a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80043a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f000 80b7 	beq.w	8004520 <_dtoa_r+0x518>
 80043b2:	4b86      	ldr	r3, [pc, #536]	@ (80045cc <_dtoa_r+0x5c4>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	4620      	mov	r0, r4
 80043b8:	4629      	mov	r1, r5
 80043ba:	f7fc fb97 	bl	8000aec <__aeabi_dcmplt>
 80043be:	2800      	cmp	r0, #0
 80043c0:	f000 80ae 	beq.w	8004520 <_dtoa_r+0x518>
 80043c4:	9b07      	ldr	r3, [sp, #28]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	f000 80aa 	beq.w	8004520 <_dtoa_r+0x518>
 80043cc:	9b00      	ldr	r3, [sp, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	dd37      	ble.n	8004442 <_dtoa_r+0x43a>
 80043d2:	1e7b      	subs	r3, r7, #1
 80043d4:	9304      	str	r3, [sp, #16]
 80043d6:	4620      	mov	r0, r4
 80043d8:	4b7d      	ldr	r3, [pc, #500]	@ (80045d0 <_dtoa_r+0x5c8>)
 80043da:	2200      	movs	r2, #0
 80043dc:	4629      	mov	r1, r5
 80043de:	f7fc f913 	bl	8000608 <__aeabi_dmul>
 80043e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043e6:	9c00      	ldr	r4, [sp, #0]
 80043e8:	3601      	adds	r6, #1
 80043ea:	4630      	mov	r0, r6
 80043ec:	f7fc f8a2 	bl	8000534 <__aeabi_i2d>
 80043f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80043f4:	f7fc f908 	bl	8000608 <__aeabi_dmul>
 80043f8:	4b76      	ldr	r3, [pc, #472]	@ (80045d4 <_dtoa_r+0x5cc>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	f7fb ff4e 	bl	800029c <__adddf3>
 8004400:	4605      	mov	r5, r0
 8004402:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004406:	2c00      	cmp	r4, #0
 8004408:	f040 808d 	bne.w	8004526 <_dtoa_r+0x51e>
 800440c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004410:	4b71      	ldr	r3, [pc, #452]	@ (80045d8 <_dtoa_r+0x5d0>)
 8004412:	2200      	movs	r2, #0
 8004414:	f7fb ff40 	bl	8000298 <__aeabi_dsub>
 8004418:	4602      	mov	r2, r0
 800441a:	460b      	mov	r3, r1
 800441c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004420:	462a      	mov	r2, r5
 8004422:	4633      	mov	r3, r6
 8004424:	f7fc fb80 	bl	8000b28 <__aeabi_dcmpgt>
 8004428:	2800      	cmp	r0, #0
 800442a:	f040 828b 	bne.w	8004944 <_dtoa_r+0x93c>
 800442e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004432:	462a      	mov	r2, r5
 8004434:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004438:	f7fc fb58 	bl	8000aec <__aeabi_dcmplt>
 800443c:	2800      	cmp	r0, #0
 800443e:	f040 8128 	bne.w	8004692 <_dtoa_r+0x68a>
 8004442:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004446:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800444a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800444c:	2b00      	cmp	r3, #0
 800444e:	f2c0 815a 	blt.w	8004706 <_dtoa_r+0x6fe>
 8004452:	2f0e      	cmp	r7, #14
 8004454:	f300 8157 	bgt.w	8004706 <_dtoa_r+0x6fe>
 8004458:	4b5a      	ldr	r3, [pc, #360]	@ (80045c4 <_dtoa_r+0x5bc>)
 800445a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800445e:	ed93 7b00 	vldr	d7, [r3]
 8004462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004464:	2b00      	cmp	r3, #0
 8004466:	ed8d 7b00 	vstr	d7, [sp]
 800446a:	da03      	bge.n	8004474 <_dtoa_r+0x46c>
 800446c:	9b07      	ldr	r3, [sp, #28]
 800446e:	2b00      	cmp	r3, #0
 8004470:	f340 8101 	ble.w	8004676 <_dtoa_r+0x66e>
 8004474:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004478:	4656      	mov	r6, sl
 800447a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800447e:	4620      	mov	r0, r4
 8004480:	4629      	mov	r1, r5
 8004482:	f7fc f9eb 	bl	800085c <__aeabi_ddiv>
 8004486:	f7fc fb6f 	bl	8000b68 <__aeabi_d2iz>
 800448a:	4680      	mov	r8, r0
 800448c:	f7fc f852 	bl	8000534 <__aeabi_i2d>
 8004490:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004494:	f7fc f8b8 	bl	8000608 <__aeabi_dmul>
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4620      	mov	r0, r4
 800449e:	4629      	mov	r1, r5
 80044a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80044a4:	f7fb fef8 	bl	8000298 <__aeabi_dsub>
 80044a8:	f806 4b01 	strb.w	r4, [r6], #1
 80044ac:	9d07      	ldr	r5, [sp, #28]
 80044ae:	eba6 040a 	sub.w	r4, r6, sl
 80044b2:	42a5      	cmp	r5, r4
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	f040 8117 	bne.w	80046ea <_dtoa_r+0x6e2>
 80044bc:	f7fb feee 	bl	800029c <__adddf3>
 80044c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80044c4:	4604      	mov	r4, r0
 80044c6:	460d      	mov	r5, r1
 80044c8:	f7fc fb2e 	bl	8000b28 <__aeabi_dcmpgt>
 80044cc:	2800      	cmp	r0, #0
 80044ce:	f040 80f9 	bne.w	80046c4 <_dtoa_r+0x6bc>
 80044d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80044d6:	4620      	mov	r0, r4
 80044d8:	4629      	mov	r1, r5
 80044da:	f7fc fafd 	bl	8000ad8 <__aeabi_dcmpeq>
 80044de:	b118      	cbz	r0, 80044e8 <_dtoa_r+0x4e0>
 80044e0:	f018 0f01 	tst.w	r8, #1
 80044e4:	f040 80ee 	bne.w	80046c4 <_dtoa_r+0x6bc>
 80044e8:	4649      	mov	r1, r9
 80044ea:	4658      	mov	r0, fp
 80044ec:	f000 fc90 	bl	8004e10 <_Bfree>
 80044f0:	2300      	movs	r3, #0
 80044f2:	7033      	strb	r3, [r6, #0]
 80044f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80044f6:	3701      	adds	r7, #1
 80044f8:	601f      	str	r7, [r3, #0]
 80044fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f000 831d 	beq.w	8004b3c <_dtoa_r+0xb34>
 8004502:	601e      	str	r6, [r3, #0]
 8004504:	e31a      	b.n	8004b3c <_dtoa_r+0xb34>
 8004506:	07e2      	lsls	r2, r4, #31
 8004508:	d505      	bpl.n	8004516 <_dtoa_r+0x50e>
 800450a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800450e:	f7fc f87b 	bl	8000608 <__aeabi_dmul>
 8004512:	3601      	adds	r6, #1
 8004514:	2301      	movs	r3, #1
 8004516:	1064      	asrs	r4, r4, #1
 8004518:	3508      	adds	r5, #8
 800451a:	e73f      	b.n	800439c <_dtoa_r+0x394>
 800451c:	2602      	movs	r6, #2
 800451e:	e742      	b.n	80043a6 <_dtoa_r+0x39e>
 8004520:	9c07      	ldr	r4, [sp, #28]
 8004522:	9704      	str	r7, [sp, #16]
 8004524:	e761      	b.n	80043ea <_dtoa_r+0x3e2>
 8004526:	4b27      	ldr	r3, [pc, #156]	@ (80045c4 <_dtoa_r+0x5bc>)
 8004528:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800452a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800452e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004532:	4454      	add	r4, sl
 8004534:	2900      	cmp	r1, #0
 8004536:	d053      	beq.n	80045e0 <_dtoa_r+0x5d8>
 8004538:	4928      	ldr	r1, [pc, #160]	@ (80045dc <_dtoa_r+0x5d4>)
 800453a:	2000      	movs	r0, #0
 800453c:	f7fc f98e 	bl	800085c <__aeabi_ddiv>
 8004540:	4633      	mov	r3, r6
 8004542:	462a      	mov	r2, r5
 8004544:	f7fb fea8 	bl	8000298 <__aeabi_dsub>
 8004548:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800454c:	4656      	mov	r6, sl
 800454e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004552:	f7fc fb09 	bl	8000b68 <__aeabi_d2iz>
 8004556:	4605      	mov	r5, r0
 8004558:	f7fb ffec 	bl	8000534 <__aeabi_i2d>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004564:	f7fb fe98 	bl	8000298 <__aeabi_dsub>
 8004568:	3530      	adds	r5, #48	@ 0x30
 800456a:	4602      	mov	r2, r0
 800456c:	460b      	mov	r3, r1
 800456e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004572:	f806 5b01 	strb.w	r5, [r6], #1
 8004576:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800457a:	f7fc fab7 	bl	8000aec <__aeabi_dcmplt>
 800457e:	2800      	cmp	r0, #0
 8004580:	d171      	bne.n	8004666 <_dtoa_r+0x65e>
 8004582:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004586:	4911      	ldr	r1, [pc, #68]	@ (80045cc <_dtoa_r+0x5c4>)
 8004588:	2000      	movs	r0, #0
 800458a:	f7fb fe85 	bl	8000298 <__aeabi_dsub>
 800458e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004592:	f7fc faab 	bl	8000aec <__aeabi_dcmplt>
 8004596:	2800      	cmp	r0, #0
 8004598:	f040 8095 	bne.w	80046c6 <_dtoa_r+0x6be>
 800459c:	42a6      	cmp	r6, r4
 800459e:	f43f af50 	beq.w	8004442 <_dtoa_r+0x43a>
 80045a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80045a6:	4b0a      	ldr	r3, [pc, #40]	@ (80045d0 <_dtoa_r+0x5c8>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	f7fc f82d 	bl	8000608 <__aeabi_dmul>
 80045ae:	4b08      	ldr	r3, [pc, #32]	@ (80045d0 <_dtoa_r+0x5c8>)
 80045b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80045b4:	2200      	movs	r2, #0
 80045b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045ba:	f7fc f825 	bl	8000608 <__aeabi_dmul>
 80045be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80045c2:	e7c4      	b.n	800454e <_dtoa_r+0x546>
 80045c4:	08005cc8 	.word	0x08005cc8
 80045c8:	08005ca0 	.word	0x08005ca0
 80045cc:	3ff00000 	.word	0x3ff00000
 80045d0:	40240000 	.word	0x40240000
 80045d4:	401c0000 	.word	0x401c0000
 80045d8:	40140000 	.word	0x40140000
 80045dc:	3fe00000 	.word	0x3fe00000
 80045e0:	4631      	mov	r1, r6
 80045e2:	4628      	mov	r0, r5
 80045e4:	f7fc f810 	bl	8000608 <__aeabi_dmul>
 80045e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80045ec:	9415      	str	r4, [sp, #84]	@ 0x54
 80045ee:	4656      	mov	r6, sl
 80045f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80045f4:	f7fc fab8 	bl	8000b68 <__aeabi_d2iz>
 80045f8:	4605      	mov	r5, r0
 80045fa:	f7fb ff9b 	bl	8000534 <__aeabi_i2d>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004606:	f7fb fe47 	bl	8000298 <__aeabi_dsub>
 800460a:	3530      	adds	r5, #48	@ 0x30
 800460c:	f806 5b01 	strb.w	r5, [r6], #1
 8004610:	4602      	mov	r2, r0
 8004612:	460b      	mov	r3, r1
 8004614:	42a6      	cmp	r6, r4
 8004616:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800461a:	f04f 0200 	mov.w	r2, #0
 800461e:	d124      	bne.n	800466a <_dtoa_r+0x662>
 8004620:	4bac      	ldr	r3, [pc, #688]	@ (80048d4 <_dtoa_r+0x8cc>)
 8004622:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004626:	f7fb fe39 	bl	800029c <__adddf3>
 800462a:	4602      	mov	r2, r0
 800462c:	460b      	mov	r3, r1
 800462e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004632:	f7fc fa79 	bl	8000b28 <__aeabi_dcmpgt>
 8004636:	2800      	cmp	r0, #0
 8004638:	d145      	bne.n	80046c6 <_dtoa_r+0x6be>
 800463a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800463e:	49a5      	ldr	r1, [pc, #660]	@ (80048d4 <_dtoa_r+0x8cc>)
 8004640:	2000      	movs	r0, #0
 8004642:	f7fb fe29 	bl	8000298 <__aeabi_dsub>
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800464e:	f7fc fa4d 	bl	8000aec <__aeabi_dcmplt>
 8004652:	2800      	cmp	r0, #0
 8004654:	f43f aef5 	beq.w	8004442 <_dtoa_r+0x43a>
 8004658:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800465a:	1e73      	subs	r3, r6, #1
 800465c:	9315      	str	r3, [sp, #84]	@ 0x54
 800465e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004662:	2b30      	cmp	r3, #48	@ 0x30
 8004664:	d0f8      	beq.n	8004658 <_dtoa_r+0x650>
 8004666:	9f04      	ldr	r7, [sp, #16]
 8004668:	e73e      	b.n	80044e8 <_dtoa_r+0x4e0>
 800466a:	4b9b      	ldr	r3, [pc, #620]	@ (80048d8 <_dtoa_r+0x8d0>)
 800466c:	f7fb ffcc 	bl	8000608 <__aeabi_dmul>
 8004670:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004674:	e7bc      	b.n	80045f0 <_dtoa_r+0x5e8>
 8004676:	d10c      	bne.n	8004692 <_dtoa_r+0x68a>
 8004678:	4b98      	ldr	r3, [pc, #608]	@ (80048dc <_dtoa_r+0x8d4>)
 800467a:	2200      	movs	r2, #0
 800467c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004680:	f7fb ffc2 	bl	8000608 <__aeabi_dmul>
 8004684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004688:	f7fc fa44 	bl	8000b14 <__aeabi_dcmpge>
 800468c:	2800      	cmp	r0, #0
 800468e:	f000 8157 	beq.w	8004940 <_dtoa_r+0x938>
 8004692:	2400      	movs	r4, #0
 8004694:	4625      	mov	r5, r4
 8004696:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004698:	43db      	mvns	r3, r3
 800469a:	9304      	str	r3, [sp, #16]
 800469c:	4656      	mov	r6, sl
 800469e:	2700      	movs	r7, #0
 80046a0:	4621      	mov	r1, r4
 80046a2:	4658      	mov	r0, fp
 80046a4:	f000 fbb4 	bl	8004e10 <_Bfree>
 80046a8:	2d00      	cmp	r5, #0
 80046aa:	d0dc      	beq.n	8004666 <_dtoa_r+0x65e>
 80046ac:	b12f      	cbz	r7, 80046ba <_dtoa_r+0x6b2>
 80046ae:	42af      	cmp	r7, r5
 80046b0:	d003      	beq.n	80046ba <_dtoa_r+0x6b2>
 80046b2:	4639      	mov	r1, r7
 80046b4:	4658      	mov	r0, fp
 80046b6:	f000 fbab 	bl	8004e10 <_Bfree>
 80046ba:	4629      	mov	r1, r5
 80046bc:	4658      	mov	r0, fp
 80046be:	f000 fba7 	bl	8004e10 <_Bfree>
 80046c2:	e7d0      	b.n	8004666 <_dtoa_r+0x65e>
 80046c4:	9704      	str	r7, [sp, #16]
 80046c6:	4633      	mov	r3, r6
 80046c8:	461e      	mov	r6, r3
 80046ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80046ce:	2a39      	cmp	r2, #57	@ 0x39
 80046d0:	d107      	bne.n	80046e2 <_dtoa_r+0x6da>
 80046d2:	459a      	cmp	sl, r3
 80046d4:	d1f8      	bne.n	80046c8 <_dtoa_r+0x6c0>
 80046d6:	9a04      	ldr	r2, [sp, #16]
 80046d8:	3201      	adds	r2, #1
 80046da:	9204      	str	r2, [sp, #16]
 80046dc:	2230      	movs	r2, #48	@ 0x30
 80046de:	f88a 2000 	strb.w	r2, [sl]
 80046e2:	781a      	ldrb	r2, [r3, #0]
 80046e4:	3201      	adds	r2, #1
 80046e6:	701a      	strb	r2, [r3, #0]
 80046e8:	e7bd      	b.n	8004666 <_dtoa_r+0x65e>
 80046ea:	4b7b      	ldr	r3, [pc, #492]	@ (80048d8 <_dtoa_r+0x8d0>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	f7fb ff8b 	bl	8000608 <__aeabi_dmul>
 80046f2:	2200      	movs	r2, #0
 80046f4:	2300      	movs	r3, #0
 80046f6:	4604      	mov	r4, r0
 80046f8:	460d      	mov	r5, r1
 80046fa:	f7fc f9ed 	bl	8000ad8 <__aeabi_dcmpeq>
 80046fe:	2800      	cmp	r0, #0
 8004700:	f43f aebb 	beq.w	800447a <_dtoa_r+0x472>
 8004704:	e6f0      	b.n	80044e8 <_dtoa_r+0x4e0>
 8004706:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004708:	2a00      	cmp	r2, #0
 800470a:	f000 80db 	beq.w	80048c4 <_dtoa_r+0x8bc>
 800470e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004710:	2a01      	cmp	r2, #1
 8004712:	f300 80bf 	bgt.w	8004894 <_dtoa_r+0x88c>
 8004716:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8004718:	2a00      	cmp	r2, #0
 800471a:	f000 80b7 	beq.w	800488c <_dtoa_r+0x884>
 800471e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004722:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004724:	4646      	mov	r6, r8
 8004726:	9a08      	ldr	r2, [sp, #32]
 8004728:	2101      	movs	r1, #1
 800472a:	441a      	add	r2, r3
 800472c:	4658      	mov	r0, fp
 800472e:	4498      	add	r8, r3
 8004730:	9208      	str	r2, [sp, #32]
 8004732:	f000 fc21 	bl	8004f78 <__i2b>
 8004736:	4605      	mov	r5, r0
 8004738:	b15e      	cbz	r6, 8004752 <_dtoa_r+0x74a>
 800473a:	9b08      	ldr	r3, [sp, #32]
 800473c:	2b00      	cmp	r3, #0
 800473e:	dd08      	ble.n	8004752 <_dtoa_r+0x74a>
 8004740:	42b3      	cmp	r3, r6
 8004742:	9a08      	ldr	r2, [sp, #32]
 8004744:	bfa8      	it	ge
 8004746:	4633      	movge	r3, r6
 8004748:	eba8 0803 	sub.w	r8, r8, r3
 800474c:	1af6      	subs	r6, r6, r3
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	9308      	str	r3, [sp, #32]
 8004752:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004754:	b1f3      	cbz	r3, 8004794 <_dtoa_r+0x78c>
 8004756:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 80b7 	beq.w	80048cc <_dtoa_r+0x8c4>
 800475e:	b18c      	cbz	r4, 8004784 <_dtoa_r+0x77c>
 8004760:	4629      	mov	r1, r5
 8004762:	4622      	mov	r2, r4
 8004764:	4658      	mov	r0, fp
 8004766:	f000 fcc7 	bl	80050f8 <__pow5mult>
 800476a:	464a      	mov	r2, r9
 800476c:	4601      	mov	r1, r0
 800476e:	4605      	mov	r5, r0
 8004770:	4658      	mov	r0, fp
 8004772:	f000 fc17 	bl	8004fa4 <__multiply>
 8004776:	4649      	mov	r1, r9
 8004778:	9004      	str	r0, [sp, #16]
 800477a:	4658      	mov	r0, fp
 800477c:	f000 fb48 	bl	8004e10 <_Bfree>
 8004780:	9b04      	ldr	r3, [sp, #16]
 8004782:	4699      	mov	r9, r3
 8004784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004786:	1b1a      	subs	r2, r3, r4
 8004788:	d004      	beq.n	8004794 <_dtoa_r+0x78c>
 800478a:	4649      	mov	r1, r9
 800478c:	4658      	mov	r0, fp
 800478e:	f000 fcb3 	bl	80050f8 <__pow5mult>
 8004792:	4681      	mov	r9, r0
 8004794:	2101      	movs	r1, #1
 8004796:	4658      	mov	r0, fp
 8004798:	f000 fbee 	bl	8004f78 <__i2b>
 800479c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800479e:	4604      	mov	r4, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 81cf 	beq.w	8004b44 <_dtoa_r+0xb3c>
 80047a6:	461a      	mov	r2, r3
 80047a8:	4601      	mov	r1, r0
 80047aa:	4658      	mov	r0, fp
 80047ac:	f000 fca4 	bl	80050f8 <__pow5mult>
 80047b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	4604      	mov	r4, r0
 80047b6:	f300 8095 	bgt.w	80048e4 <_dtoa_r+0x8dc>
 80047ba:	9b02      	ldr	r3, [sp, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f040 8087 	bne.w	80048d0 <_dtoa_r+0x8c8>
 80047c2:	9b03      	ldr	r3, [sp, #12]
 80047c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f040 8089 	bne.w	80048e0 <_dtoa_r+0x8d8>
 80047ce:	9b03      	ldr	r3, [sp, #12]
 80047d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80047d4:	0d1b      	lsrs	r3, r3, #20
 80047d6:	051b      	lsls	r3, r3, #20
 80047d8:	b12b      	cbz	r3, 80047e6 <_dtoa_r+0x7de>
 80047da:	9b08      	ldr	r3, [sp, #32]
 80047dc:	3301      	adds	r3, #1
 80047de:	9308      	str	r3, [sp, #32]
 80047e0:	f108 0801 	add.w	r8, r8, #1
 80047e4:	2301      	movs	r3, #1
 80047e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80047e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	f000 81b0 	beq.w	8004b50 <_dtoa_r+0xb48>
 80047f0:	6923      	ldr	r3, [r4, #16]
 80047f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80047f6:	6918      	ldr	r0, [r3, #16]
 80047f8:	f000 fb72 	bl	8004ee0 <__hi0bits>
 80047fc:	f1c0 0020 	rsb	r0, r0, #32
 8004800:	9b08      	ldr	r3, [sp, #32]
 8004802:	4418      	add	r0, r3
 8004804:	f010 001f 	ands.w	r0, r0, #31
 8004808:	d077      	beq.n	80048fa <_dtoa_r+0x8f2>
 800480a:	f1c0 0320 	rsb	r3, r0, #32
 800480e:	2b04      	cmp	r3, #4
 8004810:	dd6b      	ble.n	80048ea <_dtoa_r+0x8e2>
 8004812:	9b08      	ldr	r3, [sp, #32]
 8004814:	f1c0 001c 	rsb	r0, r0, #28
 8004818:	4403      	add	r3, r0
 800481a:	4480      	add	r8, r0
 800481c:	4406      	add	r6, r0
 800481e:	9308      	str	r3, [sp, #32]
 8004820:	f1b8 0f00 	cmp.w	r8, #0
 8004824:	dd05      	ble.n	8004832 <_dtoa_r+0x82a>
 8004826:	4649      	mov	r1, r9
 8004828:	4642      	mov	r2, r8
 800482a:	4658      	mov	r0, fp
 800482c:	f000 fcbe 	bl	80051ac <__lshift>
 8004830:	4681      	mov	r9, r0
 8004832:	9b08      	ldr	r3, [sp, #32]
 8004834:	2b00      	cmp	r3, #0
 8004836:	dd05      	ble.n	8004844 <_dtoa_r+0x83c>
 8004838:	4621      	mov	r1, r4
 800483a:	461a      	mov	r2, r3
 800483c:	4658      	mov	r0, fp
 800483e:	f000 fcb5 	bl	80051ac <__lshift>
 8004842:	4604      	mov	r4, r0
 8004844:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004846:	2b00      	cmp	r3, #0
 8004848:	d059      	beq.n	80048fe <_dtoa_r+0x8f6>
 800484a:	4621      	mov	r1, r4
 800484c:	4648      	mov	r0, r9
 800484e:	f000 fd19 	bl	8005284 <__mcmp>
 8004852:	2800      	cmp	r0, #0
 8004854:	da53      	bge.n	80048fe <_dtoa_r+0x8f6>
 8004856:	1e7b      	subs	r3, r7, #1
 8004858:	9304      	str	r3, [sp, #16]
 800485a:	4649      	mov	r1, r9
 800485c:	2300      	movs	r3, #0
 800485e:	220a      	movs	r2, #10
 8004860:	4658      	mov	r0, fp
 8004862:	f000 faf7 	bl	8004e54 <__multadd>
 8004866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004868:	4681      	mov	r9, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	f000 8172 	beq.w	8004b54 <_dtoa_r+0xb4c>
 8004870:	2300      	movs	r3, #0
 8004872:	4629      	mov	r1, r5
 8004874:	220a      	movs	r2, #10
 8004876:	4658      	mov	r0, fp
 8004878:	f000 faec 	bl	8004e54 <__multadd>
 800487c:	9b00      	ldr	r3, [sp, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	4605      	mov	r5, r0
 8004882:	dc67      	bgt.n	8004954 <_dtoa_r+0x94c>
 8004884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004886:	2b02      	cmp	r3, #2
 8004888:	dc41      	bgt.n	800490e <_dtoa_r+0x906>
 800488a:	e063      	b.n	8004954 <_dtoa_r+0x94c>
 800488c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800488e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004892:	e746      	b.n	8004722 <_dtoa_r+0x71a>
 8004894:	9b07      	ldr	r3, [sp, #28]
 8004896:	1e5c      	subs	r4, r3, #1
 8004898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800489a:	42a3      	cmp	r3, r4
 800489c:	bfbf      	itttt	lt
 800489e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80048a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80048a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80048a4:	1ae3      	sublt	r3, r4, r3
 80048a6:	bfb4      	ite	lt
 80048a8:	18d2      	addlt	r2, r2, r3
 80048aa:	1b1c      	subge	r4, r3, r4
 80048ac:	9b07      	ldr	r3, [sp, #28]
 80048ae:	bfbc      	itt	lt
 80048b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80048b2:	2400      	movlt	r4, #0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	bfb5      	itete	lt
 80048b8:	eba8 0603 	sublt.w	r6, r8, r3
 80048bc:	9b07      	ldrge	r3, [sp, #28]
 80048be:	2300      	movlt	r3, #0
 80048c0:	4646      	movge	r6, r8
 80048c2:	e730      	b.n	8004726 <_dtoa_r+0x71e>
 80048c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80048c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80048c8:	4646      	mov	r6, r8
 80048ca:	e735      	b.n	8004738 <_dtoa_r+0x730>
 80048cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80048ce:	e75c      	b.n	800478a <_dtoa_r+0x782>
 80048d0:	2300      	movs	r3, #0
 80048d2:	e788      	b.n	80047e6 <_dtoa_r+0x7de>
 80048d4:	3fe00000 	.word	0x3fe00000
 80048d8:	40240000 	.word	0x40240000
 80048dc:	40140000 	.word	0x40140000
 80048e0:	9b02      	ldr	r3, [sp, #8]
 80048e2:	e780      	b.n	80047e6 <_dtoa_r+0x7de>
 80048e4:	2300      	movs	r3, #0
 80048e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80048e8:	e782      	b.n	80047f0 <_dtoa_r+0x7e8>
 80048ea:	d099      	beq.n	8004820 <_dtoa_r+0x818>
 80048ec:	9a08      	ldr	r2, [sp, #32]
 80048ee:	331c      	adds	r3, #28
 80048f0:	441a      	add	r2, r3
 80048f2:	4498      	add	r8, r3
 80048f4:	441e      	add	r6, r3
 80048f6:	9208      	str	r2, [sp, #32]
 80048f8:	e792      	b.n	8004820 <_dtoa_r+0x818>
 80048fa:	4603      	mov	r3, r0
 80048fc:	e7f6      	b.n	80048ec <_dtoa_r+0x8e4>
 80048fe:	9b07      	ldr	r3, [sp, #28]
 8004900:	9704      	str	r7, [sp, #16]
 8004902:	2b00      	cmp	r3, #0
 8004904:	dc20      	bgt.n	8004948 <_dtoa_r+0x940>
 8004906:	9300      	str	r3, [sp, #0]
 8004908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800490a:	2b02      	cmp	r3, #2
 800490c:	dd1e      	ble.n	800494c <_dtoa_r+0x944>
 800490e:	9b00      	ldr	r3, [sp, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	f47f aec0 	bne.w	8004696 <_dtoa_r+0x68e>
 8004916:	4621      	mov	r1, r4
 8004918:	2205      	movs	r2, #5
 800491a:	4658      	mov	r0, fp
 800491c:	f000 fa9a 	bl	8004e54 <__multadd>
 8004920:	4601      	mov	r1, r0
 8004922:	4604      	mov	r4, r0
 8004924:	4648      	mov	r0, r9
 8004926:	f000 fcad 	bl	8005284 <__mcmp>
 800492a:	2800      	cmp	r0, #0
 800492c:	f77f aeb3 	ble.w	8004696 <_dtoa_r+0x68e>
 8004930:	4656      	mov	r6, sl
 8004932:	2331      	movs	r3, #49	@ 0x31
 8004934:	f806 3b01 	strb.w	r3, [r6], #1
 8004938:	9b04      	ldr	r3, [sp, #16]
 800493a:	3301      	adds	r3, #1
 800493c:	9304      	str	r3, [sp, #16]
 800493e:	e6ae      	b.n	800469e <_dtoa_r+0x696>
 8004940:	9c07      	ldr	r4, [sp, #28]
 8004942:	9704      	str	r7, [sp, #16]
 8004944:	4625      	mov	r5, r4
 8004946:	e7f3      	b.n	8004930 <_dtoa_r+0x928>
 8004948:	9b07      	ldr	r3, [sp, #28]
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800494e:	2b00      	cmp	r3, #0
 8004950:	f000 8104 	beq.w	8004b5c <_dtoa_r+0xb54>
 8004954:	2e00      	cmp	r6, #0
 8004956:	dd05      	ble.n	8004964 <_dtoa_r+0x95c>
 8004958:	4629      	mov	r1, r5
 800495a:	4632      	mov	r2, r6
 800495c:	4658      	mov	r0, fp
 800495e:	f000 fc25 	bl	80051ac <__lshift>
 8004962:	4605      	mov	r5, r0
 8004964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004966:	2b00      	cmp	r3, #0
 8004968:	d05a      	beq.n	8004a20 <_dtoa_r+0xa18>
 800496a:	6869      	ldr	r1, [r5, #4]
 800496c:	4658      	mov	r0, fp
 800496e:	f000 fa0f 	bl	8004d90 <_Balloc>
 8004972:	4606      	mov	r6, r0
 8004974:	b928      	cbnz	r0, 8004982 <_dtoa_r+0x97a>
 8004976:	4b84      	ldr	r3, [pc, #528]	@ (8004b88 <_dtoa_r+0xb80>)
 8004978:	4602      	mov	r2, r0
 800497a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800497e:	f7ff bb5a 	b.w	8004036 <_dtoa_r+0x2e>
 8004982:	692a      	ldr	r2, [r5, #16]
 8004984:	3202      	adds	r2, #2
 8004986:	0092      	lsls	r2, r2, #2
 8004988:	f105 010c 	add.w	r1, r5, #12
 800498c:	300c      	adds	r0, #12
 800498e:	f7ff faa4 	bl	8003eda <memcpy>
 8004992:	2201      	movs	r2, #1
 8004994:	4631      	mov	r1, r6
 8004996:	4658      	mov	r0, fp
 8004998:	f000 fc08 	bl	80051ac <__lshift>
 800499c:	f10a 0301 	add.w	r3, sl, #1
 80049a0:	9307      	str	r3, [sp, #28]
 80049a2:	9b00      	ldr	r3, [sp, #0]
 80049a4:	4453      	add	r3, sl
 80049a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80049a8:	9b02      	ldr	r3, [sp, #8]
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	462f      	mov	r7, r5
 80049b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80049b2:	4605      	mov	r5, r0
 80049b4:	9b07      	ldr	r3, [sp, #28]
 80049b6:	4621      	mov	r1, r4
 80049b8:	3b01      	subs	r3, #1
 80049ba:	4648      	mov	r0, r9
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	f7ff fa9a 	bl	8003ef6 <quorem>
 80049c2:	4639      	mov	r1, r7
 80049c4:	9002      	str	r0, [sp, #8]
 80049c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80049ca:	4648      	mov	r0, r9
 80049cc:	f000 fc5a 	bl	8005284 <__mcmp>
 80049d0:	462a      	mov	r2, r5
 80049d2:	9008      	str	r0, [sp, #32]
 80049d4:	4621      	mov	r1, r4
 80049d6:	4658      	mov	r0, fp
 80049d8:	f000 fc70 	bl	80052bc <__mdiff>
 80049dc:	68c2      	ldr	r2, [r0, #12]
 80049de:	4606      	mov	r6, r0
 80049e0:	bb02      	cbnz	r2, 8004a24 <_dtoa_r+0xa1c>
 80049e2:	4601      	mov	r1, r0
 80049e4:	4648      	mov	r0, r9
 80049e6:	f000 fc4d 	bl	8005284 <__mcmp>
 80049ea:	4602      	mov	r2, r0
 80049ec:	4631      	mov	r1, r6
 80049ee:	4658      	mov	r0, fp
 80049f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80049f2:	f000 fa0d 	bl	8004e10 <_Bfree>
 80049f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049fa:	9e07      	ldr	r6, [sp, #28]
 80049fc:	ea43 0102 	orr.w	r1, r3, r2
 8004a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004a02:	4319      	orrs	r1, r3
 8004a04:	d110      	bne.n	8004a28 <_dtoa_r+0xa20>
 8004a06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004a0a:	d029      	beq.n	8004a60 <_dtoa_r+0xa58>
 8004a0c:	9b08      	ldr	r3, [sp, #32]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	dd02      	ble.n	8004a18 <_dtoa_r+0xa10>
 8004a12:	9b02      	ldr	r3, [sp, #8]
 8004a14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004a18:	9b00      	ldr	r3, [sp, #0]
 8004a1a:	f883 8000 	strb.w	r8, [r3]
 8004a1e:	e63f      	b.n	80046a0 <_dtoa_r+0x698>
 8004a20:	4628      	mov	r0, r5
 8004a22:	e7bb      	b.n	800499c <_dtoa_r+0x994>
 8004a24:	2201      	movs	r2, #1
 8004a26:	e7e1      	b.n	80049ec <_dtoa_r+0x9e4>
 8004a28:	9b08      	ldr	r3, [sp, #32]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	db04      	blt.n	8004a38 <_dtoa_r+0xa30>
 8004a2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a30:	430b      	orrs	r3, r1
 8004a32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004a34:	430b      	orrs	r3, r1
 8004a36:	d120      	bne.n	8004a7a <_dtoa_r+0xa72>
 8004a38:	2a00      	cmp	r2, #0
 8004a3a:	dded      	ble.n	8004a18 <_dtoa_r+0xa10>
 8004a3c:	4649      	mov	r1, r9
 8004a3e:	2201      	movs	r2, #1
 8004a40:	4658      	mov	r0, fp
 8004a42:	f000 fbb3 	bl	80051ac <__lshift>
 8004a46:	4621      	mov	r1, r4
 8004a48:	4681      	mov	r9, r0
 8004a4a:	f000 fc1b 	bl	8005284 <__mcmp>
 8004a4e:	2800      	cmp	r0, #0
 8004a50:	dc03      	bgt.n	8004a5a <_dtoa_r+0xa52>
 8004a52:	d1e1      	bne.n	8004a18 <_dtoa_r+0xa10>
 8004a54:	f018 0f01 	tst.w	r8, #1
 8004a58:	d0de      	beq.n	8004a18 <_dtoa_r+0xa10>
 8004a5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004a5e:	d1d8      	bne.n	8004a12 <_dtoa_r+0xa0a>
 8004a60:	9a00      	ldr	r2, [sp, #0]
 8004a62:	2339      	movs	r3, #57	@ 0x39
 8004a64:	7013      	strb	r3, [r2, #0]
 8004a66:	4633      	mov	r3, r6
 8004a68:	461e      	mov	r6, r3
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004a70:	2a39      	cmp	r2, #57	@ 0x39
 8004a72:	d052      	beq.n	8004b1a <_dtoa_r+0xb12>
 8004a74:	3201      	adds	r2, #1
 8004a76:	701a      	strb	r2, [r3, #0]
 8004a78:	e612      	b.n	80046a0 <_dtoa_r+0x698>
 8004a7a:	2a00      	cmp	r2, #0
 8004a7c:	dd07      	ble.n	8004a8e <_dtoa_r+0xa86>
 8004a7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004a82:	d0ed      	beq.n	8004a60 <_dtoa_r+0xa58>
 8004a84:	9a00      	ldr	r2, [sp, #0]
 8004a86:	f108 0301 	add.w	r3, r8, #1
 8004a8a:	7013      	strb	r3, [r2, #0]
 8004a8c:	e608      	b.n	80046a0 <_dtoa_r+0x698>
 8004a8e:	9b07      	ldr	r3, [sp, #28]
 8004a90:	9a07      	ldr	r2, [sp, #28]
 8004a92:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004a96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d028      	beq.n	8004aee <_dtoa_r+0xae6>
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	220a      	movs	r2, #10
 8004aa2:	4658      	mov	r0, fp
 8004aa4:	f000 f9d6 	bl	8004e54 <__multadd>
 8004aa8:	42af      	cmp	r7, r5
 8004aaa:	4681      	mov	r9, r0
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	f04f 020a 	mov.w	r2, #10
 8004ab4:	4639      	mov	r1, r7
 8004ab6:	4658      	mov	r0, fp
 8004ab8:	d107      	bne.n	8004aca <_dtoa_r+0xac2>
 8004aba:	f000 f9cb 	bl	8004e54 <__multadd>
 8004abe:	4607      	mov	r7, r0
 8004ac0:	4605      	mov	r5, r0
 8004ac2:	9b07      	ldr	r3, [sp, #28]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	9307      	str	r3, [sp, #28]
 8004ac8:	e774      	b.n	80049b4 <_dtoa_r+0x9ac>
 8004aca:	f000 f9c3 	bl	8004e54 <__multadd>
 8004ace:	4629      	mov	r1, r5
 8004ad0:	4607      	mov	r7, r0
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	220a      	movs	r2, #10
 8004ad6:	4658      	mov	r0, fp
 8004ad8:	f000 f9bc 	bl	8004e54 <__multadd>
 8004adc:	4605      	mov	r5, r0
 8004ade:	e7f0      	b.n	8004ac2 <_dtoa_r+0xaba>
 8004ae0:	9b00      	ldr	r3, [sp, #0]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	bfcc      	ite	gt
 8004ae6:	461e      	movgt	r6, r3
 8004ae8:	2601      	movle	r6, #1
 8004aea:	4456      	add	r6, sl
 8004aec:	2700      	movs	r7, #0
 8004aee:	4649      	mov	r1, r9
 8004af0:	2201      	movs	r2, #1
 8004af2:	4658      	mov	r0, fp
 8004af4:	f000 fb5a 	bl	80051ac <__lshift>
 8004af8:	4621      	mov	r1, r4
 8004afa:	4681      	mov	r9, r0
 8004afc:	f000 fbc2 	bl	8005284 <__mcmp>
 8004b00:	2800      	cmp	r0, #0
 8004b02:	dcb0      	bgt.n	8004a66 <_dtoa_r+0xa5e>
 8004b04:	d102      	bne.n	8004b0c <_dtoa_r+0xb04>
 8004b06:	f018 0f01 	tst.w	r8, #1
 8004b0a:	d1ac      	bne.n	8004a66 <_dtoa_r+0xa5e>
 8004b0c:	4633      	mov	r3, r6
 8004b0e:	461e      	mov	r6, r3
 8004b10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004b14:	2a30      	cmp	r2, #48	@ 0x30
 8004b16:	d0fa      	beq.n	8004b0e <_dtoa_r+0xb06>
 8004b18:	e5c2      	b.n	80046a0 <_dtoa_r+0x698>
 8004b1a:	459a      	cmp	sl, r3
 8004b1c:	d1a4      	bne.n	8004a68 <_dtoa_r+0xa60>
 8004b1e:	9b04      	ldr	r3, [sp, #16]
 8004b20:	3301      	adds	r3, #1
 8004b22:	9304      	str	r3, [sp, #16]
 8004b24:	2331      	movs	r3, #49	@ 0x31
 8004b26:	f88a 3000 	strb.w	r3, [sl]
 8004b2a:	e5b9      	b.n	80046a0 <_dtoa_r+0x698>
 8004b2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004b2e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8004b8c <_dtoa_r+0xb84>
 8004b32:	b11b      	cbz	r3, 8004b3c <_dtoa_r+0xb34>
 8004b34:	f10a 0308 	add.w	r3, sl, #8
 8004b38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004b3a:	6013      	str	r3, [r2, #0]
 8004b3c:	4650      	mov	r0, sl
 8004b3e:	b019      	add	sp, #100	@ 0x64
 8004b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	f77f ae37 	ble.w	80047ba <_dtoa_r+0x7b2>
 8004b4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b50:	2001      	movs	r0, #1
 8004b52:	e655      	b.n	8004800 <_dtoa_r+0x7f8>
 8004b54:	9b00      	ldr	r3, [sp, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f77f aed6 	ble.w	8004908 <_dtoa_r+0x900>
 8004b5c:	4656      	mov	r6, sl
 8004b5e:	4621      	mov	r1, r4
 8004b60:	4648      	mov	r0, r9
 8004b62:	f7ff f9c8 	bl	8003ef6 <quorem>
 8004b66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004b6a:	f806 8b01 	strb.w	r8, [r6], #1
 8004b6e:	9b00      	ldr	r3, [sp, #0]
 8004b70:	eba6 020a 	sub.w	r2, r6, sl
 8004b74:	4293      	cmp	r3, r2
 8004b76:	ddb3      	ble.n	8004ae0 <_dtoa_r+0xad8>
 8004b78:	4649      	mov	r1, r9
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	220a      	movs	r2, #10
 8004b7e:	4658      	mov	r0, fp
 8004b80:	f000 f968 	bl	8004e54 <__multadd>
 8004b84:	4681      	mov	r9, r0
 8004b86:	e7ea      	b.n	8004b5e <_dtoa_r+0xb56>
 8004b88:	08005c24 	.word	0x08005c24
 8004b8c:	08005ba8 	.word	0x08005ba8

08004b90 <_free_r>:
 8004b90:	b538      	push	{r3, r4, r5, lr}
 8004b92:	4605      	mov	r5, r0
 8004b94:	2900      	cmp	r1, #0
 8004b96:	d041      	beq.n	8004c1c <_free_r+0x8c>
 8004b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b9c:	1f0c      	subs	r4, r1, #4
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	bfb8      	it	lt
 8004ba2:	18e4      	addlt	r4, r4, r3
 8004ba4:	f000 f8e8 	bl	8004d78 <__malloc_lock>
 8004ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c20 <_free_r+0x90>)
 8004baa:	6813      	ldr	r3, [r2, #0]
 8004bac:	b933      	cbnz	r3, 8004bbc <_free_r+0x2c>
 8004bae:	6063      	str	r3, [r4, #4]
 8004bb0:	6014      	str	r4, [r2, #0]
 8004bb2:	4628      	mov	r0, r5
 8004bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bb8:	f000 b8e4 	b.w	8004d84 <__malloc_unlock>
 8004bbc:	42a3      	cmp	r3, r4
 8004bbe:	d908      	bls.n	8004bd2 <_free_r+0x42>
 8004bc0:	6820      	ldr	r0, [r4, #0]
 8004bc2:	1821      	adds	r1, r4, r0
 8004bc4:	428b      	cmp	r3, r1
 8004bc6:	bf01      	itttt	eq
 8004bc8:	6819      	ldreq	r1, [r3, #0]
 8004bca:	685b      	ldreq	r3, [r3, #4]
 8004bcc:	1809      	addeq	r1, r1, r0
 8004bce:	6021      	streq	r1, [r4, #0]
 8004bd0:	e7ed      	b.n	8004bae <_free_r+0x1e>
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	b10b      	cbz	r3, 8004bdc <_free_r+0x4c>
 8004bd8:	42a3      	cmp	r3, r4
 8004bda:	d9fa      	bls.n	8004bd2 <_free_r+0x42>
 8004bdc:	6811      	ldr	r1, [r2, #0]
 8004bde:	1850      	adds	r0, r2, r1
 8004be0:	42a0      	cmp	r0, r4
 8004be2:	d10b      	bne.n	8004bfc <_free_r+0x6c>
 8004be4:	6820      	ldr	r0, [r4, #0]
 8004be6:	4401      	add	r1, r0
 8004be8:	1850      	adds	r0, r2, r1
 8004bea:	4283      	cmp	r3, r0
 8004bec:	6011      	str	r1, [r2, #0]
 8004bee:	d1e0      	bne.n	8004bb2 <_free_r+0x22>
 8004bf0:	6818      	ldr	r0, [r3, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	6053      	str	r3, [r2, #4]
 8004bf6:	4408      	add	r0, r1
 8004bf8:	6010      	str	r0, [r2, #0]
 8004bfa:	e7da      	b.n	8004bb2 <_free_r+0x22>
 8004bfc:	d902      	bls.n	8004c04 <_free_r+0x74>
 8004bfe:	230c      	movs	r3, #12
 8004c00:	602b      	str	r3, [r5, #0]
 8004c02:	e7d6      	b.n	8004bb2 <_free_r+0x22>
 8004c04:	6820      	ldr	r0, [r4, #0]
 8004c06:	1821      	adds	r1, r4, r0
 8004c08:	428b      	cmp	r3, r1
 8004c0a:	bf04      	itt	eq
 8004c0c:	6819      	ldreq	r1, [r3, #0]
 8004c0e:	685b      	ldreq	r3, [r3, #4]
 8004c10:	6063      	str	r3, [r4, #4]
 8004c12:	bf04      	itt	eq
 8004c14:	1809      	addeq	r1, r1, r0
 8004c16:	6021      	streq	r1, [r4, #0]
 8004c18:	6054      	str	r4, [r2, #4]
 8004c1a:	e7ca      	b.n	8004bb2 <_free_r+0x22>
 8004c1c:	bd38      	pop	{r3, r4, r5, pc}
 8004c1e:	bf00      	nop
 8004c20:	2000046c 	.word	0x2000046c

08004c24 <malloc>:
 8004c24:	4b02      	ldr	r3, [pc, #8]	@ (8004c30 <malloc+0xc>)
 8004c26:	4601      	mov	r1, r0
 8004c28:	6818      	ldr	r0, [r3, #0]
 8004c2a:	f000 b825 	b.w	8004c78 <_malloc_r>
 8004c2e:	bf00      	nop
 8004c30:	20000038 	.word	0x20000038

08004c34 <sbrk_aligned>:
 8004c34:	b570      	push	{r4, r5, r6, lr}
 8004c36:	4e0f      	ldr	r6, [pc, #60]	@ (8004c74 <sbrk_aligned+0x40>)
 8004c38:	460c      	mov	r4, r1
 8004c3a:	6831      	ldr	r1, [r6, #0]
 8004c3c:	4605      	mov	r5, r0
 8004c3e:	b911      	cbnz	r1, 8004c46 <sbrk_aligned+0x12>
 8004c40:	f000 fd58 	bl	80056f4 <_sbrk_r>
 8004c44:	6030      	str	r0, [r6, #0]
 8004c46:	4621      	mov	r1, r4
 8004c48:	4628      	mov	r0, r5
 8004c4a:	f000 fd53 	bl	80056f4 <_sbrk_r>
 8004c4e:	1c43      	adds	r3, r0, #1
 8004c50:	d103      	bne.n	8004c5a <sbrk_aligned+0x26>
 8004c52:	f04f 34ff 	mov.w	r4, #4294967295
 8004c56:	4620      	mov	r0, r4
 8004c58:	bd70      	pop	{r4, r5, r6, pc}
 8004c5a:	1cc4      	adds	r4, r0, #3
 8004c5c:	f024 0403 	bic.w	r4, r4, #3
 8004c60:	42a0      	cmp	r0, r4
 8004c62:	d0f8      	beq.n	8004c56 <sbrk_aligned+0x22>
 8004c64:	1a21      	subs	r1, r4, r0
 8004c66:	4628      	mov	r0, r5
 8004c68:	f000 fd44 	bl	80056f4 <_sbrk_r>
 8004c6c:	3001      	adds	r0, #1
 8004c6e:	d1f2      	bne.n	8004c56 <sbrk_aligned+0x22>
 8004c70:	e7ef      	b.n	8004c52 <sbrk_aligned+0x1e>
 8004c72:	bf00      	nop
 8004c74:	20000468 	.word	0x20000468

08004c78 <_malloc_r>:
 8004c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c7c:	1ccd      	adds	r5, r1, #3
 8004c7e:	f025 0503 	bic.w	r5, r5, #3
 8004c82:	3508      	adds	r5, #8
 8004c84:	2d0c      	cmp	r5, #12
 8004c86:	bf38      	it	cc
 8004c88:	250c      	movcc	r5, #12
 8004c8a:	2d00      	cmp	r5, #0
 8004c8c:	4606      	mov	r6, r0
 8004c8e:	db01      	blt.n	8004c94 <_malloc_r+0x1c>
 8004c90:	42a9      	cmp	r1, r5
 8004c92:	d904      	bls.n	8004c9e <_malloc_r+0x26>
 8004c94:	230c      	movs	r3, #12
 8004c96:	6033      	str	r3, [r6, #0]
 8004c98:	2000      	movs	r0, #0
 8004c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d74 <_malloc_r+0xfc>
 8004ca2:	f000 f869 	bl	8004d78 <__malloc_lock>
 8004ca6:	f8d8 3000 	ldr.w	r3, [r8]
 8004caa:	461c      	mov	r4, r3
 8004cac:	bb44      	cbnz	r4, 8004d00 <_malloc_r+0x88>
 8004cae:	4629      	mov	r1, r5
 8004cb0:	4630      	mov	r0, r6
 8004cb2:	f7ff ffbf 	bl	8004c34 <sbrk_aligned>
 8004cb6:	1c43      	adds	r3, r0, #1
 8004cb8:	4604      	mov	r4, r0
 8004cba:	d158      	bne.n	8004d6e <_malloc_r+0xf6>
 8004cbc:	f8d8 4000 	ldr.w	r4, [r8]
 8004cc0:	4627      	mov	r7, r4
 8004cc2:	2f00      	cmp	r7, #0
 8004cc4:	d143      	bne.n	8004d4e <_malloc_r+0xd6>
 8004cc6:	2c00      	cmp	r4, #0
 8004cc8:	d04b      	beq.n	8004d62 <_malloc_r+0xea>
 8004cca:	6823      	ldr	r3, [r4, #0]
 8004ccc:	4639      	mov	r1, r7
 8004cce:	4630      	mov	r0, r6
 8004cd0:	eb04 0903 	add.w	r9, r4, r3
 8004cd4:	f000 fd0e 	bl	80056f4 <_sbrk_r>
 8004cd8:	4581      	cmp	r9, r0
 8004cda:	d142      	bne.n	8004d62 <_malloc_r+0xea>
 8004cdc:	6821      	ldr	r1, [r4, #0]
 8004cde:	1a6d      	subs	r5, r5, r1
 8004ce0:	4629      	mov	r1, r5
 8004ce2:	4630      	mov	r0, r6
 8004ce4:	f7ff ffa6 	bl	8004c34 <sbrk_aligned>
 8004ce8:	3001      	adds	r0, #1
 8004cea:	d03a      	beq.n	8004d62 <_malloc_r+0xea>
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	442b      	add	r3, r5
 8004cf0:	6023      	str	r3, [r4, #0]
 8004cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	bb62      	cbnz	r2, 8004d54 <_malloc_r+0xdc>
 8004cfa:	f8c8 7000 	str.w	r7, [r8]
 8004cfe:	e00f      	b.n	8004d20 <_malloc_r+0xa8>
 8004d00:	6822      	ldr	r2, [r4, #0]
 8004d02:	1b52      	subs	r2, r2, r5
 8004d04:	d420      	bmi.n	8004d48 <_malloc_r+0xd0>
 8004d06:	2a0b      	cmp	r2, #11
 8004d08:	d917      	bls.n	8004d3a <_malloc_r+0xc2>
 8004d0a:	1961      	adds	r1, r4, r5
 8004d0c:	42a3      	cmp	r3, r4
 8004d0e:	6025      	str	r5, [r4, #0]
 8004d10:	bf18      	it	ne
 8004d12:	6059      	strne	r1, [r3, #4]
 8004d14:	6863      	ldr	r3, [r4, #4]
 8004d16:	bf08      	it	eq
 8004d18:	f8c8 1000 	streq.w	r1, [r8]
 8004d1c:	5162      	str	r2, [r4, r5]
 8004d1e:	604b      	str	r3, [r1, #4]
 8004d20:	4630      	mov	r0, r6
 8004d22:	f000 f82f 	bl	8004d84 <__malloc_unlock>
 8004d26:	f104 000b 	add.w	r0, r4, #11
 8004d2a:	1d23      	adds	r3, r4, #4
 8004d2c:	f020 0007 	bic.w	r0, r0, #7
 8004d30:	1ac2      	subs	r2, r0, r3
 8004d32:	bf1c      	itt	ne
 8004d34:	1a1b      	subne	r3, r3, r0
 8004d36:	50a3      	strne	r3, [r4, r2]
 8004d38:	e7af      	b.n	8004c9a <_malloc_r+0x22>
 8004d3a:	6862      	ldr	r2, [r4, #4]
 8004d3c:	42a3      	cmp	r3, r4
 8004d3e:	bf0c      	ite	eq
 8004d40:	f8c8 2000 	streq.w	r2, [r8]
 8004d44:	605a      	strne	r2, [r3, #4]
 8004d46:	e7eb      	b.n	8004d20 <_malloc_r+0xa8>
 8004d48:	4623      	mov	r3, r4
 8004d4a:	6864      	ldr	r4, [r4, #4]
 8004d4c:	e7ae      	b.n	8004cac <_malloc_r+0x34>
 8004d4e:	463c      	mov	r4, r7
 8004d50:	687f      	ldr	r7, [r7, #4]
 8004d52:	e7b6      	b.n	8004cc2 <_malloc_r+0x4a>
 8004d54:	461a      	mov	r2, r3
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	42a3      	cmp	r3, r4
 8004d5a:	d1fb      	bne.n	8004d54 <_malloc_r+0xdc>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	6053      	str	r3, [r2, #4]
 8004d60:	e7de      	b.n	8004d20 <_malloc_r+0xa8>
 8004d62:	230c      	movs	r3, #12
 8004d64:	6033      	str	r3, [r6, #0]
 8004d66:	4630      	mov	r0, r6
 8004d68:	f000 f80c 	bl	8004d84 <__malloc_unlock>
 8004d6c:	e794      	b.n	8004c98 <_malloc_r+0x20>
 8004d6e:	6005      	str	r5, [r0, #0]
 8004d70:	e7d6      	b.n	8004d20 <_malloc_r+0xa8>
 8004d72:	bf00      	nop
 8004d74:	2000046c 	.word	0x2000046c

08004d78 <__malloc_lock>:
 8004d78:	4801      	ldr	r0, [pc, #4]	@ (8004d80 <__malloc_lock+0x8>)
 8004d7a:	f7ff b8ac 	b.w	8003ed6 <__retarget_lock_acquire_recursive>
 8004d7e:	bf00      	nop
 8004d80:	20000464 	.word	0x20000464

08004d84 <__malloc_unlock>:
 8004d84:	4801      	ldr	r0, [pc, #4]	@ (8004d8c <__malloc_unlock+0x8>)
 8004d86:	f7ff b8a7 	b.w	8003ed8 <__retarget_lock_release_recursive>
 8004d8a:	bf00      	nop
 8004d8c:	20000464 	.word	0x20000464

08004d90 <_Balloc>:
 8004d90:	b570      	push	{r4, r5, r6, lr}
 8004d92:	69c6      	ldr	r6, [r0, #28]
 8004d94:	4604      	mov	r4, r0
 8004d96:	460d      	mov	r5, r1
 8004d98:	b976      	cbnz	r6, 8004db8 <_Balloc+0x28>
 8004d9a:	2010      	movs	r0, #16
 8004d9c:	f7ff ff42 	bl	8004c24 <malloc>
 8004da0:	4602      	mov	r2, r0
 8004da2:	61e0      	str	r0, [r4, #28]
 8004da4:	b920      	cbnz	r0, 8004db0 <_Balloc+0x20>
 8004da6:	4b18      	ldr	r3, [pc, #96]	@ (8004e08 <_Balloc+0x78>)
 8004da8:	4818      	ldr	r0, [pc, #96]	@ (8004e0c <_Balloc+0x7c>)
 8004daa:	216b      	movs	r1, #107	@ 0x6b
 8004dac:	f000 fcb2 	bl	8005714 <__assert_func>
 8004db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004db4:	6006      	str	r6, [r0, #0]
 8004db6:	60c6      	str	r6, [r0, #12]
 8004db8:	69e6      	ldr	r6, [r4, #28]
 8004dba:	68f3      	ldr	r3, [r6, #12]
 8004dbc:	b183      	cbz	r3, 8004de0 <_Balloc+0x50>
 8004dbe:	69e3      	ldr	r3, [r4, #28]
 8004dc0:	68db      	ldr	r3, [r3, #12]
 8004dc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004dc6:	b9b8      	cbnz	r0, 8004df8 <_Balloc+0x68>
 8004dc8:	2101      	movs	r1, #1
 8004dca:	fa01 f605 	lsl.w	r6, r1, r5
 8004dce:	1d72      	adds	r2, r6, #5
 8004dd0:	0092      	lsls	r2, r2, #2
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	f000 fcbc 	bl	8005750 <_calloc_r>
 8004dd8:	b160      	cbz	r0, 8004df4 <_Balloc+0x64>
 8004dda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004dde:	e00e      	b.n	8004dfe <_Balloc+0x6e>
 8004de0:	2221      	movs	r2, #33	@ 0x21
 8004de2:	2104      	movs	r1, #4
 8004de4:	4620      	mov	r0, r4
 8004de6:	f000 fcb3 	bl	8005750 <_calloc_r>
 8004dea:	69e3      	ldr	r3, [r4, #28]
 8004dec:	60f0      	str	r0, [r6, #12]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1e4      	bne.n	8004dbe <_Balloc+0x2e>
 8004df4:	2000      	movs	r0, #0
 8004df6:	bd70      	pop	{r4, r5, r6, pc}
 8004df8:	6802      	ldr	r2, [r0, #0]
 8004dfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004dfe:	2300      	movs	r3, #0
 8004e00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004e04:	e7f7      	b.n	8004df6 <_Balloc+0x66>
 8004e06:	bf00      	nop
 8004e08:	08005bb5 	.word	0x08005bb5
 8004e0c:	08005c35 	.word	0x08005c35

08004e10 <_Bfree>:
 8004e10:	b570      	push	{r4, r5, r6, lr}
 8004e12:	69c6      	ldr	r6, [r0, #28]
 8004e14:	4605      	mov	r5, r0
 8004e16:	460c      	mov	r4, r1
 8004e18:	b976      	cbnz	r6, 8004e38 <_Bfree+0x28>
 8004e1a:	2010      	movs	r0, #16
 8004e1c:	f7ff ff02 	bl	8004c24 <malloc>
 8004e20:	4602      	mov	r2, r0
 8004e22:	61e8      	str	r0, [r5, #28]
 8004e24:	b920      	cbnz	r0, 8004e30 <_Bfree+0x20>
 8004e26:	4b09      	ldr	r3, [pc, #36]	@ (8004e4c <_Bfree+0x3c>)
 8004e28:	4809      	ldr	r0, [pc, #36]	@ (8004e50 <_Bfree+0x40>)
 8004e2a:	218f      	movs	r1, #143	@ 0x8f
 8004e2c:	f000 fc72 	bl	8005714 <__assert_func>
 8004e30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004e34:	6006      	str	r6, [r0, #0]
 8004e36:	60c6      	str	r6, [r0, #12]
 8004e38:	b13c      	cbz	r4, 8004e4a <_Bfree+0x3a>
 8004e3a:	69eb      	ldr	r3, [r5, #28]
 8004e3c:	6862      	ldr	r2, [r4, #4]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004e44:	6021      	str	r1, [r4, #0]
 8004e46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004e4a:	bd70      	pop	{r4, r5, r6, pc}
 8004e4c:	08005bb5 	.word	0x08005bb5
 8004e50:	08005c35 	.word	0x08005c35

08004e54 <__multadd>:
 8004e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e58:	690d      	ldr	r5, [r1, #16]
 8004e5a:	4607      	mov	r7, r0
 8004e5c:	460c      	mov	r4, r1
 8004e5e:	461e      	mov	r6, r3
 8004e60:	f101 0c14 	add.w	ip, r1, #20
 8004e64:	2000      	movs	r0, #0
 8004e66:	f8dc 3000 	ldr.w	r3, [ip]
 8004e6a:	b299      	uxth	r1, r3
 8004e6c:	fb02 6101 	mla	r1, r2, r1, r6
 8004e70:	0c1e      	lsrs	r6, r3, #16
 8004e72:	0c0b      	lsrs	r3, r1, #16
 8004e74:	fb02 3306 	mla	r3, r2, r6, r3
 8004e78:	b289      	uxth	r1, r1
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004e80:	4285      	cmp	r5, r0
 8004e82:	f84c 1b04 	str.w	r1, [ip], #4
 8004e86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004e8a:	dcec      	bgt.n	8004e66 <__multadd+0x12>
 8004e8c:	b30e      	cbz	r6, 8004ed2 <__multadd+0x7e>
 8004e8e:	68a3      	ldr	r3, [r4, #8]
 8004e90:	42ab      	cmp	r3, r5
 8004e92:	dc19      	bgt.n	8004ec8 <__multadd+0x74>
 8004e94:	6861      	ldr	r1, [r4, #4]
 8004e96:	4638      	mov	r0, r7
 8004e98:	3101      	adds	r1, #1
 8004e9a:	f7ff ff79 	bl	8004d90 <_Balloc>
 8004e9e:	4680      	mov	r8, r0
 8004ea0:	b928      	cbnz	r0, 8004eae <__multadd+0x5a>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ed8 <__multadd+0x84>)
 8004ea6:	480d      	ldr	r0, [pc, #52]	@ (8004edc <__multadd+0x88>)
 8004ea8:	21ba      	movs	r1, #186	@ 0xba
 8004eaa:	f000 fc33 	bl	8005714 <__assert_func>
 8004eae:	6922      	ldr	r2, [r4, #16]
 8004eb0:	3202      	adds	r2, #2
 8004eb2:	f104 010c 	add.w	r1, r4, #12
 8004eb6:	0092      	lsls	r2, r2, #2
 8004eb8:	300c      	adds	r0, #12
 8004eba:	f7ff f80e 	bl	8003eda <memcpy>
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	4638      	mov	r0, r7
 8004ec2:	f7ff ffa5 	bl	8004e10 <_Bfree>
 8004ec6:	4644      	mov	r4, r8
 8004ec8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004ecc:	3501      	adds	r5, #1
 8004ece:	615e      	str	r6, [r3, #20]
 8004ed0:	6125      	str	r5, [r4, #16]
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ed8:	08005c24 	.word	0x08005c24
 8004edc:	08005c35 	.word	0x08005c35

08004ee0 <__hi0bits>:
 8004ee0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	bf36      	itet	cc
 8004ee8:	0403      	lslcc	r3, r0, #16
 8004eea:	2000      	movcs	r0, #0
 8004eec:	2010      	movcc	r0, #16
 8004eee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ef2:	bf3c      	itt	cc
 8004ef4:	021b      	lslcc	r3, r3, #8
 8004ef6:	3008      	addcc	r0, #8
 8004ef8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004efc:	bf3c      	itt	cc
 8004efe:	011b      	lslcc	r3, r3, #4
 8004f00:	3004      	addcc	r0, #4
 8004f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f06:	bf3c      	itt	cc
 8004f08:	009b      	lslcc	r3, r3, #2
 8004f0a:	3002      	addcc	r0, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	db05      	blt.n	8004f1c <__hi0bits+0x3c>
 8004f10:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004f14:	f100 0001 	add.w	r0, r0, #1
 8004f18:	bf08      	it	eq
 8004f1a:	2020      	moveq	r0, #32
 8004f1c:	4770      	bx	lr

08004f1e <__lo0bits>:
 8004f1e:	6803      	ldr	r3, [r0, #0]
 8004f20:	4602      	mov	r2, r0
 8004f22:	f013 0007 	ands.w	r0, r3, #7
 8004f26:	d00b      	beq.n	8004f40 <__lo0bits+0x22>
 8004f28:	07d9      	lsls	r1, r3, #31
 8004f2a:	d421      	bmi.n	8004f70 <__lo0bits+0x52>
 8004f2c:	0798      	lsls	r0, r3, #30
 8004f2e:	bf49      	itett	mi
 8004f30:	085b      	lsrmi	r3, r3, #1
 8004f32:	089b      	lsrpl	r3, r3, #2
 8004f34:	2001      	movmi	r0, #1
 8004f36:	6013      	strmi	r3, [r2, #0]
 8004f38:	bf5c      	itt	pl
 8004f3a:	6013      	strpl	r3, [r2, #0]
 8004f3c:	2002      	movpl	r0, #2
 8004f3e:	4770      	bx	lr
 8004f40:	b299      	uxth	r1, r3
 8004f42:	b909      	cbnz	r1, 8004f48 <__lo0bits+0x2a>
 8004f44:	0c1b      	lsrs	r3, r3, #16
 8004f46:	2010      	movs	r0, #16
 8004f48:	b2d9      	uxtb	r1, r3
 8004f4a:	b909      	cbnz	r1, 8004f50 <__lo0bits+0x32>
 8004f4c:	3008      	adds	r0, #8
 8004f4e:	0a1b      	lsrs	r3, r3, #8
 8004f50:	0719      	lsls	r1, r3, #28
 8004f52:	bf04      	itt	eq
 8004f54:	091b      	lsreq	r3, r3, #4
 8004f56:	3004      	addeq	r0, #4
 8004f58:	0799      	lsls	r1, r3, #30
 8004f5a:	bf04      	itt	eq
 8004f5c:	089b      	lsreq	r3, r3, #2
 8004f5e:	3002      	addeq	r0, #2
 8004f60:	07d9      	lsls	r1, r3, #31
 8004f62:	d403      	bmi.n	8004f6c <__lo0bits+0x4e>
 8004f64:	085b      	lsrs	r3, r3, #1
 8004f66:	f100 0001 	add.w	r0, r0, #1
 8004f6a:	d003      	beq.n	8004f74 <__lo0bits+0x56>
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	4770      	bx	lr
 8004f70:	2000      	movs	r0, #0
 8004f72:	4770      	bx	lr
 8004f74:	2020      	movs	r0, #32
 8004f76:	4770      	bx	lr

08004f78 <__i2b>:
 8004f78:	b510      	push	{r4, lr}
 8004f7a:	460c      	mov	r4, r1
 8004f7c:	2101      	movs	r1, #1
 8004f7e:	f7ff ff07 	bl	8004d90 <_Balloc>
 8004f82:	4602      	mov	r2, r0
 8004f84:	b928      	cbnz	r0, 8004f92 <__i2b+0x1a>
 8004f86:	4b05      	ldr	r3, [pc, #20]	@ (8004f9c <__i2b+0x24>)
 8004f88:	4805      	ldr	r0, [pc, #20]	@ (8004fa0 <__i2b+0x28>)
 8004f8a:	f240 1145 	movw	r1, #325	@ 0x145
 8004f8e:	f000 fbc1 	bl	8005714 <__assert_func>
 8004f92:	2301      	movs	r3, #1
 8004f94:	6144      	str	r4, [r0, #20]
 8004f96:	6103      	str	r3, [r0, #16]
 8004f98:	bd10      	pop	{r4, pc}
 8004f9a:	bf00      	nop
 8004f9c:	08005c24 	.word	0x08005c24
 8004fa0:	08005c35 	.word	0x08005c35

08004fa4 <__multiply>:
 8004fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fa8:	4614      	mov	r4, r2
 8004faa:	690a      	ldr	r2, [r1, #16]
 8004fac:	6923      	ldr	r3, [r4, #16]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	bfa8      	it	ge
 8004fb2:	4623      	movge	r3, r4
 8004fb4:	460f      	mov	r7, r1
 8004fb6:	bfa4      	itt	ge
 8004fb8:	460c      	movge	r4, r1
 8004fba:	461f      	movge	r7, r3
 8004fbc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004fc0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004fc4:	68a3      	ldr	r3, [r4, #8]
 8004fc6:	6861      	ldr	r1, [r4, #4]
 8004fc8:	eb0a 0609 	add.w	r6, sl, r9
 8004fcc:	42b3      	cmp	r3, r6
 8004fce:	b085      	sub	sp, #20
 8004fd0:	bfb8      	it	lt
 8004fd2:	3101      	addlt	r1, #1
 8004fd4:	f7ff fedc 	bl	8004d90 <_Balloc>
 8004fd8:	b930      	cbnz	r0, 8004fe8 <__multiply+0x44>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	4b44      	ldr	r3, [pc, #272]	@ (80050f0 <__multiply+0x14c>)
 8004fde:	4845      	ldr	r0, [pc, #276]	@ (80050f4 <__multiply+0x150>)
 8004fe0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004fe4:	f000 fb96 	bl	8005714 <__assert_func>
 8004fe8:	f100 0514 	add.w	r5, r0, #20
 8004fec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004ff0:	462b      	mov	r3, r5
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	4543      	cmp	r3, r8
 8004ff6:	d321      	bcc.n	800503c <__multiply+0x98>
 8004ff8:	f107 0114 	add.w	r1, r7, #20
 8004ffc:	f104 0214 	add.w	r2, r4, #20
 8005000:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005004:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005008:	9302      	str	r3, [sp, #8]
 800500a:	1b13      	subs	r3, r2, r4
 800500c:	3b15      	subs	r3, #21
 800500e:	f023 0303 	bic.w	r3, r3, #3
 8005012:	3304      	adds	r3, #4
 8005014:	f104 0715 	add.w	r7, r4, #21
 8005018:	42ba      	cmp	r2, r7
 800501a:	bf38      	it	cc
 800501c:	2304      	movcc	r3, #4
 800501e:	9301      	str	r3, [sp, #4]
 8005020:	9b02      	ldr	r3, [sp, #8]
 8005022:	9103      	str	r1, [sp, #12]
 8005024:	428b      	cmp	r3, r1
 8005026:	d80c      	bhi.n	8005042 <__multiply+0x9e>
 8005028:	2e00      	cmp	r6, #0
 800502a:	dd03      	ble.n	8005034 <__multiply+0x90>
 800502c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005030:	2b00      	cmp	r3, #0
 8005032:	d05b      	beq.n	80050ec <__multiply+0x148>
 8005034:	6106      	str	r6, [r0, #16]
 8005036:	b005      	add	sp, #20
 8005038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503c:	f843 2b04 	str.w	r2, [r3], #4
 8005040:	e7d8      	b.n	8004ff4 <__multiply+0x50>
 8005042:	f8b1 a000 	ldrh.w	sl, [r1]
 8005046:	f1ba 0f00 	cmp.w	sl, #0
 800504a:	d024      	beq.n	8005096 <__multiply+0xf2>
 800504c:	f104 0e14 	add.w	lr, r4, #20
 8005050:	46a9      	mov	r9, r5
 8005052:	f04f 0c00 	mov.w	ip, #0
 8005056:	f85e 7b04 	ldr.w	r7, [lr], #4
 800505a:	f8d9 3000 	ldr.w	r3, [r9]
 800505e:	fa1f fb87 	uxth.w	fp, r7
 8005062:	b29b      	uxth	r3, r3
 8005064:	fb0a 330b 	mla	r3, sl, fp, r3
 8005068:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800506c:	f8d9 7000 	ldr.w	r7, [r9]
 8005070:	4463      	add	r3, ip
 8005072:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005076:	fb0a c70b 	mla	r7, sl, fp, ip
 800507a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800507e:	b29b      	uxth	r3, r3
 8005080:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005084:	4572      	cmp	r2, lr
 8005086:	f849 3b04 	str.w	r3, [r9], #4
 800508a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800508e:	d8e2      	bhi.n	8005056 <__multiply+0xb2>
 8005090:	9b01      	ldr	r3, [sp, #4]
 8005092:	f845 c003 	str.w	ip, [r5, r3]
 8005096:	9b03      	ldr	r3, [sp, #12]
 8005098:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800509c:	3104      	adds	r1, #4
 800509e:	f1b9 0f00 	cmp.w	r9, #0
 80050a2:	d021      	beq.n	80050e8 <__multiply+0x144>
 80050a4:	682b      	ldr	r3, [r5, #0]
 80050a6:	f104 0c14 	add.w	ip, r4, #20
 80050aa:	46ae      	mov	lr, r5
 80050ac:	f04f 0a00 	mov.w	sl, #0
 80050b0:	f8bc b000 	ldrh.w	fp, [ip]
 80050b4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80050b8:	fb09 770b 	mla	r7, r9, fp, r7
 80050bc:	4457      	add	r7, sl
 80050be:	b29b      	uxth	r3, r3
 80050c0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80050c4:	f84e 3b04 	str.w	r3, [lr], #4
 80050c8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80050cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80050d0:	f8be 3000 	ldrh.w	r3, [lr]
 80050d4:	fb09 330a 	mla	r3, r9, sl, r3
 80050d8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80050dc:	4562      	cmp	r2, ip
 80050de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80050e2:	d8e5      	bhi.n	80050b0 <__multiply+0x10c>
 80050e4:	9f01      	ldr	r7, [sp, #4]
 80050e6:	51eb      	str	r3, [r5, r7]
 80050e8:	3504      	adds	r5, #4
 80050ea:	e799      	b.n	8005020 <__multiply+0x7c>
 80050ec:	3e01      	subs	r6, #1
 80050ee:	e79b      	b.n	8005028 <__multiply+0x84>
 80050f0:	08005c24 	.word	0x08005c24
 80050f4:	08005c35 	.word	0x08005c35

080050f8 <__pow5mult>:
 80050f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050fc:	4615      	mov	r5, r2
 80050fe:	f012 0203 	ands.w	r2, r2, #3
 8005102:	4607      	mov	r7, r0
 8005104:	460e      	mov	r6, r1
 8005106:	d007      	beq.n	8005118 <__pow5mult+0x20>
 8005108:	4c25      	ldr	r4, [pc, #148]	@ (80051a0 <__pow5mult+0xa8>)
 800510a:	3a01      	subs	r2, #1
 800510c:	2300      	movs	r3, #0
 800510e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005112:	f7ff fe9f 	bl	8004e54 <__multadd>
 8005116:	4606      	mov	r6, r0
 8005118:	10ad      	asrs	r5, r5, #2
 800511a:	d03d      	beq.n	8005198 <__pow5mult+0xa0>
 800511c:	69fc      	ldr	r4, [r7, #28]
 800511e:	b97c      	cbnz	r4, 8005140 <__pow5mult+0x48>
 8005120:	2010      	movs	r0, #16
 8005122:	f7ff fd7f 	bl	8004c24 <malloc>
 8005126:	4602      	mov	r2, r0
 8005128:	61f8      	str	r0, [r7, #28]
 800512a:	b928      	cbnz	r0, 8005138 <__pow5mult+0x40>
 800512c:	4b1d      	ldr	r3, [pc, #116]	@ (80051a4 <__pow5mult+0xac>)
 800512e:	481e      	ldr	r0, [pc, #120]	@ (80051a8 <__pow5mult+0xb0>)
 8005130:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005134:	f000 faee 	bl	8005714 <__assert_func>
 8005138:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800513c:	6004      	str	r4, [r0, #0]
 800513e:	60c4      	str	r4, [r0, #12]
 8005140:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005144:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005148:	b94c      	cbnz	r4, 800515e <__pow5mult+0x66>
 800514a:	f240 2171 	movw	r1, #625	@ 0x271
 800514e:	4638      	mov	r0, r7
 8005150:	f7ff ff12 	bl	8004f78 <__i2b>
 8005154:	2300      	movs	r3, #0
 8005156:	f8c8 0008 	str.w	r0, [r8, #8]
 800515a:	4604      	mov	r4, r0
 800515c:	6003      	str	r3, [r0, #0]
 800515e:	f04f 0900 	mov.w	r9, #0
 8005162:	07eb      	lsls	r3, r5, #31
 8005164:	d50a      	bpl.n	800517c <__pow5mult+0x84>
 8005166:	4631      	mov	r1, r6
 8005168:	4622      	mov	r2, r4
 800516a:	4638      	mov	r0, r7
 800516c:	f7ff ff1a 	bl	8004fa4 <__multiply>
 8005170:	4631      	mov	r1, r6
 8005172:	4680      	mov	r8, r0
 8005174:	4638      	mov	r0, r7
 8005176:	f7ff fe4b 	bl	8004e10 <_Bfree>
 800517a:	4646      	mov	r6, r8
 800517c:	106d      	asrs	r5, r5, #1
 800517e:	d00b      	beq.n	8005198 <__pow5mult+0xa0>
 8005180:	6820      	ldr	r0, [r4, #0]
 8005182:	b938      	cbnz	r0, 8005194 <__pow5mult+0x9c>
 8005184:	4622      	mov	r2, r4
 8005186:	4621      	mov	r1, r4
 8005188:	4638      	mov	r0, r7
 800518a:	f7ff ff0b 	bl	8004fa4 <__multiply>
 800518e:	6020      	str	r0, [r4, #0]
 8005190:	f8c0 9000 	str.w	r9, [r0]
 8005194:	4604      	mov	r4, r0
 8005196:	e7e4      	b.n	8005162 <__pow5mult+0x6a>
 8005198:	4630      	mov	r0, r6
 800519a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800519e:	bf00      	nop
 80051a0:	08005c90 	.word	0x08005c90
 80051a4:	08005bb5 	.word	0x08005bb5
 80051a8:	08005c35 	.word	0x08005c35

080051ac <__lshift>:
 80051ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051b0:	460c      	mov	r4, r1
 80051b2:	6849      	ldr	r1, [r1, #4]
 80051b4:	6923      	ldr	r3, [r4, #16]
 80051b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80051ba:	68a3      	ldr	r3, [r4, #8]
 80051bc:	4607      	mov	r7, r0
 80051be:	4691      	mov	r9, r2
 80051c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80051c4:	f108 0601 	add.w	r6, r8, #1
 80051c8:	42b3      	cmp	r3, r6
 80051ca:	db0b      	blt.n	80051e4 <__lshift+0x38>
 80051cc:	4638      	mov	r0, r7
 80051ce:	f7ff fddf 	bl	8004d90 <_Balloc>
 80051d2:	4605      	mov	r5, r0
 80051d4:	b948      	cbnz	r0, 80051ea <__lshift+0x3e>
 80051d6:	4602      	mov	r2, r0
 80051d8:	4b28      	ldr	r3, [pc, #160]	@ (800527c <__lshift+0xd0>)
 80051da:	4829      	ldr	r0, [pc, #164]	@ (8005280 <__lshift+0xd4>)
 80051dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80051e0:	f000 fa98 	bl	8005714 <__assert_func>
 80051e4:	3101      	adds	r1, #1
 80051e6:	005b      	lsls	r3, r3, #1
 80051e8:	e7ee      	b.n	80051c8 <__lshift+0x1c>
 80051ea:	2300      	movs	r3, #0
 80051ec:	f100 0114 	add.w	r1, r0, #20
 80051f0:	f100 0210 	add.w	r2, r0, #16
 80051f4:	4618      	mov	r0, r3
 80051f6:	4553      	cmp	r3, sl
 80051f8:	db33      	blt.n	8005262 <__lshift+0xb6>
 80051fa:	6920      	ldr	r0, [r4, #16]
 80051fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005200:	f104 0314 	add.w	r3, r4, #20
 8005204:	f019 091f 	ands.w	r9, r9, #31
 8005208:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800520c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005210:	d02b      	beq.n	800526a <__lshift+0xbe>
 8005212:	f1c9 0e20 	rsb	lr, r9, #32
 8005216:	468a      	mov	sl, r1
 8005218:	2200      	movs	r2, #0
 800521a:	6818      	ldr	r0, [r3, #0]
 800521c:	fa00 f009 	lsl.w	r0, r0, r9
 8005220:	4310      	orrs	r0, r2
 8005222:	f84a 0b04 	str.w	r0, [sl], #4
 8005226:	f853 2b04 	ldr.w	r2, [r3], #4
 800522a:	459c      	cmp	ip, r3
 800522c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005230:	d8f3      	bhi.n	800521a <__lshift+0x6e>
 8005232:	ebac 0304 	sub.w	r3, ip, r4
 8005236:	3b15      	subs	r3, #21
 8005238:	f023 0303 	bic.w	r3, r3, #3
 800523c:	3304      	adds	r3, #4
 800523e:	f104 0015 	add.w	r0, r4, #21
 8005242:	4584      	cmp	ip, r0
 8005244:	bf38      	it	cc
 8005246:	2304      	movcc	r3, #4
 8005248:	50ca      	str	r2, [r1, r3]
 800524a:	b10a      	cbz	r2, 8005250 <__lshift+0xa4>
 800524c:	f108 0602 	add.w	r6, r8, #2
 8005250:	3e01      	subs	r6, #1
 8005252:	4638      	mov	r0, r7
 8005254:	612e      	str	r6, [r5, #16]
 8005256:	4621      	mov	r1, r4
 8005258:	f7ff fdda 	bl	8004e10 <_Bfree>
 800525c:	4628      	mov	r0, r5
 800525e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005262:	f842 0f04 	str.w	r0, [r2, #4]!
 8005266:	3301      	adds	r3, #1
 8005268:	e7c5      	b.n	80051f6 <__lshift+0x4a>
 800526a:	3904      	subs	r1, #4
 800526c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005270:	f841 2f04 	str.w	r2, [r1, #4]!
 8005274:	459c      	cmp	ip, r3
 8005276:	d8f9      	bhi.n	800526c <__lshift+0xc0>
 8005278:	e7ea      	b.n	8005250 <__lshift+0xa4>
 800527a:	bf00      	nop
 800527c:	08005c24 	.word	0x08005c24
 8005280:	08005c35 	.word	0x08005c35

08005284 <__mcmp>:
 8005284:	690a      	ldr	r2, [r1, #16]
 8005286:	4603      	mov	r3, r0
 8005288:	6900      	ldr	r0, [r0, #16]
 800528a:	1a80      	subs	r0, r0, r2
 800528c:	b530      	push	{r4, r5, lr}
 800528e:	d10e      	bne.n	80052ae <__mcmp+0x2a>
 8005290:	3314      	adds	r3, #20
 8005292:	3114      	adds	r1, #20
 8005294:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005298:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800529c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80052a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80052a4:	4295      	cmp	r5, r2
 80052a6:	d003      	beq.n	80052b0 <__mcmp+0x2c>
 80052a8:	d205      	bcs.n	80052b6 <__mcmp+0x32>
 80052aa:	f04f 30ff 	mov.w	r0, #4294967295
 80052ae:	bd30      	pop	{r4, r5, pc}
 80052b0:	42a3      	cmp	r3, r4
 80052b2:	d3f3      	bcc.n	800529c <__mcmp+0x18>
 80052b4:	e7fb      	b.n	80052ae <__mcmp+0x2a>
 80052b6:	2001      	movs	r0, #1
 80052b8:	e7f9      	b.n	80052ae <__mcmp+0x2a>
	...

080052bc <__mdiff>:
 80052bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c0:	4689      	mov	r9, r1
 80052c2:	4606      	mov	r6, r0
 80052c4:	4611      	mov	r1, r2
 80052c6:	4648      	mov	r0, r9
 80052c8:	4614      	mov	r4, r2
 80052ca:	f7ff ffdb 	bl	8005284 <__mcmp>
 80052ce:	1e05      	subs	r5, r0, #0
 80052d0:	d112      	bne.n	80052f8 <__mdiff+0x3c>
 80052d2:	4629      	mov	r1, r5
 80052d4:	4630      	mov	r0, r6
 80052d6:	f7ff fd5b 	bl	8004d90 <_Balloc>
 80052da:	4602      	mov	r2, r0
 80052dc:	b928      	cbnz	r0, 80052ea <__mdiff+0x2e>
 80052de:	4b3f      	ldr	r3, [pc, #252]	@ (80053dc <__mdiff+0x120>)
 80052e0:	f240 2137 	movw	r1, #567	@ 0x237
 80052e4:	483e      	ldr	r0, [pc, #248]	@ (80053e0 <__mdiff+0x124>)
 80052e6:	f000 fa15 	bl	8005714 <__assert_func>
 80052ea:	2301      	movs	r3, #1
 80052ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80052f0:	4610      	mov	r0, r2
 80052f2:	b003      	add	sp, #12
 80052f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f8:	bfbc      	itt	lt
 80052fa:	464b      	movlt	r3, r9
 80052fc:	46a1      	movlt	r9, r4
 80052fe:	4630      	mov	r0, r6
 8005300:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005304:	bfba      	itte	lt
 8005306:	461c      	movlt	r4, r3
 8005308:	2501      	movlt	r5, #1
 800530a:	2500      	movge	r5, #0
 800530c:	f7ff fd40 	bl	8004d90 <_Balloc>
 8005310:	4602      	mov	r2, r0
 8005312:	b918      	cbnz	r0, 800531c <__mdiff+0x60>
 8005314:	4b31      	ldr	r3, [pc, #196]	@ (80053dc <__mdiff+0x120>)
 8005316:	f240 2145 	movw	r1, #581	@ 0x245
 800531a:	e7e3      	b.n	80052e4 <__mdiff+0x28>
 800531c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005320:	6926      	ldr	r6, [r4, #16]
 8005322:	60c5      	str	r5, [r0, #12]
 8005324:	f109 0310 	add.w	r3, r9, #16
 8005328:	f109 0514 	add.w	r5, r9, #20
 800532c:	f104 0e14 	add.w	lr, r4, #20
 8005330:	f100 0b14 	add.w	fp, r0, #20
 8005334:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005338:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800533c:	9301      	str	r3, [sp, #4]
 800533e:	46d9      	mov	r9, fp
 8005340:	f04f 0c00 	mov.w	ip, #0
 8005344:	9b01      	ldr	r3, [sp, #4]
 8005346:	f85e 0b04 	ldr.w	r0, [lr], #4
 800534a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800534e:	9301      	str	r3, [sp, #4]
 8005350:	fa1f f38a 	uxth.w	r3, sl
 8005354:	4619      	mov	r1, r3
 8005356:	b283      	uxth	r3, r0
 8005358:	1acb      	subs	r3, r1, r3
 800535a:	0c00      	lsrs	r0, r0, #16
 800535c:	4463      	add	r3, ip
 800535e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005362:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005366:	b29b      	uxth	r3, r3
 8005368:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800536c:	4576      	cmp	r6, lr
 800536e:	f849 3b04 	str.w	r3, [r9], #4
 8005372:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005376:	d8e5      	bhi.n	8005344 <__mdiff+0x88>
 8005378:	1b33      	subs	r3, r6, r4
 800537a:	3b15      	subs	r3, #21
 800537c:	f023 0303 	bic.w	r3, r3, #3
 8005380:	3415      	adds	r4, #21
 8005382:	3304      	adds	r3, #4
 8005384:	42a6      	cmp	r6, r4
 8005386:	bf38      	it	cc
 8005388:	2304      	movcc	r3, #4
 800538a:	441d      	add	r5, r3
 800538c:	445b      	add	r3, fp
 800538e:	461e      	mov	r6, r3
 8005390:	462c      	mov	r4, r5
 8005392:	4544      	cmp	r4, r8
 8005394:	d30e      	bcc.n	80053b4 <__mdiff+0xf8>
 8005396:	f108 0103 	add.w	r1, r8, #3
 800539a:	1b49      	subs	r1, r1, r5
 800539c:	f021 0103 	bic.w	r1, r1, #3
 80053a0:	3d03      	subs	r5, #3
 80053a2:	45a8      	cmp	r8, r5
 80053a4:	bf38      	it	cc
 80053a6:	2100      	movcc	r1, #0
 80053a8:	440b      	add	r3, r1
 80053aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80053ae:	b191      	cbz	r1, 80053d6 <__mdiff+0x11a>
 80053b0:	6117      	str	r7, [r2, #16]
 80053b2:	e79d      	b.n	80052f0 <__mdiff+0x34>
 80053b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80053b8:	46e6      	mov	lr, ip
 80053ba:	0c08      	lsrs	r0, r1, #16
 80053bc:	fa1c fc81 	uxtah	ip, ip, r1
 80053c0:	4471      	add	r1, lr
 80053c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80053c6:	b289      	uxth	r1, r1
 80053c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80053cc:	f846 1b04 	str.w	r1, [r6], #4
 80053d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80053d4:	e7dd      	b.n	8005392 <__mdiff+0xd6>
 80053d6:	3f01      	subs	r7, #1
 80053d8:	e7e7      	b.n	80053aa <__mdiff+0xee>
 80053da:	bf00      	nop
 80053dc:	08005c24 	.word	0x08005c24
 80053e0:	08005c35 	.word	0x08005c35

080053e4 <__d2b>:
 80053e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80053e8:	460f      	mov	r7, r1
 80053ea:	2101      	movs	r1, #1
 80053ec:	ec59 8b10 	vmov	r8, r9, d0
 80053f0:	4616      	mov	r6, r2
 80053f2:	f7ff fccd 	bl	8004d90 <_Balloc>
 80053f6:	4604      	mov	r4, r0
 80053f8:	b930      	cbnz	r0, 8005408 <__d2b+0x24>
 80053fa:	4602      	mov	r2, r0
 80053fc:	4b23      	ldr	r3, [pc, #140]	@ (800548c <__d2b+0xa8>)
 80053fe:	4824      	ldr	r0, [pc, #144]	@ (8005490 <__d2b+0xac>)
 8005400:	f240 310f 	movw	r1, #783	@ 0x30f
 8005404:	f000 f986 	bl	8005714 <__assert_func>
 8005408:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800540c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005410:	b10d      	cbz	r5, 8005416 <__d2b+0x32>
 8005412:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	f1b8 0300 	subs.w	r3, r8, #0
 800541c:	d023      	beq.n	8005466 <__d2b+0x82>
 800541e:	4668      	mov	r0, sp
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	f7ff fd7c 	bl	8004f1e <__lo0bits>
 8005426:	e9dd 1200 	ldrd	r1, r2, [sp]
 800542a:	b1d0      	cbz	r0, 8005462 <__d2b+0x7e>
 800542c:	f1c0 0320 	rsb	r3, r0, #32
 8005430:	fa02 f303 	lsl.w	r3, r2, r3
 8005434:	430b      	orrs	r3, r1
 8005436:	40c2      	lsrs	r2, r0
 8005438:	6163      	str	r3, [r4, #20]
 800543a:	9201      	str	r2, [sp, #4]
 800543c:	9b01      	ldr	r3, [sp, #4]
 800543e:	61a3      	str	r3, [r4, #24]
 8005440:	2b00      	cmp	r3, #0
 8005442:	bf0c      	ite	eq
 8005444:	2201      	moveq	r2, #1
 8005446:	2202      	movne	r2, #2
 8005448:	6122      	str	r2, [r4, #16]
 800544a:	b1a5      	cbz	r5, 8005476 <__d2b+0x92>
 800544c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005450:	4405      	add	r5, r0
 8005452:	603d      	str	r5, [r7, #0]
 8005454:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005458:	6030      	str	r0, [r6, #0]
 800545a:	4620      	mov	r0, r4
 800545c:	b003      	add	sp, #12
 800545e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005462:	6161      	str	r1, [r4, #20]
 8005464:	e7ea      	b.n	800543c <__d2b+0x58>
 8005466:	a801      	add	r0, sp, #4
 8005468:	f7ff fd59 	bl	8004f1e <__lo0bits>
 800546c:	9b01      	ldr	r3, [sp, #4]
 800546e:	6163      	str	r3, [r4, #20]
 8005470:	3020      	adds	r0, #32
 8005472:	2201      	movs	r2, #1
 8005474:	e7e8      	b.n	8005448 <__d2b+0x64>
 8005476:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800547a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800547e:	6038      	str	r0, [r7, #0]
 8005480:	6918      	ldr	r0, [r3, #16]
 8005482:	f7ff fd2d 	bl	8004ee0 <__hi0bits>
 8005486:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800548a:	e7e5      	b.n	8005458 <__d2b+0x74>
 800548c:	08005c24 	.word	0x08005c24
 8005490:	08005c35 	.word	0x08005c35

08005494 <__sflush_r>:
 8005494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800549c:	0716      	lsls	r6, r2, #28
 800549e:	4605      	mov	r5, r0
 80054a0:	460c      	mov	r4, r1
 80054a2:	d454      	bmi.n	800554e <__sflush_r+0xba>
 80054a4:	684b      	ldr	r3, [r1, #4]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	dc02      	bgt.n	80054b0 <__sflush_r+0x1c>
 80054aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	dd48      	ble.n	8005542 <__sflush_r+0xae>
 80054b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054b2:	2e00      	cmp	r6, #0
 80054b4:	d045      	beq.n	8005542 <__sflush_r+0xae>
 80054b6:	2300      	movs	r3, #0
 80054b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80054bc:	682f      	ldr	r7, [r5, #0]
 80054be:	6a21      	ldr	r1, [r4, #32]
 80054c0:	602b      	str	r3, [r5, #0]
 80054c2:	d030      	beq.n	8005526 <__sflush_r+0x92>
 80054c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80054c6:	89a3      	ldrh	r3, [r4, #12]
 80054c8:	0759      	lsls	r1, r3, #29
 80054ca:	d505      	bpl.n	80054d8 <__sflush_r+0x44>
 80054cc:	6863      	ldr	r3, [r4, #4]
 80054ce:	1ad2      	subs	r2, r2, r3
 80054d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80054d2:	b10b      	cbz	r3, 80054d8 <__sflush_r+0x44>
 80054d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80054d6:	1ad2      	subs	r2, r2, r3
 80054d8:	2300      	movs	r3, #0
 80054da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80054dc:	6a21      	ldr	r1, [r4, #32]
 80054de:	4628      	mov	r0, r5
 80054e0:	47b0      	blx	r6
 80054e2:	1c43      	adds	r3, r0, #1
 80054e4:	89a3      	ldrh	r3, [r4, #12]
 80054e6:	d106      	bne.n	80054f6 <__sflush_r+0x62>
 80054e8:	6829      	ldr	r1, [r5, #0]
 80054ea:	291d      	cmp	r1, #29
 80054ec:	d82b      	bhi.n	8005546 <__sflush_r+0xb2>
 80054ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005598 <__sflush_r+0x104>)
 80054f0:	410a      	asrs	r2, r1
 80054f2:	07d6      	lsls	r6, r2, #31
 80054f4:	d427      	bmi.n	8005546 <__sflush_r+0xb2>
 80054f6:	2200      	movs	r2, #0
 80054f8:	6062      	str	r2, [r4, #4]
 80054fa:	04d9      	lsls	r1, r3, #19
 80054fc:	6922      	ldr	r2, [r4, #16]
 80054fe:	6022      	str	r2, [r4, #0]
 8005500:	d504      	bpl.n	800550c <__sflush_r+0x78>
 8005502:	1c42      	adds	r2, r0, #1
 8005504:	d101      	bne.n	800550a <__sflush_r+0x76>
 8005506:	682b      	ldr	r3, [r5, #0]
 8005508:	b903      	cbnz	r3, 800550c <__sflush_r+0x78>
 800550a:	6560      	str	r0, [r4, #84]	@ 0x54
 800550c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800550e:	602f      	str	r7, [r5, #0]
 8005510:	b1b9      	cbz	r1, 8005542 <__sflush_r+0xae>
 8005512:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005516:	4299      	cmp	r1, r3
 8005518:	d002      	beq.n	8005520 <__sflush_r+0x8c>
 800551a:	4628      	mov	r0, r5
 800551c:	f7ff fb38 	bl	8004b90 <_free_r>
 8005520:	2300      	movs	r3, #0
 8005522:	6363      	str	r3, [r4, #52]	@ 0x34
 8005524:	e00d      	b.n	8005542 <__sflush_r+0xae>
 8005526:	2301      	movs	r3, #1
 8005528:	4628      	mov	r0, r5
 800552a:	47b0      	blx	r6
 800552c:	4602      	mov	r2, r0
 800552e:	1c50      	adds	r0, r2, #1
 8005530:	d1c9      	bne.n	80054c6 <__sflush_r+0x32>
 8005532:	682b      	ldr	r3, [r5, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0c6      	beq.n	80054c6 <__sflush_r+0x32>
 8005538:	2b1d      	cmp	r3, #29
 800553a:	d001      	beq.n	8005540 <__sflush_r+0xac>
 800553c:	2b16      	cmp	r3, #22
 800553e:	d11e      	bne.n	800557e <__sflush_r+0xea>
 8005540:	602f      	str	r7, [r5, #0]
 8005542:	2000      	movs	r0, #0
 8005544:	e022      	b.n	800558c <__sflush_r+0xf8>
 8005546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800554a:	b21b      	sxth	r3, r3
 800554c:	e01b      	b.n	8005586 <__sflush_r+0xf2>
 800554e:	690f      	ldr	r7, [r1, #16]
 8005550:	2f00      	cmp	r7, #0
 8005552:	d0f6      	beq.n	8005542 <__sflush_r+0xae>
 8005554:	0793      	lsls	r3, r2, #30
 8005556:	680e      	ldr	r6, [r1, #0]
 8005558:	bf08      	it	eq
 800555a:	694b      	ldreq	r3, [r1, #20]
 800555c:	600f      	str	r7, [r1, #0]
 800555e:	bf18      	it	ne
 8005560:	2300      	movne	r3, #0
 8005562:	eba6 0807 	sub.w	r8, r6, r7
 8005566:	608b      	str	r3, [r1, #8]
 8005568:	f1b8 0f00 	cmp.w	r8, #0
 800556c:	dde9      	ble.n	8005542 <__sflush_r+0xae>
 800556e:	6a21      	ldr	r1, [r4, #32]
 8005570:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005572:	4643      	mov	r3, r8
 8005574:	463a      	mov	r2, r7
 8005576:	4628      	mov	r0, r5
 8005578:	47b0      	blx	r6
 800557a:	2800      	cmp	r0, #0
 800557c:	dc08      	bgt.n	8005590 <__sflush_r+0xfc>
 800557e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005586:	81a3      	strh	r3, [r4, #12]
 8005588:	f04f 30ff 	mov.w	r0, #4294967295
 800558c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005590:	4407      	add	r7, r0
 8005592:	eba8 0800 	sub.w	r8, r8, r0
 8005596:	e7e7      	b.n	8005568 <__sflush_r+0xd4>
 8005598:	dfbffffe 	.word	0xdfbffffe

0800559c <_fflush_r>:
 800559c:	b538      	push	{r3, r4, r5, lr}
 800559e:	690b      	ldr	r3, [r1, #16]
 80055a0:	4605      	mov	r5, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	b913      	cbnz	r3, 80055ac <_fflush_r+0x10>
 80055a6:	2500      	movs	r5, #0
 80055a8:	4628      	mov	r0, r5
 80055aa:	bd38      	pop	{r3, r4, r5, pc}
 80055ac:	b118      	cbz	r0, 80055b6 <_fflush_r+0x1a>
 80055ae:	6a03      	ldr	r3, [r0, #32]
 80055b0:	b90b      	cbnz	r3, 80055b6 <_fflush_r+0x1a>
 80055b2:	f7fe faa7 	bl	8003b04 <__sinit>
 80055b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0f3      	beq.n	80055a6 <_fflush_r+0xa>
 80055be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80055c0:	07d0      	lsls	r0, r2, #31
 80055c2:	d404      	bmi.n	80055ce <_fflush_r+0x32>
 80055c4:	0599      	lsls	r1, r3, #22
 80055c6:	d402      	bmi.n	80055ce <_fflush_r+0x32>
 80055c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055ca:	f7fe fc84 	bl	8003ed6 <__retarget_lock_acquire_recursive>
 80055ce:	4628      	mov	r0, r5
 80055d0:	4621      	mov	r1, r4
 80055d2:	f7ff ff5f 	bl	8005494 <__sflush_r>
 80055d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055d8:	07da      	lsls	r2, r3, #31
 80055da:	4605      	mov	r5, r0
 80055dc:	d4e4      	bmi.n	80055a8 <_fflush_r+0xc>
 80055de:	89a3      	ldrh	r3, [r4, #12]
 80055e0:	059b      	lsls	r3, r3, #22
 80055e2:	d4e1      	bmi.n	80055a8 <_fflush_r+0xc>
 80055e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055e6:	f7fe fc77 	bl	8003ed8 <__retarget_lock_release_recursive>
 80055ea:	e7dd      	b.n	80055a8 <_fflush_r+0xc>

080055ec <__swhatbuf_r>:
 80055ec:	b570      	push	{r4, r5, r6, lr}
 80055ee:	460c      	mov	r4, r1
 80055f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f4:	2900      	cmp	r1, #0
 80055f6:	b096      	sub	sp, #88	@ 0x58
 80055f8:	4615      	mov	r5, r2
 80055fa:	461e      	mov	r6, r3
 80055fc:	da0d      	bge.n	800561a <__swhatbuf_r+0x2e>
 80055fe:	89a3      	ldrh	r3, [r4, #12]
 8005600:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005604:	f04f 0100 	mov.w	r1, #0
 8005608:	bf14      	ite	ne
 800560a:	2340      	movne	r3, #64	@ 0x40
 800560c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005610:	2000      	movs	r0, #0
 8005612:	6031      	str	r1, [r6, #0]
 8005614:	602b      	str	r3, [r5, #0]
 8005616:	b016      	add	sp, #88	@ 0x58
 8005618:	bd70      	pop	{r4, r5, r6, pc}
 800561a:	466a      	mov	r2, sp
 800561c:	f000 f848 	bl	80056b0 <_fstat_r>
 8005620:	2800      	cmp	r0, #0
 8005622:	dbec      	blt.n	80055fe <__swhatbuf_r+0x12>
 8005624:	9901      	ldr	r1, [sp, #4]
 8005626:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800562a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800562e:	4259      	negs	r1, r3
 8005630:	4159      	adcs	r1, r3
 8005632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005636:	e7eb      	b.n	8005610 <__swhatbuf_r+0x24>

08005638 <__smakebuf_r>:
 8005638:	898b      	ldrh	r3, [r1, #12]
 800563a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800563c:	079d      	lsls	r5, r3, #30
 800563e:	4606      	mov	r6, r0
 8005640:	460c      	mov	r4, r1
 8005642:	d507      	bpl.n	8005654 <__smakebuf_r+0x1c>
 8005644:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005648:	6023      	str	r3, [r4, #0]
 800564a:	6123      	str	r3, [r4, #16]
 800564c:	2301      	movs	r3, #1
 800564e:	6163      	str	r3, [r4, #20]
 8005650:	b003      	add	sp, #12
 8005652:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005654:	ab01      	add	r3, sp, #4
 8005656:	466a      	mov	r2, sp
 8005658:	f7ff ffc8 	bl	80055ec <__swhatbuf_r>
 800565c:	9f00      	ldr	r7, [sp, #0]
 800565e:	4605      	mov	r5, r0
 8005660:	4639      	mov	r1, r7
 8005662:	4630      	mov	r0, r6
 8005664:	f7ff fb08 	bl	8004c78 <_malloc_r>
 8005668:	b948      	cbnz	r0, 800567e <__smakebuf_r+0x46>
 800566a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800566e:	059a      	lsls	r2, r3, #22
 8005670:	d4ee      	bmi.n	8005650 <__smakebuf_r+0x18>
 8005672:	f023 0303 	bic.w	r3, r3, #3
 8005676:	f043 0302 	orr.w	r3, r3, #2
 800567a:	81a3      	strh	r3, [r4, #12]
 800567c:	e7e2      	b.n	8005644 <__smakebuf_r+0xc>
 800567e:	89a3      	ldrh	r3, [r4, #12]
 8005680:	6020      	str	r0, [r4, #0]
 8005682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005686:	81a3      	strh	r3, [r4, #12]
 8005688:	9b01      	ldr	r3, [sp, #4]
 800568a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800568e:	b15b      	cbz	r3, 80056a8 <__smakebuf_r+0x70>
 8005690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005694:	4630      	mov	r0, r6
 8005696:	f000 f81d 	bl	80056d4 <_isatty_r>
 800569a:	b128      	cbz	r0, 80056a8 <__smakebuf_r+0x70>
 800569c:	89a3      	ldrh	r3, [r4, #12]
 800569e:	f023 0303 	bic.w	r3, r3, #3
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	81a3      	strh	r3, [r4, #12]
 80056a8:	89a3      	ldrh	r3, [r4, #12]
 80056aa:	431d      	orrs	r5, r3
 80056ac:	81a5      	strh	r5, [r4, #12]
 80056ae:	e7cf      	b.n	8005650 <__smakebuf_r+0x18>

080056b0 <_fstat_r>:
 80056b0:	b538      	push	{r3, r4, r5, lr}
 80056b2:	4d07      	ldr	r5, [pc, #28]	@ (80056d0 <_fstat_r+0x20>)
 80056b4:	2300      	movs	r3, #0
 80056b6:	4604      	mov	r4, r0
 80056b8:	4608      	mov	r0, r1
 80056ba:	4611      	mov	r1, r2
 80056bc:	602b      	str	r3, [r5, #0]
 80056be:	f7fb ffcb 	bl	8001658 <_fstat>
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	d102      	bne.n	80056cc <_fstat_r+0x1c>
 80056c6:	682b      	ldr	r3, [r5, #0]
 80056c8:	b103      	cbz	r3, 80056cc <_fstat_r+0x1c>
 80056ca:	6023      	str	r3, [r4, #0]
 80056cc:	bd38      	pop	{r3, r4, r5, pc}
 80056ce:	bf00      	nop
 80056d0:	20000460 	.word	0x20000460

080056d4 <_isatty_r>:
 80056d4:	b538      	push	{r3, r4, r5, lr}
 80056d6:	4d06      	ldr	r5, [pc, #24]	@ (80056f0 <_isatty_r+0x1c>)
 80056d8:	2300      	movs	r3, #0
 80056da:	4604      	mov	r4, r0
 80056dc:	4608      	mov	r0, r1
 80056de:	602b      	str	r3, [r5, #0]
 80056e0:	f7fb ffca 	bl	8001678 <_isatty>
 80056e4:	1c43      	adds	r3, r0, #1
 80056e6:	d102      	bne.n	80056ee <_isatty_r+0x1a>
 80056e8:	682b      	ldr	r3, [r5, #0]
 80056ea:	b103      	cbz	r3, 80056ee <_isatty_r+0x1a>
 80056ec:	6023      	str	r3, [r4, #0]
 80056ee:	bd38      	pop	{r3, r4, r5, pc}
 80056f0:	20000460 	.word	0x20000460

080056f4 <_sbrk_r>:
 80056f4:	b538      	push	{r3, r4, r5, lr}
 80056f6:	4d06      	ldr	r5, [pc, #24]	@ (8005710 <_sbrk_r+0x1c>)
 80056f8:	2300      	movs	r3, #0
 80056fa:	4604      	mov	r4, r0
 80056fc:	4608      	mov	r0, r1
 80056fe:	602b      	str	r3, [r5, #0]
 8005700:	f7fb ffd2 	bl	80016a8 <_sbrk>
 8005704:	1c43      	adds	r3, r0, #1
 8005706:	d102      	bne.n	800570e <_sbrk_r+0x1a>
 8005708:	682b      	ldr	r3, [r5, #0]
 800570a:	b103      	cbz	r3, 800570e <_sbrk_r+0x1a>
 800570c:	6023      	str	r3, [r4, #0]
 800570e:	bd38      	pop	{r3, r4, r5, pc}
 8005710:	20000460 	.word	0x20000460

08005714 <__assert_func>:
 8005714:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005716:	4614      	mov	r4, r2
 8005718:	461a      	mov	r2, r3
 800571a:	4b09      	ldr	r3, [pc, #36]	@ (8005740 <__assert_func+0x2c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4605      	mov	r5, r0
 8005720:	68d8      	ldr	r0, [r3, #12]
 8005722:	b954      	cbnz	r4, 800573a <__assert_func+0x26>
 8005724:	4b07      	ldr	r3, [pc, #28]	@ (8005744 <__assert_func+0x30>)
 8005726:	461c      	mov	r4, r3
 8005728:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800572c:	9100      	str	r1, [sp, #0]
 800572e:	462b      	mov	r3, r5
 8005730:	4905      	ldr	r1, [pc, #20]	@ (8005748 <__assert_func+0x34>)
 8005732:	f000 f841 	bl	80057b8 <fiprintf>
 8005736:	f000 f851 	bl	80057dc <abort>
 800573a:	4b04      	ldr	r3, [pc, #16]	@ (800574c <__assert_func+0x38>)
 800573c:	e7f4      	b.n	8005728 <__assert_func+0x14>
 800573e:	bf00      	nop
 8005740:	20000038 	.word	0x20000038
 8005744:	08005dd5 	.word	0x08005dd5
 8005748:	08005da7 	.word	0x08005da7
 800574c:	08005d9a 	.word	0x08005d9a

08005750 <_calloc_r>:
 8005750:	b570      	push	{r4, r5, r6, lr}
 8005752:	fba1 5402 	umull	r5, r4, r1, r2
 8005756:	b93c      	cbnz	r4, 8005768 <_calloc_r+0x18>
 8005758:	4629      	mov	r1, r5
 800575a:	f7ff fa8d 	bl	8004c78 <_malloc_r>
 800575e:	4606      	mov	r6, r0
 8005760:	b928      	cbnz	r0, 800576e <_calloc_r+0x1e>
 8005762:	2600      	movs	r6, #0
 8005764:	4630      	mov	r0, r6
 8005766:	bd70      	pop	{r4, r5, r6, pc}
 8005768:	220c      	movs	r2, #12
 800576a:	6002      	str	r2, [r0, #0]
 800576c:	e7f9      	b.n	8005762 <_calloc_r+0x12>
 800576e:	462a      	mov	r2, r5
 8005770:	4621      	mov	r1, r4
 8005772:	f7fe fb33 	bl	8003ddc <memset>
 8005776:	e7f5      	b.n	8005764 <_calloc_r+0x14>

08005778 <__ascii_mbtowc>:
 8005778:	b082      	sub	sp, #8
 800577a:	b901      	cbnz	r1, 800577e <__ascii_mbtowc+0x6>
 800577c:	a901      	add	r1, sp, #4
 800577e:	b142      	cbz	r2, 8005792 <__ascii_mbtowc+0x1a>
 8005780:	b14b      	cbz	r3, 8005796 <__ascii_mbtowc+0x1e>
 8005782:	7813      	ldrb	r3, [r2, #0]
 8005784:	600b      	str	r3, [r1, #0]
 8005786:	7812      	ldrb	r2, [r2, #0]
 8005788:	1e10      	subs	r0, r2, #0
 800578a:	bf18      	it	ne
 800578c:	2001      	movne	r0, #1
 800578e:	b002      	add	sp, #8
 8005790:	4770      	bx	lr
 8005792:	4610      	mov	r0, r2
 8005794:	e7fb      	b.n	800578e <__ascii_mbtowc+0x16>
 8005796:	f06f 0001 	mvn.w	r0, #1
 800579a:	e7f8      	b.n	800578e <__ascii_mbtowc+0x16>

0800579c <__ascii_wctomb>:
 800579c:	4603      	mov	r3, r0
 800579e:	4608      	mov	r0, r1
 80057a0:	b141      	cbz	r1, 80057b4 <__ascii_wctomb+0x18>
 80057a2:	2aff      	cmp	r2, #255	@ 0xff
 80057a4:	d904      	bls.n	80057b0 <__ascii_wctomb+0x14>
 80057a6:	228a      	movs	r2, #138	@ 0x8a
 80057a8:	601a      	str	r2, [r3, #0]
 80057aa:	f04f 30ff 	mov.w	r0, #4294967295
 80057ae:	4770      	bx	lr
 80057b0:	700a      	strb	r2, [r1, #0]
 80057b2:	2001      	movs	r0, #1
 80057b4:	4770      	bx	lr
	...

080057b8 <fiprintf>:
 80057b8:	b40e      	push	{r1, r2, r3}
 80057ba:	b503      	push	{r0, r1, lr}
 80057bc:	4601      	mov	r1, r0
 80057be:	ab03      	add	r3, sp, #12
 80057c0:	4805      	ldr	r0, [pc, #20]	@ (80057d8 <fiprintf+0x20>)
 80057c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80057c6:	6800      	ldr	r0, [r0, #0]
 80057c8:	9301      	str	r3, [sp, #4]
 80057ca:	f000 f837 	bl	800583c <_vfiprintf_r>
 80057ce:	b002      	add	sp, #8
 80057d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80057d4:	b003      	add	sp, #12
 80057d6:	4770      	bx	lr
 80057d8:	20000038 	.word	0x20000038

080057dc <abort>:
 80057dc:	b508      	push	{r3, lr}
 80057de:	2006      	movs	r0, #6
 80057e0:	f000 f96c 	bl	8005abc <raise>
 80057e4:	2001      	movs	r0, #1
 80057e6:	f7fb ff03 	bl	80015f0 <_exit>

080057ea <__sfputc_r>:
 80057ea:	6893      	ldr	r3, [r2, #8]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	b410      	push	{r4}
 80057f2:	6093      	str	r3, [r2, #8]
 80057f4:	da08      	bge.n	8005808 <__sfputc_r+0x1e>
 80057f6:	6994      	ldr	r4, [r2, #24]
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	db01      	blt.n	8005800 <__sfputc_r+0x16>
 80057fc:	290a      	cmp	r1, #10
 80057fe:	d103      	bne.n	8005808 <__sfputc_r+0x1e>
 8005800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005804:	f7fe ba55 	b.w	8003cb2 <__swbuf_r>
 8005808:	6813      	ldr	r3, [r2, #0]
 800580a:	1c58      	adds	r0, r3, #1
 800580c:	6010      	str	r0, [r2, #0]
 800580e:	7019      	strb	r1, [r3, #0]
 8005810:	4608      	mov	r0, r1
 8005812:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005816:	4770      	bx	lr

08005818 <__sfputs_r>:
 8005818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581a:	4606      	mov	r6, r0
 800581c:	460f      	mov	r7, r1
 800581e:	4614      	mov	r4, r2
 8005820:	18d5      	adds	r5, r2, r3
 8005822:	42ac      	cmp	r4, r5
 8005824:	d101      	bne.n	800582a <__sfputs_r+0x12>
 8005826:	2000      	movs	r0, #0
 8005828:	e007      	b.n	800583a <__sfputs_r+0x22>
 800582a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800582e:	463a      	mov	r2, r7
 8005830:	4630      	mov	r0, r6
 8005832:	f7ff ffda 	bl	80057ea <__sfputc_r>
 8005836:	1c43      	adds	r3, r0, #1
 8005838:	d1f3      	bne.n	8005822 <__sfputs_r+0xa>
 800583a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800583c <_vfiprintf_r>:
 800583c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005840:	460d      	mov	r5, r1
 8005842:	b09d      	sub	sp, #116	@ 0x74
 8005844:	4614      	mov	r4, r2
 8005846:	4698      	mov	r8, r3
 8005848:	4606      	mov	r6, r0
 800584a:	b118      	cbz	r0, 8005854 <_vfiprintf_r+0x18>
 800584c:	6a03      	ldr	r3, [r0, #32]
 800584e:	b90b      	cbnz	r3, 8005854 <_vfiprintf_r+0x18>
 8005850:	f7fe f958 	bl	8003b04 <__sinit>
 8005854:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005856:	07d9      	lsls	r1, r3, #31
 8005858:	d405      	bmi.n	8005866 <_vfiprintf_r+0x2a>
 800585a:	89ab      	ldrh	r3, [r5, #12]
 800585c:	059a      	lsls	r2, r3, #22
 800585e:	d402      	bmi.n	8005866 <_vfiprintf_r+0x2a>
 8005860:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005862:	f7fe fb38 	bl	8003ed6 <__retarget_lock_acquire_recursive>
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	071b      	lsls	r3, r3, #28
 800586a:	d501      	bpl.n	8005870 <_vfiprintf_r+0x34>
 800586c:	692b      	ldr	r3, [r5, #16]
 800586e:	b99b      	cbnz	r3, 8005898 <_vfiprintf_r+0x5c>
 8005870:	4629      	mov	r1, r5
 8005872:	4630      	mov	r0, r6
 8005874:	f7fe fa5c 	bl	8003d30 <__swsetup_r>
 8005878:	b170      	cbz	r0, 8005898 <_vfiprintf_r+0x5c>
 800587a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800587c:	07dc      	lsls	r4, r3, #31
 800587e:	d504      	bpl.n	800588a <_vfiprintf_r+0x4e>
 8005880:	f04f 30ff 	mov.w	r0, #4294967295
 8005884:	b01d      	add	sp, #116	@ 0x74
 8005886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800588a:	89ab      	ldrh	r3, [r5, #12]
 800588c:	0598      	lsls	r0, r3, #22
 800588e:	d4f7      	bmi.n	8005880 <_vfiprintf_r+0x44>
 8005890:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005892:	f7fe fb21 	bl	8003ed8 <__retarget_lock_release_recursive>
 8005896:	e7f3      	b.n	8005880 <_vfiprintf_r+0x44>
 8005898:	2300      	movs	r3, #0
 800589a:	9309      	str	r3, [sp, #36]	@ 0x24
 800589c:	2320      	movs	r3, #32
 800589e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80058a6:	2330      	movs	r3, #48	@ 0x30
 80058a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005a58 <_vfiprintf_r+0x21c>
 80058ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058b0:	f04f 0901 	mov.w	r9, #1
 80058b4:	4623      	mov	r3, r4
 80058b6:	469a      	mov	sl, r3
 80058b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058bc:	b10a      	cbz	r2, 80058c2 <_vfiprintf_r+0x86>
 80058be:	2a25      	cmp	r2, #37	@ 0x25
 80058c0:	d1f9      	bne.n	80058b6 <_vfiprintf_r+0x7a>
 80058c2:	ebba 0b04 	subs.w	fp, sl, r4
 80058c6:	d00b      	beq.n	80058e0 <_vfiprintf_r+0xa4>
 80058c8:	465b      	mov	r3, fp
 80058ca:	4622      	mov	r2, r4
 80058cc:	4629      	mov	r1, r5
 80058ce:	4630      	mov	r0, r6
 80058d0:	f7ff ffa2 	bl	8005818 <__sfputs_r>
 80058d4:	3001      	adds	r0, #1
 80058d6:	f000 80a7 	beq.w	8005a28 <_vfiprintf_r+0x1ec>
 80058da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058dc:	445a      	add	r2, fp
 80058de:	9209      	str	r2, [sp, #36]	@ 0x24
 80058e0:	f89a 3000 	ldrb.w	r3, [sl]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	f000 809f 	beq.w	8005a28 <_vfiprintf_r+0x1ec>
 80058ea:	2300      	movs	r3, #0
 80058ec:	f04f 32ff 	mov.w	r2, #4294967295
 80058f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058f4:	f10a 0a01 	add.w	sl, sl, #1
 80058f8:	9304      	str	r3, [sp, #16]
 80058fa:	9307      	str	r3, [sp, #28]
 80058fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005900:	931a      	str	r3, [sp, #104]	@ 0x68
 8005902:	4654      	mov	r4, sl
 8005904:	2205      	movs	r2, #5
 8005906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800590a:	4853      	ldr	r0, [pc, #332]	@ (8005a58 <_vfiprintf_r+0x21c>)
 800590c:	f7fa fc68 	bl	80001e0 <memchr>
 8005910:	9a04      	ldr	r2, [sp, #16]
 8005912:	b9d8      	cbnz	r0, 800594c <_vfiprintf_r+0x110>
 8005914:	06d1      	lsls	r1, r2, #27
 8005916:	bf44      	itt	mi
 8005918:	2320      	movmi	r3, #32
 800591a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800591e:	0713      	lsls	r3, r2, #28
 8005920:	bf44      	itt	mi
 8005922:	232b      	movmi	r3, #43	@ 0x2b
 8005924:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005928:	f89a 3000 	ldrb.w	r3, [sl]
 800592c:	2b2a      	cmp	r3, #42	@ 0x2a
 800592e:	d015      	beq.n	800595c <_vfiprintf_r+0x120>
 8005930:	9a07      	ldr	r2, [sp, #28]
 8005932:	4654      	mov	r4, sl
 8005934:	2000      	movs	r0, #0
 8005936:	f04f 0c0a 	mov.w	ip, #10
 800593a:	4621      	mov	r1, r4
 800593c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005940:	3b30      	subs	r3, #48	@ 0x30
 8005942:	2b09      	cmp	r3, #9
 8005944:	d94b      	bls.n	80059de <_vfiprintf_r+0x1a2>
 8005946:	b1b0      	cbz	r0, 8005976 <_vfiprintf_r+0x13a>
 8005948:	9207      	str	r2, [sp, #28]
 800594a:	e014      	b.n	8005976 <_vfiprintf_r+0x13a>
 800594c:	eba0 0308 	sub.w	r3, r0, r8
 8005950:	fa09 f303 	lsl.w	r3, r9, r3
 8005954:	4313      	orrs	r3, r2
 8005956:	9304      	str	r3, [sp, #16]
 8005958:	46a2      	mov	sl, r4
 800595a:	e7d2      	b.n	8005902 <_vfiprintf_r+0xc6>
 800595c:	9b03      	ldr	r3, [sp, #12]
 800595e:	1d19      	adds	r1, r3, #4
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	9103      	str	r1, [sp, #12]
 8005964:	2b00      	cmp	r3, #0
 8005966:	bfbb      	ittet	lt
 8005968:	425b      	neglt	r3, r3
 800596a:	f042 0202 	orrlt.w	r2, r2, #2
 800596e:	9307      	strge	r3, [sp, #28]
 8005970:	9307      	strlt	r3, [sp, #28]
 8005972:	bfb8      	it	lt
 8005974:	9204      	strlt	r2, [sp, #16]
 8005976:	7823      	ldrb	r3, [r4, #0]
 8005978:	2b2e      	cmp	r3, #46	@ 0x2e
 800597a:	d10a      	bne.n	8005992 <_vfiprintf_r+0x156>
 800597c:	7863      	ldrb	r3, [r4, #1]
 800597e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005980:	d132      	bne.n	80059e8 <_vfiprintf_r+0x1ac>
 8005982:	9b03      	ldr	r3, [sp, #12]
 8005984:	1d1a      	adds	r2, r3, #4
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	9203      	str	r2, [sp, #12]
 800598a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800598e:	3402      	adds	r4, #2
 8005990:	9305      	str	r3, [sp, #20]
 8005992:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005a68 <_vfiprintf_r+0x22c>
 8005996:	7821      	ldrb	r1, [r4, #0]
 8005998:	2203      	movs	r2, #3
 800599a:	4650      	mov	r0, sl
 800599c:	f7fa fc20 	bl	80001e0 <memchr>
 80059a0:	b138      	cbz	r0, 80059b2 <_vfiprintf_r+0x176>
 80059a2:	9b04      	ldr	r3, [sp, #16]
 80059a4:	eba0 000a 	sub.w	r0, r0, sl
 80059a8:	2240      	movs	r2, #64	@ 0x40
 80059aa:	4082      	lsls	r2, r0
 80059ac:	4313      	orrs	r3, r2
 80059ae:	3401      	adds	r4, #1
 80059b0:	9304      	str	r3, [sp, #16]
 80059b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059b6:	4829      	ldr	r0, [pc, #164]	@ (8005a5c <_vfiprintf_r+0x220>)
 80059b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059bc:	2206      	movs	r2, #6
 80059be:	f7fa fc0f 	bl	80001e0 <memchr>
 80059c2:	2800      	cmp	r0, #0
 80059c4:	d03f      	beq.n	8005a46 <_vfiprintf_r+0x20a>
 80059c6:	4b26      	ldr	r3, [pc, #152]	@ (8005a60 <_vfiprintf_r+0x224>)
 80059c8:	bb1b      	cbnz	r3, 8005a12 <_vfiprintf_r+0x1d6>
 80059ca:	9b03      	ldr	r3, [sp, #12]
 80059cc:	3307      	adds	r3, #7
 80059ce:	f023 0307 	bic.w	r3, r3, #7
 80059d2:	3308      	adds	r3, #8
 80059d4:	9303      	str	r3, [sp, #12]
 80059d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059d8:	443b      	add	r3, r7
 80059da:	9309      	str	r3, [sp, #36]	@ 0x24
 80059dc:	e76a      	b.n	80058b4 <_vfiprintf_r+0x78>
 80059de:	fb0c 3202 	mla	r2, ip, r2, r3
 80059e2:	460c      	mov	r4, r1
 80059e4:	2001      	movs	r0, #1
 80059e6:	e7a8      	b.n	800593a <_vfiprintf_r+0xfe>
 80059e8:	2300      	movs	r3, #0
 80059ea:	3401      	adds	r4, #1
 80059ec:	9305      	str	r3, [sp, #20]
 80059ee:	4619      	mov	r1, r3
 80059f0:	f04f 0c0a 	mov.w	ip, #10
 80059f4:	4620      	mov	r0, r4
 80059f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059fa:	3a30      	subs	r2, #48	@ 0x30
 80059fc:	2a09      	cmp	r2, #9
 80059fe:	d903      	bls.n	8005a08 <_vfiprintf_r+0x1cc>
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0c6      	beq.n	8005992 <_vfiprintf_r+0x156>
 8005a04:	9105      	str	r1, [sp, #20]
 8005a06:	e7c4      	b.n	8005992 <_vfiprintf_r+0x156>
 8005a08:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a0c:	4604      	mov	r4, r0
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e7f0      	b.n	80059f4 <_vfiprintf_r+0x1b8>
 8005a12:	ab03      	add	r3, sp, #12
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	462a      	mov	r2, r5
 8005a18:	4b12      	ldr	r3, [pc, #72]	@ (8005a64 <_vfiprintf_r+0x228>)
 8005a1a:	a904      	add	r1, sp, #16
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f7fd fc2d 	bl	800327c <_printf_float>
 8005a22:	4607      	mov	r7, r0
 8005a24:	1c78      	adds	r0, r7, #1
 8005a26:	d1d6      	bne.n	80059d6 <_vfiprintf_r+0x19a>
 8005a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a2a:	07d9      	lsls	r1, r3, #31
 8005a2c:	d405      	bmi.n	8005a3a <_vfiprintf_r+0x1fe>
 8005a2e:	89ab      	ldrh	r3, [r5, #12]
 8005a30:	059a      	lsls	r2, r3, #22
 8005a32:	d402      	bmi.n	8005a3a <_vfiprintf_r+0x1fe>
 8005a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a36:	f7fe fa4f 	bl	8003ed8 <__retarget_lock_release_recursive>
 8005a3a:	89ab      	ldrh	r3, [r5, #12]
 8005a3c:	065b      	lsls	r3, r3, #25
 8005a3e:	f53f af1f 	bmi.w	8005880 <_vfiprintf_r+0x44>
 8005a42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a44:	e71e      	b.n	8005884 <_vfiprintf_r+0x48>
 8005a46:	ab03      	add	r3, sp, #12
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	462a      	mov	r2, r5
 8005a4c:	4b05      	ldr	r3, [pc, #20]	@ (8005a64 <_vfiprintf_r+0x228>)
 8005a4e:	a904      	add	r1, sp, #16
 8005a50:	4630      	mov	r0, r6
 8005a52:	f7fd feab 	bl	80037ac <_printf_i>
 8005a56:	e7e4      	b.n	8005a22 <_vfiprintf_r+0x1e6>
 8005a58:	08005ed7 	.word	0x08005ed7
 8005a5c:	08005ee1 	.word	0x08005ee1
 8005a60:	0800327d 	.word	0x0800327d
 8005a64:	08005819 	.word	0x08005819
 8005a68:	08005edd 	.word	0x08005edd

08005a6c <_raise_r>:
 8005a6c:	291f      	cmp	r1, #31
 8005a6e:	b538      	push	{r3, r4, r5, lr}
 8005a70:	4605      	mov	r5, r0
 8005a72:	460c      	mov	r4, r1
 8005a74:	d904      	bls.n	8005a80 <_raise_r+0x14>
 8005a76:	2316      	movs	r3, #22
 8005a78:	6003      	str	r3, [r0, #0]
 8005a7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a7e:	bd38      	pop	{r3, r4, r5, pc}
 8005a80:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005a82:	b112      	cbz	r2, 8005a8a <_raise_r+0x1e>
 8005a84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005a88:	b94b      	cbnz	r3, 8005a9e <_raise_r+0x32>
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	f000 f830 	bl	8005af0 <_getpid_r>
 8005a90:	4622      	mov	r2, r4
 8005a92:	4601      	mov	r1, r0
 8005a94:	4628      	mov	r0, r5
 8005a96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a9a:	f000 b817 	b.w	8005acc <_kill_r>
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d00a      	beq.n	8005ab8 <_raise_r+0x4c>
 8005aa2:	1c59      	adds	r1, r3, #1
 8005aa4:	d103      	bne.n	8005aae <_raise_r+0x42>
 8005aa6:	2316      	movs	r3, #22
 8005aa8:	6003      	str	r3, [r0, #0]
 8005aaa:	2001      	movs	r0, #1
 8005aac:	e7e7      	b.n	8005a7e <_raise_r+0x12>
 8005aae:	2100      	movs	r1, #0
 8005ab0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	4798      	blx	r3
 8005ab8:	2000      	movs	r0, #0
 8005aba:	e7e0      	b.n	8005a7e <_raise_r+0x12>

08005abc <raise>:
 8005abc:	4b02      	ldr	r3, [pc, #8]	@ (8005ac8 <raise+0xc>)
 8005abe:	4601      	mov	r1, r0
 8005ac0:	6818      	ldr	r0, [r3, #0]
 8005ac2:	f7ff bfd3 	b.w	8005a6c <_raise_r>
 8005ac6:	bf00      	nop
 8005ac8:	20000038 	.word	0x20000038

08005acc <_kill_r>:
 8005acc:	b538      	push	{r3, r4, r5, lr}
 8005ace:	4d07      	ldr	r5, [pc, #28]	@ (8005aec <_kill_r+0x20>)
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	4604      	mov	r4, r0
 8005ad4:	4608      	mov	r0, r1
 8005ad6:	4611      	mov	r1, r2
 8005ad8:	602b      	str	r3, [r5, #0]
 8005ada:	f7fb fd79 	bl	80015d0 <_kill>
 8005ade:	1c43      	adds	r3, r0, #1
 8005ae0:	d102      	bne.n	8005ae8 <_kill_r+0x1c>
 8005ae2:	682b      	ldr	r3, [r5, #0]
 8005ae4:	b103      	cbz	r3, 8005ae8 <_kill_r+0x1c>
 8005ae6:	6023      	str	r3, [r4, #0]
 8005ae8:	bd38      	pop	{r3, r4, r5, pc}
 8005aea:	bf00      	nop
 8005aec:	20000460 	.word	0x20000460

08005af0 <_getpid_r>:
 8005af0:	f7fb bd66 	b.w	80015c0 <_getpid>

08005af4 <_init>:
 8005af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005af6:	bf00      	nop
 8005af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005afa:	bc08      	pop	{r3}
 8005afc:	469e      	mov	lr, r3
 8005afe:	4770      	bx	lr

08005b00 <_fini>:
 8005b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b02:	bf00      	nop
 8005b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b06:	bc08      	pop	{r3}
 8005b08:	469e      	mov	lr, r3
 8005b0a:	4770      	bx	lr
