// Seed: 3178674586
module module_0 (
    input  wand  id_0,
    output uwire id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wand  id_4
);
  wire id_6;
endmodule
module module_0 (
    input  uwire module_1,
    input  logic id_1,
    input  wor   id_2,
    output tri1  id_3,
    input  wand  id_4,
    output wor   id_5
    , id_7
);
  logic id_8 = id_1, id_9;
  assign id_8 = 1;
  module_0(
      id_2, id_3, id_4, id_3, id_4
  );
  wire id_10;
  integer id_11;
  always @(negedge id_7 == 1) begin
    id_8 <= 1;
    id_9 = 1;
  end
  id_12(
      .id_0(1), .id_1(id_9), .id_2(1), .id_3(1'b0)
  );
endmodule
