#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jul 17 20:30:10 2018
# Process ID: 11520
# Current directory: D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8860 D:\git_repos\aes_encryption_vhdl_implementation\vivado_project\aes_encryption_implementation\aes_encryption_implementation.xpr
# Log file: D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/vivado.log
# Journal file: D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation'
INFO: [Project 1-313] Project file moved from 'D:/vivado_projects/aes_encryption_implementation' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 737.340 ; gain = 62.324
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_implementation_top.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_implementation.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_schedule.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_addition.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_rounds.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_last_round.vhd] -no_script -reset -force -quiet
remove_files  {D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_implementation_top.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_implementation.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_schedule.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_addition.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_rounds.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_last_round.vhd}
file delete -force D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_implementation_top.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_implementation.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_schedule.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_key_addition.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_rounds.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_last_round.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_ShiftRows.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_mixColumns.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/g_function.vhd] -no_script -reset -force -quiet
remove_files  {D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_ShiftRows.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_mixColumns.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/g_function.vhd}
file delete -force D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_ShiftRows.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_mixColumns.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/g_function.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/Downloads/aes_encryption_sbox.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/mult_by_2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/mult_by_3.vhd] -no_script -reset -force -quiet
remove_files  {D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/Downloads/aes_encryption_sbox.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/mult_by_2.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/mult_by_3.vhd}
file delete -force D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/Downloads/aes_encryption_sbox.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/mult_by_2.vhd D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/mult_by_3.vhd
export_ip_user_files -of_objects  [get_files D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_lib.vhd] -no_script -reset -force -quiet
remove_files  D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_lib.vhd
file delete -force D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/new/aes_encryption_lib.vhd
add_files -scan_for_includes {D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_ShiftRows.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_implementation.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_schedule.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/g_function.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_last_round.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_mixColumns.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_lib.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_ShiftRows.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_implementation.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_schedule.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_rounds.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/g_function.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_last_round.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_mixColumns.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_sbox.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_addition.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_3.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_2.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_addition.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_3.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_lib.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_rounds.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_sbox.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_2.vhd}
import_files {D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_ShiftRows.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_implementation.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_schedule.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/g_function.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_last_round.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_mixColumns.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_lib.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_ShiftRows.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_implementation.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_schedule.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_rounds.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/g_function.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_last_round.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_mixColumns.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_sbox.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_addition.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_3.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_2.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_key_addition.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_3.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_lib.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_rounds.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/aes_encryption_sbox.vhd D:/git_repos/aes_encryption_vhdl_implementation/source/mult_by_2.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top aes_encryption_implementation [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: aes_encryption_implementation
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 892.898 ; gain = 107.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_encryption_implementation' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_implementation.vhd:29]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_key_schedule' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_schedule.vhd:26]
INFO: [Synth 8-638] synthesizing module 'g_function' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/g_function.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_sbox' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_sbox.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_sbox' (1#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_sbox.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'g_function' (2#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/g_function.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_key_schedule' (3#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_schedule.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_key_addition' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_key_addition' (4#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_round' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_ShiftRows' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_ShiftRows.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_ShiftRows' (5#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_ShiftRows.vhd:28]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_mixColumns' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:25]
INFO: [Synth 8-3491] module 'mult_by_2' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_2.vhd:25' bound to instance 'mult_by_2_1' of component 'mult_by_2' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mult_by_2' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mult_by_2' (6#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_2.vhd:32]
INFO: [Synth 8-3491] module 'mult_by_3' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_3.vhd:17' bound to instance 'mult_by_3_1' of component 'mult_by_3' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:51]
INFO: [Synth 8-638] synthesizing module 'mult_by_3' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mult_by_3' (7#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_mixColumns' (8#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_round' (9#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_last_round' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_last_round.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_last_round' (10#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_last_round.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_implementation' (11#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_implementation.vhd:29]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[31]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[30]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[29]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[28]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[27]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[26]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[25]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[24]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[23]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[22]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[21]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[20]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[19]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[18]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[17]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[16]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[15]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[14]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[13]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[12]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[11]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[10]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[9]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[8]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[7]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[6]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[5]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 953.410 ; gain = 167.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 953.410 ; gain = 167.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 953.410 ; gain = 167.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/constrs_1/new/aes_encryption_implementation.xdc]
Finished Parsing XDC File [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/constrs_1/new/aes_encryption_implementation.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.902 ; gain = 541.059
28 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.902 ; gain = 541.059
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1339.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes_encryption_implementation' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_implementation.vhd:29]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_key_schedule' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_schedule.vhd:26]
INFO: [Synth 8-638] synthesizing module 'g_function' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/g_function.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_sbox' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_sbox.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_sbox' (1#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_sbox.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'g_function' (2#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/g_function.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_key_schedule' (3#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_schedule.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_key_addition' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_key_addition' (4#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_round' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_ShiftRows' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_ShiftRows.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_ShiftRows' (5#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_ShiftRows.vhd:28]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_mixColumns' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:25]
INFO: [Synth 8-3491] module 'mult_by_2' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_2.vhd:25' bound to instance 'mult_by_2_1' of component 'mult_by_2' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:46]
INFO: [Synth 8-638] synthesizing module 'mult_by_2' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'mult_by_2' (6#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_2.vhd:32]
INFO: [Synth 8-3491] module 'mult_by_3' declared at 'D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_3.vhd:17' bound to instance 'mult_by_3_1' of component 'mult_by_3' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:51]
INFO: [Synth 8-638] synthesizing module 'mult_by_3' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mult_by_3' (7#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/mult_by_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_mixColumns' (8#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_mixColumns.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_round' (9#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:26]
INFO: [Synth 8-638] synthesizing module 'aes_encryption_last_round' [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_last_round.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_last_round' (10#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_last_round.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'aes_encryption_implementation' (11#1) [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_implementation.vhd:29]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[31]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[30]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[29]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[28]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[27]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[26]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[25]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[24]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[23]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[22]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[21]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[20]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[19]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[18]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[17]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[16]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[15]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[14]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[13]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[12]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[11]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[10]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[9]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[8]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[7]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[6]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[5]
WARNING: [Synth 8-3331] design g_function has unconnected port i_rcon_sel[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.879 ; gain = 45.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.879 ; gain = 45.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.879 ; gain = 45.605
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/constrs_1/new/aes_encryption_implementation.xdc]
Finished Parsing XDC File [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/constrs_1/new/aes_encryption_implementation.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1384.879 ; gain = 45.605
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1384.879 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2029] formal clock has no actual or default value [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:56]
INFO: [Synth 8-994] clock is declared here [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_key_addition.vhd:20]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [D:/git_repos/aes_encryption_vhdl_implementation/vivado_project/aes_encryption_implementation/aes_encryption_implementation.srcs/sources_1/imports/source/aes_encryption_rounds.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.879 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
