Release 14.5 Map P.58f (nt64)
Xilinx Map Application Log File for Design 'photon'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx45-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o photon_map.ncd photon.ngd photon.pcf 
Target Device  : xc6slx45
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jun 05 14:30:37 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:24bcb9a1) REAL time: 24 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: logic_out<31>
   	 Comp: logic_out<30>
   	 Comp: logic_out<29>
   	 Comp: logic_out<28>
   	 Comp: logic_out<27>
   	 Comp: logic_out<26>
   	 Comp: logic_out<25>
   	 Comp: logic_out<24>
   	 Comp: logic_out<23>
   	 Comp: logic_out<22>
   	 Comp: logic_out<21>
   	 Comp: logic_out<20>
   	 Comp: logic_out<19>
   	 Comp: logic_out<18>

WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: logic_out<0>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<1>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<2>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<3>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<4>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<5>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<6>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<7>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<8>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<9>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<10>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<11>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<12>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<13>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<14>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<15>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<16>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<17>   IOSTANDARD = LVCMOS33
   	 Comp: logic_out<18>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<19>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<20>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<21>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<22>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<23>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<24>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<25>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<26>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<27>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<28>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<29>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<30>   IOSTANDARD = LVCMOS25
   	 Comp: logic_out<31>   IOSTANDARD = LVCMOS25


INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 88 are locked
   and 14 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:24bcb9a1) REAL time: 25 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:73862481) REAL time: 25 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
...
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3e15e1f8) REAL time: 54 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3e15e1f8) REAL time: 54 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3e15e1f8) REAL time: 54 secs 

Phase 7.3  Local Placement Optimization
...
Phase 7.3  Local Placement Optimization (Checksum:4ba58f75) REAL time: 55 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3ed2180d) REAL time: 56 secs 

Phase 9.8  Global Placement
.....................................
.................................................................................
................
..........
Phase 9.8  Global Placement (Checksum:91bfc4a9) REAL time: 1 mins 23 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:91bfc4a9) REAL time: 1 mins 23 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a35cd14a) REAL time: 1 mins 35 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a35cd14a) REAL time: 1 mins 35 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9b18ddd7) REAL time: 1 mins 35 secs 

Total REAL time to Placer completion: 1 mins 42 secs 
Total CPU  time to Placer completion: 1 mins 41 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[11]_AND_654_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   normal_pmt_count_trigger_inv is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[23]_AND_630_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[14]_AND_648_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[3]_AND_670_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[26]_AND_624_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[18]_AND_640_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[6]_AND_664_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[29]_AND_618_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[9]_AND_658_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[20]_AND_636_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[12]_AND_652_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[0]_AND_676_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[15]_AND_646_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[27]_AND_622_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[7]_AND_662_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[21]_AND_634_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[13]_AND_650_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[1]_AND_674_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[24]_AND_628_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[16]_AND_644_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[4]_AND_668_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[28]_AND_620_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[19]_AND_638_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[8]_AND_660_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[10]_AND_656_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[30]_AND_616_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[22]_AND_632_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[2]_AND_672_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[25]_AND_626_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[17]_AND_642_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   readout_should_count_pmt_readout_count[5]_AND_666_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD_O> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                 2,637 out of  54,576    4%
    Number used as Flip Flops:               2,604
    Number used as Latches:                     33
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,273 out of  27,288    8%
    Number used as logic:                    2,076 out of  27,288    7%
      Number using O6 output only:           1,201
      Number using O5 output only:             261
      Number using O5 and O6:                  614
      Number used as ROM:                        0
    Number used as Memory:                      46 out of   6,408    1%
      Number used as Dual Port RAM:             20
        Number using O6 output only:            12
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:           24
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    151
      Number with same-slice register load:    138
      Number with same-slice carry load:        13
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,127 out of   6,822   16%
  Number of MUXCYs used:                       660 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        3,186
    Number with an unused Flip Flop:           893 out of   3,186   28%
    Number with an unused LUT:                 913 out of   3,186   28%
    Number of fully used LUT-FF pairs:       1,380 out of   3,186   43%
    Number of unique control sets:             250
    Number of slice register sites lost
      to control set restrictions:           1,245 out of  54,576    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     316   32%
    Number of LOCed IOBs:                       88 out of     102   86%
    IOB Flip Flops:                             17

Specific Feature Utilization:
  Number of RAMB16BWERs:                        75 out of     116   64%
  Number of RAMB8BWERs:                          0 out of     232    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             2 out of      32    6%
    Number used as BUFIO2FBs:                    2
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        8
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of       8   25%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  17 out of     376    4%
    Number used as ILOGIC2s:                    17
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        16 out of     376    4%
    Number used as IODELAY2s:                   16
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   0 out of     376    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            2 out of      58    3%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       4    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.69

Peak Memory Usage:  533 MB
Total REAL time to MAP completion:  1 mins 47 secs 
Total CPU time to MAP completion:   1 mins 45 secs 

Mapping completed.
See MAP report file "photon_map.mrp" for details.
