Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Dec  8 01:56:23 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file {C:/Users/sweri/Desktop/HD/final/Final Project/projectRG/timing_report.txt}
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
SYNTH-9    Warning   Small multiplier                          7           
TIMING-16  Warning   Large setup violation                     296         
TIMING-18  Warning   Missing input or output delay             2           
XDCH-2     Warning   Same min and max delay values on IO port  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

PS2_CLK
PS2_DATA
arm_LED[0]
arm_LED[1]
arm_LED[2]
arm_LED[3]
arm_LED[4]
arm_LED[5]
arm_LED[6]
arm_LED[7]
hsync
vsync

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.671    -1546.292                    347                 4091        0.050        0.000                      0                 4091        4.500        0.000                       0                  1772  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_25MHz  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.301      -39.249                     11                  489        0.097        0.000                      0                  489        4.500        0.000                       0                   417  
  clk_25MHz         8.007        0.000                      0                 3155        0.050        0.000                      0                 3155       19.500        0.000                       0                  1355  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25MHz     sys_clk_pin        -5.987     -439.152                    154                  158        0.404        0.000                      0                  158  
sys_clk_pin   clk_25MHz         -13.671    -1067.892                    182                  510        0.263        0.000                      0                  510  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        clk_25MHz                6.247        0.000                      0                   12        1.199        0.000                      0                   12  
**async_default**  sys_clk_pin        sys_clk_pin              5.865        0.000                      0                    8        2.230        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_25MHz                   
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -4.301ns,  Total Violation      -39.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.301ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 4.109ns (57.785%)  route 3.002ns (42.215%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.633     5.154    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y14         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  Seven_Segment_0/display_num_reg[3]/Q
                         net (fo=7, routed)           1.200     6.810    Seven_Segment_0/display_num_reg_n_0_[3]
    SLICE_X65Y21                                                      r  Seven_Segment_0/display_OBUF[1]_inst_i_1/I0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  Seven_Segment_0/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.802     8.736    display_OBUF[1]
    W6                                                                r  display_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.265 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.265    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 -4.301    

Slack (VIOLATED) :        -4.035ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 4.091ns (59.707%)  route 2.761ns (40.293%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.627     5.148    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  Seven_Segment_0/display_num_reg[2]/Q
                         net (fo=7, routed)           0.957     6.561    Seven_Segment_0/display_num_reg_n_0_[2]
    SLICE_X65Y21                                                      r  Seven_Segment_0/display_OBUF[0]_inst_i_1/I1
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.685 r  Seven_Segment_0/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.489    display_OBUF[0]
    W7                                                                r  display_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.000 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.000    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 -4.035    

Slack (VIOLATED) :        -3.990ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 4.111ns (60.405%)  route 2.695ns (39.595%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.627     5.148    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  Seven_Segment_0/display_num_reg[2]/Q
                         net (fo=7, routed)           0.893     6.498    Seven_Segment_0/display_num_reg_n_0_[2]
    SLICE_X65Y14                                                      r  Seven_Segment_0/display_OBUF[6]_inst_i_1/I2
    SLICE_X65Y14         LUT4 (Prop_lut4_I2_O)        0.124     6.622 r  Seven_Segment_0/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.802     8.423    display_OBUF[6]
    U7                                                                r  display_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.955 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.955    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                 -3.990    

Slack (VIOLATED) :        -3.939ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 4.115ns (60.971%)  route 2.634ns (39.029%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.633     5.154    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y14         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  Seven_Segment_0/display_num_reg[3]/Q
                         net (fo=7, routed)           0.962     6.572    Seven_Segment_0/display_num_reg_n_0_[3]
    SLICE_X65Y21                                                      r  Seven_Segment_0/display_OBUF[2]_inst_i_1/I0
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.696 r  Seven_Segment_0/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     8.368    display_OBUF[2]
    U8                                                                r  display_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535    11.904 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.904    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                 -3.939    

Slack (VIOLATED) :        -3.779ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 4.100ns (62.160%)  route 2.496ns (37.840%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.627     5.148    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  Seven_Segment_0/display_num_reg[2]/Q
                         net (fo=7, routed)           0.828     6.433    Seven_Segment_0/display_num_reg_n_0_[2]
    SLICE_X65Y17                                                      r  Seven_Segment_0/display_OBUF[4]_inst_i_1/I2
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     6.557 r  Seven_Segment_0/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.224    display_OBUF[4]
    U5                                                                r  display_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.744 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.744    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -11.744    
  -------------------------------------------------------------------
                         slack                                 -3.779    

Slack (VIOLATED) :        -3.758ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 4.084ns (62.128%)  route 2.490ns (37.872%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.627     5.148    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  Seven_Segment_0/display_num_reg[2]/Q
                         net (fo=7, routed)           0.829     6.434    Seven_Segment_0/display_num_reg_n_0_[2]
    SLICE_X65Y17                                                      r  Seven_Segment_0/display_OBUF[5]_inst_i_1/I1
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.558 r  Seven_Segment_0/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661     8.218    display_OBUF[5]
    V5                                                                r  display_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.722 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.722    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 -3.758    

Slack (VIOLATED) :        -3.648ns  (required time - arrival time)
  Source:                 Seven_Segment_0/display_num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 4.116ns (63.663%)  route 2.349ns (36.337%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.627     5.148    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  Seven_Segment_0/display_num_reg[2]/Q
                         net (fo=7, routed)           0.824     6.428    Seven_Segment_0/display_num_reg_n_0_[2]
    SLICE_X65Y21                                                      r  Seven_Segment_0/display_OBUF[3]_inst_i_1/I1
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124     6.552 r  Seven_Segment_0/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     8.077    display_OBUF[3]
    V8                                                                r  display_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.613 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.613    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                 -3.648    

Slack (VIOLATED) :        -2.961ns  (required time - arrival time)
  Source:                 Seven_Segment_0/digit_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 3.979ns (68.764%)  route 1.807ns (31.236%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.618     5.139    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y25         FDPE                                         r  Seven_Segment_0/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDPE (Prop_fdpe_C_Q)         0.456     5.595 r  Seven_Segment_0/digit_reg[2]/Q
                         net (fo=1, routed)           1.807     7.403    digit_OBUF[2]
    V4                                                                r  digit_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523    10.926 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.926    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 -2.961    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 Seven_Segment_0/digit_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 3.959ns (68.656%)  route 1.807ns (31.344%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.625     5.146    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y29         FDPE                                         r  Seven_Segment_0/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  Seven_Segment_0/digit_reg[0]/Q
                         net (fo=1, routed)           1.807     7.410    digit_OBUF[0]
    U2                                                                r  digit_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.913 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.913    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 Seven_Segment_0/digit_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 4.093ns (70.993%)  route 1.672ns (29.007%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.625     5.146    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y29         FDPE                                         r  Seven_Segment_0/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     5.565 r  Seven_Segment_0/digit_reg[1]/Q
                         net (fo=1, routed)           1.672     7.238    digit_OBUF[1]
    U4                                                                r  digit_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.674    10.912 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.912    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 -2.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 PS2_CLK
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.378ns (40.074%)  route 2.061ns (59.926%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C17                                               0.000     2.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     2.000    PS2_CLK_IOBUF_inst/IO
    C17                                                               r  PS2_CLK_IOBUF_inst/IBUF/I
    C17                  IBUF (Prop_ibuf_I_O)         1.378     3.378 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.061     5.439    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X10Y85         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.552     5.073    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter_reg/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.108    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.234     5.342    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -5.342    
                         arrival time                           5.439    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.876%)  route 0.069ns (27.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.561     1.444    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X45Y12         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]/Q
                         net (fo=4, routed)           0.069     1.654    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg_n_0_[4]
    SLICE_X44Y12                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[5]_i_2/I4
    SLICE_X44Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.699 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.699    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[5]_i_2_n_0
    SLICE_X44Y12         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.830     1.957    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X44Y12         FDRE (Hold_fdre_C_D)         0.092     1.549    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.086     1.669    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done
    SLICE_X41Y15                                                      f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/I1
    SLICE_X41Y15         LUT4 (Prop_lut4_I1_O)        0.048     1.717 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.717    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[9]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.827     1.954    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.107     1.562    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done_reg/Q
                         net (fo=2, routed)           0.086     1.669    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_done
    SLICE_X41Y15                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/I2
    SLICE_X41Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.714 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.714    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state[10]_i_1__0_n_0
    SLICE_X41Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.827     1.954    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X41Y15         FDRE (Hold_fdre_C_D)         0.091     1.546    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 PS2_CLK
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.478ns (40.980%)  route 2.129ns (59.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            2.000ns
  Clock Path Skew:        5.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C17                                               0.000     2.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     2.000    PS2_CLK_IOBUF_inst/IO
    C17                                                               r  PS2_CLK_IOBUF_inst/IBUF/I
    C17                  IBUF (Prop_ibuf_I_O)         1.378     3.378 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.129     5.507    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X10Y85                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/I0
    SLICE_X10Y85         LUT4 (Prop_lut4_I0_O)        0.100     5.607 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     5.607    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.552     5.073    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.000     5.073    
                         clock uncertainty            0.035     5.108    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.330     5.438    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.607    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.561     1.444    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X47Y12         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[8]/Q
                         net (fo=5, routed)           0.120     1.706    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg_n_0_[8]
    SLICE_X46Y12                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[9]_i_1/I0
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[9]_i_1_n_0
    SLICE_X46Y12         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.830     1.957    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X46Y12         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[9]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X46Y12         FDSE (Hold_fdse_C_D)         0.120     1.577    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X39Y15         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDSE (Prop_fdse_C_Q)         0.141     1.583 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[1]/Q
                         net (fo=6, routed)           0.124     1.707    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[1]
    SLICE_X38Y15                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1/I1
    SLICE_X38Y15         LUT5 (Prop_lut5_I1_O)        0.045     1.752 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.752    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[3]_i_1_n_0
    SLICE_X38Y15         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.826     1.953    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y15         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X38Y15         FDSE (Hold_fdse_C_D)         0.121     1.576    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X46Y16         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.093     1.699    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[4]
    SLICE_X47Y16                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_i_1/I0
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.048     1.747 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_i_1/O
                         net (fo=1, routed)           0.000     1.747    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.827     1.954    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X47Y16         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.107     1.562    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.561     1.444    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X44Y12         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.110     1.695    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg_n_0_[1]
    SLICE_X45Y12                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[4]_i_1/I1
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.740    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count[4]_i_1_n_0
    SLICE_X45Y12         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.830     1.957    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X45Y12         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X45Y12         FDSE (Hold_fdse_C_D)         0.092     1.549    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_20us_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.066%)  route 0.104ns (32.934%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.559     1.442    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X38Y15         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDSE (Prop_fdse_C_Q)         0.164     1.606 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.104     1.710    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[0]
    SLICE_X39Y15                                                      r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[2]_i_1/I0
    SLICE_X39Y15         LUT4 (Prop_lut4_I0_O)        0.048     1.758 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.758    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count[2]_i_1_n_0
    SLICE_X39Y15         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.826     1.953    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X39Y15         FDSE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X39Y15         FDSE (Hold_fdse_C_D)         0.107     1.562    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/delay_63clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   Clk_Div_4/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   Clk_Div_4/num_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y23   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   Clk_Div_4/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y24   Mouse_Ctrl_0/MC1/FSM_onehot_state_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz
  To Clock:  clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        8.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/counter1_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.408ns  (logic 3.147ns (27.585%)  route 8.261ns (72.415%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.021    36.585    Game_Engine_0/next_counter11
    SLICE_X59Y50                                                      r  Game_Engine_0/counter1[5]_i_6/I4
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.373    36.958 r  Game_Engine_0/counter1[5]_i_6/O
                         net (fo=1, routed)           0.857    37.814    Game_Engine_0/counter1[5]_i_6_n_0
    SLICE_X58Y50                                                      r  Game_Engine_0/counter1[5]_i_2/I4
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124    37.938 r  Game_Engine_0/counter1[5]_i_2/O
                         net (fo=7, routed)           0.792    38.731    Game_Engine_0/counter1[5]_i_2_n_0
    SLICE_X63Y49                                                      r  Game_Engine_0/counter1[5]_i_1/I5
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.124    38.855 r  Game_Engine_0/counter1[5]_i_1/O
                         net (fo=6, routed)           0.841    39.695    Game_Engine_0/counter1[5]_i_1_n_0
    SLICE_X63Y50         FDSE                                         r  Game_Engine_0/counter1_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X63Y50         FDSE                                         r  Game_Engine_0/counter1_reg[4]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X63Y50         FDSE (Setup_fdse_C_S)       -0.429    47.702    Game_Engine_0/counter1_reg[4]
  -------------------------------------------------------------------
                         required time                         47.702    
                         arrival time                         -39.695    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.007ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/counter1_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.408ns  (logic 3.147ns (27.585%)  route 8.261ns (72.415%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.021    36.585    Game_Engine_0/next_counter11
    SLICE_X59Y50                                                      r  Game_Engine_0/counter1[5]_i_6/I4
    SLICE_X59Y50         LUT6 (Prop_lut6_I4_O)        0.373    36.958 r  Game_Engine_0/counter1[5]_i_6/O
                         net (fo=1, routed)           0.857    37.814    Game_Engine_0/counter1[5]_i_6_n_0
    SLICE_X58Y50                                                      r  Game_Engine_0/counter1[5]_i_2/I4
    SLICE_X58Y50         LUT6 (Prop_lut6_I4_O)        0.124    37.938 r  Game_Engine_0/counter1[5]_i_2/O
                         net (fo=7, routed)           0.792    38.731    Game_Engine_0/counter1[5]_i_2_n_0
    SLICE_X63Y49                                                      r  Game_Engine_0/counter1[5]_i_1/I5
    SLICE_X63Y49         LUT6 (Prop_lut6_I5_O)        0.124    38.855 r  Game_Engine_0/counter1[5]_i_1/O
                         net (fo=6, routed)           0.841    39.695    Game_Engine_0/counter1[5]_i_1_n_0
    SLICE_X63Y50         FDSE                                         r  Game_Engine_0/counter1_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X63Y50         FDSE                                         r  Game_Engine_0/counter1_reg[5]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X63Y50         FDSE (Setup_fdse_C_S)       -0.429    47.702    Game_Engine_0/counter1_reg[5]
  -------------------------------------------------------------------
                         required time                         47.702    
                         arrival time                         -39.695    
  -------------------------------------------------------------------
                         slack                                  8.007    

Slack (MET) :             8.150ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[7][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.771ns  (logic 3.499ns (29.726%)  route 8.272ns (70.274%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           1.015    38.822    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X63Y53                                                      r  Game_Engine_0/Army_Instance[7][18]_i_2/I4
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.124    38.946 r  Game_Engine_0/Army_Instance[7][18]_i_2/O
                         net (fo=3, routed)           0.988    39.934    Game_Engine_0/Army_Instance[7][18]_i_2_n_0
    SLICE_X64Y50                                                      r  Game_Engine_0/Army_Instance[7][16]_i_1/I3
    SLICE_X64Y50         LUT5 (Prop_lut5_I3_O)        0.124    40.058 r  Game_Engine_0/Army_Instance[7][16]_i_1/O
                         net (fo=1, routed)           0.000    40.058    Game_Engine_0/Army_Instance[7][16]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  Game_Engine_0/Army_Instance_reg[7][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X64Y50         FDRE                                         r  Game_Engine_0/Army_Instance_reg[7][16]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.077    48.208    Game_Engine_0/Army_Instance_reg[7][16]
  -------------------------------------------------------------------
                         required time                         48.208    
                         arrival time                         -40.058    
  -------------------------------------------------------------------
                         slack                                  8.150    

Slack (MET) :             8.164ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[7][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.761ns  (logic 3.499ns (29.752%)  route 8.262ns (70.248%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           1.015    38.822    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X63Y53                                                      r  Game_Engine_0/Army_Instance[7][18]_i_2/I4
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.124    38.946 r  Game_Engine_0/Army_Instance[7][18]_i_2/O
                         net (fo=3, routed)           0.978    39.924    Game_Engine_0/Army_Instance[7][18]_i_2_n_0
    SLICE_X64Y50                                                      r  Game_Engine_0/Army_Instance[7][18]_i_1/I4
    SLICE_X64Y50         LUT6 (Prop_lut6_I4_O)        0.124    40.048 r  Game_Engine_0/Army_Instance[7][18]_i_1/O
                         net (fo=1, routed)           0.000    40.048    Game_Engine_0/Army_Instance[7][18]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  Game_Engine_0/Army_Instance_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X64Y50         FDRE                                         r  Game_Engine_0/Army_Instance_reg[7][18]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)        0.081    48.212    Game_Engine_0/Army_Instance_reg[7][18]
  -------------------------------------------------------------------
                         required time                         48.212    
                         arrival time                         -40.048    
  -------------------------------------------------------------------
                         slack                                  8.164    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.599ns  (logic 3.499ns (30.167%)  route 8.100ns (69.833%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           1.010    38.817    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X63Y53                                                      r  Game_Engine_0/Army_Instance[4][18]_i_2/I4
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.124    38.941 r  Game_Engine_0/Army_Instance[4][18]_i_2/O
                         net (fo=3, routed)           0.821    39.762    Game_Engine_0/Army_Instance[4][18]_i_2_n_0
    SLICE_X63Y52                                                      r  Game_Engine_0/Army_Instance[4][17]_i_1/I4
    SLICE_X63Y52         LUT6 (Prop_lut6_I4_O)        0.124    39.886 r  Game_Engine_0/Army_Instance[4][17]_i_1/O
                         net (fo=1, routed)           0.000    39.886    Game_Engine_0/Army_Instance[4][17]_i_1_n_0
    SLICE_X63Y52         FDRE                                         r  Game_Engine_0/Army_Instance_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X63Y52         FDRE                                         r  Game_Engine_0/Army_Instance_reg[4][17]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)        0.032    48.163    Game_Engine_0/Army_Instance_reg[4][17]
  -------------------------------------------------------------------
                         required time                         48.163    
                         arrival time                         -39.886    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.311ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[4][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.564ns  (logic 3.499ns (30.258%)  route 8.065ns (69.742%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           1.010    38.817    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X63Y53                                                      r  Game_Engine_0/Army_Instance[4][18]_i_2/I4
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.124    38.941 r  Game_Engine_0/Army_Instance[4][18]_i_2/O
                         net (fo=3, routed)           0.786    39.727    Game_Engine_0/Army_Instance[4][18]_i_2_n_0
    SLICE_X65Y51                                                      r  Game_Engine_0/Army_Instance[4][16]_i_1/I3
    SLICE_X65Y51         LUT5 (Prop_lut5_I3_O)        0.124    39.851 r  Game_Engine_0/Army_Instance[4][16]_i_1/O
                         net (fo=1, routed)           0.000    39.851    Game_Engine_0/Army_Instance[4][16]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[4][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X65Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[4][16]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.031    48.162    Game_Engine_0/Army_Instance_reg[4][16]
  -------------------------------------------------------------------
                         required time                         48.162    
                         arrival time                         -39.851    
  -------------------------------------------------------------------
                         slack                                  8.311    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.427ns  (logic 3.499ns (30.620%)  route 7.928ns (69.380%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           0.324    38.131    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X61Y51                                                      r  Game_Engine_0/Army_Instance[3][18]_i_2/I4
    SLICE_X61Y51         LUT5 (Prop_lut5_I4_O)        0.124    38.255 r  Game_Engine_0/Army_Instance[3][18]_i_2/O
                         net (fo=3, routed)           0.956    39.211    Game_Engine_0/Army_Instance[3][18]_i_2_n_0
    SLICE_X64Y51                                                      r  Game_Engine_0/Army_Instance[3][16]_i_1/I3
    SLICE_X64Y51         LUT5 (Prop_lut5_I3_O)        0.124    39.335 r  Game_Engine_0/Army_Instance[3][16]_i_1/O
                         net (fo=1, routed)           0.379    39.714    Game_Engine_0/Army_Instance[3][16]_i_1_n_0
    SLICE_X64Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X64Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[3][16]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X64Y51         FDRE (Setup_fdre_C_D)       -0.045    48.086    Game_Engine_0/Army_Instance_reg[3][16]
  -------------------------------------------------------------------
                         required time                         48.086    
                         arrival time                         -39.714    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[5][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.440ns  (logic 3.499ns (30.586%)  route 7.941ns (69.414%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           0.849    38.656    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X62Y51                                                      r  Game_Engine_0/Army_Instance[5][18]_i_2/I4
    SLICE_X62Y51         LUT5 (Prop_lut5_I4_O)        0.124    38.780 r  Game_Engine_0/Army_Instance[5][18]_i_2/O
                         net (fo=3, routed)           0.823    39.603    Game_Engine_0/Army_Instance[5][18]_i_2_n_0
    SLICE_X62Y50                                                      r  Game_Engine_0/Army_Instance[5][18]_i_1/I4
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.124    39.727 r  Game_Engine_0/Army_Instance[5][18]_i_1/O
                         net (fo=1, routed)           0.000    39.727    Game_Engine_0/Army_Instance[5][18]_i_1_n_0
    SLICE_X62Y50         FDRE                                         r  Game_Engine_0/Army_Instance_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X62Y50         FDRE                                         r  Game_Engine_0/Army_Instance_reg[5][18]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X62Y50         FDRE (Setup_fdre_C_D)        0.032    48.163    Game_Engine_0/Army_Instance_reg[5][18]
  -------------------------------------------------------------------
                         required time                         48.163    
                         arrival time                         -39.727    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.454ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.419ns  (logic 3.499ns (30.642%)  route 7.920ns (69.358%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           0.686    38.493    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X61Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_4/I4
    SLICE_X61Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.617 r  Game_Engine_0/Army_Instance[0][18]_i_4/O
                         net (fo=3, routed)           0.965    39.582    Game_Engine_0/Army_Instance[0][18]_i_4_n_0
    SLICE_X62Y51                                                      r  Game_Engine_0/Army_Instance[0][18]_i_1/I4
    SLICE_X62Y51         LUT6 (Prop_lut6_I4_O)        0.124    39.706 r  Game_Engine_0/Army_Instance[0][18]_i_1/O
                         net (fo=1, routed)           0.000    39.706    Game_Engine_0/Army_Instance[0][18]_i_1_n_0
    SLICE_X62Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X62Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[0][18]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X62Y51         FDRE (Setup_fdre_C_D)        0.029    48.160    Game_Engine_0/Army_Instance_reg[0][18]
  -------------------------------------------------------------------
                         required time                         48.160    
                         arrival time                         -39.706    
  -------------------------------------------------------------------
                         slack                                  8.454    

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 Game_Engine_0/army_type_addr_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Game_Engine_0/Army_Instance_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_25MHz rise@40.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        11.398ns  (logic 3.499ns (30.698%)  route 7.899ns (69.302%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.644ns = ( 47.644 - 40.000 ) 
    Source Clock Delay      (SCD):    8.287ns = ( 28.287 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    23.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564    25.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419    25.504 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881    26.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     f  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271    26.657 f  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630    28.287    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y34         FDRE                                         r  Game_Engine_0/army_type_addr_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.524    28.811 r  Game_Engine_0/army_type_addr_reg[1]/Q
                         net (fo=83, routed)          3.330    32.141    Game_Engine_0/army_type_addr[1]
    SLICE_X53Y51                                                      r  Game_Engine_0/counter1[5]_i_65/I3
    SLICE_X53Y51         LUT5 (Prop_lut5_I3_O)        0.150    32.291 r  Game_Engine_0/counter1[5]_i_65/O
                         net (fo=1, routed)           0.572    32.863    Game_Engine_0/counter1[5]_i_65_n_0
    SLICE_X52Y51                                                      r  Game_Engine_0/counter1_reg[5]_i_42/DI[1]
    SLICE_X52Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.585 r  Game_Engine_0/counter1_reg[5]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.585    Game_Engine_0/counter1_reg[5]_i_42_n_0
    SLICE_X52Y52                                                      r  Game_Engine_0/counter1_reg[5]_i_40/CI
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.702 r  Game_Engine_0/counter1_reg[5]_i_40/CO[3]
                         net (fo=1, routed)           0.000    33.702    Game_Engine_0/counter1_reg[5]_i_40_n_0
    SLICE_X52Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_30/CI
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.025 r  Game_Engine_0/counter1_reg[5]_i_30/O[1]
                         net (fo=2, routed)           0.849    34.874    Game_Engine_0/next_counter12[9]
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1[5]_i_17/I1
    SLICE_X53Y53         LUT4 (Prop_lut4_I1_O)        0.334    35.208 r  Game_Engine_0/counter1[5]_i_17/O
                         net (fo=1, routed)           0.000    35.208    Game_Engine_0/counter1[5]_i_17_n_0
    SLICE_X53Y53                                                      r  Game_Engine_0/counter1_reg[5]_i_14/DI[0]
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    35.564 r  Game_Engine_0/counter1_reg[5]_i_14/CO[0]
                         net (fo=4, routed)           1.085    36.649    Game_Engine_0/next_counter11
    SLICE_X59Y52                                                      r  Game_Engine_0/Army_Instance[0][18]_i_10/I1
    SLICE_X59Y52         LUT2 (Prop_lut2_I1_O)        0.399    37.048 f  Game_Engine_0/Army_Instance[0][18]_i_10/O
                         net (fo=1, routed)           0.433    37.481    Game_Engine_0/Army_Instance[0][18]_i_10_n_0
    SLICE_X59Y52                                                      f  Game_Engine_0/Army_Instance[0][18]_i_9/I2
    SLICE_X59Y52         LUT6 (Prop_lut6_I2_O)        0.326    37.807 r  Game_Engine_0/Army_Instance[0][18]_i_9/O
                         net (fo=8, routed)           0.842    38.649    Game_Engine_0/Army_Instance[0][18]_i_9_n_0
    SLICE_X62Y52                                                      r  Game_Engine_0/Army_Instance[1][18]_i_2/I4
    SLICE_X62Y52         LUT5 (Prop_lut5_I4_O)        0.124    38.773 r  Game_Engine_0/Army_Instance[1][18]_i_2/O
                         net (fo=3, routed)           0.788    39.561    Game_Engine_0/Army_Instance[1][18]_i_2_n_0
    SLICE_X65Y51                                                      r  Game_Engine_0/Army_Instance[1][16]_i_1/I3
    SLICE_X65Y51         LUT5 (Prop_lut5_I3_O)        0.124    39.685 r  Game_Engine_0/Army_Instance[1][16]_i_1/O
                         net (fo=1, routed)           0.000    39.685    Game_Engine_0/Army_Instance[1][16]_i_1_n_0
    SLICE_X65Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.510    47.644    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X65Y51         FDRE                                         r  Game_Engine_0/Army_Instance_reg[1][16]/C
                         clock pessimism              0.522    48.166    
                         clock uncertainty           -0.035    48.131    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)        0.029    48.160    Game_Engine_0/Army_Instance_reg[1][16]
  -------------------------------------------------------------------
                         required time                         48.160    
                         arrival time                         -39.685    
  -------------------------------------------------------------------
                         slack                                  8.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Render_0/Render_Start/FPCAT_pp01_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Start/FPCAT_pp11_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.740%)  route 0.220ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.560     2.552    Render_0/Render_Start/clk_25MHz_BUFG
    SLICE_X30Y59         FDRE                                         r  Render_0/Render_Start/FPCAT_pp01_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     2.716 r  Render_0/Render_Start/FPCAT_pp01_reg[9]/Q
                         net (fo=1, routed)           0.220     2.936    Render_0/Render_Start/FPCAT_pp01[9]
    SLICE_X36Y59         FDRE                                         r  Render_0/Render_Start/FPCAT_pp11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.828     3.423    Render_0/Render_Start/clk_25MHz_BUFG
    SLICE_X36Y59         FDRE                                         r  Render_0/Render_Start/FPCAT_pp11_reg[9]/C
                         clock pessimism             -0.607     2.816    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.070     2.886    Render_0/Render_Start/FPCAT_pp11_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Render_0/Render_Menu/LEVEL_2_pp2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.569     2.561    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X57Y2          FDRE                                         r  Render_0/Render_Menu/LEVEL_2_pp2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     2.702 r  Render_0/Render_Menu/LEVEL_2_pp2_reg[9]/Q
                         net (fo=1, routed)           0.149     2.851    Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.879     3.474    Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y1          RAMB18E1                                     r  Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.855     2.618    
    RAMB18_X2Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.801    Render_0/Render_Menu/mem_LEVEL_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_pp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.566     2.558    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X9Y3           FDRE                                         r  Render_0/Render_Play/frame_CY_pp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     2.699 r  Render_0/Render_Play/frame_CY_pp2_reg[6]/Q
                         net (fo=2, routed)           0.157     2.856    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.879     3.474    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.856     2.617    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.800    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_pp2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.992%)  route 0.159ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.566     2.558    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X9Y3           FDRE                                         r  Render_0/Render_Play/frame_CY_pp2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     2.699 r  Render_0/Render_Play/frame_CY_pp2_reg[4]/Q
                         net (fo=2, routed)           0.159     2.858    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.879     3.474    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.856     2.617    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.800    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_pp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.114%)  route 0.158ns (52.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.558ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.566     2.558    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X9Y3           FDRE                                         r  Render_0/Render_Play/frame_CY_pp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     2.699 r  Render_0/Render_Play/frame_CY_pp2_reg[6]/Q
                         net (fo=2, routed)           0.158     2.857    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.878     3.473    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.856     2.616    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.799    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Render_0/Render_Menu/num_menu_pp01_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp11_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.252ns (53.481%)  route 0.219ns (46.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.553     2.545    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X39Y22         FDRE                                         r  Render_0/Render_Menu/num_menu_pp01_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     2.686 r  Render_0/Render_Menu/num_menu_pp01_reg[9]/Q
                         net (fo=1, routed)           0.219     2.905    Render_0/Render_Menu/num_menu_pp01[9]
    SLICE_X34Y22                                                      r  Render_0/Render_Menu/num_menu_pp11_reg[10]_i_1/S[1]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     3.016 r  Render_0/Render_Menu/num_menu_pp11_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.016    Render_0/Render_Menu/num_menu_pp110_in[9]
    SLICE_X34Y22         FDRE                                         r  Render_0/Render_Menu/num_menu_pp11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.818     3.412    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X34Y22         FDRE                                         r  Render_0/Render_Menu/num_menu_pp11_reg[9]/C
                         clock pessimism             -0.607     2.805    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.134     2.939    Render_0/Render_Menu/num_menu_pp11_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_pp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567     2.559    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X8Y2           FDRE                                         r  Render_0/Render_Play/frame_CY_pp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     2.723 r  Render_0/Render_Play/frame_CY_pp2_reg[0]/Q
                         net (fo=2, routed)           0.156     2.879    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.879     3.474    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.856     2.617    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.800    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_pp2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567     2.559    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X8Y2           FDRE                                         r  Render_0/Render_Play/frame_CY_pp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     2.723 r  Render_0/Render_Play/frame_CY_pp2_reg[1]/Q
                         net (fo=2, routed)           0.156     2.879    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.879     3.474    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.856     2.617    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.800    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_CY_pp2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567     2.559    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X8Y2           FDRE                                         r  Render_0/Render_Play/frame_CY_pp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     2.723 r  Render_0/Render_Play/frame_CY_pp2_reg[1]/Q
                         net (fo=2, routed)           0.156     2.879    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.878     3.473    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.856     2.616    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.799    Render_0/Render_Play/mem_Frame_CY_Cat/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Render_0/Render_Play/frame_bomb_pp00_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Render_0/Render_Play/frame_bomb_pp10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.548%)  route 0.267ns (65.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.563     2.555    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X36Y6          FDRE                                         r  Render_0/Render_Play/frame_bomb_pp00_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     2.696 r  Render_0/Render_Play/frame_bomb_pp00_reg[1]/Q
                         net (fo=6, routed)           0.267     2.963    Render_0/Render_Play/frame_bomb_pp00[1]
    SLICE_X35Y7          FDRE                                         r  Render_0/Render_Play/frame_bomb_pp10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.830     3.424    Render_0/Render_Play/clk_25MHz_BUFG
    SLICE_X35Y7          FDRE                                         r  Render_0/Render_Play/frame_bomb_pp10_reg[1]/C
                         clock pessimism             -0.607     2.817    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.066     2.883    Render_0/Render_Play/frame_bomb_pp10_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Clk_Div_4/num_reg[1]/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y0    Render_0/Render_Menu/LEVEL_1_pp10_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y2    Render_0/Render_Menu/LEVEL_2_pp10_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y1    Render_0/Render_Menu/LEVEL_3_pp10_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y3    Render_0/Render_Play/btn_fire_pp10_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         40.000      36.116     DSP48_X1Y5    Render_0/Render_Start/GAME_START_pp10_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y4   Game_Engine_0/mem_EQ1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y4   Game_Engine_0/mem_EQ1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y5   Game_Engine_0/mem_EQ2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y5   Game_Engine_0/mem_EQ2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y3   Game_Engine_0/mem_EQ3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y37  FSM_sequential_scene_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y37  FSM_sequential_scene_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y37  FSM_sequential_scene_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y37  FSM_sequential_scene_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y39  FSM_sequential_scene_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y45  Clk_Divisor_6_0/num_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz
  To Clock:  sys_clk_pin

Setup :          154  Failing Endpoints,  Worst Slack       -5.987ns,  Total Violation     -439.152ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.987ns  (required time - arrival time)
  Source:                 Render_0/vgaGreen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 3.985ns (70.425%)  route 1.674ns (29.575%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.636     8.293    Render_0/clk_25MHz_BUFG
    SLICE_X0Y39          FDRE                                         r  Render_0/vgaGreen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     8.749 r  Render_0/vgaGreen_reg[2]/Q
                         net (fo=1, routed)           1.674    10.422    vgaGreen_OBUF[2]
    G17                                                               r  vgaGreen_OBUF[2]_inst/I
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.952 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.952    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.952    
  -------------------------------------------------------------------
                         slack                                 -5.987    

Slack (VIOLATED) :        -5.962ns  (required time - arrival time)
  Source:                 Render_0/vgaGreen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 3.961ns (70.320%)  route 1.672ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.636     8.293    Render_0/clk_25MHz_BUFG
    SLICE_X0Y39          FDRE                                         r  Render_0/vgaGreen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     8.749 r  Render_0/vgaGreen_reg[1]/Q
                         net (fo=1, routed)           1.672    10.421    vgaGreen_OBUF[1]
    H17                                                               r  vgaGreen_OBUF[1]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.926 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.926    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                 -5.962    

Slack (VIOLATED) :        -5.851ns  (required time - arrival time)
  Source:                 Render_0/vgaGreen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 3.986ns (72.224%)  route 1.533ns (27.776%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.639     8.296    Render_0/clk_25MHz_BUFG
    SLICE_X0Y49          FDRE                                         r  Render_0/vgaGreen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.456     8.752 r  Render_0/vgaGreen_reg[3]/Q
                         net (fo=1, routed)           1.533    10.285    vgaGreen_OBUF[3]
    D17                                                               r  vgaGreen_OBUF[3]_inst/I
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.815 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.815    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                 -5.851    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 Render_0/vgaRed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 3.980ns (72.190%)  route 1.533ns (27.810%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.294ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.637     8.294    Render_0/clk_25MHz_BUFG
    SLICE_X0Y41          FDRE                                         r  Render_0/vgaRed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     8.750 r  Render_0/vgaRed_reg[0]/Q
                         net (fo=1, routed)           1.533    10.283    vgaRed_OBUF[0]
    G19                                                               r  vgaRed_OBUF[0]_inst/I
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.807 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.807    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 Render_0/vgaRed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 3.980ns (72.191%)  route 1.533ns (27.809%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.634     8.291    Render_0/clk_25MHz_BUFG
    SLICE_X0Y37          FDRE                                         r  Render_0/vgaRed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     8.747 r  Render_0/vgaRed_reg[2]/Q
                         net (fo=1, routed)           1.533    10.280    vgaRed_OBUF[2]
    J19                                                               r  vgaRed_OBUF[2]_inst/I
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.804 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.804    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 Render_0/vgaBlue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 3.981ns (72.195%)  route 1.533ns (27.805%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.633     8.290    Render_0/clk_25MHz_BUFG
    SLICE_X0Y35          FDRE                                         r  Render_0/vgaBlue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.456     8.746 r  Render_0/vgaBlue_reg[3]/Q
                         net (fo=1, routed)           1.533    10.279    vgaBlue_OBUF[3]
    J18                                                               r  vgaBlue_OBUF[3]_inst/I
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.804 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.804    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.834ns  (required time - arrival time)
  Source:                 Render_0/vgaRed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 3.975ns (72.215%)  route 1.530ns (27.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.294ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.637     8.294    Render_0/clk_25MHz_BUFG
    SLICE_X1Y42          FDRE                                         r  Render_0/vgaRed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.456     8.750 r  Render_0/vgaRed_reg[1]/Q
                         net (fo=1, routed)           1.530    10.279    vgaRed_OBUF[1]
    H19                                                               r  vgaRed_OBUF[1]_inst/I
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.799 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.799    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.799    
  -------------------------------------------------------------------
                         slack                                 -5.834    

Slack (VIOLATED) :        -5.832ns  (required time - arrival time)
  Source:                 Render_0/vgaGreen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 3.977ns (72.223%)  route 1.530ns (27.777%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.290ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.633     8.290    Render_0/clk_25MHz_BUFG
    SLICE_X1Y36          FDRE                                         r  Render_0/vgaGreen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     8.746 r  Render_0/vgaGreen_reg[0]/Q
                         net (fo=1, routed)           1.530    10.275    vgaGreen_OBUF[0]
    J17                                                               r  vgaGreen_OBUF[0]_inst/I
    J17                  OBUF (Prop_obuf_I_O)         3.521    13.796 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.796    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                 -5.832    

Slack (VIOLATED) :        -5.827ns  (required time - arrival time)
  Source:                 Render_0/vgaBlue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 3.975ns (72.212%)  route 1.530ns (27.788%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.630     8.287    Render_0/clk_25MHz_BUFG
    SLICE_X1Y33          FDRE                                         r  Render_0/vgaBlue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.456     8.743 r  Render_0/vgaBlue_reg[2]/Q
                         net (fo=1, routed)           1.530    10.272    vgaBlue_OBUF[2]
    K18                                                               r  vgaBlue_OBUF[2]_inst/I
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.791 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.791    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.791    
  -------------------------------------------------------------------
                         slack                                 -5.827    

Slack (VIOLATED) :        -5.812ns  (required time - arrival time)
  Source:                 Render_0/vgaBlue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        5.489ns  (logic 3.959ns (72.134%)  route 1.530ns (27.866%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -8.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    8.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.631     8.288    Render_0/clk_25MHz_BUFG
    SLICE_X1Y34          FDRE                                         r  Render_0/vgaBlue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     8.744 r  Render_0/vgaBlue_reg[1]/Q
                         net (fo=1, routed)           1.530    10.273    vgaBlue_OBUF[1]
    L18                                                               r  vgaBlue_OBUF[1]_inst/I
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.777 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.777    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -2.000     7.965    
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                 -5.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 Clk_Div_4/num_reg[1]/Q
                            (clock source 'clk_25MHz'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Clk_Div_4/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@20.000ns - clk_25MHz fall@20.000ns)
  Data Path Delay:        0.652ns  (logic 0.098ns (15.026%)  route 0.554ns (84.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 21.958 - 20.000 ) 
    Source Clock Delay      (SCD):    1.573ns = ( 21.573 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz fall edge)
                                                     20.000    20.000 f  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    20.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    20.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    20.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    21.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    21.573 f  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.554    22.127    Clk_Div_4/Q[0]
    SLICE_X35Y46                                                      f  Clk_Div_4/num[1]_i_1/I1
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.098    22.225 r  Clk_Div_4/num[1]_i_1/O
                         net (fo=1, routed)           0.000    22.225    Clk_Div_4/next_num[1]
    SLICE_X35Y46         FDRE                                         r  Clk_Div_4/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    20.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    21.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    21.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831    21.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  Clk_Div_4/num_reg[1]/C
                         clock pessimism             -0.244    21.714    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107    21.821    Clk_Div_4/num_reg[1]
  -------------------------------------------------------------------
                         required time                        -21.821    
                         arrival time                          22.225    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             1.362ns  (arrival time - required time)
  Source:                 Game_Engine_0/money_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Seven_Segment_0/display_num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.254ns (41.287%)  route 0.361ns (58.713%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.587     2.579    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y18         FDRE                                         r  Game_Engine_0/money_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     2.743 r  Game_Engine_0/money_reg[0]/Q
                         net (fo=29, routed)          0.257     3.000    Seven_Segment_0/DCG/Q[0]
    SLICE_X64Y18                                                      r  Seven_Segment_0/DCG/display_num[0]_i_6/I0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.045     3.045 r  Seven_Segment_0/DCG/display_num[0]_i_6/O
                         net (fo=1, routed)           0.104     3.149    Game_Engine_0/display_num_reg[0]_0
    SLICE_X65Y18                                                      r  Game_Engine_0/display_num[0]_i_1/I5
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.045     3.194 r  Game_Engine_0/display_num[0]_i_1/O
                         net (fo=1, routed)           0.000     3.194    Seven_Segment_0/D[0]
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.857     1.984    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[0]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.092     1.832    Seven_Segment_0/display_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 Game_Engine_0/money_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Seven_Segment_0/display_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.231ns (30.703%)  route 0.521ns (69.297%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.586     2.578    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X59Y19         FDRE                                         r  Game_Engine_0/money_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  Game_Engine_0/money_reg[12]/Q
                         net (fo=45, routed)          0.379     3.098    Game_Engine_0/Q[12]
    SLICE_X64Y18                                                      r  Game_Engine_0/display_num[2]_i_3/I0
    SLICE_X64Y18         LUT5 (Prop_lut5_I0_O)        0.045     3.143 r  Game_Engine_0/display_num[2]_i_3/O
                         net (fo=1, routed)           0.142     3.285    Seven_Segment_0/display_num_reg[2]_3
    SLICE_X65Y18                                                      r  Seven_Segment_0/display_num[2]_i_1/I1
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.045     3.330 r  Seven_Segment_0/display_num[2]_i_1/O
                         net (fo=1, routed)           0.000     3.330    Seven_Segment_0/display_num[2]_i_1_n_0
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.857     1.984    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
                         clock pessimism             -0.244     1.740    
    SLICE_X65Y18         FDCE (Hold_fdce_C_D)         0.091     1.831    Seven_Segment_0/display_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           3.330    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 Game_Engine_0/money_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Seven_Segment_0/display_num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.117%)  route 0.619ns (76.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    2.578ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.586     2.578    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y19         FDRE                                         r  Game_Engine_0/money_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     2.719 r  Game_Engine_0/money_reg[1]/Q
                         net (fo=29, routed)          0.619     3.338    Game_Engine_0/Q[1]
    SLICE_X65Y17                                                      r  Game_Engine_0/display_num[1]_i_1/I4
    SLICE_X65Y17         LUT6 (Prop_lut6_I4_O)        0.045     3.383 r  Game_Engine_0/display_num[1]_i_1/O
                         net (fo=1, routed)           0.000     3.383    Seven_Segment_0/D[1]
    SLICE_X65Y17         FDCE                                         r  Seven_Segment_0/display_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     1.985    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  Seven_Segment_0/display_num_reg[1]/C
                         clock pessimism             -0.244     1.741    
    SLICE_X65Y17         FDCE (Hold_fdce_C_D)         0.091     1.832    Seven_Segment_0/display_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 Game_Engine_0/money_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Seven_Segment_0/display_num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.231ns (25.646%)  route 0.670ns (74.354%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.588     2.580    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X59Y17         FDRE                                         r  Game_Engine_0/money_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  Game_Engine_0/money_reg[14]/Q
                         net (fo=44, routed)          0.533     3.254    Game_Engine_0/Q[14]
    SLICE_X64Y15                                                      r  Game_Engine_0/display_num[3]_i_4/I2
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.045     3.299 r  Game_Engine_0/display_num[3]_i_4/O
                         net (fo=1, routed)           0.136     3.436    Game_Engine_0/display_num[3]_i_4_n_0
    SLICE_X65Y14                                                      r  Game_Engine_0/display_num[3]_i_1/I4
    SLICE_X65Y14         LUT6 (Prop_lut6_I4_O)        0.045     3.481 r  Game_Engine_0/display_num[3]_i_1/O
                         net (fo=1, routed)           0.000     3.481    Seven_Segment_0/D[2]
    SLICE_X65Y14         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     1.988    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y14         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
                         clock pessimism             -0.244     1.744    
    SLICE_X65Y14         FDCE (Hold_fdce_C_D)         0.091     1.835    Seven_Segment_0/display_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           3.481    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.747ns  (arrival time - required time)
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mouse_Ctrl_0/MD1/mousepixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.231ns (22.503%)  route 0.796ns (77.497%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.568     2.560    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X57Y46         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     2.701 r  VGA_Ctrl_0/pixel_cnt_reg[3]/Q
                         net (fo=25, routed)          0.438     3.139    VGA_Ctrl_0/Q[1]
    SLICE_X60Y38                                                      r  VGA_Ctrl_0/mousepixel[1]_i_4/I5
    SLICE_X60Y38         LUT6 (Prop_lut6_I5_O)        0.045     3.184 r  VGA_Ctrl_0/mousepixel[1]_i_4/O
                         net (fo=2, routed)           0.358     3.541    VGA_Ctrl_0/Mouse_Ctrl_0/minusOp2_out[3]
    SLICE_X62Y40                                                      r  VGA_Ctrl_0/mousepixel[1]_i_1/I2
    SLICE_X62Y40         LUT5 (Prop_lut5_I2_O)        0.045     3.586 r  VGA_Ctrl_0/mousepixel[1]_i_1/O
                         net (fo=1, routed)           0.000     3.586    Mouse_Ctrl_0/MD1/mousepixel_reg[1]_1[1]
    SLICE_X62Y40         FDRE                                         r  Mouse_Ctrl_0/MD1/mousepixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.865     1.992    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X62Y40         FDRE                                         r  Mouse_Ctrl_0/MD1/mousepixel_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.091     1.839    Mouse_Ctrl_0/MD1/mousepixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.790ns  (arrival time - required time)
  Source:                 VGA_Ctrl_0/pixel_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mouse_Ctrl_0/MD1/mousepixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.231ns (21.576%)  route 0.840ns (78.424%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.568     2.560    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X57Y46         FDRE                                         r  VGA_Ctrl_0/pixel_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     2.701 r  VGA_Ctrl_0/pixel_cnt_reg[3]/Q
                         net (fo=25, routed)          0.438     3.139    VGA_Ctrl_0/Q[1]
    SLICE_X60Y38                                                      r  VGA_Ctrl_0/mousepixel[1]_i_4/I5
    SLICE_X60Y38         LUT6 (Prop_lut6_I5_O)        0.045     3.184 r  VGA_Ctrl_0/mousepixel[1]_i_4/O
                         net (fo=2, routed)           0.402     3.586    VGA_Ctrl_0/Mouse_Ctrl_0/minusOp2_out[3]
    SLICE_X62Y41                                                      r  VGA_Ctrl_0/mousepixel[0]_i_1/I2
    SLICE_X62Y41         LUT5 (Prop_lut5_I2_O)        0.045     3.631 r  VGA_Ctrl_0/mousepixel[0]_i_1/O
                         net (fo=1, routed)           0.000     3.631    Mouse_Ctrl_0/MD1/mousepixel_reg[1]_1[0]
    SLICE_X62Y41         FDRE                                         r  Mouse_Ctrl_0/MD1/mousepixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.865     1.992    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  Mouse_Ctrl_0/MD1/mousepixel_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X62Y41         FDRE (Hold_fdre_C_D)         0.092     1.840    Mouse_Ctrl_0/MD1/mousepixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           3.631    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.793ns  (arrival time - required time)
  Source:                 VGA_Ctrl_0/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Mouse_Ctrl_0/MD1/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.536ns (51.427%)  route 0.506ns (48.573%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.593     2.585    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X60Y42         FDRE                                         r  VGA_Ctrl_0/line_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     2.749 r  VGA_Ctrl_0/line_cnt_reg[1]/Q
                         net (fo=41, routed)          0.367     3.116    VGA_Ctrl_0/line_cnt_reg[1]
    SLICE_X60Y35                                                      r  VGA_Ctrl_0/geqOp_carry_i_4/I3
    SLICE_X60Y35         LUT5 (Prop_lut5_I3_O)        0.048     3.164 r  VGA_Ctrl_0/geqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     3.164    Mouse_Ctrl_0/MD1/geqOp_carry__0_0[0]
    SLICE_X60Y35                                                      r  Mouse_Ctrl_0/MD1/geqOp_carry/DI[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     3.291 r  Mouse_Ctrl_0/MD1/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.291    Mouse_Ctrl_0/MD1/geqOp_carry_n_0
    SLICE_X60Y36                                                      r  Mouse_Ctrl_0/MD1/geqOp_carry__0/CI
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     3.364 r  Mouse_Ctrl_0/MD1/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.140     3.503    Mouse_Ctrl_0/MD1/geqOp_carry__0_n_3
    SLICE_X61Y37                                                      r  Mouse_Ctrl_0/MD1/enable_mouse_display_i_1/I1
    SLICE_X61Y37         LUT5 (Prop_lut5_I1_O)        0.124     3.627 r  Mouse_Ctrl_0/MD1/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000     3.627    Mouse_Ctrl_0/MD1/enable_mouse_display_i_1_n_0
    SLICE_X61Y37         FDRE                                         r  Mouse_Ctrl_0/MD1/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.860     1.987    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X61Y37         FDRE                                         r  Mouse_Ctrl_0/MD1/enable_mouse_display_reg/C
                         clock pessimism             -0.244     1.743    
    SLICE_X61Y37         FDRE (Hold_fdre_C_D)         0.091     1.834    Mouse_Ctrl_0/MD1/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             6.094ns  (arrival time - required time)
  Source:                 VGA_Ctrl_0/line_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Ctrl_0/v_cnt_1_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (sys_clk_pin fall@35.000ns - clk_25MHz rise@40.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.813%)  route 0.179ns (46.187%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 36.990 - 35.000 ) 
    Source Clock Delay      (SCD):    2.585ns = ( 42.585 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.593    42.585    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X60Y41         FDRE                                         r  VGA_Ctrl_0/line_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDRE (Prop_fdre_C_Q)         0.164    42.749 r  VGA_Ctrl_0/line_cnt_reg[9]/Q
                         net (fo=29, routed)          0.179    42.928    VGA_Ctrl_0/line_cnt_reg[9]
    SLICE_X59Y40                                                      r  VGA_Ctrl_0/v_cnt_1[9]_i_1/I3
    SLICE_X59Y40         LUT4 (Prop_lut4_I3_O)        0.045    42.973 r  VGA_Ctrl_0/v_cnt_1[9]_i_1/O
                         net (fo=1, routed)           0.000    42.973    VGA_Ctrl_0/next_v_cnt_1[9]
    SLICE_X59Y40         FDRE                                         r  VGA_Ctrl_0/v_cnt_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    35.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685    36.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    36.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.863    36.990    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  VGA_Ctrl_0/v_cnt_1_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.244    36.746    
                         clock uncertainty            0.035    36.781    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.098    36.879    VGA_Ctrl_0/v_cnt_1_reg[9]
  -------------------------------------------------------------------
                         required time                        -36.879    
                         arrival time                          42.973    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.201ns  (arrival time - required time)
  Source:                 Render_0/vgaBlue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_25MHz rise@0.000ns)
  Data Path Delay:        1.620ns  (logic 1.338ns (82.560%)  route 0.283ns (17.440%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.589     2.581    Render_0/clk_25MHz_BUFG
    SLICE_X1Y32          FDRE                                         r  Render_0/vgaBlue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     2.722 r  Render_0/vgaBlue_reg[0]/Q
                         net (fo=1, routed)           0.283     3.004    vgaBlue_OBUF[0]
    N18                                                               r  vgaBlue_OBUF[0]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         1.197     4.201 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.201    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         output delay                -2.000    -2.000    
  -------------------------------------------------------------------
                         required time                          2.000    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  6.201    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_25MHz

Setup :          182  Failing Endpoints,  Worst Slack      -13.671ns,  Total Violation    -1067.892ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.671ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.399ns  (logic 10.109ns (47.240%)  route 11.290ns (52.760%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.579ns = ( 47.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.888    61.350    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X34Y43                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_1/I1
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.124    61.474 r  VGA_Ctrl_0/num_menu_pp00[9]_i_1/O
                         net (fo=1, routed)           0.000    61.474    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[9]
    SLICE_X34Y43         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.444    47.579    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X34Y43         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[9]/C
                         clock pessimism              0.180    47.759    
                         clock uncertainty           -0.035    47.724    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.079    47.803    Render_0/Render_Menu/num_menu_pp00_reg[9]
  -------------------------------------------------------------------
                         required time                         47.803    
                         arrival time                         -61.474    
  -------------------------------------------------------------------
                         slack                                -13.671    

Slack (VIOLATED) :        -13.543ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.225ns  (logic 10.109ns (47.627%)  route 11.116ns (52.373%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 47.581 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.714    61.175    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X41Y42                                                      r  VGA_Ctrl_0/num_menu_pp00[3]_i_1/I1
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    61.299 r  VGA_Ctrl_0/num_menu_pp00[3]_i_1/O
                         net (fo=1, routed)           0.000    61.299    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[3]
    SLICE_X41Y42         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.446    47.581    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X41Y42         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[3]/C
                         clock pessimism              0.180    47.761    
                         clock uncertainty           -0.035    47.726    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.031    47.757    Render_0/Render_Menu/num_menu_pp00_reg[3]
  -------------------------------------------------------------------
                         required time                         47.757    
                         arrival time                         -61.299    
  -------------------------------------------------------------------
                         slack                                -13.543    

Slack (VIOLATED) :        -13.517ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.201ns  (logic 10.109ns (47.682%)  route 11.092ns (52.318%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.582ns = ( 47.582 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.690    61.151    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X44Y41                                                      r  VGA_Ctrl_0/num_menu_pp00[4]_i_1/I1
    SLICE_X44Y41         LUT5 (Prop_lut5_I1_O)        0.124    61.275 r  VGA_Ctrl_0/num_menu_pp00[4]_i_1/O
                         net (fo=1, routed)           0.000    61.275    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[4]
    SLICE_X44Y41         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.447    47.582    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X44Y41         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[4]/C
                         clock pessimism              0.180    47.762    
                         clock uncertainty           -0.035    47.727    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)        0.032    47.759    Render_0/Render_Menu/num_menu_pp00_reg[4]
  -------------------------------------------------------------------
                         required time                         47.759    
                         arrival time                         -61.275    
  -------------------------------------------------------------------
                         slack                                -13.517    

Slack (VIOLATED) :        -13.513ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.194ns  (logic 10.109ns (47.699%)  route 11.085ns (52.301%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.579ns = ( 47.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.682    61.144    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X44Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_1/I1
    SLICE_X44Y37         LUT5 (Prop_lut5_I1_O)        0.124    61.268 r  VGA_Ctrl_0/num_menu_pp00[0]_i_1/O
                         net (fo=1, routed)           0.000    61.268    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[0]
    SLICE_X44Y37         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.444    47.579    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X44Y37         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[0]/C
                         clock pessimism              0.180    47.759    
                         clock uncertainty           -0.035    47.724    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)        0.031    47.755    Render_0/Render_Menu/num_menu_pp00_reg[0]
  -------------------------------------------------------------------
                         required time                         47.755    
                         arrival time                         -61.268    
  -------------------------------------------------------------------
                         slack                                -13.513    

Slack (VIOLATED) :        -13.508ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.189ns  (logic 10.109ns (47.708%)  route 11.080ns (52.292%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.579ns = ( 47.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.678    61.139    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X44Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[2]_i_1/I1
    SLICE_X44Y37         LUT5 (Prop_lut5_I1_O)        0.124    61.263 r  VGA_Ctrl_0/num_menu_pp00[2]_i_1/O
                         net (fo=1, routed)           0.000    61.263    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[2]
    SLICE_X44Y37         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.444    47.579    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X44Y37         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[2]/C
                         clock pessimism              0.180    47.759    
                         clock uncertainty           -0.035    47.724    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)        0.032    47.756    Render_0/Render_Menu/num_menu_pp00_reg[2]
  -------------------------------------------------------------------
                         required time                         47.756    
                         arrival time                         -61.263    
  -------------------------------------------------------------------
                         slack                                -13.508    

Slack (VIOLATED) :        -13.498ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.175ns  (logic 10.109ns (47.740%)  route 11.066ns (52.260%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.664    61.125    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X37Y36                                                      r  VGA_Ctrl_0/num_menu_pp00[1]_i_1/I1
    SLICE_X37Y36         LUT5 (Prop_lut5_I1_O)        0.124    61.249 r  VGA_Ctrl_0/num_menu_pp00[1]_i_1/O
                         net (fo=1, routed)           0.000    61.249    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[1]
    SLICE_X37Y36         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.440    47.575    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X37Y36         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[1]/C
                         clock pessimism              0.180    47.755    
                         clock uncertainty           -0.035    47.720    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)        0.032    47.752    Render_0/Render_Menu/num_menu_pp00_reg[1]
  -------------------------------------------------------------------
                         required time                         47.752    
                         arrival time                         -61.249    
  -------------------------------------------------------------------
                         slack                                -13.498    

Slack (VIOLATED) :        -13.463ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.190ns  (logic 10.109ns (47.706%)  route 11.081ns (52.294%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 47.578 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.679    61.140    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X38Y39                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_1/I1
    SLICE_X38Y39         LUT5 (Prop_lut5_I1_O)        0.124    61.264 r  VGA_Ctrl_0/num_menu_pp00[8]_i_1/O
                         net (fo=1, routed)           0.000    61.264    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[8]
    SLICE_X38Y39         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.443    47.578    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X38Y39         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[8]/C
                         clock pessimism              0.180    47.758    
                         clock uncertainty           -0.035    47.723    
    SLICE_X38Y39         FDRE (Setup_fdre_C_D)        0.079    47.802    Render_0/Render_Menu/num_menu_pp00_reg[8]
  -------------------------------------------------------------------
                         required time                         47.802    
                         arrival time                         -61.264    
  -------------------------------------------------------------------
                         slack                                -13.463    

Slack (VIOLATED) :        -13.447ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.174ns  (logic 10.109ns (47.743%)  route 11.065ns (52.257%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.579ns = ( 47.579 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.662    61.124    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X46Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[5]_i_1/I1
    SLICE_X46Y37         LUT5 (Prop_lut5_I1_O)        0.124    61.248 r  VGA_Ctrl_0/num_menu_pp00[5]_i_1/O
                         net (fo=1, routed)           0.000    61.248    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[5]
    SLICE_X46Y37         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.444    47.579    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X46Y37         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[5]/C
                         clock pessimism              0.180    47.759    
                         clock uncertainty           -0.035    47.724    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.077    47.801    Render_0/Render_Menu/num_menu_pp00_reg[5]
  -------------------------------------------------------------------
                         required time                         47.801    
                         arrival time                         -61.248    
  -------------------------------------------------------------------
                         slack                                -13.447    

Slack (VIOLATED) :        -13.346ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/Render_Menu/num_menu_pp00_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.028ns  (logic 10.109ns (48.074%)  route 10.919ns (51.926%))
  Logic Levels:           28  (CARRY4=18 LUT2=2 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.686ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.580ns = ( 47.580 - 40.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 40.074 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.553    40.074    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.459    40.533 r  VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1/Q
                         net (fo=153, routed)         1.021    41.554    VGA_Ctrl_0/v_cnt_5_reg[2]_rep__1_n_0
    SLICE_X40Y29                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/I2
    SLICE_X40Y29         LUT6 (Prop_lut6_I2_O)        0.124    41.678 r  VGA_Ctrl_0/num_menu_pp00[9]_i_17/O
                         net (fo=31, routed)          0.509    42.187    VGA_Ctrl_0/num_menu_pp00[9]_i_17_n_0
    SLICE_X43Y32                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/I1
    SLICE_X43Y32         LUT5 (Prop_lut5_I1_O)        0.124    42.311 r  VGA_Ctrl_0/num_menu_pp00[9]_i_93/O
                         net (fo=25, routed)          0.791    43.103    VGA_Ctrl_0/Render_0/Render_Menu/num_menu_pp001[9]
    SLICE_X41Y30                                                      r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/I2
    SLICE_X41Y30         LUT3 (Prop_lut3_I2_O)        0.124    43.227 r  VGA_Ctrl_0/num_menu_pp00[8]_i_28/O
                         net (fo=5, routed)           0.697    43.923    VGA_Ctrl_0/num_menu_pp00[8]_i_28_n_0
    SLICE_X41Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/DI[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.430 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    44.430    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_285_n_0
    SLICE_X41Y28                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/CI
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.764 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_216/O[1]
                         net (fo=2, routed)           0.880    45.644    Render_0/Render_Menu/num_menu_pp00_reg[0]_i_135_2[0]
    SLICE_X42Y25                                                      r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/I0
    SLICE_X42Y25         LUT2 (Prop_lut2_I0_O)        0.303    45.947 r  Render_0/Render_Menu/num_menu_pp00[0]_i_220/O
                         net (fo=1, routed)           0.000    45.947    VGA_Ctrl_0/num_menu_pp00[0]_i_132[0]
    SLICE_X42Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/S[0]
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    46.460 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135/CO[3]
                         net (fo=1, routed)           0.000    46.460    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_135_n_0
    SLICE_X42Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/CI
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.775 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87/O[3]
                         net (fo=4, routed)           0.611    47.386    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_87_n_4
    SLICE_X41Y24                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/I1
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.307    47.693 r  VGA_Ctrl_0/num_menu_pp00[0]_i_33/O
                         net (fo=2, routed)           0.739    48.433    VGA_Ctrl_0/num_menu_pp00[0]_i_33_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/I0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124    48.557 r  VGA_Ctrl_0/num_menu_pp00[0]_i_37/O
                         net (fo=1, routed)           0.000    48.557    VGA_Ctrl_0/num_menu_pp00[0]_i_37_n_0
    SLICE_X43Y23                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/S[1]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.107 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.107    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_15_n_0
    SLICE_X43Y24                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CI
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.221 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    49.230    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_4_n_0
    SLICE_X43Y25                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CI
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.344 r  VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.344    VGA_Ctrl_0/num_menu_pp00_reg[0]_i_2_n_0
    SLICE_X43Y26                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CI
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.458 r  VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.458    VGA_Ctrl_0/num_menu_pp00_reg[4]_i_2_n_0
    SLICE_X43Y27                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/CI
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    49.680 r  VGA_Ctrl_0/num_menu_pp00_reg[8]_i_2/O[0]
                         net (fo=5, routed)           0.642    50.322    Render_0/Render_Menu/num_menu_pp00_reg[9]_0[0]
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/I1
    SLICE_X44Y31         LUT2 (Prop_lut2_I1_O)        0.299    50.621 r  Render_0/Render_Menu/num_menu_pp00[9]_i_277/O
                         net (fo=1, routed)           0.000    50.621    Render_0/Render_Menu/num_menu_pp00[9]_i_277_n_0
    SLICE_X44Y31                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/S[1]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.171 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233/CO[3]
                         net (fo=1, routed)           0.000    51.171    Render_0/Render_Menu/num_menu_pp00_reg[9]_i_233_n_0
    SLICE_X44Y32                                                      r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CI
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.285 r  Render_0/Render_Menu/num_menu_pp00_reg[9]_i_190/CO[3]
                         net (fo=1, routed)           0.000    51.285    VGA_Ctrl_0/num_menu_pp00[9]_i_188_0[0]
    SLICE_X44Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CI
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.399 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142/CO[3]
                         net (fo=16, routed)          0.881    52.280    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_142_n_0
    SLICE_X46Y33                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CYINIT
    SLICE_X46Y33         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    52.888 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105/CO[2]
                         net (fo=4, routed)           0.500    53.388    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_105_n_1
    SLICE_X44Y34                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CYINIT
    SLICE_X44Y34         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    54.166 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104/CO[2]
                         net (fo=4, routed)           0.557    54.722    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_104_n_1
    SLICE_X46Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CYINIT
    SLICE_X46Y35         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    55.520 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56/CO[2]
                         net (fo=4, routed)           0.506    56.026    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_56_n_1
    SLICE_X44Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CYINIT
    SLICE_X44Y36         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    56.804 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29/CO[2]
                         net (fo=4, routed)           0.224    57.028    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_29_n_1
    SLICE_X45Y36                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/CYINIT
    SLICE_X45Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.815 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12/O[1]
                         net (fo=3, routed)           0.443    58.257    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_12_n_6
    SLICE_X44Y35                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/I5
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.303    58.560 r  VGA_Ctrl_0/num_menu_pp00[9]_i_21/O
                         net (fo=1, routed)           0.622    59.183    VGA_Ctrl_0/num_menu_pp00[9]_i_21_n_0
    SLICE_X45Y35                                                      r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/DI[3]
    SLICE_X45Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    59.568 r  VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.770    60.338    VGA_Ctrl_0/num_menu_pp00_reg[9]_i_11_n_0
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/I0
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.124    60.462 r  VGA_Ctrl_0/num_menu_pp00[9]_i_3/O
                         net (fo=10, routed)          0.516    60.978    VGA_Ctrl_0/num_menu_pp00[9]_i_3_n_0
    SLICE_X45Y38                                                      r  VGA_Ctrl_0/num_menu_pp00[6]_i_1/I1
    SLICE_X45Y38         LUT5 (Prop_lut5_I1_O)        0.124    61.102 r  VGA_Ctrl_0/num_menu_pp00[6]_i_1/O
                         net (fo=1, routed)           0.000    61.102    Render_0/Render_Menu/num_menu_pp00_reg[9]_1[6]
    SLICE_X45Y38         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.445    47.580    Render_0/Render_Menu/clk_25MHz_BUFG
    SLICE_X45Y38         FDRE                                         r  Render_0/Render_Menu/num_menu_pp00_reg[6]/C
                         clock pessimism              0.180    47.760    
                         clock uncertainty           -0.035    47.725    
    SLICE_X45Y38         FDRE (Setup_fdre_C_D)        0.032    47.757    Render_0/Render_Menu/num_menu_pp00_reg[6]
  -------------------------------------------------------------------
                         required time                         47.757    
                         arrival time                         -61.102    
  -------------------------------------------------------------------
                         slack                                -13.346    

Slack (VIOLATED) :        -13.341ns  (required time - arrival time)
  Source:                 VGA_Ctrl_0/v_cnt_5_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Ctrl_0/tower_enemy_pp10_reg_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin fall@35.000ns)
  Data Path Delay:        21.012ns  (logic 9.370ns (44.593%)  route 11.642ns (55.407%))
  Logic Levels:           25  (CARRY4=18 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 47.577 - 40.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 40.081 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     35.000    35.000 f  
    W5                                                0.000    35.000 f  clk (IN)
                         net (fo=0)                   0.000    35.000    clk
    W5                                                                f  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    36.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    38.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     f  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    38.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.560    40.081    VGA_Ctrl_0/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  VGA_Ctrl_0/v_cnt_5_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.524    40.605 r  VGA_Ctrl_0/v_cnt_5_reg[6]/Q
                         net (fo=80, routed)          1.078    41.683    VGA_Ctrl_0/v_cnt_5[6]
    SLICE_X43Y35                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_26_replica_5/I0
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.124    41.807 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_26_replica_5/O
                         net (fo=1, routed)           0.813    42.621    VGA_Ctrl_0/tower_enemy_pp10_reg_i_26_n_0_repN_5
    SLICE_X42Y37                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_128_replica_comp/I5
    SLICE_X42Y37         LUT6 (Prop_lut6_I5_O)        0.124    42.745 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_128_replica_comp/O
                         net (fo=1, routed)           0.668    43.413    VGA_Ctrl_0/tower_enemy_pp10_reg_i_128_n_0_repN
    SLICE_X36Y32                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_309/DI[1]
    SLICE_X36Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.920 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_309/CO[3]
                         net (fo=1, routed)           0.000    43.920    VGA_Ctrl_0/tower_enemy_pp10_reg_i_309_n_0
    SLICE_X36Y33                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_280/CI
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.254 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_280/O[1]
                         net (fo=2, routed)           0.642    44.896    VGA_Ctrl_0/v_cnt_5_reg[7]_2[0]
    SLICE_X36Y36                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_241/DI[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    45.601 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000    45.601    VGA_Ctrl_0/tower_enemy_pp10_reg_i_241_n_0
    SLICE_X36Y37                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_206/CI
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.935 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_206/O[1]
                         net (fo=4, routed)           0.449    46.383    VGA_Ctrl_0/v_cnt_5_reg[7]_8[0]
    SLICE_X39Y36                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_196/I1
    SLICE_X39Y36         LUT5 (Prop_lut5_I1_O)        0.303    46.686 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_196/O
                         net (fo=2, routed)           0.593    47.279    VGA_Ctrl_0/tower_enemy_pp10_reg_i_196_n_0
    SLICE_X35Y34                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_200/I0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124    47.403 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_200/O
                         net (fo=1, routed)           0.000    47.403    VGA_Ctrl_0/tower_enemy_pp10_reg_i_200_n_0
    SLICE_X35Y34                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_149/S[3]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.804 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_149/CO[3]
                         net (fo=1, routed)           0.000    47.804    VGA_Ctrl_0/tower_enemy_pp10_reg_i_149_n_0
    SLICE_X35Y35                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_89/CI
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.918 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.918    VGA_Ctrl_0/tower_enemy_pp10_reg_i_89_n_0
    SLICE_X35Y36                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_55/CI
    SLICE_X35Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.032 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    48.032    VGA_Ctrl_0/tower_enemy_pp10_reg_i_55_n_0
    SLICE_X35Y37                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_20/CI
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.146 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    48.146    VGA_Ctrl_0/tower_enemy_pp10_reg_i_20_n_0
    SLICE_X35Y38                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_18/CI
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.260 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000    48.260    VGA_Ctrl_0/tower_enemy_pp10_reg_i_18_n_0
    SLICE_X35Y39                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_16/CI
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.374 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.374    VGA_Ctrl_0/tower_enemy_pp10_reg_i_16_n_0
    SLICE_X35Y40                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_11/CI
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.488 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_11/CO[3]
                         net (fo=3, routed)           1.074    49.562    VGA_Ctrl_0/tower_enemy_pp10_reg_i_11_n_0
    SLICE_X36Y42                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_232/I1
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124    49.686 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_232/O
                         net (fo=1, routed)           0.000    49.686    VGA_Ctrl_0/tower_enemy_pp10_reg_i_232_n_0
    SLICE_X36Y42                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_188/S[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.218 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_188/CO[3]
                         net (fo=16, routed)          1.266    51.484    VGA_Ctrl_0/tower_enemy_pp10_reg_i_188_n_0
    SLICE_X47Y39                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_119/CYINIT
    SLICE_X47Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    52.076 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_119/CO[2]
                         net (fo=4, routed)           0.345    52.421    VGA_Ctrl_0/tower_enemy_pp10_reg_i_119_n_1
    SLICE_X47Y40                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_108/CYINIT
    SLICE_X47Y40         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    53.202 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_108/CO[2]
                         net (fo=4, routed)           0.364    53.566    VGA_Ctrl_0/tower_enemy_pp10_reg_i_108_n_1
    SLICE_X47Y41                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_66/CYINIT
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    54.347 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_66/CO[2]
                         net (fo=4, routed)           0.591    54.938    VGA_Ctrl_0/tower_enemy_pp10_reg_i_66_n_1
    SLICE_X48Y39                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_27/CYINIT
    SLICE_X48Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    55.719 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_27/CO[2]
                         net (fo=4, routed)           0.511    56.230    VGA_Ctrl_0/tower_enemy_pp10_reg_i_27_n_1
    SLICE_X49Y36                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_13/CYINIT
    SLICE_X49Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.787    57.017 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_13/O[1]
                         net (fo=3, routed)           1.441    58.458    VGA_Ctrl_0/tower_enemy_pp10_reg_i_13_n_6
    SLICE_X33Y43                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_34/I0
    SLICE_X33Y43         LUT3 (Prop_lut3_I0_O)        0.303    58.761 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_34/O
                         net (fo=1, routed)           0.000    58.761    VGA_Ctrl_0/tower_enemy_pp10_reg_i_34_n_0
    SLICE_X33Y43                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_14/S[3]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    59.162 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_14/CO[3]
                         net (fo=10, routed)          1.807    60.969    VGA_Ctrl_0/tower_enemy_pp10_reg_i_14_n_0
    SLICE_X55Y31                                                      r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_4/I3
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.124    61.093 r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_4/O
                         net (fo=1, routed)           0.000    61.093    VGA_Ctrl_0/tower_enemy_pp10_reg_4[6]_alias
    SLICE_X55Y31         FDRE                                         r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.444    44.785    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.337    45.122 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.780    45.903    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.232    46.135 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.442    47.577    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X55Y31         FDRE                                         r  VGA_Ctrl_0/tower_enemy_pp10_reg_i_4_psdsp/C
                         clock pessimism              0.180    47.757    
                         clock uncertainty           -0.035    47.722    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.031    47.753    VGA_Ctrl_0/tower_enemy_pp10_reg_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         47.753    
                         arrival time                         -61.093    
  -------------------------------------------------------------------
                         slack                                -13.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_scene_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.231ns (11.008%)  route 1.868ns (88.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.584     1.467    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=16, routed)          1.221     2.829    Mouse_Ctrl_0/MC1/mouseX[9]
    SLICE_X64Y37                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_3/I5
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.874 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_3/O
                         net (fo=1, routed)           0.647     3.521    Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_3_n_0
    SLICE_X65Y37                                                      r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_1/I3
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.045     3.566 r  Mouse_Ctrl_0/MC1/FSM_sequential_scene[0]_i_1/O
                         net (fo=1, routed)           0.000     3.566    Mouse_Ctrl_0_n_32
    SLICE_X65Y37         FDRE                                         r  FSM_sequential_scene_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.862     3.456    clk_25MHz_BUFG
    SLICE_X65Y37         FDRE                                         r  FSM_sequential_scene_reg[0]/C
                         clock pessimism             -0.244     3.212    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.091     3.303    FSM_sequential_scene_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.566    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/towerFire_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.231ns (10.935%)  route 1.881ns (89.065%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.584     1.467    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=16, routed)          0.934     2.542    Mouse_Ctrl_0/MC1/mouseX[9]
    SLICE_X62Y32                                                      r  Mouse_Ctrl_0/MC1/towerFire_i_4/I4
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.587 r  Mouse_Ctrl_0/MC1/towerFire_i_4/O
                         net (fo=1, routed)           0.947     3.535    Game_Engine_0/towerFire_reg_0
    SLICE_X61Y43                                                      r  Game_Engine_0/towerFire_i_1/I3
    SLICE_X61Y43         LUT6 (Prop_lut6_I3_O)        0.045     3.580 r  Game_Engine_0/towerFire_i_1/O
                         net (fo=1, routed)           0.000     3.580    Game_Engine_0/towerFire_i_1_n_0
    SLICE_X61Y43         FDRE                                         r  Game_Engine_0/towerFire_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.864     3.458    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X61Y43         FDRE                                         r  Game_Engine_0/towerFire_reg/C
                         clock pessimism             -0.244     3.214    
    SLICE_X61Y43         FDRE (Hold_fdre_C_D)         0.091     3.305    Game_Engine_0/towerFire_reg
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.126ns  (logic 0.186ns (8.748%)  route 1.940ns (91.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  Mouse_Ctrl_0/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Mouse_Ctrl_0/MD1/red_out_reg[3]/Q
                         net (fo=13, routed)          1.940     3.558    Mouse_Ctrl_0/MD1/MOUSE_PIXEL[3]
    SLICE_X0Y41                                                       r  Mouse_Ctrl_0/MD1/vgaRed[0]_i_1/I0
    SLICE_X0Y41          LUT3 (Prop_lut3_I0_O)        0.045     3.603 r  Mouse_Ctrl_0/MD1/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000     3.603    Render_0/vgaRed_reg[3]_1[0]
    SLICE_X0Y41          FDRE                                         r  Render_0/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.865     3.459    Render_0/clk_25MHz_BUFG
    SLICE_X0Y41          FDRE                                         r  Render_0/vgaRed_reg[0]/C
                         clock pessimism             -0.244     3.215    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.091     3.306    Render_0/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.603    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mouse_Ctrl_0/DB_L/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.164ns (7.673%)  route 1.973ns (92.327%))
  Logic Levels:           0  
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  Mouse_Ctrl_0/MC1/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  Mouse_Ctrl_0/MC1/left_reg/Q
                         net (fo=1, routed)           1.973     3.583    Mouse_Ctrl_0/DB_L/D[0]
    SLICE_X58Y34         FDRE                                         r  Mouse_Ctrl_0/DB_L/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.858     3.452    Mouse_Ctrl_0/DB_L/clk_25MHz_BUFG
    SLICE_X58Y34         FDRE                                         r  Mouse_Ctrl_0/DB_L/DFF_reg[0]/C
                         clock pessimism             -0.244     3.208    
    SLICE_X58Y34         FDRE (Hold_fdre_C_D)         0.063     3.271    Mouse_Ctrl_0/DB_L/DFF_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.186ns (8.418%)  route 2.024ns (91.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  Mouse_Ctrl_0/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Mouse_Ctrl_0/MD1/red_out_reg[3]/Q
                         net (fo=13, routed)          2.024     3.642    Mouse_Ctrl_0/MD1/MOUSE_PIXEL[3]
    SLICE_X0Y39                                                       r  Mouse_Ctrl_0/MD1/vgaGreen[1]_i_1/I0
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.045     3.687 r  Mouse_Ctrl_0/MD1/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000     3.687    Render_0/vgaGreen_reg[3]_1[1]
    SLICE_X0Y39          FDRE                                         r  Render_0/vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.864     3.458    Render_0/clk_25MHz_BUFG
    SLICE_X0Y39          FDRE                                         r  Render_0/vgaGreen_reg[1]/C
                         clock pessimism             -0.244     3.214    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.091     3.305    Render_0/vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.305    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/purseUpgrade_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.231ns (10.272%)  route 2.018ns (89.728%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.584     1.467    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  Mouse_Ctrl_0/MC1/xpos_reg[9]/Q
                         net (fo=16, routed)          1.107     2.715    Mouse_Ctrl_0/MC1/mouseX[9]
    SLICE_X62Y30                                                      f  Mouse_Ctrl_0/MC1/purseUpgrade_i_2/I1
    SLICE_X62Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.760 r  Mouse_Ctrl_0/MC1/purseUpgrade_i_2/O
                         net (fo=1, routed)           0.911     3.671    Game_Engine_0/genArmy_reg[6]_0[0]
    SLICE_X61Y28                                                      r  Game_Engine_0/purseUpgrade_i_1/I5
    SLICE_X61Y28         LUT6 (Prop_lut6_I5_O)        0.045     3.716 r  Game_Engine_0/purseUpgrade_i_1/O
                         net (fo=1, routed)           0.000     3.716    Game_Engine_0/purseUpgrade_i_1_n_0
    SLICE_X61Y28         FDRE                                         r  Game_Engine_0/purseUpgrade_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.852     3.446    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X61Y28         FDRE                                         r  Game_Engine_0/purseUpgrade_reg/C
                         clock pessimism             -0.244     3.202    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.092     3.294    Game_Engine_0/purseUpgrade_reg
  -------------------------------------------------------------------
                         required time                         -3.294    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.186ns (8.238%)  route 2.072ns (91.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  Mouse_Ctrl_0/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Mouse_Ctrl_0/MD1/red_out_reg[3]/Q
                         net (fo=13, routed)          2.072     3.690    Mouse_Ctrl_0/MD1/MOUSE_PIXEL[3]
    SLICE_X0Y49                                                       r  Mouse_Ctrl_0/MD1/vgaGreen[3]_i_1/I0
    SLICE_X0Y49          LUT3 (Prop_lut3_I0_O)        0.045     3.735 r  Mouse_Ctrl_0/MD1/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000     3.735    Render_0/vgaGreen_reg[3]_1[3]
    SLICE_X0Y49          FDRE                                         r  Render_0/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.867     3.461    Render_0/clk_25MHz_BUFG
    SLICE_X0Y49          FDRE                                         r  Render_0/vgaGreen_reg[3]/C
                         clock pessimism             -0.244     3.217    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.091     3.308    Render_0/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Ctrl_0/clk_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 1.482ns (21.114%)  route 5.538ns (78.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.538     8.920    VGA_Ctrl_0/rst_IBUF
    SLICE_X61Y42                                                      f  VGA_Ctrl_0/clk_frame_i_1/I5
    SLICE_X61Y42         LUT6 (Prop_lut6_I5_O)        0.100     9.020 r  VGA_Ctrl_0/clk_frame_i_1/O
                         net (fo=1, routed)           0.000     9.020    VGA_Ctrl_0/clk_frame_i_1_n_0
    SLICE_X61Y42         FDRE                                         r  VGA_Ctrl_0/clk_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.636     8.293    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X61Y42         FDRE                                         r  VGA_Ctrl_0/clk_frame_reg/C
                         clock pessimism              0.000     8.293    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.269     8.562    VGA_Ctrl_0/clk_frame_reg
  -------------------------------------------------------------------
                         required time                         -8.562    
                         arrival time                           9.020    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MD1/red_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Render_0/vgaRed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 0.186ns (8.125%)  route 2.103ns (91.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.594     1.477    Mouse_Ctrl_0/MD1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  Mouse_Ctrl_0/MD1/red_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Mouse_Ctrl_0/MD1/red_out_reg[3]/Q
                         net (fo=13, routed)          2.103     3.721    Mouse_Ctrl_0/MD1/MOUSE_PIXEL[3]
    SLICE_X0Y37                                                       r  Mouse_Ctrl_0/MD1/vgaRed[2]_i_1/I0
    SLICE_X0Y37          LUT3 (Prop_lut3_I0_O)        0.045     3.766 r  Mouse_Ctrl_0/MD1/vgaRed[2]_i_1/O
                         net (fo=1, routed)           0.000     3.766    Render_0/vgaRed_reg[3]_1[2]
    SLICE_X0Y37          FDRE                                         r  Render_0/vgaRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.862     3.456    Render_0/clk_25MHz_BUFG
    SLICE_X0Y37          FDRE                                         r  Render_0/vgaRed_reg[2]/C
                         clock pessimism             -0.244     3.212    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.091     3.303    Render_0/vgaRed_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.303    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 Mouse_Ctrl_0/MC1/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/genArmy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.231ns (9.931%)  route 2.095ns (90.069%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.584     1.467    Mouse_Ctrl_0/MC1/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  Mouse_Ctrl_0/MC1/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Mouse_Ctrl_0/MC1/xpos_reg[7]/Q
                         net (fo=21, routed)          0.834     2.442    Mouse_Ctrl_0/MC1/mouseX[7]
    SLICE_X62Y29                                                      r  Mouse_Ctrl_0/MC1/genArmy[0]_i_2/I3
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.487 f  Mouse_Ctrl_0/MC1/genArmy[0]_i_2/O
                         net (fo=1, routed)           1.261     3.748    Game_Engine_0/genArmy_reg[0]_0
    SLICE_X61Y28                                                      f  Game_Engine_0/genArmy[0]_i_1/I2
    SLICE_X61Y28         LUT6 (Prop_lut6_I2_O)        0.045     3.793 r  Game_Engine_0/genArmy[0]_i_1/O
                         net (fo=1, routed)           0.000     3.793    Game_Engine_0/genArmy[0]_i_1_n_0
    SLICE_X61Y28         FDRE                                         r  Game_Engine_0/genArmy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.831     1.958    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.160     2.118 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.379     2.498    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.097     2.595 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.852     3.446    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X61Y28         FDRE                                         r  Game_Engine_0/genArmy_reg[0]/C
                         clock pessimism             -0.244     3.202    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.091     3.293    Game_Engine_0/genArmy_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.500    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        6.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.121ns  (logic 0.408ns (9.903%)  route 3.713ns (90.097%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 42.557 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.713    36.121    Game_Engine_0/rst_IBUF
    SLICE_X55Y9          FDCE                                         f  Game_Engine_0/game_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.565    42.557    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y9          FDCE                                         r  Game_Engine_0/game_cnt_reg[5]/C
                         clock pessimism              0.000    42.557    
                         clock uncertainty           -0.035    42.522    
    SLICE_X55Y9          FDCE (Recov_fdce_C_CLR)     -0.153    42.369    Game_Engine_0/game_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                         -36.121    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.121ns  (logic 0.408ns (9.903%)  route 3.713ns (90.097%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 42.557 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.713    36.121    Game_Engine_0/rst_IBUF
    SLICE_X55Y9          FDCE                                         f  Game_Engine_0/game_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.565    42.557    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y9          FDCE                                         r  Game_Engine_0/game_cnt_reg[6]/C
                         clock pessimism              0.000    42.557    
                         clock uncertainty           -0.035    42.522    
    SLICE_X55Y9          FDCE (Recov_fdce_C_CLR)     -0.153    42.369    Game_Engine_0/game_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                         -36.121    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.121ns  (logic 0.408ns (9.903%)  route 3.713ns (90.097%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 42.557 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.713    36.121    Game_Engine_0/rst_IBUF
    SLICE_X55Y9          FDCE                                         f  Game_Engine_0/game_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.565    42.557    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y9          FDCE                                         r  Game_Engine_0/game_cnt_reg[7]/C
                         clock pessimism              0.000    42.557    
                         clock uncertainty           -0.035    42.522    
    SLICE_X55Y9          FDCE (Recov_fdce_C_CLR)     -0.153    42.369    Game_Engine_0/game_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                         -36.121    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.121ns  (logic 0.408ns (9.903%)  route 3.713ns (90.097%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 42.557 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.713    36.121    Game_Engine_0/rst_IBUF
    SLICE_X55Y9          FDCE                                         f  Game_Engine_0/game_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.565    42.557    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y9          FDCE                                         r  Game_Engine_0/game_cnt_reg[8]/C
                         clock pessimism              0.000    42.557    
                         clock uncertainty           -0.035    42.522    
    SLICE_X55Y9          FDCE (Recov_fdce_C_CLR)     -0.153    42.369    Game_Engine_0/game_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                         -36.121    
  -------------------------------------------------------------------
                         slack                                  6.247    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.097ns  (logic 0.408ns (9.963%)  route 3.689ns (90.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.689    36.097    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567    42.559    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[1]/C
                         clock pessimism              0.000    42.559    
                         clock uncertainty           -0.035    42.524    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.153    42.371    Game_Engine_0/game_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                         -36.097    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.097ns  (logic 0.408ns (9.963%)  route 3.689ns (90.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.689    36.097    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567    42.559    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[2]/C
                         clock pessimism              0.000    42.559    
                         clock uncertainty           -0.035    42.524    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.153    42.371    Game_Engine_0/game_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                         -36.097    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.097ns  (logic 0.408ns (9.963%)  route 3.689ns (90.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.689    36.097    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567    42.559    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[3]/C
                         clock pessimism              0.000    42.559    
                         clock uncertainty           -0.035    42.524    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.153    42.371    Game_Engine_0/game_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                         -36.097    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.097ns  (logic 0.408ns (9.963%)  route 3.689ns (90.037%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 42.559 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.689    36.097    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.567    42.559    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[4]/C
                         clock pessimism              0.000    42.559    
                         clock uncertainty           -0.035    42.524    
    SLICE_X57Y8          FDCE (Recov_fdce_C_CLR)     -0.153    42.371    Game_Engine_0/game_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         42.371    
                         arrival time                         -36.097    
  -------------------------------------------------------------------
                         slack                                  6.274    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        4.017ns  (logic 0.408ns (10.160%)  route 3.609ns (89.840%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 42.557 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.609    36.017    Game_Engine_0/rst_IBUF
    SLICE_X55Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.565    42.557    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[0]/C
                         clock pessimism              0.000    42.557    
                         clock uncertainty           -0.035    42.522    
    SLICE_X55Y8          FDCE (Recov_fdce_C_CLR)     -0.153    42.369    Game_Engine_0/game_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         42.369    
                         arrival time                         -36.017    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_25MHz rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.937ns  (logic 0.408ns (10.367%)  route 3.529ns (89.633%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        2.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.556ns = ( 42.556 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
                         input delay                  2.000    32.000    
    U17                                               0.000    32.000 f  rst (IN)
                         net (fo=0)                   0.000    32.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.408    32.408 f  rst_IBUF_inst/O
                         net (fo=28, routed)          3.529    35.937    Game_Engine_0/rst_IBUF
    SLICE_X55Y10         FDCE                                         f  Game_Engine_0/game_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562    41.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    41.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339    41.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080    41.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.564    42.556    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y10         FDCE                                         r  Game_Engine_0/game_cnt_reg[9]/C
                         clock pessimism              0.000    42.556    
                         clock uncertainty           -0.035    42.521    
    SLICE_X55Y10         FDCE (Recov_fdce_C_CLR)     -0.153    42.368    Game_Engine_0/game_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         42.368    
                         arrival time                         -35.937    
  -------------------------------------------------------------------
                         slack                                  6.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 1.382ns (19.151%)  route 5.835ns (80.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.835     9.217    Game_Engine_0/rst_IBUF
    SLICE_X57Y10         FDCE                                         f  Game_Engine_0/game_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.569     8.226    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y10         FDCE                                         r  Game_Engine_0/game_cnt_reg[10]/C
                         clock pessimism              0.000     8.226    
    SLICE_X57Y10         FDCE (Remov_fdce_C_CLR)     -0.208     8.018    Game_Engine_0/game_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           9.217    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 1.382ns (19.151%)  route 5.835ns (80.849%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.835     9.217    Game_Engine_0/rst_IBUF
    SLICE_X57Y10         FDCE                                         f  Game_Engine_0/game_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.569     8.226    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y10         FDCE                                         r  Game_Engine_0/game_cnt_reg[11]/C
                         clock pessimism              0.000     8.226    
    SLICE_X57Y10         FDCE (Remov_fdce_C_CLR)     -0.208     8.018    Game_Engine_0/game_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           9.217    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 1.382ns (18.759%)  route 5.986ns (81.241%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.986     9.368    Game_Engine_0/rst_IBUF
    SLICE_X55Y10         FDCE                                         f  Game_Engine_0/game_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.569     8.226    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y10         FDCE                                         r  Game_Engine_0/game_cnt_reg[9]/C
                         clock pessimism              0.000     8.226    
    SLICE_X55Y10         FDCE (Remov_fdce_C_CLR)     -0.208     8.018    Game_Engine_0/game_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           9.368    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.489ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 1.382ns (18.408%)  route 6.126ns (81.592%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.126     9.508    Game_Engine_0/rst_IBUF
    SLICE_X55Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.570     8.227    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[0]/C
                         clock pessimism              0.000     8.227    
    SLICE_X55Y8          FDCE (Remov_fdce_C_CLR)     -0.208     8.019    Game_Engine_0/game_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.019    
                         arrival time                           9.508    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.382ns (18.322%)  route 6.162ns (81.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.162     9.544    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.570     8.227    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[1]/C
                         clock pessimism              0.000     8.227    
    SLICE_X57Y8          FDCE (Remov_fdce_C_CLR)     -0.208     8.019    Game_Engine_0/game_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.019    
                         arrival time                           9.544    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.382ns (18.322%)  route 6.162ns (81.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.162     9.544    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.570     8.227    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[2]/C
                         clock pessimism              0.000     8.227    
    SLICE_X57Y8          FDCE (Remov_fdce_C_CLR)     -0.208     8.019    Game_Engine_0/game_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.019    
                         arrival time                           9.544    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.382ns (18.322%)  route 6.162ns (81.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.162     9.544    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.570     8.227    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[3]/C
                         clock pessimism              0.000     8.227    
    SLICE_X57Y8          FDCE (Remov_fdce_C_CLR)     -0.208     8.019    Game_Engine_0/game_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.019    
                         arrival time                           9.544    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 1.382ns (18.322%)  route 6.162ns (81.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.162     9.544    Game_Engine_0/rst_IBUF
    SLICE_X57Y8          FDCE                                         f  Game_Engine_0/game_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.570     8.227    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X57Y8          FDCE                                         r  Game_Engine_0/game_cnt_reg[4]/C
                         clock pessimism              0.000     8.227    
    SLICE_X57Y8          FDCE (Remov_fdce_C_CLR)     -0.208     8.019    Game_Engine_0/game_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.019    
                         arrival time                           9.544    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.655ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.382ns (18.012%)  route 6.291ns (81.988%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.291     9.673    Game_Engine_0/rst_IBUF
    SLICE_X55Y9          FDCE                                         f  Game_Engine_0/game_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.569     8.226    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y9          FDCE                                         r  Game_Engine_0/game_cnt_reg[5]/C
                         clock pessimism              0.000     8.226    
    SLICE_X55Y9          FDCE (Remov_fdce_C_CLR)     -0.208     8.018    Game_Engine_0/game_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           9.673    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Game_Engine_0/game_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_25MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 1.382ns (18.012%)  route 6.291ns (81.988%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        8.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.382     3.382 f  rst_IBUF_inst/O
                         net (fo=28, routed)          6.291     9.673    Game_Engine_0/rst_IBUF
    SLICE_X55Y9          FDCE                                         f  Game_Engine_0/game_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.569     8.226    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X55Y9          FDCE                                         r  Game_Engine_0/game_cnt_reg[6]/C
                         clock pessimism              0.000     8.226    
    SLICE_X55Y9          FDCE (Remov_fdce_C_CLR)     -0.208     8.018    Game_Engine_0/game_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.018    
                         arrival time                           9.673    
  -------------------------------------------------------------------
                         slack                                  1.655    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.452ns (22.186%)  route 5.094ns (77.814%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.094     8.547    Seven_Segment_0/rst_IBUF
    SLICE_X65Y17         FDCE                                         f  Seven_Segment_0/display_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.511    14.852    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  Seven_Segment_0/display_num_reg[1]/C
                         clock pessimism              0.000    14.852    
                         clock uncertainty           -0.035    14.817    
    SLICE_X65Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.412    Seven_Segment_0/display_num_reg[1]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.452ns (22.289%)  route 5.064ns (77.711%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.064     8.516    Seven_Segment_0/rst_IBUF
    SLICE_X65Y29         FDPE                                         f  Seven_Segment_0/digit_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.508    14.849    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y29         FDPE                                         r  Seven_Segment_0/digit_reg[0]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.455    Seven_Segment_0/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.452ns (22.289%)  route 5.064ns (77.711%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          5.064     8.516    Seven_Segment_0/rst_IBUF
    SLICE_X65Y29         FDPE                                         f  Seven_Segment_0/digit_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.508    14.849    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y29         FDPE                                         r  Seven_Segment_0/digit_reg[1]/C
                         clock pessimism              0.000    14.849    
                         clock uncertainty           -0.035    14.814    
    SLICE_X65Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.455    Seven_Segment_0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.452ns (23.089%)  route 4.838ns (76.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          4.838     8.290    Seven_Segment_0/rst_IBUF
    SLICE_X65Y25         FDPE                                         f  Seven_Segment_0/digit_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502    14.843    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y25         FDPE                                         r  Seven_Segment_0/digit_reg[2]/C
                         clock pessimism              0.000    14.843    
                         clock uncertainty           -0.035    14.808    
    SLICE_X65Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    14.449    Seven_Segment_0/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.452ns (23.089%)  route 4.838ns (76.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          4.838     8.290    Seven_Segment_0/rst_IBUF
    SLICE_X65Y25         FDPE                                         f  Seven_Segment_0/digit_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.502    14.843    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y25         FDPE                                         r  Seven_Segment_0/digit_reg[3]/C
                         clock pessimism              0.000    14.843    
                         clock uncertainty           -0.035    14.808    
    SLICE_X65Y25         FDPE (Recov_fdpe_C_PRE)     -0.359    14.449    Seven_Segment_0/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.452ns (24.333%)  route 4.517ns (75.667%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          4.517     7.969    Seven_Segment_0/rst_IBUF
    SLICE_X65Y14         FDCE                                         f  Seven_Segment_0/display_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.514    14.855    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y14         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.035    14.820    
    SLICE_X65Y14         FDCE (Recov_fdce_C_CLR)     -0.405    14.415    Seven_Segment_0/display_num_reg[3]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  6.446    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.452ns (24.574%)  route 4.458ns (75.426%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          4.458     7.910    Seven_Segment_0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  Seven_Segment_0/display_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.509    14.850    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[0]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X65Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.410    Seven_Segment_0/display_num_reg[0]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  6.500    

Slack (MET) :             6.500ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.452ns (24.574%)  route 4.458ns (75.426%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         1.452     3.452 f  rst_IBUF_inst/O
                         net (fo=28, routed)          4.458     7.910    Seven_Segment_0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  Seven_Segment_0/display_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.509    14.850    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X65Y18         FDCE (Recov_fdce_C_CLR)     -0.405    14.410    Seven_Segment_0/display_num_reg[2]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  6.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.230ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.221ns (10.200%)  route 1.942ns (89.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.942     4.162    Seven_Segment_0/rst_IBUF
    SLICE_X65Y14         FDCE                                         f  Seven_Segment_0/display_num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.861     1.988    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y14         FDCE                                         r  Seven_Segment_0/display_num_reg[3]/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.035     2.024    
    SLICE_X65Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.932    Seven_Segment_0/display_num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.238ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.221ns (10.185%)  route 1.945ns (89.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.945     4.166    Seven_Segment_0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  Seven_Segment_0/display_num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.857     1.984    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[0]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X65Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.928    Seven_Segment_0/display_num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.238ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.221ns (10.185%)  route 1.945ns (89.815%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          1.945     4.166    Seven_Segment_0/rst_IBUF
    SLICE_X65Y18         FDCE                                         f  Seven_Segment_0/display_num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.857     1.984    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  Seven_Segment_0/display_num_reg[2]/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.035     2.020    
    SLICE_X65Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.928    Seven_Segment_0/display_num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           4.166    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.427ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.221ns (9.407%)  route 2.124ns (90.593%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          2.124     4.345    Seven_Segment_0/rst_IBUF
    SLICE_X65Y25         FDPE                                         f  Seven_Segment_0/digit_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.850     1.977    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y25         FDPE                                         r  Seven_Segment_0/digit_reg[2]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.013    
    SLICE_X65Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.918    Seven_Segment_0/digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.221ns (9.407%)  route 2.124ns (90.593%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          2.124     4.345    Seven_Segment_0/rst_IBUF
    SLICE_X65Y25         FDPE                                         f  Seven_Segment_0/digit_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.850     1.977    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y25         FDPE                                         r  Seven_Segment_0/digit_reg[3]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.035     2.013    
    SLICE_X65Y25         FDPE (Remov_fdpe_C_PRE)     -0.095     1.918    Seven_Segment_0/digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.221ns (9.015%)  route 2.226ns (90.985%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          2.226     4.446    Seven_Segment_0/rst_IBUF
    SLICE_X65Y29         FDPE                                         f  Seven_Segment_0/digit_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.855     1.982    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y29         FDPE                                         r  Seven_Segment_0/digit_reg[0]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X65Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.923    Seven_Segment_0/digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.524ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/digit_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.221ns (9.015%)  route 2.226ns (90.985%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          2.226     4.446    Seven_Segment_0/rst_IBUF
    SLICE_X65Y29         FDPE                                         f  Seven_Segment_0/digit_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.855     1.982    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y29         FDPE                                         r  Seven_Segment_0/digit_reg[1]/C
                         clock pessimism              0.000     1.982    
                         clock uncertainty            0.035     2.018    
    SLICE_X65Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.923    Seven_Segment_0/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  2.524    

Slack (MET) :             2.551ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seven_Segment_0/display_num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.221ns (8.894%)  route 2.259ns (91.106%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U17                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    U17                                                               f  rst_IBUF_inst/I
    U17                  IBUF (Prop_ibuf_I_O)         0.221     2.221 f  rst_IBUF_inst/O
                         net (fo=28, routed)          2.259     4.480    Seven_Segment_0/rst_IBUF
    SLICE_X65Y17         FDCE                                         f  Seven_Segment_0/display_num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.858     1.985    Seven_Segment_0/clk_IBUF_BUFG
    SLICE_X65Y17         FDCE                                         r  Seven_Segment_0/display_num_reg[1]/C
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.035     2.021    
    SLICE_X65Y17         FDCE (Remov_fdce_C_CLR)     -0.092     1.929    Seven_Segment_0/display_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  2.551    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25MHz
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[7][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.389ns  (logic 3.960ns (42.176%)  route 5.429ns (57.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y54         FDRE                                         r  Game_Engine_0/Army_Instance_reg[7][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.456     8.738 r  Game_Engine_0/Army_Instance_reg[7][55]/Q
                         net (fo=5, routed)           5.429    14.167    arm_LED_OBUF[7]
    V13                                                               r  arm_LED_OBUF[7]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         3.504    17.671 r  arm_LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.671    arm_LED[7]
    V13                                                               r  arm_LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/vsync_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 3.959ns (51.548%)  route 3.721ns (48.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.636     8.293    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X59Y41         FDSE                                         r  VGA_Ctrl_0/vsync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDSE (Prop_fdse_C_Q)         0.456     8.749 r  VGA_Ctrl_0/vsync_i_reg/Q
                         net (fo=1, routed)           3.721    12.470    vsync_OBUF
    R19                                                               r  vsync_OBUF_inst/I
    R19                  OBUF (Prop_obuf_I_O)         3.503    15.974 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.974    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/hsync_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.554ns  (logic 3.953ns (52.323%)  route 3.602ns (47.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.570     8.227    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X55Y42         FDSE                                         r  VGA_Ctrl_0/hsync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.456     8.683 r  VGA_Ctrl_0/hsync_i_reg/Q
                         net (fo=1, routed)           3.602    12.285    hsync_OBUF
    P19                                                               r  hsync_OBUF_inst/I
    P19                  OBUF (Prop_obuf_I_O)         3.497    15.781 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.781    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[4][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 3.960ns (56.733%)  route 3.020ns (43.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y53         FDRE                                         r  Game_Engine_0/Army_Instance_reg[4][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456     8.738 r  Game_Engine_0/Army_Instance_reg[4][55]/Q
                         net (fo=5, routed)           3.020    11.757    arm_LED_OBUF[4]
    U3                                                                r  arm_LED_OBUF[4]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         3.504    15.261 r  arm_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.261    arm_LED[4]
    U3                                                                r  arm_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[6][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.690ns  (logic 4.026ns (60.182%)  route 2.664ns (39.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y55         FDRE                                         r  Game_Engine_0/Army_Instance_reg[6][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.518     8.800 r  Game_Engine_0/Army_Instance_reg[6][55]/Q
                         net (fo=4, routed)           2.664    11.463    arm_LED_OBUF[6]
    V3                                                                r  arm_LED_OBUF[6]_inst/I
    V3                   OBUF (Prop_obuf_I_O)         3.508    14.972 r  arm_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.972    arm_LED[6]
    V3                                                                r  arm_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 4.039ns (60.665%)  route 2.619ns (39.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     8.800 r  Game_Engine_0/Army_Instance_reg[0][55]/Q
                         net (fo=4, routed)           2.619    11.419    arm_LED_OBUF[0]
    L1                                                                r  arm_LED_OBUF[0]_inst/I
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.940 r  arm_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.940    arm_LED[0]
    L1                                                                r  arm_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[3][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 4.036ns (61.922%)  route 2.482ns (38.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[3][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     8.800 r  Game_Engine_0/Army_Instance_reg[3][55]/Q
                         net (fo=5, routed)           2.482    11.281    arm_LED_OBUF[3]
    P3                                                                r  arm_LED_OBUF[3]_inst/I
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.800 r  arm_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.800    arm_LED[3]
    P3                                                                r  arm_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[2][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.387ns  (logic 4.025ns (63.025%)  route 2.362ns (36.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[2][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     8.800 r  Game_Engine_0/Army_Instance_reg[2][55]/Q
                         net (fo=4, routed)           2.362    11.161    arm_LED_OBUF[2]
    N3                                                                r  arm_LED_OBUF[2]_inst/I
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.668 r  arm_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.668    arm_LED[2]
    N3                                                                r  arm_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[5][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.271ns  (logic 3.981ns (63.491%)  route 2.289ns (36.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y53         FDRE                                         r  Game_Engine_0/Army_Instance_reg[5][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.456     8.738 r  Game_Engine_0/Army_Instance_reg[5][55]/Q
                         net (fo=5, routed)           2.289    11.027    arm_LED_OBUF[5]
    W3                                                                r  arm_LED_OBUF[5]_inst/I
    W3                   OBUF (Prop_obuf_I_O)         3.525    14.552 r  arm_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.552    arm_LED[5]
    W3                                                                r  arm_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 4.033ns (68.153%)  route 1.885ns (31.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.564     5.085    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     5.504 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.881     6.386    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.271     6.657 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        1.625     8.282    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.518     8.800 r  Game_Engine_0/Army_Instance_reg[1][55]/Q
                         net (fo=5, routed)           1.885    10.684    arm_LED_OBUF[1]
    P1                                                                r  arm_LED_OBUF[1]_inst/I
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.200 r  arm_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.200    arm_LED[1]
    P1                                                                r  arm_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[1][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.380ns (75.842%)  route 0.440ns (24.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[1][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     2.748 r  Game_Engine_0/Army_Instance_reg[1][55]/Q
                         net (fo=5, routed)           0.440     3.188    arm_LED_OBUF[1]
    P1                                                                r  arm_LED_OBUF[1]_inst/I
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.404 r  arm_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.404    arm_LED[1]
    P1                                                                r  arm_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[5][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.367ns (68.685%)  route 0.623ns (31.315%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y53         FDRE                                         r  Game_Engine_0/Army_Instance_reg[5][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.141     2.725 r  Game_Engine_0/Army_Instance_reg[5][55]/Q
                         net (fo=5, routed)           0.623     3.348    arm_LED_OBUF[5]
    W3                                                                r  arm_LED_OBUF[5]_inst/I
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.575 r  arm_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.575    arm_LED[5]
    W3                                                                r  arm_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[2][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.372ns (67.575%)  route 0.659ns (32.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[2][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     2.748 r  Game_Engine_0/Army_Instance_reg[2][55]/Q
                         net (fo=4, routed)           0.659     3.407    arm_LED_OBUF[2]
    N3                                                                r  arm_LED_OBUF[2]_inst/I
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.615 r  arm_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.615    arm_LED[2]
    N3                                                                r  arm_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[3][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.383ns (66.589%)  route 0.694ns (33.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[3][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     2.748 r  Game_Engine_0/Army_Instance_reg[3][55]/Q
                         net (fo=5, routed)           0.694     3.442    arm_LED_OBUF[3]
    P3                                                                r  arm_LED_OBUF[3]_inst/I
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.661 r  arm_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.661    arm_LED[3]
    P3                                                                r  arm_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.386ns (65.939%)  route 0.716ns (34.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y56         FDRE                                         r  Game_Engine_0/Army_Instance_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     2.748 r  Game_Engine_0/Army_Instance_reg[0][55]/Q
                         net (fo=4, routed)           0.716     3.464    arm_LED_OBUF[0]
    L1                                                                r  arm_LED_OBUF[0]_inst/I
    L1                   OBUF (Prop_obuf_I_O)         1.222     4.687 r  arm_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.687    arm_LED[0]
    L1                                                                r  arm_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[6][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.373ns (61.360%)  route 0.865ns (38.640%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X60Y55         FDRE                                         r  Game_Engine_0/Army_Instance_reg[6][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     2.748 r  Game_Engine_0/Army_Instance_reg[6][55]/Q
                         net (fo=4, routed)           0.865     3.613    arm_LED_OBUF[6]
    V3                                                                r  arm_LED_OBUF[6]_inst/I
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.822 r  arm_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.822    arm_LED[6]
    V3                                                                r  arm_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[4][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.346ns (57.034%)  route 1.014ns (42.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y53         FDRE                                         r  Game_Engine_0/Army_Instance_reg[4][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.141     2.725 r  Game_Engine_0/Army_Instance_reg[4][55]/Q
                         net (fo=5, routed)           1.014     3.739    arm_LED_OBUF[4]
    U3                                                                r  arm_LED_OBUF[4]_inst/I
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.944 r  arm_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.944    arm_LED[4]
    U3                                                                r  arm_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/hsync_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.339ns (50.799%)  route 1.297ns (49.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.565     2.557    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X55Y42         FDSE                                         r  VGA_Ctrl_0/hsync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDSE (Prop_fdse_C_Q)         0.141     2.698 r  VGA_Ctrl_0/hsync_i_reg/Q
                         net (fo=1, routed)           1.297     3.995    hsync_OBUF
    P19                                                               r  hsync_OBUF_inst/I
    P19                  OBUF (Prop_obuf_I_O)         1.198     5.192 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.192    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Ctrl_0/vsync_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.345ns (48.856%)  route 1.408ns (51.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.593     2.585    VGA_Ctrl_0/clk_25MHz_BUFG
    SLICE_X59Y41         FDSE                                         r  VGA_Ctrl_0/vsync_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDSE (Prop_fdse_C_Q)         0.141     2.726 r  VGA_Ctrl_0/vsync_i_reg/Q
                         net (fo=1, routed)           1.408     4.134    vsync_OBUF
    R19                                                               r  vsync_OBUF_inst/I
    R19                  OBUF (Prop_obuf_I_O)         1.204     5.339 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.339    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Game_Engine_0/Army_Instance_reg[7][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            arm_LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.547ns  (logic 1.346ns (37.958%)  route 2.200ns (62.042%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.562     1.445    Clk_Div_4/clk_IBUF_BUFG
    SLICE_X35Y46                                                      r  Clk_Div_4/num_reg[1]/C
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  Clk_Div_4/num_reg[1]/Q
                         net (fo=2, routed)           0.339     1.912    clk_25MHz
    BUFGCTRL_X0Y0                                                     r  clk_25MHz_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     1.992 r  clk_25MHz_BUFG_inst/O
                         net (fo=1354, routed)        0.592     2.584    Game_Engine_0/clk_25MHz_BUFG
    SLICE_X58Y54         FDRE                                         r  Game_Engine_0/Army_Instance_reg[7][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDRE (Prop_fdre_C_Q)         0.141     2.725 r  Game_Engine_0/Army_Instance_reg[7][55]/Q
                         net (fo=5, routed)           2.200     4.925    arm_LED_OBUF[7]
    V13                                                               r  arm_LED_OBUF[7]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         1.205     6.131 r  arm_LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.131    arm_LED[7]
    V13                                                               r  arm_LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.049ns  (logic 3.978ns (39.588%)  route 6.071ns (60.412%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.560     5.081    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           6.071    11.608    PS2_DATA_IOBUF_inst/T
    B17                                                               f  PS2_DATA_IOBUF_inst/OBUFT/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522    15.130 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.130    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.702ns  (logic 4.037ns (46.385%)  route 4.666ns (53.615%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         1.547     5.068    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.518     5.586 f  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.666    10.252    PS2_CLK_IOBUF_inst/T
    C17                                                               f  PS2_CLK_IOBUF_inst/OBUFT/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    13.770 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.770    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.869ns  (logic 0.988ns (34.441%)  route 1.881ns (65.559%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.551     1.434    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.881     3.479    PS2_CLK_IOBUF_inst/T
    C17                                                               r  PS2_CLK_IOBUF_inst/OBUFT/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.303 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.303    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.599ns  (logic 0.965ns (26.816%)  route 2.634ns (73.184%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                                                                r  clk_IBUF_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=416, routed)         0.560     1.443    Mouse_Ctrl_0/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X44Y15         FDRE                                         r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Mouse_Ctrl_0/MC1/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           2.634     4.218    PS2_DATA_IOBUF_inst/T
    B17                                                               r  PS2_DATA_IOBUF_inst/OBUFT/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.042 r  PS2_DATA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.042    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------





