****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec  4 23:04:26 2022
****************************************


  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U93/Y (AND2X1)                       2207108.000
                                                  2207108.000 r
  U94/Y (INVX1)                        705440.000 2912548.000 f
  U249/Y (NAND2X1)                     918764.000 3831312.000 r
  U201/Y (AND2X1)                      2169732.000
                                                  6001044.000 r
  U202/Y (INVX1)                       721164.000 6722208.000 f
  U209/Y (AND2X1)                      2458084.000
                                                  9180292.000 f
  U210/Y (INVX1)                       -1175004.000
                                                  8005288.000 r
  U79/Y (AND2X1)                       2198880.000
                                                  10204168.000 r
  U80/Y (INVX1)                        707872.000 10912040.000 f
  U257/Y (OR2X1)                       2117892.000
                                                  13029932.000 f
  U266/Y (NAND2X1)                     876448.000 13906380.000 r
  U153/Y (XNOR2X1)                     6321524.000
                                                  20227904.000 r
  U154/Y (INVX1)                       775452.000 21003356.000 f
  U267/Y (NAND2X1)                     1285684.000
                                                  22289040.000 r
  U229/Y (AND2X1)                      1818772.000
                                                  24107812.000 r
  U230/Y (INVX1)                       708300.000 24816112.000 f
  U268/Y (OR2X1)                       2115216.000
                                                  26931328.000 f
  U141/Y (AND2X1)                      2434376.000
                                                  29365704.000 f
  U142/Y (INVX1)                       -1340452.000
                                                  28025252.000 r
  U179/Y (AND2X1)                      2199110.000
                                                  30224362.000 r
  U180/Y (INVX1)                       708014.000 30932376.000 f
  U271/Y (NAND2X1)                     1285910.000
                                                  32218286.000 r
  U227/Y (AND2X1)                      1830378.000
                                                  34048664.000 r
  U143/Y (AND2X1)                      1836560.000
                                                  35885224.000 r
  U144/Y (INVX1)                       713376.000 36598600.000 f
  U115/Y (AND2X1)                      2458080.000
                                                  39056680.000 f
  U116/Y (INVX1)                       -1150636.000
                                                  37906044.000 r
  U125/Y (AND2X1)                      2198492.000
                                                  40104536.000 r
  U126/Y (INVX1)                       707772.000 40812308.000 f
  U71/Y (OR2X1)                        2316124.000
                                                  43128432.000 f
  U72/Y (INVX1)                        -983736.000
                                                  42144696.000 r
  U199/Y (AND2X1)                      1881224.000
                                                  44025920.000 r
  U200/Y (INVX1)                       707872.000 44733792.000 f
  U291/Y (NAND2X1)                     1291592.000
                                                  46025384.000 r
  U129/Y (XNOR2X1)                     6349304.000
                                                  52374688.000 r
  U303/Y (NAND2X1)                     843496.000 53218184.000 f
  U69/Y (OR2X1)                        2326740.000
                                                  55544924.000 f
  U70/Y (INVX1)                        -979276.000
                                                  54565648.000 r
  U107/Y (AND2X1)                      2198836.000
                                                  56764484.000 r
  U108/Y (INVX1)                       707660.000 57472144.000 f
  U102/Y (NAND2X1)                     1285636.000
                                                  58757780.000 r
  U304/Y (NAND2X1)                     848304.000 59606084.000 f
  U306/Y (AND2X1)                      2238120.000
                                                  61844204.000 f
  out[1] (out)                            0.000   61844204.000 f
  data arrival time                               61844204.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -61844204.000
  ---------------------------------------------------------------
  slack (MET)                                     138155792.000


1
