# Verilog
something I explored during my best phase of learning......
