#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 14 15:48:25 2019
# Process ID: 13144
# Current directory: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11736 C:\Users\admin\Documents\pxl\3dejaar\embedded_os\Eindopdracht_EOS\test_rtl\test_rtl.xpr
# Log file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/vivado.log
# Journal file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
source design_1_wrapper.tcl
run 100 ms
current_wave_config {Untitled 1}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/led_bit}} 
current_wave_config {Untitled 1}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/bitOut}} 
run 100 ms
close_sim
update_module_reference design_1_ws2812b_0_0
generate_target Simulation [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files -ipstatic_source_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/questa} {riviera=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
current_wave_config {Untitled 2}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/bitOut}} 
current_wave_config {Untitled 2}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/clk}} 
run 100 ms
current_wave_config {Untitled 2}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/state}} 
run 100 ms
close_sim
delete_bd_objs [get_bd_nets vhdlnoclk_0_clk65MHz]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins vhdlnoclk_0/clk65MHz]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ws2812b_0/clk]
set_property location {2 324 44} [get_bd_cells clk_wiz_0]
set_property location {2 313 49} [get_bd_cells clk_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {New External Port (ACTIVE_HIGH)}}  [get_bd_pins clk_wiz_0/reset]
regenerate_bd_layout
save_bd_design
generate_target Simulation [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files -ipstatic_source_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/questa} {riviera=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
current_wave_config {Untitled 3}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/clk}} 
current_wave_config {Untitled 3}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/bitOut}} 
current_wave_config {Untitled 3}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/count}} 
run 100 ms
current_wave_config {Untitled 3}
add_wave {{/design_1_wrapper/design_1_i/clk_wiz_0/clk_in1}} 
current_wave_config {Untitled 3}
add_wave {{/design_1_wrapper/design_1_i/clk_wiz_0/clk_out1}} 
run 10 us
close_sim
delete_bd_objs [get_bd_nets vhdlnoclk_0_clk65MHz] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets reset_rtl_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports reset_rtl]
connect_bd_net [get_bd_pins vhdlnoclk_0/clk65MHz] [get_bd_pins ws2812b_0/clk]
regenerate_bd_layout
update_module_reference design_1_ws2812b_0_0
regenerate_bd_layout
save_bd_design
generate_target Simulation [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files -ipstatic_source_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/questa} {riviera=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
run 10 ms
current_wave_config {Untitled 4}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/clk}} 
current_wave_config {Untitled 4}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/state}} 
current_wave_config {Untitled 4}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/bitOut}} 
run 100 ms
close_sim
update_module_reference design_1_ws2812b_0_0
generate_target Simulation [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files -ipstatic_source_dir C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/modelsim} {questa=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/questa} {riviera=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/riviera} {activehdl=C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
current_wave_config {Untitled 5}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/clk}} 
current_wave_config {Untitled 5}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/bitOut}} 
current_wave_config {Untitled 5}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/state}} 
current_wave_config {Untitled 5}
add_wave {{/design_1_wrapper/design_1_i/ws2812b_0/U0/led_bit}} 
run 100 ms
run all
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw
set_property name vhdlnoclk_0_clk50MHz [get_bd_nets vhdlnoclk_0_clk65MHz]
save_bd_design
set_property name vhdlnoclk_0_clk65MHz [get_bd_nets vhdlnoclk_0_clk50MHz]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_simulation -mode post-synthesis -type timing
source design_1_wrapper.tcl
run 100 ms
launch_simulation -mode post-synthesis -type functional
source design_1_wrapper.tcl
run 100 ms
close_sim
save_constraints
launch_simulation -mode post-synthesis -type functional
source design_1_wrapper.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
