Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue May 21 16:06:50 2019
| Host         : BARAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ultrasonic_control_sets_placed.rpt
| Design       : ultrasonic
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           11 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              88 |           20 |
| Yes          | No                    | No                     |              24 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              76 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------+---------------------------+------------------+----------------+
|      Clock Signal     |       Enable Signal       |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+---------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG        |                           | led[1]_i_1_n_0            |                1 |              2 |
|  clk_IBUF_BUFG        |                           | led[8]_i_1_n_0            |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[6]                 |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[7]                 |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[3]                 |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[4]                 |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[2]                 |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[5]                 |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[11]                |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[10]                |                1 |              2 |
|  clk_IBUF_BUFG        |                           | p_1_in[9]                 |                1 |              2 |
|  katot_reg[7]_i_1_n_0 |                           | katot_reg[7]_i_2_n_0      |                2 |             14 |
|  clk_IBUF_BUFG        | counter_timer[26]_i_1_n_0 |                           |                4 |             24 |
|  clk_IBUF_BUFG        | counter_timer[26]_i_1_n_0 | clear                     |                3 |             24 |
|  clk_IBUF_BUFG        |                           |                           |                8 |             42 |
|  clk_IBUF_BUFG        |                           | counter_trig[26]_i_1_n_0  |                7 |             52 |
|  clk_IBUF_BUFG        | echo                      | counter_timer[26]_i_1_n_0 |                7 |             52 |
+-----------------------+---------------------------+---------------------------+------------------+----------------+


