# Compile of Contol_Unit.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of Sign_Extend.vhd was successful.
# Compile of Data_Control.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of pc_value_decoder.vhd was successful.
# Compile of Program_Counter.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of CCR_Reg.vhd was successful.
# Compile of Forwarding_Unit.vhd was successful.
# Compile of Hazard_DU.vhd was successful.
# Compile of InstructionFetch.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Stack_Pointer_Circuit.vhd was successful.
# Compile of INT_Operator.vhd was successful.
# Compile of RTI_Operator.vhd was successful.
# Compile of Mux2x1.vhd was successful.
# Compile of Mux2x1_standard.vhdl was successful.
# Compile of Mux4x1.vhd was successful.
# Compile of Mux5x1.vhd was successful.
# Compile of Decode_Execute.vhd was successful.
# Compile of Execute_Memory.vhd failed with 1 errors.
# Compile of Fetch_Decode.vhd was successful.
# Compile of Memory_WriteBack.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Decode_Stage.vhd was successful.
# Compile of Execute_Stage.vhd was successful.
# Compile of Fetch_Stage.vhd was successful.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# Compile of FLIPFLOP.vhd was successful.
# Compile of FLIPFLOP1BIT.vhd was successful.
# Compile of MUX.vhd was successful.
# Compile of my_adder.vhd was successful.
# Compile of my_Dff.vhd was successful.
# Compile of my_nadder.vhd was successful.
# Compile of my_nDff.vhd was successful.
# Compile of select_adder.vhd was successful.
# 38 compiles, 5 failed with 7 errors.
# Compile of Execute_Memory.vhd failed with 1 errors.
# Compile of Memory_WriteBack.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# 5 compiles, 5 failed with 7 errors.
# Compile of Execute_Memory.vhd failed with 2 errors.
# Compile of Memory_WriteBack.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# 5 compiles, 5 failed with 8 errors.
# Compile of Execute_Memory.vhd was successful.
# Compile of Memory_WriteBack.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# 5 compiles, 4 failed with 6 errors.
# Compile of Memory_WriteBack.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# 4 compiles, 4 failed with 6 errors.
# Compile of Memory_WriteBack.vhd was successful.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# 4 compiles, 3 failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd failed with 1 errors.
# 3 compiles, 3 failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 1 errors.
# Compile of WriteBack_Stage.vhd was successful.
# 3 compiles, 2 failed with 4 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 6 errors.
# 2 compiles, 2 failed with 9 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 6 errors.
# 2 compiles, 2 failed with 9 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 3 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd failed with 2 errors.
# 2 compiles, 2 failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Memory_stage.vhd was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 15 errors.
# Compile of Processor_Integration.vhd failed with 15 errors.
# Compile of Processor_Integration.vhd failed with 14 errors.
# Compile of Processor_Integration.vhd failed with 13 errors.
# Compile of Processor_Integration.vhd failed with 14 errors.
# Compile of Processor_Integration.vhd failed with 13 errors.
# Compile of Processor_Integration.vhd failed with 12 errors.
# Compile of Processor_Integration.vhd failed with 12 errors.
# Compile of Processor_Integration.vhd failed with 11 errors.
# Compile of Processor_Integration.vhd failed with 10 errors.
# Compile of Processor_Integration.vhd failed with 7 errors.
# Compile of Processor_Integration.vhd failed with 6 errors.
# Compile of Memory_stage.vhd was successful.
# 2 compiles, 1 failed with 6 errors.
# Compile of Memory_WriteBack.vhd was successful.
# Compile of Processor_Integration.vhd failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 5 errors.
# Compile of RTI_Operator.vhd was successful.
# Compile of Processor_Integration.vhd failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 4 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 4 errors.
# Compile of Processor_Integration.vhd failed with 2 errors.
# Compile of Processor_Integration.vhd failed with 2 errors.
# Compile of Decode_Execute.vhd was successful with warnings.
# Compile of Processor_Integration.vhd failed with 3 errors.
# 2 compiles, 1 failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 6 errors.
# Compile of Processor_Integration.vhd failed with 5 errors.
# Compile of Decode_Stage.vhd failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of Processor_Integration.vhd failed with 5 errors.
# Compile of Decode_Stage.vhd was successful.
# 2 compiles, 1 failed with 5 errors.
# Compile of Processor_Integration.vhd failed with 4 errors.
# Compile of Processor_Integration.vhd failed with 3 errors.
# Compile of Processor_Integration.vhd failed with 2 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd was successful.
# Compile of Memory_stage.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of Memory_stage.vhd was successful.
# Compile of Memory_stage.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:29:12 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (32) for port "/processor_integration/Decode_Execute_Instance/PCVALUE_IN".
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Decode_Execute_Instance File: C:/Users/Y.A/Desktop/Arch Project/architecture/Pipeline Registers/Decode_Execute.vhd Line: 41
# FATAL ERROR while loading design
# Error loading design
# End time: 08:29:12 on May 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 82
# Compile of Decode_Execute.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:31:28 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (32) for port "/processor_integration/Decode_Execute_Instance/Inst_PCVALUE_OUT_FF/d".
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Decode_Execute_Instance/Inst_PCVALUE_OUT_FF File: C:/Users/Y.A/Desktop/Arch Project/architecture/Sub Circuits/FLIPFLOP.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 08:31:29 on May 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of Processor_Integration.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:32:19 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (32) for port "/processor_integration/Decode_Execute_Instance/Inst_PCVALUE_OUT_FF/d".
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Decode_Execute_Instance/Inst_PCVALUE_OUT_FF File: C:/Users/Y.A/Desktop/Arch Project/architecture/Sub Circuits/FLIPFLOP.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 08:32:20 on May 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of Decode_Execute.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:33:34 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# Loading work.memory_stage(memory_stage_deisgn)
# ** Fatal: (vsim-3348) Port length (32) does not match actual length (12) for port "/processor_integration/Memory_Stage_Instance/Alu_result_in".
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Memory_Stage_Instance File: C:/Users/Y.A/Desktop/Arch Project/architecture/Stages/Memory_stage.vhd Line: 17
# FATAL ERROR while loading design
# Error loading design
# End time: 08:33:34 on May 18,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 6
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Memory_stage.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of Processor_Integration.vhd failed with 1 errors.
# Compile of Processor_Integration.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:35:52 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# Loading work.memory_stage(memory_stage_deisgn)
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 12 (11 downto 0). Right is 32 (11 downto -20).
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Memory_Stage_Instance File: C:/Users/Y.A/Desktop/Arch Project/architecture/Stages/Memory_stage.vhd Line: 82
# FATAL ERROR while loading design
# Error loading design
# End time: 08:35:53 on May 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 8
# Compile of Memory_stage.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:37:31 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# Loading work.memory_stage(memory_stage_deisgn)
# ** Fatal: (vsim-3348) Port length (12) does not match actual length (32) for port "/processor_integration/Memory_Stage_Instance/Mux4x1_level_1_Address/MUX_Out".
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Memory_Stage_Instance/Mux4x1_level_1_Address File: C:/Users/Y.A/Desktop/Arch Project/architecture/Muxes/Mux4x1.vhd Line: 9
# FATAL ERROR while loading design
# Error loading design
# End time: 08:37:32 on May 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of Memory_stage.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:39:20 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# Loading work.memory_stage(memory_stage_deisgn)
# Loading work.memory(sync_memory)
# Loading work.memory_writeback(memory_writeback_design)
# Loading work.int_operator(int_operator_design)
# Loading work.rti_operator(rti_operator_design)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hazard_du(hazard_du_design)
# Loading work.forwarding_unit(forwarding_unit_design)
# ** Fatal: (vsim-3808) Incompatible modes for port "MEM_read_out".
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/U_Memory_WriteBack File: C:/Users/Y.A/Desktop/Arch Project/architecture/Processor_Integration/Processor_Integration.vhd Line: 1094
# FATAL ERROR while loading design
# Error loading design
# End time: 08:39:21 on May 18,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of Processor_Integration.vhd was successful.
vsim -gui work.processor_integration
# vsim -gui work.processor_integration 
# Start time: 08:41:54 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.processor_integration(processor_integration_design)
# Loading work.fetch_stage(fetch_stage_design)
# Loading work.mux4x1(mux4x1_design)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(instruction_memory_design)
# Loading work.data_control(data_control_design)
# Loading work.pc_value_decoder(rtl)
# Loading work.program_counter(pc_arch)
# Loading work.my_nadder(a_my_adder)
# Loading work.my_adder(a_my_adder)
# Loading work.decode_stage(decode_stage_design)
# Loading work.control_unit(control_unit_design)
# Loading work.register_file(behavioral)
# Loading work.sign_extend(sign_extend_design)
# Loading work.execute_stage(execute_stage_design)
# Loading work.alu(mymodel)
# Loading work.stack_pointer_circuit(stack_pointer_circuit_design)
# Loading work.ccr_reg(ccr_reg_design)
# Loading work.mux2x1_standard(mux2x1_design)
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# Loading work.mux5x1(mux5x1_design)
# Loading work.mux2x1(mux2x1_design)
# Loading work.execute_memory(execute_memory_design)
# Loading work.writeback_stage(writeback_stage_design)
# Loading work.fetch_decode(fetch_decode_design)
# Loading work.flipflop(flipflop_design)
# Loading work.decode_execute(decode_execute_design)
# Loading work.flipflop1bit(flipflop1bit_design)
# Loading work.memory_stage(memory_stage_deisgn)
# Loading work.memory(sync_memory)
# Loading work.memory_writeback(memory_writeback_design)
# Loading work.int_operator(int_operator_design)
# Loading work.rti_operator(rti_operator_design)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.hazard_du(hazard_du_design)
# Loading work.forwarding_unit(forwarding_unit_design)
# ** Warning: (vsim-8683) Uninitialized out port /processor_integration/Execute_Stage_Instance/JMP_Enable_OUT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processor_integration/Execute_Stage_Instance/Read_Port2_Data_OUT(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position end  sim:/processor_integration/Clk
add wave -position end  sim:/processor_integration/Rst
add wave -position end  sim:/processor_integration/RESET
add wave -position end  sim:/processor_integration/INTERUPT
add wave -position end  sim:/processor_integration/In_Port
add wave -position end  sim:/processor_integration/Out_Port
add wave -position end  sim:/processor_integration/EXCEPTION
force -freeze sim:/processor_integration/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/processor_integration/Rst 1 0
force -freeze sim:/processor_integration/INTERUPT 0 0
force -freeze sim:/processor_integration/RESET 0 0
force -freeze sim:/processor_integration/In_Port x\"00000000\" 0
mem load -filltype value -filldata {100010000000000 } -fillradix binary /processor_integration/Fetch_Stage_Instance/Instruction_Memory_Instance/ram(0)
mem load -filltype value -filldata 1000100000000000 -fillradix binary /processor_integration/Fetch_Stage_Instance/Instruction_Memory_Instance/ram(0)
mem load -filltype value -filldata 0000000011111111 -fillradix binary /processor_integration/Fetch_Stage_Instance/Instruction_Memory_Instance/ram(1)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Memory_Stage_Instance/Memory_instance
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 0 ps  Iteration: 0  Process: /processor_integration/Memory_Stage_Instance/Memory_instance/line__52 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Architecture sync_Memory at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 52
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 52 Architecture sync_Memory
# 
force -freeze sim:/processor_integration/Rst 0 0
restart -f -nolist -nowave -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-8683) Uninitialized out port /processor_integration/Execute_Stage_Instance/JMP_Enable_OUT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processor_integration/Execute_Stage_Instance/Read_Port2_Data_OUT(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position end  sim:/processor_integration/Clk
add wave -position end  sim:/processor_integration/Rst
add wave -position end  sim:/processor_integration/RESET
add wave -position end  sim:/processor_integration/INTERUPT
add wave -position end  sim:/processor_integration/In_Port
add wave -position end  sim:/processor_integration/Out_Port
add wave -position end  sim:/processor_integration/EXCEPTION
force -freeze sim:/processor_integration/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/processor_integration/Rst 1 0
force -freeze sim:/processor_integration/INTERUPT 0 0
force -freeze sim:/processor_integration/RESET 0 0
force -freeze sim:/processor_integration/In_Port x\"00000000\" 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Memory_Stage_Instance/Memory_instance
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 0 ps  Iteration: 0  Process: /processor_integration/Memory_Stage_Instance/Memory_instance/line__52 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Architecture sync_Memory at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 52
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 52 Architecture sync_Memory
# 
restart -f -nolist -nowave -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(0) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(1) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(2) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-3473) Component instance "fx : myDFF" is not bound.
#    Time: 0 ps  Iteration: 0  Region: /processor_integration/Execute_Stage_Instance/CCR_Reg_inst/loop1(3) File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/CCR_Reg.vhd
# ** Warning: (vsim-8683) Uninitialized out port /processor_integration/Execute_Stage_Instance/JMP_Enable_OUT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /processor_integration/Execute_Stage_Instance/Read_Port2_Data_OUT(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
add wave -position end  sim:/processor_integration/Clk
add wave -position end  sim:/processor_integration/Rst
add wave -position end  sim:/processor_integration/RESET
add wave -position end  sim:/processor_integration/INTERUPT
add wave -position end  sim:/processor_integration/In_Port
add wave -position end  sim:/processor_integration/Out_Port
add wave -position end  sim:/processor_integration/EXCEPTION
force -freeze sim:/processor_integration/Clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/processor_integration/Rst 1 0
force -freeze sim:/processor_integration/RESET 0 0
force -freeze sim:/processor_integration/INTERUPT 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_integration/Memory_Stage_Instance/Memory_instance
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 0 ps  Iteration: 0  Process: /processor_integration/Memory_Stage_Instance/Memory_instance/line__52 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Architecture sync_Memory at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 52
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 52 Architecture sync_Memory
# 
quit -sim
# End time: 08:54:40 on May 18,2024, Elapsed time: 0:12:46
# Errors: 1, Warnings: 8
vsim -gui work.memory
# vsim -gui work.memory 
# Start time: 08:54:49 on May 18,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory(sync_memory)
add wave -position end  sim:/memory/CLK
add wave -position end  sim:/memory/RST
add wave -position end  sim:/memory/Memory_Write_Enable
add wave -position end  sim:/memory/Free
add wave -position end  sim:/memory/Protect
add wave -position end  sim:/memory/Address
add wave -position end  sim:/memory/Write_Data
add wave -position end  sim:/memory/Read_Data
add wave -position end  sim:/memory/Protected_Data
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /memory
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 0 ps  Iteration: 0  Process: /memory/line__52 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Architecture sync_Memory at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 52
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 52 Architecture sync_Memory
# 
# Compile of Memory.vhd failed with 1 errors.
# Compile of Memory.vhd failed with 1 errors.
# Compile of Memory.vhd failed with 1 errors.
# Compile of Memory.vhd was successful.
restart -f -nolist -nowave -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory(sync_memory)
add wave -position end  sim:/memory/CLK
add wave -position end  sim:/memory/RST
add wave -position end  sim:/memory/Memory_Write_Enable
add wave -position end  sim:/memory/Free
add wave -position end  sim:/memory/Protect
add wave -position end  sim:/memory/Address
add wave -position end  sim:/memory/Write_Data
add wave -position end  sim:/memory/Read_Data
add wave -position end  sim:/memory/Protected_Data
add wave -position end  sim:/memory/ram
add wave -position end  sim:/memory/Protected_Internal
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
force -freeze sim:/memory/RST 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 100 ps  Iteration: 1  Process: /memory/line__53 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Architecture sync_Memory at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 53
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 53 Architecture sync_Memory
# 
# Compile of Memory.vhd was successful.
restart -f -noassertions
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory(sync_memory)
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /memory
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 0 ps  Iteration: 0  Process: /memory/line__22 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Process line__22 at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 28
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 28 Process line__22
# 
# Compile of Memory.vhd was successful.
restart -f -noassertions
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory(sync_memory)
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
force -freeze sim:/memory/RST 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
# ** Fatal: (vsim-3734) Index value -1 is out of range 0 to 4095.
#    Time: 100 ps  Iteration: 1  Process: /memory/line__55 File: C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd
# Fatal error in Architecture sync_Memory at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd line 55
# 
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 55 Architecture sync_Memory
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 55 Architecture sync_Memory
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 55 Architecture sync_Memory
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Y.A/Desktop/Arch Project/architecture/Circuits/Memory.vhd 55 Architecture sync_Memory
# 
# Compile of Memory.vhd was successful.
restart -f -noassertions
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory(sync_memory)
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
force -freeze sim:/memory/RST 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
run
run
run
# Compile of Memory.vhd was successful.
# Load canceled
restart -f -noassertions
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory(sync_memory)
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
force -freeze sim:/memory/RST 0 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 100 ps  Iteration: 1  Instance: /memory
run
run
run
run
# Compile of Memory.vhd was successful.
# Load canceled
restart -f -noassertions
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.memory(sync_memory)
force -freeze sim:/memory/CLK 0 0, 1 {50 ps} -r 100
force -freeze sim:/memory/RST 1 0
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /memory
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /memory
force -freeze sim:/memory/RST 0 0
run
run
run
force -freeze sim:/memory/Memory_Write_Enable 1 0
force -freeze sim:/memory/Address 000000000000 0
force -freeze sim:/memory/Write_Data x\"FFFFFFFF\" 0
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart -f -nolist -nowave -nolog -nobreak -novirtuals -noassertions -nofcovers -noatv
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
quit -sim
# End time: 09:08:21 on May 18,2024, Elapsed time: 0:13:32
# Errors: 0, Warnings: 1
