

================================================================
== Vitis HLS Report for 'Stream2Mem_Batch_64u_128u_s'
================================================================
* Date:           Thu May 29 09:36:23 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93  |Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102  |Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1   |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1  |        ?|        ?|  28 ~ 268|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%rep = alloca i32 1" [../dma.h:184]   --->   Operation 17 'alloca' 'rep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "%numReps_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 19 'read' 'numReps_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.59ns)   --->   "%out_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %out_r"   --->   Operation 21 'read' 'out_1' <Predicate = true> <Delay = 3.59> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 38> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i32 %numReps_3"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %memOutStrm34, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 0, i32 %rep" [../dma.h:184]   --->   Operation 25 'store' 'store_ln184' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln187 = br void %while.cond" [../dma.h:187]   --->   Operation 26 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rep_5 = load i32 %rep" [../dma.h:191]   --->   Operation 27 'load' 'rep_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln187 = icmp_eq  i32 %rep_5, i32 %numReps_3" [../dma.h:187]   --->   Operation 28 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %while.body, void %while.end" [../dma.h:187]   --->   Operation 29 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i32 %rep_5" [../dma.h:184]   --->   Operation 30 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.73ns)   --->   "%icmp_ln189 = icmp_eq  i4 %empty, i4 %trunc_ln184" [../dma.h:189]   --->   Operation 31 'icmp' 'icmp_ln189' <Predicate = (!icmp_ln187)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i32 %rep_5" [../dma.h:191]   --->   Operation 32 'trunc' 'trunc_ln191' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i28.i7, i28 %trunc_ln191, i7 0" [../dma.h:153->../dma.h:191]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i35 %shl_ln" [../dma.h:153->../dma.h:191]   --->   Operation 34 'zext' 'zext_ln153' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.52ns)   --->   "%add_ln153 = add i64 %out_1, i64 %zext_ln153" [../dma.h:153->../dma.h:191]   --->   Operation 35 'add' 'add_ln153' <Predicate = (!icmp_ln187)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln153, i32 3, i32 63" [../dma.h:153->../dma.h:195]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [../dma.h:199]   --->   Operation 37 'ret' 'ret_ln199' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../dma.h:187]   --->   Operation 38 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln153 = sext i61 %trunc_ln1" [../dma.h:153->../dma.h:195]   --->   Operation 39 'sext' 'sext_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%hostmem_addr = getelementptr i64 %hostmem, i64 %sext_ln153" [../dma.h:153->../dma.h:195]   --->   Operation 40 'getelementptr' 'hostmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln189 = br i1 %icmp_ln189, void %if.else, void %if.then" [../dma.h:189]   --->   Operation 41 'br' 'br_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (7.30ns)   --->   "%empty_1192 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %hostmem_addr, i32 16" [../dma.h:153->../dma.h:195]   --->   Operation 42 'writereq' 'empty_1192' <Predicate = (!icmp_ln189)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (2.55ns)   --->   "%rep_7 = add i32 %rep_5, i32 1" [../dma.h:196]   --->   Operation 43 'add' 'rep_7' <Predicate = (!icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 %rep_7, i32 %rep" [../dma.h:184]   --->   Operation 44 'store' 'store_ln184' <Predicate = (!icmp_ln189)> <Delay = 1.70>
ST_3 : Operation 45 [1/1] (7.30ns)   --->   "%empty_1189 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %hostmem_addr, i32 256" [../dma.h:153->../dma.h:191]   --->   Operation 45 'writereq' 'empty_1189' <Predicate = (icmp_ln189)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%rep_6 = add i32 %rep_5, i32 16" [../dma.h:192]   --->   Operation 46 'add' 'rep_6' <Predicate = (icmp_ln189)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.70ns)   --->   "%store_ln184 = store i32 %rep_6, i32 %rep" [../dma.h:184]   --->   Operation 47 'store' 'store_ln184' <Predicate = (icmp_ln189)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_1193 = wait i32 @_ssdm_op_Wait"   --->   Operation 48 'wait' 'empty_1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34" [../dma.h:153->../dma.h:195]   --->   Operation 49 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34" [../dma.h:153->../dma.h:195]   --->   Operation 50 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 51 [5/5] (7.30ns)   --->   "%empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:196]   --->   Operation 51 'writeresp' 'empty_1194' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 52 [4/5] (7.30ns)   --->   "%empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:196]   --->   Operation 52 'writeresp' 'empty_1194' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 53 [3/5] (7.30ns)   --->   "%empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:196]   --->   Operation 53 'writeresp' 'empty_1194' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 54 [2/5] (7.30ns)   --->   "%empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:196]   --->   Operation 54 'writeresp' 'empty_1194' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 55 [1/5] (7.30ns)   --->   "%empty_1194 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:196]   --->   Operation 55 'writeresp' 'empty_1194' <Predicate = (!icmp_ln189)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_10 : Operation 57 [1/5] (7.30ns)   --->   "%empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:192]   --->   Operation 57 'writeresp' 'empty_1191' <Predicate = (icmp_ln189)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln193 = br void %if.end" [../dma.h:193]   --->   Operation 58 'br' 'br_ln193' <Predicate = (icmp_ln189)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln187 = br void %while.cond" [../dma.h:187]   --->   Operation 59 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%empty_1190 = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty_1190' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34" [../dma.h:153->../dma.h:195]   --->   Operation 61 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln153 = call void @Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1, i64 %hostmem, i61 %trunc_ln1, i64 %memOutStrm34" [../dma.h:153->../dma.h:195]   --->   Operation 62 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 5> <Delay = 7.30>
ST_13 : Operation 63 [5/5] (7.30ns)   --->   "%empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:192]   --->   Operation 63 'writeresp' 'empty_1191' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 6> <Delay = 7.30>
ST_14 : Operation 64 [4/5] (7.30ns)   --->   "%empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:192]   --->   Operation 64 'writeresp' 'empty_1191' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 7> <Delay = 7.30>
ST_15 : Operation 65 [3/5] (7.30ns)   --->   "%empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:192]   --->   Operation 65 'writeresp' 'empty_1191' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 8> <Delay = 7.30>
ST_16 : Operation 66 [2/5] (7.30ns)   --->   "%empty_1191 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %hostmem_addr" [../dma.h:192]   --->   Operation 66 'writeresp' 'empty_1191' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memOutStrm34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hostmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ numReps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep                (alloca        ) [ 01111111111111111]
specinterface_ln0  (specinterface ) [ 00000000000000000]
numReps_3          (read          ) [ 00111111111111111]
specinterface_ln0  (specinterface ) [ 00000000000000000]
out_1              (read          ) [ 00111111111111111]
empty              (trunc         ) [ 00111111111111111]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
store_ln184        (store         ) [ 00000000000000000]
br_ln187           (br            ) [ 00000000000000000]
rep_5              (load          ) [ 00010000000000000]
icmp_ln187         (icmp          ) [ 00111111111111111]
br_ln187           (br            ) [ 00000000000000000]
trunc_ln184        (trunc         ) [ 00000000000000000]
icmp_ln189         (icmp          ) [ 00011111111111111]
trunc_ln191        (trunc         ) [ 00000000000000000]
shl_ln             (bitconcatenate) [ 00000000000000000]
zext_ln153         (zext          ) [ 00000000000000000]
add_ln153          (add           ) [ 00000000000000000]
trunc_ln1          (partselect    ) [ 00011100000110000]
ret_ln199          (ret           ) [ 00000000000000000]
specloopname_ln187 (specloopname  ) [ 00000000000000000]
sext_ln153         (sext          ) [ 00000000000000000]
hostmem_addr       (getelementptr ) [ 00001111111111111]
br_ln189           (br            ) [ 00000000000000000]
empty_1192         (writereq      ) [ 00000000000000000]
rep_7              (add           ) [ 00000000000000000]
store_ln184        (store         ) [ 00000000000000000]
empty_1189         (writereq      ) [ 00000000000000000]
rep_6              (add           ) [ 00000000000000000]
store_ln184        (store         ) [ 00000000000000000]
empty_1193         (wait          ) [ 00000000000000000]
call_ln153         (call          ) [ 00000000000000000]
empty_1194         (writeresp     ) [ 00000000000000000]
br_ln0             (br            ) [ 00000000000000000]
empty_1191         (writeresp     ) [ 00000000000000000]
br_ln193           (br            ) [ 00000000000000000]
br_ln187           (br            ) [ 00000000000000000]
empty_1190         (wait          ) [ 00000000000000000]
call_ln153         (call          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memOutStrm34">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memOutStrm34"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hostmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hostmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i28.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem_Batch<64u, 128u>_Pipeline_VITIS_LOOP_153_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="rep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="numReps_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="out_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_writeresp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_1192/3 empty_1189/3 empty_1194/6 empty_1191/13 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="0"/>
<pin id="96" dir="0" index="2" bw="61" slack="2"/>
<pin id="97" dir="0" index="3" bw="64" slack="0"/>
<pin id="98" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="61" slack="2"/>
<pin id="106" dir="0" index="3" bw="64" slack="0"/>
<pin id="107" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln153/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="empty_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln184_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rep_5_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_5/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln187_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln184_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln189_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln191_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln191/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="shl_ln_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="35" slack="0"/>
<pin id="143" dir="0" index="1" bw="28" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln153_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="35" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln153_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="0" index="1" bw="35" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="61" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln153_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="61" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln153/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="hostmem_addr_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="61" slack="0"/>
<pin id="174" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hostmem_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="rep_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_7/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln184_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="rep_6_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_6/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln184_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln184/3 "/>
</bind>
</comp>

<comp id="198" class="1005" name="rep_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="206" class="1005" name="numReps_3_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="out_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="empty_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="227" class="1005" name="icmp_ln189_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln189 "/>
</bind>
</comp>

<comp id="231" class="1005" name="trunc_ln1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="61" slack="1"/>
<pin id="233" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="hostmem_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="3"/>
<pin id="240" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="hostmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="99"><net_src comp="62" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="108"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="114"><net_src comp="72" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="120" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="120" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="68" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="72" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="214"><net_src comp="78" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="219"><net_src comp="111" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="230"><net_src comp="132" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="158" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="241"><net_src comp="171" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hostmem | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: Stream2Mem_Batch<64u, 128u> : memOutStrm34 | {4 5 11 12 }
	Port: Stream2Mem_Batch<64u, 128u> : out_r | {1 }
	Port: Stream2Mem_Batch<64u, 128u> : numReps | {1 }
  - Chain level:
	State 1
		store_ln184 : 1
	State 2
		icmp_ln187 : 1
		br_ln187 : 2
		trunc_ln184 : 1
		icmp_ln189 : 2
		trunc_ln191 : 1
		shl_ln : 2
		zext_ln153 : 3
		add_ln153 : 4
		trunc_ln1 : 5
	State 3
		hostmem_addr : 1
		empty_1192 : 2
		store_ln184 : 1
		empty_1189 : 2
		store_ln184 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_15_fu_93 |   134   |    26   |
|          | grp_Stream2Mem_Batch_64u_128u_Pipeline_VITIS_LOOP_153_1_fu_102 |   138   |    28   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        add_ln153_fu_153                        |    0    |    71   |
|    add   |                          rep_7_fu_178                          |    0    |    39   |
|          |                          rep_6_fu_188                          |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|
|   icmp   |                        icmp_ln187_fu_123                       |    0    |    39   |
|          |                        icmp_ln189_fu_132                       |    0    |    13   |
|----------|----------------------------------------------------------------|---------|---------|
|   read   |                      numReps_3_read_fu_72                      |    0    |    0    |
|          |                        out_1_read_fu_78                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
| writeresp|                       grp_writeresp_fu_84                      |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                          empty_fu_111                          |    0    |    0    |
|   trunc  |                       trunc_ln184_fu_128                       |    0    |    0    |
|          |                       trunc_ln191_fu_137                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|bitconcatenate|                          shl_ln_fu_141                         |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   zext   |                        zext_ln153_fu_149                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln1_fu_158                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln153_fu_168                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |   272   |   255   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    empty_reg_216   |    4   |
|hostmem_addr_reg_238|   64   |
| icmp_ln189_reg_227 |    1   |
|  numReps_3_reg_206 |   32   |
|    out_1_reg_211   |   64   |
|     rep_reg_198    |   32   |
|  trunc_ln1_reg_231 |   61   |
+--------------------+--------+
|        Total       |   258  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_84 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_84 |  p1  |   2  |  64  |   128  ||    9    |
| grp_writeresp_fu_84 |  p2  |   2  |  10  |   20   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   150  ||  4.764  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   272  |   255  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |    9   |
|  Register |    -   |   258  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   530  |   264  |
+-----------+--------+--------+--------+
