/// Auto-generated register definitions for AFEC0
/// Device: ATSAMV71N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::samv71::atsamv71n21b::afec0 {

// ============================================================================
// AFEC0 - Analog Front-End Controller
// Base Address: 0x4003C000
// ============================================================================

/// AFEC0 Register Structure
struct AFEC0_Registers {

    /// AFEC Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// AFEC Mode Register
    /// Offset: 0x0004
    volatile uint32_t MR;

    /// AFEC Extended Mode Register
    /// Offset: 0x0008
    volatile uint32_t EMR;

    /// AFEC Channel Sequence 1 Register
    /// Offset: 0x000C
    volatile uint32_t SEQ1R;

    /// AFEC Channel Sequence 2 Register
    /// Offset: 0x0010
    volatile uint32_t SEQ2R;

    /// AFEC Channel Enable Register
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t CHER;

    /// AFEC Channel Disable Register
    /// Offset: 0x0018
    /// Access: write-only
    volatile uint32_t CHDR;

    /// AFEC Channel Status Register
    /// Offset: 0x001C
    /// Access: read-only
    volatile uint32_t CHSR;

    /// AFEC Last Converted Data Register
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t LCDR;

    /// AFEC Interrupt Enable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// AFEC Interrupt Disable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// AFEC Interrupt Mask Register
    /// Offset: 0x002C
    /// Access: read-only
    volatile uint32_t IMR;

    /// AFEC Interrupt Status Register
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t ISR;
    uint8_t RESERVED_0034[24]; ///< Reserved

    /// AFEC Overrun Status Register
    /// Offset: 0x004C
    /// Access: read-only
    volatile uint32_t OVER;

    /// AFEC Compare Window Register
    /// Offset: 0x0050
    volatile uint32_t CWR;

    /// AFEC Channel Gain Register
    /// Offset: 0x0054
    volatile uint32_t CGR;
    uint8_t RESERVED_0058[8]; ///< Reserved

    /// AFEC Channel Differential Register
    /// Offset: 0x0060
    volatile uint32_t DIFFR;

    /// AFEC Channel Selection Register
    /// Offset: 0x0064
    volatile uint32_t CSELR;

    /// AFEC Channel Data Register
    /// Offset: 0x0068
    /// Access: read-only
    volatile uint32_t CDR;

    /// AFEC Channel Offset Compensation Register
    /// Offset: 0x006C
    volatile uint32_t COCR;

    /// AFEC Temperature Sensor Mode Register
    /// Offset: 0x0070
    volatile uint32_t TEMPMR;

    /// AFEC Temperature Compare Window Register
    /// Offset: 0x0074
    volatile uint32_t TEMPCWR;
    uint8_t RESERVED_0078[28]; ///< Reserved

    /// AFEC Analog Control Register
    /// Offset: 0x0094
    volatile uint32_t ACR;
    uint8_t RESERVED_0098[8]; ///< Reserved

    /// AFEC Sample & Hold Mode Register
    /// Offset: 0x00A0
    volatile uint32_t SHMR;
    uint8_t RESERVED_00A4[44]; ///< Reserved

    /// AFEC Correction Select Register
    /// Offset: 0x00D0
    volatile uint32_t COSR;

    /// AFEC Correction Values Register
    /// Offset: 0x00D4
    volatile uint32_t CVR;

    /// AFEC Channel Error Correction Register
    /// Offset: 0x00D8
    volatile uint32_t CECR;
    uint8_t RESERVED_00DC[8]; ///< Reserved

    /// AFEC Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// AFEC Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(AFEC0_Registers) >= 236, "AFEC0_Registers size mismatch");

/// AFEC0 peripheral instance
constexpr AFEC0_Registers* AFEC0 = 
    reinterpret_cast<AFEC0_Registers*>(0x4003C000);

}  // namespace alloy::hal::atmel::samv71::atsamv71n21b::afec0
