0.7
2020.2
Nov 18 2020
09:47:47
C:/Xilinx/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1605717275,verilog,,,,,,,,,,,,
D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv,1718689149,systemVerilog,,,C:/Xilinx/Vivado/2020.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,adder_interface;tb_adder,,uvm,,,,,,
D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sources_1/new/adder.sv,1718675777,systemVerilog,D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv,D:/FPGA_RISC/20240618_UVM_adder/20240618_UVM_adder.srcs/sim_1/new/tb_adder.sv,,$unit_adder_sv;adder,,uvm,,,,,,
