#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul  5 13:13:14 2020
# Process ID: 4360
# Current directory: C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7328 C:\Users\unicornt\Desktop\18307130102 ass3 part II\mips-cache\mips-cache.xpr
# Log file: C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/vivado.log
# Journal file: C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/AERO/Desktop/18307130102/mips-cache' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 678.191 ; gain = 118.633
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/hazard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/ctUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/hazard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/ctUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/hazard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/ctUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/datapath.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/hazard.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/ctUnit.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mux.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mips.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/datapath.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/bpb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/set.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/ctUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/flopr_e.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/floprec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/mux3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/regFiles.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFiles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/sigext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/sl2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 706.699 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 325c87106796432b97221709de4bc1da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'sid' [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/cache.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctUnit
Compiling module xil_defaultlib.flopre(W=32)
Compiling module xil_defaultlib.mux(W=32)
Compiling module xil_defaultlib.bpb_default
Compiling module xil_defaultlib.signExt
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprec(W=32)
Compiling module xil_defaultlib.floprec(W=1)
Compiling module xil_defaultlib.regFiles
Compiling module xil_defaultlib.floprc(W=64)
Compiling module xil_defaultlib.floprc(W=15)
Compiling module xil_defaultlib.floprc(W=32)
Compiling module xil_defaultlib.floprc(W=3)
Compiling module xil_defaultlib.floprc(W=10)
Compiling module xil_defaultlib.floprc(W=1)
Compiling module xil_defaultlib.mux3(W=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux(W=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.flopr(W=5)
Compiling module xil_defaultlib.flopr(W=4)
Compiling module xil_defaultlib.flopr(W=1)
Compiling module xil_defaultlib.flopr(W=2)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.dataPath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.line
Compiling module xil_defaultlib.set_default
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 58. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 82. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 152. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 162. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 180. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 198. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/unicornt/Desktop/18307130102 -notrace
couldn't read file "C:/Users/unicornt/Desktop/18307130102": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Jul  5 15:16:01 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 706.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {{C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/cpu_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/cpu_tb_behav.wcfg}
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 720.918 ; gain = 14.219
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
17 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
55 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] mutual recursion

========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
64 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

========== Test: random write ==========
WARNING: file ../../../../benchtest/random write/random write.data could not be opened
========== In init ==========
17 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] random write

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
13 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

[Done]

CPI = 1.724843

$finish called at time : 533300 ns : File "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 238
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 325c87106796432b97221709de4bc1da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'sid' [C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.srcs/sources_1/new/cache.v:72]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/mips-cache.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {{C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/cpu_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/cpu_tb_behav.wcfg}
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========== Test: ad hoc ==========
WARNING: file ../../../../benchtest/ad hoc/ad hoc.data could not be opened
========== In init ==========
22 instructions in total
========== In runtime checker ==========
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] ad hoc

========== Test: factorial ==========
WARNING: file ../../../../benchtest/factorial/factorial.data could not be opened
========== In init ==========
28 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] factorial

========== Test: bubble sort ==========
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bubble sort

========== Test: gcd ==========
WARNING: file ../../../../benchtest/gcd/gcd.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] gcd

========== Test: quick multiply ==========
WARNING: file ../../../../benchtest/quick multiply/quick multiply.data could not be opened
========== In init ==========
17 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] quick multiply

========== Test: bisection ==========
========== In init ==========
21 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] bisection

========== Test: mutual recursion ==========
WARNING: file ../../../../benchtest/mutual recursion/mutual recursion.data could not be opened
========== In init ==========
55 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] mutual recursion

========== Test: testjr ==========
WARNING: file ../../../../benchtest/testjr/testjr.data could not be opened
========== In init ==========
64 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] testjr

========== Test: random write ==========
WARNING: file ../../../../benchtest/random write/random write.data could not be opened
========== In init ==========
17 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] random write

========== Test: en & clear ==========
WARNING: file ../../../../benchtest/en & clear/en & clear.data could not be opened
========== In init ==========
13 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] en & clear

========== Test: i-type ==========
WARNING: file ../../../../benchtest/i-type/i-type.data could not be opened
========== In init ==========
18 instructions in total
========== In runtime checker ==========
successfully pass runtime checker
========== In memory judge ==========
successfully pass memory judge
[OK] i-type

[Done]

CPI = 1.724843

$finish called at time : 533300 ns : File "C:/Users/unicornt/Desktop/18307130102 ass3 part II/mips-cache/benchtest/cpu_tb.sv" Line 238
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
