RADIX hex
CDEBUG 0
DEBUGVARS {vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 }
WAVELIST {{DUT vec:rsc(0)(0) vec_rsc_0_0_qa {scverify_top rtl vec_rsc_0_0_qa} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_wea {scverify_top rtl vec_rsc_0_0_wea} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_da {scverify_top rtl vec_rsc_0_0_da} {}} {DUT vec:rsc(0)(0) vec_rsc_0_0_adra {scverify_top rtl vec_rsc_0_0_adra} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_qa {scverify_top rtl vec_rsc_0_1_qa} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_wea {scverify_top rtl vec_rsc_0_1_wea} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_da {scverify_top rtl vec_rsc_0_1_da} {}} {DUT vec:rsc(0)(1) vec_rsc_0_1_adra {scverify_top rtl vec_rsc_0_1_adra} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_qa {scverify_top rtl vec_rsc_0_2_qa} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_wea {scverify_top rtl vec_rsc_0_2_wea} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_da {scverify_top rtl vec_rsc_0_2_da} {}} {DUT vec:rsc(0)(2) vec_rsc_0_2_adra {scverify_top rtl vec_rsc_0_2_adra} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_qa {scverify_top rtl vec_rsc_0_3_qa} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_wea {scverify_top rtl vec_rsc_0_3_wea} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_da {scverify_top rtl vec_rsc_0_3_da} {}} {DUT vec:rsc(0)(3) vec_rsc_0_3_adra {scverify_top rtl vec_rsc_0_3_adra} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT {} vec_rsc_triosy_0_0_lz {scverify_top rtl vec_rsc_triosy_0_0_lz} {}} {DUT {} vec_rsc_triosy_0_1_lz {scverify_top rtl vec_rsc_triosy_0_1_lz} {}} {DUT {} vec_rsc_triosy_0_2_lz {scverify_top rtl vec_rsc_triosy_0_2_lz} {}} {DUT {} vec_rsc_triosy_0_3_lz {scverify_top rtl vec_rsc_triosy_0_3_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
