<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Ã–ffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8l10x/STM8L10x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_afa923f81ad874d49fa011e9f9d1b16f.html">stm8l10x</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">STM8L10x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_t_m8_l10x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** \addtogroup STM8L10X</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  @{</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*-------------------------------------------------------------------------</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  STM8L10x.h - Register Declarations for STM8L10x families</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  Copyright (C) 2019, Georg Icking-Konert</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  (at your option) any later version.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  GNU General Public License for more details.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  along with this program. If not, see &lt;https://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  As a special exception, if you link this library with other files</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  to produce an executable, this library does not by itself cause the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  resulting executable to be covered by the GNU General Public License.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  This exception does not however invalidate any other reasons why the</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  executable file might be covered by the GNU General Public License.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">-------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">    MODULE DEFINITION FOR MULTIPLE INCLUSION</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef STM8L10X_H</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define STM8L10X_H</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Check the used compiler */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if defined(__CSMC__)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">  #define _COSMIC_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#elif defined(__RCST7__)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">  #define _RAISONANCE_</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#elif defined(__ICCSTM8__)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">  #define _IAR_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#elif defined(__SDCC)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">  #define _SDCC_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">  #define SDCC_VERSION (__SDCC_VERSION_MAJOR * 10000 \</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_MINOR * 100 \</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">                      + __SDCC_VERSION_PATCH)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  #error in &#39;STM8L10x.h&#39;: compiler not supported</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    MEMORY WIDTH</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// if memory sizes [B] are not given, assume smallest available in family</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#if !defined(STM8_PFLASH_SIZE)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">  #warning undefined STM8_PFLASH_SIZE, assume minimum</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae434ded5dc5380cb8376cae09b4c50c5">   60</a></span>&#160;<span class="preprocessor">  #define STM8_PFLASH_SIZE      2048          </span><span class="comment">///&lt; size of program flash [B]</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if !defined(STM8_RAM_SIZE)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">  #warning undefined STM8_RAM_SIZE, assume minimum</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">   64</a></span>&#160;<span class="preprocessor">  #define STM8_RAM_SIZE         1536          </span><span class="comment">///&lt; size of RAM [B]</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#if !defined(STM8_EEPROM_SIZE)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">  #warning undefined STM8_EEPROM_SIZE, assume minimum</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa4c6ddd97edd039f03f5dd7184179846">   68</a></span>&#160;<span class="preprocessor">  #define STM8_EEPROM_SIZE      0             </span><span class="comment">///&lt; size of data EEPROM [B]</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// memory start / end addresses</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa4311d8e88619f08acaa5b8b556487cf">   72</a></span>&#160;<span class="preprocessor">#define STM8_PFLASH_START       0x8000        </span><span class="comment">///&lt; first address in program flash</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5590f8d60881132116ba80404493d5b8">   73</a></span>&#160;<span class="comment"></span>#define STM8_PFLASH_END         (STM8_PFLASH_START + STM8_PFLASH_SIZE - 1)  <span class="comment">///&lt; last address in program flash</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5cd3410d769c6cdceddc07de03d90481">   74</a></span>&#160;<span class="comment"></span>#define STM8_RAM_START          0x0000        <span class="comment">///&lt; first address in RAM</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga183be28d601434fa87e13b03b8f062a3">   75</a></span>&#160;<span class="comment"></span>#define STM8_RAM_END            (STM8_RAM_START + STM8_RAM_SIZE - 1)        <span class="comment">///&lt; last address in RAM</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga84b778a23f09a07361e2f95160db6f7f">   76</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_START       9800          <span class="comment">///&lt; first address in EEPROM</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga30a13026c4f9ac4f6002961283890245">   77</a></span>&#160;<span class="comment"></span>#define STM8_EEPROM_END         (STM8_EEPROM_START + STM8_EEPROM_SIZE - 1)  <span class="comment">///&lt; last address in EEPROM</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// address space width (&gt;32kB flash exceeds 16bit, as flash starts at 0x8000)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#if (STM8_PFLASH_END &lt;= 0xFFFF)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab69180e63aeb3ba766d253dac3665dd7">   81</a></span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       16            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga20f1e303fb20029fec7158f951171d0d">   82</a></span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint16_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span>#else</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define STM8_ADDR_WIDTH       32            </span><span class="comment">///&lt; width of address space</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  #define STM8_MEM_POINTER_T    uint32_t      <span class="comment">///&lt; address variable type</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>#endif</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">    COMPILER SPECIFIC SETTINGS</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Cosmic compiler</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#if defined(_COSMIC_)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  @far @interrupt void func(void)      </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void @far @interrupt func(void)      <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">  #define NOP()                  _asm(&quot;nop&quot;)                          </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _asm(&quot;sim&quot;)                          <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _asm(&quot;rim&quot;)                          <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _asm(&quot;trap&quot;)                         <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _asm(&quot;wfi&quot;)                          <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _asm(&quot;halt&quot;)                         <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// Raisonance Compiler</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#elif defined(_RAISONANCE_)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">  #include &lt;intrins.h&gt;</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  void func(void) interrupt irq        </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span>  #define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define NOP()                  _nop_()                              </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   _sim_()                              <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    _rim_()                              <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           _trap_()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   _wfi_()                              <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           _halt_()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// IAR Compiler</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#elif defined(_IAR_)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// include intrinsic functions</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">  #include &lt;intrinsics.h&gt;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)  __interrupt void func(void)          </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  //#define ISR_HANDLER_TRAP(func) void func(void) trap                 <span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">  #define NOP()                  __no_operation()                     </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __disable_interrupt()                <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __enable_interrupt()                 <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __trap()                             <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __wait_for_interrupt()               <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __halt()                             <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">  #define _BITS                  unsigned char                        </span><span class="comment">///&lt; data type in bit structs (deviating from C90 standard)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">// SDCC compiler</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// macros to unify ISR declaration and implementation</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac71ae9e2636f338ab99462fee142ff8a">  160</a></span>&#160;<span class="preprocessor">  #define ISR_HANDLER(func,irq)   void func(void) __interrupt(irq)    </span><span class="comment">///&lt; handler for interrupt service routine</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  #if SDCC_VERSION &gt;= 30403  // traps require &gt;=v3.4.3</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">  162</a></span>&#160;<span class="preprocessor">    #define ISR_HANDLER_TRAP(func)  void func() __trap                </span><span class="comment">///&lt; handler for trap service routine</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"></span>  #else</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">    #error traps require SDCC &gt;=3.4.3. Please update!</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="comment">// common assembler instructions</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad99fda6bb7696991797c925f968234b9">  168</a></span>&#160;<span class="preprocessor">  #define NOP()                  __asm__(&quot;nop&quot;)                       </span><span class="comment">///&lt; perform a nop() operation (=minimum delay)</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac136489c5ba4794566532004267967f8">  169</a></span>&#160;<span class="comment"></span>  #define DISABLE_INTERRUPTS()   __asm__(&quot;sim&quot;)                       <span class="comment">///&lt; disable interrupt handling</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ca2cec1256c982e354114e155314354">  170</a></span>&#160;<span class="comment"></span>  #define ENABLE_INTERRUPTS()    __asm__(&quot;rim&quot;)                       <span class="comment">///&lt; enable interrupt handling</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">  171</a></span>&#160;<span class="comment"></span>  #define TRIGGER_TRAP           __asm__(&quot;trap&quot;)                      <span class="comment">///&lt; trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga005ed1b077a9da0cd4b368e52054120d">  172</a></span>&#160;<span class="comment"></span>  #define WAIT_FOR_INTERRUPT()   __asm__(&quot;wfi&quot;)                       <span class="comment">///&lt; stop code execution and wait for interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">  173</a></span>&#160;<span class="comment"></span>  #define ENTER_HALT()           __asm__(&quot;halt&quot;)                      <span class="comment">///&lt; put controller to HALT mode</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">  174</a></span>&#160;<span class="comment"></span>  #define SW_RESET()             (_WWDG_CR=0xBF)                      <span class="comment">///&lt; reset controller via WWGD module</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// data type in bit fields</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">  177</a></span>&#160;<span class="preprocessor">  #define _BITS                  unsigned int                         </span><span class="comment">///&lt; data type in bit structs (follow C90 standard)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    DEFINITION OF GLOBAL MACROS/#DEFINES</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// general macros</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">  187</a></span>&#160;<span class="preprocessor">#define _SFR(type, addr)       (*((volatile type*) (addr)))           </span><span class="comment">///&lt; peripheral register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">    STANDARD DATA TYPES</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if defined(_COSMIC_) || defined(_RAISONANCE_) || defined(_IAR_)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// skip if already defined</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">  #ifndef INT8_MAX</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="comment">// compiler specific --&gt; If possible, use &lt;stdint.h&gt; from compiler</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">long</span>     int32_t;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">short</span>    int16_t;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">signed</span> <span class="keywordtype">char</span>     int8_t;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   uint32_t;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>  uint16_t;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>   uint8_t;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="comment">// define min/max values</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">    #define   INT8_MAX      0x7f</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    #define   INT8_MIN      (-INT8_MAX - 1)</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    #define   UINT8_MAX     0xFF</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    #define   UINT8_MIN     0</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">    #define   INT16_MAX     0x7fff</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">    #define   INT16_MIN     (-INT16_MAX - 1)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">    #define   UINT16_MAX    0xFFFF</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">    #define   UINT16_MIN    0</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">    #define   INT32_MAX     0x7fffffffL</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">    #define   INT32_MIN     (-INT32_MAX - 1L)</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">    #define   UINT32_MAX    0xFFFFFFFF</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">    #define   UINT32_MIN    0</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">  #endif // INT8_MAX</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#elif defined(_SDCC_)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// use compiler header</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">    ISR Vector Table (SDCC, Raisonance, IAR)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">    Note: IAR has an IRQ offset of +2 compared to STM8 datasheet (see below)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// reserved                       0</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">  243</a></span>&#160;<span class="preprocessor">#define __FLASH_VECTOR__          1       </span><span class="comment">///&lt; irq1 - flash interrupt</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span>// reserved                       2</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// reserved                       3</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1c8939b36783781bcad22591f9140724">  246</a></span>&#160;<span class="preprocessor">#define __AWU_VECTOR__            4       </span><span class="comment">///&lt; irq4 - Auto Wake Up from Halt interrupt (AWU)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"></span>// reserved                       5</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga83532626326ed14f1bbda7d7a0fad37a">  248</a></span>&#160;<span class="preprocessor">#define __PORTB_VECTOR__          6       </span><span class="comment">///&lt; irq6 - External interrupt port B</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae699cbd2f9f65abd748948082e0de8e4">  249</a></span>&#160;<span class="comment"></span>#define __PORTD_VECTOR__          7       <span class="comment">///&lt; irq7 - External interrupt port D</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">  250</a></span>&#160;<span class="comment"></span>#define __EXTI0_VECTOR__          8       <span class="comment">///&lt; irq8 - External interrupt 0</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab48657a8267e692029bb17fcc87846d3">  251</a></span>&#160;<span class="comment"></span>#define __EXTI1_VECTOR__          9       <span class="comment">///&lt; irq9 - External interrupt 1</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">  252</a></span>&#160;<span class="comment"></span>#define __EXTI2_VECTOR__          10      <span class="comment">///&lt; irq10 - External interrupt 2</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">  253</a></span>&#160;<span class="comment"></span>#define __EXTI3_VECTOR__          11      <span class="comment">///&lt; irq11 - External interrupt 3</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadd10f88f30365d08e14f88ffec0ee617">  254</a></span>&#160;<span class="comment"></span>#define __EXTI4_VECTOR__          12      <span class="comment">///&lt; irq12 - External interrupt 4</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga83220066afab4ff333e0776eae2e99f4">  255</a></span>&#160;<span class="comment"></span>#define __EXTI5_VECTOR__          13      <span class="comment">///&lt; irq13 - External interrupt 5</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fb033ae980135e18fbe319ff6f09275">  256</a></span>&#160;<span class="comment"></span>#define __EXTI6_VECTOR__          14      <span class="comment">///&lt; irq14 - External interrupt 6</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">  257</a></span>&#160;<span class="comment"></span>#define __EXTI7_VECTOR__          15      <span class="comment">///&lt; irq15 - External interrupt 7</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>// reserved                       16</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">// reserved                       17</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6774b49aeb6fa02d2d3f0da866e986d">  260</a></span>&#160;<span class="preprocessor">#define __COMP_VECTOR__           18      </span><span class="comment">///&lt; irq18 - comparator interrupt</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">  261</a></span>&#160;<span class="comment"></span>#define __TIM2_UPD_OVF_VECTOR__   19      <span class="comment">///&lt; irq19 - TIM2 Update/overflow/trigger/break interrupt</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">  262</a></span>&#160;<span class="comment"></span>#define __TIM2_CAPCOM_VECTOR__    20      <span class="comment">///&lt; irq20 - TIM2 Capture/Compare interrupt</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1bb52b427591bce91ab11ad4d683b415">  263</a></span>&#160;<span class="comment"></span>#define __TIM3_UPD_OVF_VECTOR__   21      <span class="comment">///&lt; irq21 - TIM3 Update/overflow/break interrupt</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2554a332f0d8e5c044b2567869e6a375">  264</a></span>&#160;<span class="comment"></span>#define __TIM3_CAPCOM_VECTOR__    22      <span class="comment">///&lt; irq22 - TIM3 Capture/Compare interrupt</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>// reserved                       23</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// reserved                       24</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">  267</a></span>&#160;<span class="preprocessor">#define __TIM4_UPD_VECTOR__       25      </span><span class="comment">///&lt; irq25 - TIM4 Update/trigger interrupt</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga329ec716ed4f8b967e6144f111c133f7">  268</a></span>&#160;<span class="comment"></span>#define __SPI_VECTOR__            26      <span class="comment">///&lt; irq26 - SPI End of transfer interrupt</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">  269</a></span>&#160;<span class="comment"></span>#define __USART_TXE_VECTOR__      27      <span class="comment">///&lt; irq27 - USART send (TX empty) interrupt</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">  270</a></span>&#160;<span class="comment"></span>#define __USART_RXF_VECTOR__      28      <span class="comment">///&lt; irq28 - USART receive (RX full) interrupt</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5f5f7f387ab84a66166d97d86313fc02">  271</a></span>&#160;<span class="comment"></span>#define __I2C_VECTOR__            19      <span class="comment">///&lt; irq29 - I2C interrupt</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">    DEFINITION OF STM8 PERIPHERAL REGISTERS</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// General purpose input/output pins (PORT)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if defined(PORTA_AddressBase) || defined(PORTB_AddressBase) || defined(PORTC_AddressBase) || defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /** @brief structure for controlling pins in PORT mode (PORTx, x=A..I) */</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">    /** @brief Port x output data register (Px_ODR) */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 output control</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 output control</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 output control</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 output control</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 output control</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 output control</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 output control</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 output control</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span>    } ODR;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">    /** @brief Port x input data register (Px_IDR) */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 input control</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 input control</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 input control</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 input control</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 input control</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 input control</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 input control</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 input control</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"></span>    } IDR;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">    /** @brief Port x data direction data register (Px_DDR) */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 direction control</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 direction control</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 direction control</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 direction control</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 direction control</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 direction control</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 direction control</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 direction control</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span>    } DDR;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">    /** @brief Port x control register 1 (Px_CR1) */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 1</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 1</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 1</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 1</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 1</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 1</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 1</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 1</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">    /** @brief Port x control register 1 (Px_CR2) */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN0    : 1;    <span class="comment">///&lt; pin 0 control register 2</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN1    : 1;    <span class="comment">///&lt; pin 1 control register 2</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN2    : 1;    <span class="comment">///&lt; pin 2 control register 2</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN3    : 1;    <span class="comment">///&lt; pin 3 control register 2</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN4    : 1;    <span class="comment">///&lt; pin 4 control register 2</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN5    : 1;    <span class="comment">///&lt; pin 5 control register 2</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN6    : 1;    <span class="comment">///&lt; pin 6 control register 2</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PIN7    : 1;    <span class="comment">///&lt; pin 7 control register 2</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  } <a class="code" href="struct_p_o_r_t__t.html">PORT_t</a>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Pointer to port A registers */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">  #if defined(PORTA_AddressBase)</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga785b75aab26a91112fb8eaabb5d8d053">  351</a></span>&#160;<span class="preprocessor">    #define _GPIOA      _SFR(PORT_t,  PORTA_AddressBase)       </span><span class="comment">///&lt; port A struct/bit access</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6d1bd9351c66fbc48bdec1f518136930">  352</a></span>&#160;<span class="comment"></span>    #define _GPIOA_ODR  _SFR(uint8_t, PORTA_AddressBase+0x00)  <span class="comment">///&lt; port A output register</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f237052c83509d4b07ccb9b036d5c6a">  353</a></span>&#160;<span class="comment"></span>    #define _GPIOA_IDR  _SFR(uint8_t, PORTA_AddressBase+0x01)  <span class="comment">///&lt; port A input register</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab78802331260681388130f02b213311a">  354</a></span>&#160;<span class="comment"></span>    #define _GPIOA_DDR  _SFR(uint8_t, PORTA_AddressBase+0x02)  <span class="comment">///&lt; port A direction register</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f386357df5be3e0946c9792706ed7a2">  355</a></span>&#160;<span class="comment"></span>    #define _GPIOA_CR1  _SFR(uint8_t, PORTA_AddressBase+0x03)  <span class="comment">///&lt; port A control register 1</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48f1e38a562526aac191155db068d254">  356</a></span>&#160;<span class="comment"></span>    #define _GPIOA_CR2  _SFR(uint8_t, PORTA_AddressBase+0x04)  <span class="comment">///&lt; port A control register 2</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">/* Pointer to port B registers */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">  #if defined(PORTB_AddressBase)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">  361</a></span>&#160;<span class="preprocessor">    #define _GPIOB      _SFR(PORT_t,  PORTB_AddressBase)       </span><span class="comment">///&lt; port B struct/bit access</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d837a006960989967c50aa6b8d9b3bc">  362</a></span>&#160;<span class="comment"></span>    #define _GPIOB_ODR  _SFR(uint8_t, PORTB_AddressBase+0x00)  <span class="comment">///&lt; port B output register</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa77daf520f43ed33805b178acf87a8f2">  363</a></span>&#160;<span class="comment"></span>    #define _GPIOB_IDR  _SFR(uint8_t, PORTB_AddressBase+0x01)  <span class="comment">///&lt; port B input register</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3c6fc190e49262bd7df3b546e651be45">  364</a></span>&#160;<span class="comment"></span>    #define _GPIOB_DDR  _SFR(uint8_t, PORTB_AddressBase+0x02)  <span class="comment">///&lt; port B direction register</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga78c53e6b18e4693f999d3efa55728ee4">  365</a></span>&#160;<span class="comment"></span>    #define _GPIOB_CR1  _SFR(uint8_t, PORTB_AddressBase+0x03)  <span class="comment">///&lt; port B control register 1</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d2945822b14b4c44733b6cf722c147e">  366</a></span>&#160;<span class="comment"></span>    #define _GPIOB_CR2  _SFR(uint8_t, PORTB_AddressBase+0x04)  <span class="comment">///&lt; port B control register 2</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">/* Pointer to port C registers */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">  #if defined(PORTC_AddressBase)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa5c2f0ed62e49162447a9fd2f2638f92">  371</a></span>&#160;<span class="preprocessor">    #define _GPIOC      _SFR(PORT_t,  PORTC_AddressBase)       </span><span class="comment">///&lt; port C struct/bit access</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf268357d1d08500f37eb92ff3dc4695f">  372</a></span>&#160;<span class="comment"></span>    #define _GPIOC_ODR  _SFR(uint8_t, PORTC_AddressBase+0x00)  <span class="comment">///&lt; port C output register</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1a4848dd08fcc21dfb0c7614f4092a8c">  373</a></span>&#160;<span class="comment"></span>    #define _GPIOC_IDR  _SFR(uint8_t, PORTC_AddressBase+0x01)  <span class="comment">///&lt; port C input register</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0e0abe4b585f4e7d00812564f6f46072">  374</a></span>&#160;<span class="comment"></span>    #define _GPIOC_DDR  _SFR(uint8_t, PORTC_AddressBase+0x02)  <span class="comment">///&lt; port C direction register</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8f8d7560d66d6aa8fdf7366dae97b75d">  375</a></span>&#160;<span class="comment"></span>    #define _GPIOC_CR1  _SFR(uint8_t, PORTC_AddressBase+0x03)  <span class="comment">///&lt; port C control register 1</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed1a32e7e3471c5fbcba5197e996d8df">  376</a></span>&#160;<span class="comment"></span>    #define _GPIOC_CR2  _SFR(uint8_t, PORTC_AddressBase+0x04)  <span class="comment">///&lt; port C control register 2</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="comment">/* Pointer to port D registers */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">  #if defined(PORTD_AddressBase)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga87e504590c788fbfb6169c92e6cf6a40">  381</a></span>&#160;<span class="preprocessor">    #define _GPIOD      _SFR(PORT_t,  PORTD_AddressBase)       </span><span class="comment">///&lt; port D struct/bit access</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">  382</a></span>&#160;<span class="comment"></span>    #define _GPIOD_ODR  _SFR(uint8_t, PORTD_AddressBase+0x00)  <span class="comment">///&lt; port D output register</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3d3198e89b1aebd7271aa7927dbf22ff">  383</a></span>&#160;<span class="comment"></span>    #define _GPIOD_IDR  _SFR(uint8_t, PORTD_AddressBase+0x01)  <span class="comment">///&lt; port D input register</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga10549d3834b7736a4b65bec2265b60ce">  384</a></span>&#160;<span class="comment"></span>    #define _GPIOD_DDR  _SFR(uint8_t, PORTD_AddressBase+0x02)  <span class="comment">///&lt; port D direction register</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaef4f8b72d25eee7d01a82a449938f0da">  385</a></span>&#160;<span class="comment"></span>    #define _GPIOD_CR1  _SFR(uint8_t, PORTD_AddressBase+0x03)  <span class="comment">///&lt; port D control register 1</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7119c97096f63eec1704bb3b345a95d7">  386</a></span>&#160;<span class="comment"></span>    #define _GPIOD_CR2  _SFR(uint8_t, PORTD_AddressBase+0x04)  <span class="comment">///&lt; port D control register 2</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"></span>  #endif</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">/* PORT Module Reset Values (all ports) */</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ffd2835c865d8a383e42fa378acc267">  390</a></span>&#160;<span class="preprocessor">  #define _GPIO_ODR_RESET_VALUE     ((uint8_t) 0x00)           </span><span class="comment">///&lt; port output register reset value</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7dfeb98709566aa719794cf38215b0d4">  391</a></span>&#160;<span class="comment"></span>  #define _GPIO_DDR_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port direction register reset value</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac43eda343aa18e298b8a9725f746918c">  392</a></span>&#160;<span class="comment"></span>  #define _GPIO_CR1_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port control register 1 reset value</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7c124e5b513b59f4aff7ae9ea7236738">  393</a></span>&#160;<span class="comment"></span>  #define _GPIO_CR2_RESET_VALUE     ((uint8_t) 0x00)           <span class="comment">///&lt; port control register 2 reset value</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">/* macro for accessing pin registers (all ports) */</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga98ba3918a353a62d05f76fba0ca59988">  396</a></span>&#160;<span class="preprocessor">  #define _GPIO_PIN0   ((uint8_t) (0x01 &lt;&lt; 0))                 </span><span class="comment">///&lt; port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac71d4433555c89f48ee1d17700cc4236">  397</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN1   ((uint8_t) (0x01 &lt;&lt; 1))                 <span class="comment">///&lt; port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaccc926f0ade898751e63107c03baa809">  398</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN2   ((uint8_t) (0x01 &lt;&lt; 2))                 <span class="comment">///&lt; port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga983728272997e0b3b038bcfe02b08c82">  399</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN3   ((uint8_t) (0x01 &lt;&lt; 3))                 <span class="comment">///&lt; port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac50e2e26470e425a3e70c368444e07d3">  400</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN4   ((uint8_t) (0x01 &lt;&lt; 4))                 <span class="comment">///&lt; port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga016c05a6d96603c65c3d92d052dd8b49">  401</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN5   ((uint8_t) (0x01 &lt;&lt; 5))                 <span class="comment">///&lt; port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc72948ee63af8c3a5e2ba69eb89f12c">  402</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN6   ((uint8_t) (0x01 &lt;&lt; 6))                 <span class="comment">///&lt; port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8e166a803b1fc4217c6f52dcff0d1dec">  403</a></span>&#160;<span class="comment"></span>  #define _GPIO_PIN7   ((uint8_t) (0x01 &lt;&lt; 7))                 <span class="comment">///&lt; port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#endif // PORTx_AddressBase</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">// Non-volative memory (FLASH)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#if defined(FLASH_AddressBase)</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  /** @brief struct to control write/erase of flash memory (FLASH) */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">    /** @brief Flash control register 1 (FLASH_CR1) */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FIX   : 1;    <span class="comment">///&lt; Fixed Byte programming time</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IE    : 1;    <span class="comment">///&lt; Flash Interrupt enable</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    } CR1;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">    /** @brief Flash control register 2 (FLASH_CR2) */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRG   : 1;    <span class="comment">///&lt; Standard block programming</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>         : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FPRG  : 1;    <span class="comment">///&lt; Fast block programming</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERASE : 1;    <span class="comment">///&lt; Block erasing</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WPRG  : 1;    <span class="comment">///&lt; Word programming</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPT   : 1;    <span class="comment">///&lt; Write option bytes</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">    /** @brief Flash program memory unprotecting key register (FLASH_PUKR) */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUK    : 8;   <span class="comment">///&lt; Program memory write unlock key</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span>    } PUKR;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">    /** @brief Data EEPROM unprotection key register (FLASH_DUKR) */</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUK    : 8;   <span class="comment">///&lt; Data EEPROM write unlock key</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"></span>    } DUKR;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">    /** @brief Flash status register (FLASH_IAPSR) */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WR_PG_DIS : 1;  <span class="comment">///&lt; Write attempted to protected page flag</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PUL       : 1;  <span class="comment">///&lt; Flash Program memory unlocked flag</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   EOP       : 1;  <span class="comment">///&lt; End of programming (write or erase operation) flag</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUL       : 1;  <span class="comment">///&lt; Data EEPROM area unlocked flag</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;  <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    } IAPSR;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  } <a class="code" href="struct_f_l_a_s_h__t.html">FLASH_t</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">/* Pointer to flash registers */</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">  460</a></span>&#160;<span class="preprocessor">  #define _FLASH        _SFR(FLASH_t,  FLASH_AddressBase)        </span><span class="comment">///&lt; Flash struct/bit access</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga641b9b38321993351e4a909a9fb0806e">  461</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR1    _SFR(uint8_t,  FLASH_AddressBase+0x00)   <span class="comment">///&lt; Flash control register 1 (FLASH_CR1)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3fff078309f8c4b04d498ddc146d9a20">  462</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2    _SFR(uint8_t,  FLASH_AddressBase+0x01)   <span class="comment">///&lt; Flash control register 2 (FLASH_CR2)</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">  463</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR   _SFR(uint8_t,  FLASH_AddressBase+0x02)   <span class="comment">///&lt; Flash program memory unprotecting key register (FLASH_PUKR)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">  464</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR   _SFR(uint8_t,  FLASH_AddressBase+0x03)   <span class="comment">///&lt; Data EEPROM unprotection key register (FLASH_DUKR)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">  465</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR  _SFR(uint8_t,  FLASH_AddressBase+0x04)   <span class="comment">///&lt; Flash status register (FLASH_IAPSR)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="comment">/* FLASH Module Reset Values */</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa6e5036159de774257d6ca677df91813">  468</a></span>&#160;<span class="preprocessor">  #define _FLASH_CR1_RESET_VALUE       ((uint8_t) 0x00)          </span><span class="comment">///&lt; Flash control register 1 reset value</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga47675a162c7237544c9dd2499da51618">  469</a></span>&#160;<span class="comment"></span>  #define _FLASH_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; Flash control register 2 reset value</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d17c0ad7272143724c535369189f937">  470</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Flash program memory unprotecting key reset value</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">  471</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUKR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Data EEPROM unprotection key reset value</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">  472</a></span>&#160;<span class="comment"></span>  #define _FLASH_IAPSR_RESET_VALUE     ((uint8_t) 0x40)          <span class="comment">///&lt; Flash status register reset value</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="comment">/* Flash control register 1 (_FLASH_CR1) */</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab94a36c2356efaef55c8e86314dfd371">  475</a></span>&#160;<span class="preprocessor">  #define _FLASH_FIX              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Fixed Byte programming time [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">  476</a></span>&#160;<span class="comment"></span>  #define _FLASH_IE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Flash Interrupt enable [0] (in _FLASH_CR1)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="comment">/* Flash control register 2 and complement (FLASH_CR2 and FLASH_NCR2) */</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga362b78ce85624b301b06edc2a573c5ea">  480</a></span>&#160;<span class="preprocessor">  #define _FLASH_PRG              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeaa8832df456044d3d2c3d7f73597ab8">  482</a></span>&#160;<span class="preprocessor">  #define _FLASH_FPRG             ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6381b7c7abc1c610f90123f13e32f982">  483</a></span>&#160;<span class="comment"></span>  #define _FLASH_ERASE            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7d51efc2e3b32545543542ea48fc7bce">  484</a></span>&#160;<span class="comment"></span>  #define _FLASH_WPRG             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac70a5effce6b416b01b33e52ef7b7f56">  485</a></span>&#160;<span class="comment"></span>  #define _FLASH_OPT              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="comment">/* Flash status register (FLASH_IAPSR) */</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaddba52a9fc0000cbcd16a1a523d076b5">  488</a></span>&#160;<span class="preprocessor">  #define _FLASH_WR_PG_DIS        ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Write attempted to protected page flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">  489</a></span>&#160;<span class="comment"></span>  #define _FLASH_PUL              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Flash Program memory unlocked flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeb7c96f29ca4a33f963344972e160b80">  490</a></span>&#160;<span class="comment"></span>  #define _FLASH_EOP              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacbdffb1a75eb35dc47e785216b62ab65">  491</a></span>&#160;<span class="comment"></span>  #define _FLASH_DUL              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#endif // FLASH_AddressBase</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// External interrupt control (EXTI)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#if defined(EXTI_AddressBase)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  /** @brief struct for configuring external port interrupts (EXTI) */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">    /** @brief External interrupt control register 1 (EXTI_CR1) */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#ac6235cc8ffce94bf57d974fc77147bd0">  508</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#ac6235cc8ffce94bf57d974fc77147bd0">P0IS</a>    : 2;    <span class="comment">///&lt; Portx bit 0 external interrupt sensitivity bits</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a9d97472de7fd8f412554b21fb8013e1d">  509</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a9d97472de7fd8f412554b21fb8013e1d">P1IS</a>    : 2;    <span class="comment">///&lt; Portx bit 1 external interrupt sensitivity bits</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#abe42d60eca81b61d02501be4a9bfbb96">  510</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#abe42d60eca81b61d02501be4a9bfbb96">P2IS</a>    : 2;    <span class="comment">///&lt; Portx bit 2 external interrupt sensitivity bits</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a30591fab8e516ecc847539d848651b10">  511</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a30591fab8e516ecc847539d848651b10">P3IS</a>    : 2;    <span class="comment">///&lt; Portx bit 3 external interrupt sensitivity bits</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">    /** @brief External interrupt control register 2 (EXTI_CR2) */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a7153bde3b07aed2d0405e567094da88d">  517</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a7153bde3b07aed2d0405e567094da88d">P4IS</a>    : 2;    <span class="comment">///&lt; Portx bit 4 external interrupt sensitivity bits</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a5e434153196ae03e4e5b9aaeb36df1a1">  518</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a5e434153196ae03e4e5b9aaeb36df1a1">P5IS</a>    : 2;    <span class="comment">///&lt; Portx bit 5 external interrupt sensitivity bits</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a6e36841f39395a214f7d465f06ecd470">  519</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a6e36841f39395a214f7d465f06ecd470">P6IS</a>    : 2;    <span class="comment">///&lt; Portx bit 6 external interrupt sensitivity bits</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a75ce8563b663dce3e6a0b1faea9bbf68">  520</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a75ce8563b663dce3e6a0b1faea9bbf68">P7IS</a>    : 2;    <span class="comment">///&lt; Portx bit 7 external interrupt sensitivity bits</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">    /** @brief External interrupt control register 3 (EXTI_CR3) */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PBIS    : 2;    <span class="comment">///&lt; Port B external interrupt sensitivity bits</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PDIS    : 2;    <span class="comment">///&lt; Port D external interrupt sensitivity bits</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    } CR3;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">    /** @brief External interrupt status register 1 (EXTI_SR1) */</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a691834d4c581a7b459fb6b27b850be81">  534</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a691834d4c581a7b459fb6b27b850be81">P0F</a>     : 1;    <span class="comment">///&lt; Portx bit 0 external interrupt flag</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a885e4b4bdb39299794c52922a19d7feb">  535</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a885e4b4bdb39299794c52922a19d7feb">P1F</a>     : 1;    <span class="comment">///&lt; Portx bit 1 external interrupt flag</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a6ad990247fdb1b85b4f96999c47c9ef8">  536</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a6ad990247fdb1b85b4f96999c47c9ef8">P2F</a>     : 1;    <span class="comment">///&lt; Portx bit 2 external interrupt flag</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#adafbdac936e57c8352c4c9894bf061a9">  537</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#adafbdac936e57c8352c4c9894bf061a9">P3F</a>     : 1;    <span class="comment">///&lt; Portx bit 3 external interrupt flag</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a9cd1b18ac0ed5f6f2cb57fb60c37b218">  538</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a9cd1b18ac0ed5f6f2cb57fb60c37b218">P4F</a>     : 1;    <span class="comment">///&lt; Portx bit 4 external interrupt flag</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#ac46aba9dcabdd71ea28ea01fff919ec2">  539</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#ac46aba9dcabdd71ea28ea01fff919ec2">P5F</a>     : 1;    <span class="comment">///&lt; Portx bit 5 external interrupt flag</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#ae1bba2bfed9a141b35cfed0412c97ad6">  540</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#ae1bba2bfed9a141b35cfed0412c97ad6">P6F</a>     : 1;    <span class="comment">///&lt; Portx bit 6 external interrupt flag</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a007f0069c80e947dbc7ed81419891f54">  541</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a007f0069c80e947dbc7ed81419891f54">P7F</a>     : 1;    <span class="comment">///&lt; Portx bit 7 external interrupt flag</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">    /** @brief External interrupt status register 2 (EXTI_SR2) */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a08f3bad07f301cfaeae17ab8bdea9d90">  547</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a08f3bad07f301cfaeae17ab8bdea9d90">PBF</a>     : 1;    <span class="comment">///&lt; Port B external interrupt flag</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a06d103ef2452a9f71c561676d5fabe55">  548</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a06d103ef2452a9f71c561676d5fabe55">PDF</a>     : 1;    <span class="comment">///&lt; Port D external interrupt flag</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    } SR2;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">    /** @brief External interrupt port selector (EXTI_CONF) */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a4820a1696ea9ad3a7bd7bccc67bfe17a">  555</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a4820a1696ea9ad3a7bd7bccc67bfe17a">PBLIS</a>   : 1;    <span class="comment">///&lt; Port B, pins 0..3 external interrupt select</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a2d3cf39a8728009fb9d555f9f5fe9381">  556</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a2d3cf39a8728009fb9d555f9f5fe9381">PBHIS</a>   : 1;    <span class="comment">///&lt; Port B, pins 4..7 external interrupt select</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#a33a39a3e4aef7244b5754104b4f29be9">  557</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#a33a39a3e4aef7244b5754104b4f29be9">PDLIS</a>   : 1;    <span class="comment">///&lt; Port D, pins 0..3 external interrupt select</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_e_x_t_i__t.html#ad1bb6a1a99f071d93e1fe88a00881cba">  558</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_e_x_t_i__t.html#ad1bb6a1a99f071d93e1fe88a00881cba">PDHIS</a>   : 1;    <span class="comment">///&lt; Port D, pins 4..7 external interrupt select</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    } CONF;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  } <a class="code" href="struct_e_x_t_i__t.html">EXTI_t</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="comment">/* Pointer to EXTI registers */</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">  565</a></span>&#160;<span class="preprocessor">  #define _EXTI         _SFR(EXTI_t,   EXTI_AddressBase)         </span><span class="comment">///&lt; External interrupt struct/bit access</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab1a99e285d96d7449adfb7d227983223">  566</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR1     _SFR(uint8_t,  EXTI_AddressBase+0x00)    <span class="comment">///&lt; External interrupt control register 1 (EXTI_CR1)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">  567</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2     _SFR(uint8_t,  EXTI_AddressBase+0x01)    <span class="comment">///&lt; External interrupt control register 2 (EXTI_CR2)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">  568</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3     _SFR(uint8_t,  EXTI_AddressBase+0x02)    <span class="comment">///&lt; External interrupt control register 3 (EXTI_CR2)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">  569</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1     _SFR(uint8_t,  EXTI_AddressBase+0x03)    <span class="comment">///&lt; External interrupt status register 1 (EXTI_SR1)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c15e078b7be549a7590a9edb67e629d">  570</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2     _SFR(uint8_t,  EXTI_AddressBase+0x04)    <span class="comment">///&lt; External interrupt status register 2 (EXTI_SR2)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">  571</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF    _SFR(uint8_t,  EXTI_AddressBase+0x05)    <span class="comment">///&lt; External interrupt port selector (EXTI_CONF)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <span class="comment">/* EXTI Module Reset Values */</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">  574</a></span>&#160;<span class="preprocessor">  #define _EXTI_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; External interrupt control register 1 reset value</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaef67152e39dfb527795e0ae2286e1950">  575</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 2 reset value</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6eeb82c3030cc99589bd0846ded324ce">  576</a></span>&#160;<span class="comment"></span>  #define _EXTI_CR3_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt control register 3 reset value</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">  577</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt status register 1 reset value</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">  578</a></span>&#160;<span class="comment"></span>  #define _EXTI_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt status register 2 reset value</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">  579</a></span>&#160;<span class="comment"></span>  #define _EXTI_CONF_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; External interrupt port selector reset value</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="comment">/* External interrupt control register 1 (EXTI_CR1) */</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga82d8bb7fc4ea4abd4f15105e81a3c23d">  582</a></span>&#160;<span class="preprocessor">  #define _EXTI_P0IS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; External interrupt sensitivity for Portx bit 0 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf897d409b5ad5d137503633dc497ab58">  583</a></span>&#160;<span class="comment"></span>  #define _EXTI_P0IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 0 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab0f76a53d5c0201c44efb8eb1aec0d5d">  584</a></span>&#160;<span class="comment"></span>  #define _EXTI_P0IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 0 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadc0067f27733945a8a807b4289495e4e">  585</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 1 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6d5023f8b1a9c4107f001e86e45c50db">  586</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 1 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab71febcc38df8d00f01fab445962d794">  587</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 1 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaad24b67b40a6c882b471486e3e579bd0">  588</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 2 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6556bbc9b1507d928c91191f34743329">  589</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 2 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3de7752fb4e0352acff0d160c44a1be6">  590</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 2 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1145a607ef243d2fc0e4e551844b5eff">  591</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 3 [1:0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga79bc1161c4ce15e6f4c26198f6943747">  592</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 3 [0] (in _EXTI_CR1)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">  593</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 3 [1] (in _EXTI_CR1)</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">/* External interrupt control register 2 (EXTI_CR2) */</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga26d4969050999223f545b3a682120dcc">  596</a></span>&#160;<span class="preprocessor">  #define _EXTI_P4IS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; External interrupt sensitivity for Portx bit 4 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga382c1daa264b30cb9b8c52bc7f2fadb8">  597</a></span>&#160;<span class="comment"></span>  #define _EXTI_P4IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 4 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa5aacb5dc30b22d4b8307f108098a4ae">  598</a></span>&#160;<span class="comment"></span>  #define _EXTI_P4IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 4 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac8103e335741c7109ddd37c1c0725115">  599</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 5 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga580b572366ef09de7dfb05a428ddbf39">  600</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 5 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga86520d8581045ce05e18b7d21da0a918">  601</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 5 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga322de6ac0eb53afdf20ac2c184859577">  602</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 6 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga03af486019b87d83bc0df3b081048112">  603</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 6 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafa3b9a025502df4abcce7ffce7d1bd5a">  604</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 6 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaae63012abf1bc80cdfe163213af1c79a">  605</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7IS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 7 [1:0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5c1c27de490323aa52b60f68acfbca37">  606</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7IS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 7 [0] (in _EXTI_CR2)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga56fa6e78c55e83f917bcc2f479a87a77">  607</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7IS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; External interrupt sensitivity for Portx bit 7 [1] (in _EXTI_CR2)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="comment">/* External interrupt control register 3 (EXTI_CR3) */</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2d6fe958134427e891bb69a143a38cb9">  610</a></span>&#160;<span class="preprocessor">  #define _EXTI_PBIS              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; Port B external interrupt sensitivity bits [1:0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9f3fe62c68228d2bc26154d51b6c855b">  611</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port B external interrupt sensitivity bits [0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga934433b6a84084d6a5355f68b5d0390e">  612</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBIS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Port B external interrupt sensitivity bits [1] (in _EXTI_CR3)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6dadaa91c701943b872a1a04f3be74a6">  613</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS              ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; Port D external interrupt sensitivity bits [1:0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">  614</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port D external interrupt sensitivity bits [0] (in _EXTI_CR3)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">  615</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDIS1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Port D external interrupt sensitivity bits [1] (in _EXTI_CR3)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="comment">/* External interrupt status register 1 (EXTI_SR1) */</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga255a7565533a75fa826c1214dd71d417">  619</a></span>&#160;<span class="preprocessor">  #define _EXTI_P0F               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Portx bit 0 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacb3a75974cbb45dcacb6bf95cc940608">  620</a></span>&#160;<span class="comment"></span>  #define _EXTI_P1F               ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 1 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae608318f14952117f512a7ac35fbea80">  621</a></span>&#160;<span class="comment"></span>  #define _EXTI_P2F               ((uint8_t) (0x04 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 2 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga30c5fa89c3129bef3f538d52a982e03e">  622</a></span>&#160;<span class="comment"></span>  #define _EXTI_P3F               ((uint8_t) (0x08 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 3 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9702f662a13d3db1d50545003f78e5db">  623</a></span>&#160;<span class="comment"></span>  #define _EXTI_P4F               ((uint8_t) (0x10 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 4 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga59f4a90e5df23779729bc7cb848534f3">  624</a></span>&#160;<span class="comment"></span>  #define _EXTI_P5F               ((uint8_t) (0x20 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 5 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga31eeafd939f41a132f86a66ff99eaf6b">  625</a></span>&#160;<span class="comment"></span>  #define _EXTI_P6F               ((uint8_t) (0x40 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 6 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2e6c9936280809a72bebdec12bb34836">  626</a></span>&#160;<span class="comment"></span>  #define _EXTI_P7F               ((uint8_t) (0x80 &lt;&lt; 0))        <span class="comment">///&lt; Portx bit 7 external interrupt flag (in _EXTI_SR1)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">/* External interrupt status register 2 (EXTI_SR2) */</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga85498bce3828604c43772e1bc0da8e04">  629</a></span>&#160;<span class="preprocessor">  #define _EXTI_PBF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Port B external interrupt flag (in _EXTI_SR2)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga50f47919cc143d7f261bb4526788283c">  630</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDF               ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Port D external interrupt flag (in _EXTI_SR2)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="comment">/* External interrupt port selector (EXTI_CONF) */</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga14ba393ad55461177b1837ad3f35cb29">  634</a></span>&#160;<span class="preprocessor">  #define _EXTI_PBLIS             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Port B, pins 0..3 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1b5284d3a7e648d8b797e6c53b71f87a">  635</a></span>&#160;<span class="comment"></span>  #define _EXTI_PBHIS             ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Port B, pins 4..7 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga04b50fef35b44a8341290904ad69dafd">  636</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDLIS             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Port D, pins 0..3 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga33f184c5385b1e5eb623ef51e52a535b">  637</a></span>&#160;<span class="comment"></span>  #define _EXTI_PDHIS             ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; Port D, pins 4..7 external interrupt select (in _EXTI_CONF)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#endif // EXTI_AddressBase</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// Reset status (RST)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#if defined(RST_AddressBase)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">  /** @brief struct for determining reset source (RST) */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">    /** @brief Reset pin configuration register (RST_CR) */</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="struct_r_s_t__t.html#a7cf834d689703d6a2a68e656d78952d0">  654</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_r_s_t__t.html#a7cf834d689703d6a2a68e656d78952d0">PIN_KEY</a> : 8;    <span class="comment">///&lt; Reset pin configuration key</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">    /** @brief Reset status register (RST_SR) */</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct_r_s_t__t.html#a107d5ff9a5f71805d614dc0f272edbac">  659</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_r_s_t__t.html#a107d5ff9a5f71805d614dc0f272edbac">PORF</a>    : 1;    <span class="comment">///&lt; Power-on reset (POR) flag</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   IWDGF   : 1;    <span class="comment">///&lt; Independent Watchdog reset flag</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ILLOPF  : 1;    <span class="comment">///&lt; Illegal opcode reset flag</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWIMF   : 1;    <span class="comment">///&lt; SWIM reset flag</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    } SR;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  } <a class="code" href="struct_r_s_t__t.html">RST_t</a>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">/* Pointer to reset status register */</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">  669</a></span>&#160;<span class="preprocessor">  #define _RST     _SFR(RST_t,         RST_AddressBase)          </span><span class="comment">///&lt; Reset module struct/bit access</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92f3fa42ef7e15cc935e1f0600203422">  670</a></span>&#160;<span class="comment"></span>  #define _RST_CR  _SFR(uint8_t,       RST_AddressBase+0x00)     <span class="comment">///&lt; Reset pin configuration register (RST_CR)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">  671</a></span>&#160;<span class="comment"></span>  #define _RST_SR  _SFR(uint8_t,       RST_AddressBase+0x01)     <span class="comment">///&lt; Reset module status register (RST_SR)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="comment">/*  Reset pin configuration register (RST_CR) */</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa9248050d9175193287b365b4d292dc4">  674</a></span>&#160;<span class="preprocessor">  #define _RST_PIN_KEY            ((uint8_t) 0xD0)               </span><span class="comment">///&lt; Configure PA1 as GPIO, else NRST (in _RST_CR)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  <span class="comment">/*  Reset module status register (RST_SR) */</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga66ea8a5c58afcdec7d8c925ec2b41b58">  677</a></span>&#160;<span class="preprocessor">  #define _RST_PORF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Power-on reset (POR) flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">  678</a></span>&#160;<span class="comment"></span>  #define _RST_IWDGF              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Independent Watchdog reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa03eb50922437bf4c4489c2de95481f5">  679</a></span>&#160;<span class="comment"></span>  #define _RST_ILLOPF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Illegal opcode reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab1b088d2e32d15e9eabd60ae59d6613d">  680</a></span>&#160;<span class="comment"></span>  #define _RST_SWIMF              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; SWIM reset flag [0] (in _RST_SR)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#endif // RST_AddressBase</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">// Clock control (CLK)</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#if defined(CLK_AddressBase)</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">  /** @brief struct for configuring/monitoring clock module (CLK) */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">    /** @brief Internal clock register (CLK_ICKR) */</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   HSIDIV  : 2;    <span class="comment">///&lt; High speed internal clock prescaler</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    } CKDIVR;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">    /** @brief Reserved register (2B) */</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    uint8_t res     [2];</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">    /** @brief Peripheral clock gating register (CLK_PCKENR) */</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#af1dbfd7612ba7547c20ae022f56515f2">  706</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#af1dbfd7612ba7547c20ae022f56515f2">PCKEN_TIM2</a>      : 1;    <span class="comment">///&lt; clock enable TIM2</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_TIM3      : 1;    <span class="comment">///&lt; clock enable TIM3</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#a158ce4b8906730b2977c464e3b853f3d">  708</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#a158ce4b8906730b2977c464e3b853f3d">PCKEN_TIM4</a>      : 1;    <span class="comment">///&lt; clock enable TIM4</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_I2C       : 1;    <span class="comment">///&lt; clock enable I2C</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PCKEN_SPI       : 1;    <span class="comment">///&lt; clock enable SPI</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#af6b83f67a1e2774e5054a0fb1e52a6a7">  711</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#af6b83f67a1e2774e5054a0fb1e52a6a7">PCKEN_USART</a>     : 1;    <span class="comment">///&lt; clock enable USART</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="struct_c_l_k__t.html#a7d01ebe133cad102940af6cb44ee7104">  712</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_l_k__t.html#a7d01ebe133cad102940af6cb44ee7104">PCKEN_AWU_BEEP</a>  : 1;    <span class="comment">///&lt; clock enable AWU/BEEP</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>                   : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    } PCKENR1;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    uint8_t res2    [1];</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">    /** @brief Configurable clock output register (CLK_CCOR) */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOEN   : 1;    <span class="comment">///&lt; Configurable clock output enable</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCOSEL  : 2;    <span class="comment">///&lt; Configurable clock output selection</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    } CCOR;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  } <a class="code" href="struct_c_l_k__t.html">CLK_t</a>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">/* Pointer to CLK registers */</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga14a9340046e00525071a3099825538c6">  729</a></span>&#160;<span class="preprocessor">  #define _CLK          _SFR(CLK_t,    CLK_AddressBase)          </span><span class="comment">///&lt; Clock module struct/bit access</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac7a526ae03eae4cbb2c289cae8799d23">  730</a></span>&#160;<span class="comment"></span>  #define _CLK_CKDIVR   _SFR(uint8_t,  CLK_AddressBase+0x00)     <span class="comment">///&lt; Clock Divider Register</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"></span>  // reserved (2B)</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafbe3460e84e763baf1a94e8f4d5fa554">  732</a></span>&#160;<span class="preprocessor">  #define _CLK_PCKENR   _SFR(uint8_t,  CLK_AddressBase+0x03)     </span><span class="comment">///&lt; Peripheral clock gating register</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"></span>  // reserved (1B)</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac4418b427c51ffc0c1a8828641f55519">  734</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOR     _SFR(uint8_t,  CLK_AddressBase+0x05)     </span><span class="comment">///&lt; Configurable clock output register</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="comment">/* CLK Module Reset Values */</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">  737</a></span>&#160;<span class="preprocessor">  #define _CLK_CKDIVR_RESET_VALUE      ((uint8_t) 0x03)          </span><span class="comment">///&lt; Clock divider register reset value</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fa19a7b53cd845909648934e28d5dc0">  738</a></span>&#160;<span class="comment"></span>  #define _CLK_PCKENR_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; Peripheral clock gating register reset value</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5cd1ab223328ce8f83928607bec6ab49">  739</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Configurable clock output register reset value</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">/* Clock divider register (CLK_CKDIVR) */</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1514a54368c2612b3ee2d96a7fe42af5">  742</a></span>&#160;<span class="preprocessor">  #define _CLK_HSIDIV             ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; High speed internal clock prescaler [1:0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">  743</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV0            ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; High speed internal clock prescaler [0] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga10c96b162cf6bb3e0a9b97019db16ea0">  744</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV1            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; High speed internal clock prescaler [1] (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <span class="comment">/* pre-defined constants for _CLK_CKDIVR */</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6fefc7f3943e583a9f30c88c7d9422e6">  747</a></span>&#160;<span class="preprocessor">  #define _CLK_HSIDIV_DIV1        ((uint8_t) (0x00 &lt;&lt; 0))        </span><span class="comment">///&lt; set HSI prescaler to 1 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc3ecea331e8024ee20db374799be849">  748</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV_DIV2        ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; set HSI prescaler to 1/2 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga582740990f0abe4d4a5ab7b01e9f6682">  749</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV_DIV4        ((uint8_t) (0x02 &lt;&lt; 0))        <span class="comment">///&lt; set HSI prescaler to 1/4 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5cc23b8e12492d16dd45ac36bf267a86">  750</a></span>&#160;<span class="comment"></span>  #define _CLK_HSIDIV_DIV8        ((uint8_t) (0x03 &lt;&lt; 0))        <span class="comment">///&lt; set HSI prescaler to 1/8 (in _CLK_CKDIVR)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">/* Peripheral clock gating register 1 (CLK_PCKENR1) */</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa6fa9285c27aca48d1d9f90ce38bf289">  753</a></span>&#160;<span class="preprocessor">  #define _CLK_TIM2               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; clock enable TIM2 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga28ae15c207187473dd209a226f50c9d4">  754</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM3               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; clock enable TIM3 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaca25d007f6c72b338b31bbba1a22d401">  755</a></span>&#160;<span class="comment"></span>  #define _CLK_TIM4               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; clock enable TIM4 [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">  756</a></span>&#160;<span class="comment"></span>  #define _CLK_I2C                ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; clock enable I2C [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">  757</a></span>&#160;<span class="comment"></span>  #define _CLK_SPI                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; clock enable SPI [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae6007d7f6f900432463a84dceb057014">  758</a></span>&#160;<span class="comment"></span>  #define _CLK_USART              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; clock enable USART [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gada25cbb199a094a1e19f6161b5530db7">  759</a></span>&#160;<span class="comment"></span>  #define _CLK_AWU_BEEP           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; clock enable AWU/BEEP [0] (in _CLK_PCKENR1)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">/* Configurable clock output register (CLK_CCOR) */</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga97ae1bf52095a02372e71c1eef0fec6f">  763</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOEN              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Configurable clock output enable [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacf344645f0104960ecace2498382e31b">  764</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL             ((uint8_t) (0x03 &lt;&lt; 1))        <span class="comment">///&lt; Configurable clock output selection [1:0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga934d4bbea666ddbf5670abc81f6ccf52">  765</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL0            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Configurable clock output selection [0] (in _CLK_CCOR)</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3495f3087f36f974b88e03d07399e9c6">  766</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL1            ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Configurable clock output selection [1] (in _CLK_CCOR)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">/* pre-defined constants for _CLK_CCOR */</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga116c2e2c9bdd435dd8406e2e41366c10">  769</a></span>&#160;<span class="preprocessor">  #define _CLK_CCOSEL_DIV1        ((uint8_t) (0x00 &lt;&lt; 1))        </span><span class="comment">///&lt; set clock output selection to 1 (in _CLK_CCOR)</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b252bd89262aec88325585adffe061d">  770</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL_DIV2        ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; set clock output selection to 1/2 (in _CLK_CCOR)</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46ccf6e744950b7821faa03785bd89f7">  771</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL_DIV4        ((uint8_t) (0x02 &lt;&lt; 1))        <span class="comment">///&lt; set clock output selection to 1/4 (in _CLK_CCOR)</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga224c29c9ecf00449c20a294c1ab172cf">  772</a></span>&#160;<span class="comment"></span>  #define _CLK_CCOSEL_DIV16       ((uint8_t) (0x03 &lt;&lt; 1))        <span class="comment">///&lt; set clock output selection to 1/16 (in _CLK_CCOR)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#endif // CLK_AddressBase</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">// Independent Timeout Watchdog (IWDG)</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#if defined(IWDG_AddressBase)</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">  /** @brief struct for access to Independent Timeout Watchdog registers (IWDG) */</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">    /** @brief IWDG Key register (IWDG_KR) */</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> KEY       : 8;  <span class="comment">///&lt; IWDG Key</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span>    } KR;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">    /** @brief IWDG Prescaler register (IWDG_PR) */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PRE     : 3;  <span class="comment">///&lt; Prescaler divider</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;  <span class="comment">//   Reserved</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    } PR;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">    /** @brief IWDG Reload register (IWDG_RLR) */</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> RL        : 8;  <span class="comment">///&lt; IWDG Reload value</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"></span>    } RLR;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  } <a class="code" href="struct_i_w_d_g__t.html">IWDG_t</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">/* Pointer to Independent Timeout Watchdog registers */</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">  808</a></span>&#160;<span class="preprocessor">  #define _IWDG         _SFR(IWDG_t,   IWDG_AddressBase)         </span><span class="comment">///&lt; Independent Timeout Watchdog struct/bit access</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">  809</a></span>&#160;<span class="comment"></span>  #define _IWDG_KR      _SFR(uint8_t,  IWDG_AddressBase+0x00)    <span class="comment">///&lt; Independent Timeout Watchdog Key register (IWDG_KR)</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">  810</a></span>&#160;<span class="comment"></span>  #define _IWDG_PR      _SFR(uint8_t,  IWDG_AddressBase+0x01)    <span class="comment">///&lt; Independent Timeout Watchdog Prescaler register (IWDG_PR)</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b9a49f1bb7940087c77b12304fe9364">  811</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR     _SFR(uint8_t,  IWDG_AddressBase+0x02)    <span class="comment">///&lt; Independent Timeout Watchdog Reload register (IWDG_RLR)</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  <span class="comment">/* IWDG Module Reset Values */</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3e308017bceb71e0a744efe4d34de6a5">  814</a></span>&#160;<span class="preprocessor">  #define _IWDG_PR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler register reset value</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga656171bb413ef9421fdc289808a4ebe9">  815</a></span>&#160;<span class="comment"></span>  #define _IWDG_RLR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; Independent Timeout Watchdog Reload register reset value</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="comment">/* pre-defined Key constants for _IWDG_KR keys */</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">  818</a></span>&#160;<span class="preprocessor">  #define _IWDG_KEY_ENABLE        ((uint8_t) 0xCC)               </span><span class="comment">///&lt; Independent Timeout Watchdog enable (in _IWDG_KR)</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7737c837d02afdd8969ed28f184d33f1">  819</a></span>&#160;<span class="comment"></span>  #define _IWDG_KEY_REFRESH       ((uint8_t) 0xAA)               <span class="comment">///&lt; Independent Timeout Watchdog refresh (in _IWDG_KR)</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadf5fc0653294cfee938d2aab9981396d">  820</a></span>&#160;<span class="comment"></span>  #define _IWDG_KEY_ACCESS        ((uint8_t) 0x55)               <span class="comment">///&lt; Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="comment">/* IWDG Prescaler register (IWDG_PR) bits */</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad79fa3811d084e0d167e7d550b5ec94c">  823</a></span>&#160;<span class="preprocessor">  #define _IWDG_PRE               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaec49e207974a6ecb999e2b5e73d1c372">  824</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad2e5c614224ad956a2d61aa835f5c430">  825</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf42130218ba2ec781b14db4e1321ad02">  826</a></span>&#160;<span class="comment"></span>  #define _IWDG_PRE2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"></span>  // reserved [7:3]</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#endif // IWDG_AddressBase</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">// Auto Wake-Up Module (AWU)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#if defined(AWU_AddressBase)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">  /** @brief struct for cofiguring the Auto Wake-Up Module (AWU) */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">    /** @brief AWU Control/status register (AWU_CSR) */</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSR     : 1;    <span class="comment">///&lt; LSI measurement enable</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUEN   : 1;    <span class="comment">///&lt; Auto-wakeup enable</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUF    : 1;    <span class="comment">///&lt; Auto-wakeup flag</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    } CSR;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">    /** @brief AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   APRE    : 6;    <span class="comment">///&lt; Asynchronous prescaler divider</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    } APR;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">    /** @brief AWU Timebase selection register (AWU_TBR) */</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AWUTB   : 4;    <span class="comment">///&lt; Auto-wakeup timebase selection</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    } TBR;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  } <a class="code" href="struct_a_w_u__t.html">AWU_t</a>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  <span class="comment">/* Pointer to AWU registers */</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad33730d8b3d5d35cd03539b7daddd369">  867</a></span>&#160;<span class="preprocessor">  #define _AWU          _SFR(AWU_t,    AWU_AddressBase)          </span><span class="comment">///&lt; Auto Wake-Up struct/bit access</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaded9e5807774aa0dd0077e056c5622ca">  868</a></span>&#160;<span class="comment"></span>  #define _AWU_CSR      _SFR(uint8_t,  AWU_AddressBase+0x00)     <span class="comment">///&lt; Auto Wake-Up Control/status register (AWU_CSR)</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">  869</a></span>&#160;<span class="comment"></span>  #define _AWU_APR      _SFR(uint8_t,  AWU_AddressBase+0x01)     <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register (AWU_APR)</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad9966791d20b224abd1b21ef11e7504c">  870</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR      _SFR(uint8_t,  AWU_AddressBase+0x02)     <span class="comment">///&lt; Auto Wake-Up Timebase selection register (AWU_TBR)</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="comment">/* AWU Module Reset Values */</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaf9b1517f28801a70a24c9322b182f03">  873</a></span>&#160;<span class="preprocessor">  #define _AWU_CSR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Auto Wake-Up Control/status register reset value</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad271f680cb4d73b020a13bac440a56fa">  874</a></span>&#160;<span class="comment"></span>  #define _AWU_APR_RESET_VALUE         ((uint8_t) 0x3F)          <span class="comment">///&lt; Auto Wake-Up Asynchronous prescaler register reset value</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga57561fdf166636c49380e227e742554b">  875</a></span>&#160;<span class="comment"></span>  #define _AWU_TBR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; Auto Wake-Up Timebase selection register reset value</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  <span class="comment">/* AWU Control/status register (AWU_CSR) */</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae77b389e1670fbe74ec86ba81cb6cbeb">  878</a></span>&#160;<span class="preprocessor">  #define _AWU_MSR                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"></span>  // reserved [3:1]</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga496f1ce02fa339788ccdc3c991f23de6">  880</a></span>&#160;<span class="preprocessor">  #define _AWU_AWUEN              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Auto-wakeup enable [0] (in _AWU_CSR)</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">  881</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUF               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Auto-wakeup status flag [0] (in _AWU_CSR)</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf4890142f9aa08581bcd35de6eec1865">  885</a></span>&#160;<span class="preprocessor">  #define _AWU_APRE               ((uint8_t) (0x3F &lt;&lt; 0))        </span><span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR)</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab570599ae343e26a26b8b66c6b142447">  886</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR)</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad9a1d55df678f679280df6ecebf2882c">  887</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga978e26933f21eded9b37d35c85ae9fb7">  888</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR)</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad82ccb5fa00935eddf1fb798c61f5a89">  889</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR)</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga99af5f230510ae93363cd82fd4e0e316">  890</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE4              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR)</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaee7d2d18ac56a07d3c0136ab6943db07">  891</a></span>&#160;<span class="comment"></span>  #define _AWU_APRE5              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR)</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="comment">/* AWU Asynchronous prescaler register (AWU_APR) */</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">  895</a></span>&#160;<span class="preprocessor">  #define _AWU_AWUTB              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; Auto-wakeup timebase selection [3:0] (in _AWU_APR)</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0722500310e87b5083164cddf259e05d">  896</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Auto-wakeup timebase selection [0] (in _AWU_APR)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaa7add1244d37308f1714077acc5a8dd">  897</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Auto-wakeup timebase selection [1] (in _AWU_APR)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga29e1864ad2304a5998ab8f34e2a3cddd">  898</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Auto-wakeup timebase selection [2] (in _AWU_APR)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6bb540368c275f65a8f8804adf890c6f">  899</a></span>&#160;<span class="comment"></span>  #define _AWU_AWUTB3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Auto-wakeup timebase selection [3] (in _AWU_APR)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#endif // AWU_AddressBase</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">// Beeper module BEEP (all devices, may require option byte change)</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#if defined(BEEP_AddressBase)</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  /** @brief struct for beeper control (BEEP) */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">    /** @brief Beeper control/status register (BEEP_CSR) */</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPDIV : 5;    <span class="comment">///&lt; Beep clock prescaler divider</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPEN  : 1;    <span class="comment">///&lt; Beep enable</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BEEPSEL : 2;    <span class="comment">///&lt; Beeper frequency selection</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  } <a class="code" href="struct_b_e_e_p__t.html">BEEP_t</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="comment">/* Pointer to BEEP registers */</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0edfa48316e450aaa370938de228fd25">  924</a></span>&#160;<span class="preprocessor">  #define _BEEP         _SFR(BEEP_t,   BEEP_AddressBase)         </span><span class="comment">///&lt; Beeper struct/bit access</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">  925</a></span>&#160;<span class="comment"></span>  #define _BEEP_CSR     _SFR(uint8_t,  BEEP_AddressBase+0x00)    <span class="comment">///&lt; Beeper control/status register (BEEP_CSR)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="comment">/* BEEP Module Reset Values */</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga865e42dd546ae89cc22f516211414b00">  928</a></span>&#160;<span class="preprocessor">  #define _BEEP_CSR_RESET_VALUE        ((uint8_t) 0x1F)          </span><span class="comment">///&lt; Beeper control/status register reset value</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="comment">/* Beeper control/status register (BEEP_CSR) */</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1f5d4f192a09dabe0df309b578f9fbac">  931</a></span>&#160;<span class="preprocessor">  #define _BEEP_BEEPDIV           ((uint8_t) (0x1F &lt;&lt; 0))        </span><span class="comment">///&lt; Beeper clock prescaler divider [4:0] (in _BEEP_CSR)</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacd56ee7d42ee7675038dc18c59c7d20f">  932</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV0          ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; Beeper clock prescaler divider [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabbf8b12d8d980bcf73abfe16a11fc509">  933</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV1          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Beeper clock prescaler divider [1] (in _BEEP_CSR)</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4c30d9550287a6168beeedaaf6f1da57">  934</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV2          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Beeper clock prescaler divider [2] (in _BEEP_CSR)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d42936f89310cf765f1d7e6d22ce3f9">  935</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV3          ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Beeper clock prescaler divider [3] (in _BEEP_CSR)</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga275be3d9b8d8a9b1385b063c1caceb31">  936</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPDIV4          ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Beeper clock prescaler divider [4] (in _BEEP_CSR)</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa12dae4e4d7cbddfd25e510ca17c6af9">  937</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPEN            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Beeper enable [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae">  938</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL           ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; Beeper frequency selection [1:0] (in _BEEP_CSR)</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga108fa0bdd9d214295ef17cbca1f66c79">  939</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL0          ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Beeper frequency selection [0] (in _BEEP_CSR)</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2fef4d5f57efee65556946d4cc0bd0a4">  940</a></span>&#160;<span class="comment"></span>  #define _BEEP_BEEPSEL1          ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Beeper frequency selection [1] (in _BEEP_CSR)</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#endif // BEEP_AddressBase</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">// Serial Peripheral Interface SPI</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#if defined(SPI_AddressBase)</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">  /** @brief struct for controlling SPI module (SPI) */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">    /** @brief SPI control register 1 (SPI_CR1) */</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPHA     : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CPOL     : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSTR     : 1;    <span class="comment">///&lt; Master/slave selection</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BR       : 3;    <span class="comment">///&lt; Baudrate control</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SPE      : 1;    <span class="comment">///&lt; SPI enable</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   LSBFIRST : 1;    <span class="comment">///&lt; Frame format</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">    /** @brief SPI control register 2 (SPI_CR2) */</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSI     : 1;    <span class="comment">///&lt; Internal slave select</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SSM     : 1;    <span class="comment">///&lt; Software slave management</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXONLY  : 1;    <span class="comment">///&lt; Receive only</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDOE    : 1;    <span class="comment">///&lt; Input/Output enable in bidirectional mode</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BDM     : 1;    <span class="comment">///&lt; Bidirectional data mode enable</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">    /** @brief SPI interrupt control register (SPI_ICR) */</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKIE    : 1;    <span class="comment">///&lt; Wakeup interrupt enable</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ERRIE   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXIE    : 1;    <span class="comment">///&lt; Rx buffer not empty interrupt enable</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXIE    : 1;    <span class="comment">///&lt; Tx buffer empty interrupt enable</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span>    } ICR;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">    /** @brief SPI status register (SPI_SR) */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE    : 1;    <span class="comment">///&lt; Receive buffer not empty</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE     : 1;    <span class="comment">///&lt; Transmit buffer empty</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WKUP    : 1;    <span class="comment">///&lt; Wakeup flag</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="struct_s_p_i__t.html#aadd889df1eefe254a8a6288898cf36c5">  992</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MODF    : 1;    <span class="comment">///&lt; Mode fault</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR     : 1;    <span class="comment">///&lt; Overrun flag</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BSY     : 1;    <span class="comment">///&lt; Busy flag</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">    /** @brief SPI data register (SPI_DR) */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; SPI data</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  } <a class="code" href="struct_s_p_i__t.html">SPI_t</a>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa9e44ba356b97be27806db7f96ff527d"> 1007</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _SPI        _SFR(SPI_t,      SPI_AddressBase)          </span><span class="comment">///&lt; SPI struct/bit access</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4"> 1008</a></span>&#160;<span class="comment"></span>  #define _SPI_CR1    _SFR(uint8_t,    SPI_AddressBase+0x00)     <span class="comment">///&lt; SPI control register 1</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4f025b4cd374f51e9374903e35ecd5bc"> 1009</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2    _SFR(uint8_t,    SPI_AddressBase+0x01)     <span class="comment">///&lt; SPI control register 2</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa86c616f7196030be4f144e5c85a5102"> 1010</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR    _SFR(uint8_t,    SPI_AddressBase+0x02)     <span class="comment">///&lt; SPI interrupt control register</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7bb3484d96be895cde965beae5cc3268"> 1011</a></span>&#160;<span class="comment"></span>  #define _SPI_SR     _SFR(uint8_t,    SPI_AddressBase+0x03)     <span class="comment">///&lt; SPI status register</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46126584466df95dc574255363696bf2"> 1012</a></span>&#160;<span class="comment"></span>  #define _SPI_DR     _SFR(uint8_t,    SPI_AddressBase+0x04)     <span class="comment">///&lt; SPI data register</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">/* SPI Module Reset Values */</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga393c498f4f0c95becd749a0aa3b83696"> 1015</a></span>&#160;<span class="preprocessor">  #define _SPI_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; SPI Control Register 1 reset value</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02528613772f477e86b6c3ffb660077a"> 1016</a></span>&#160;<span class="comment"></span>  #define _SPI_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Control Register 2 reset value</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940"> 1017</a></span>&#160;<span class="comment"></span>  #define _SPI_ICR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Interrupt Control Register reset value</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c"> 1018</a></span>&#160;<span class="comment"></span>  #define _SPI_SR_RESET_VALUE          ((uint8_t) 0x02)          <span class="comment">///&lt; SPI Status Register reset value</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f53557c4a46029ab6fe567505971566"> 1019</a></span>&#160;<span class="comment"></span>  #define _SPI_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; SPI Data Register reset value</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="comment">/* SPI control register 1 (SPI_CR1) */</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafdae03f63038888e54414d18e6dc4a71"> 1022</a></span>&#160;<span class="preprocessor">  #define _SPI_CPHA             ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Clock phase [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabafac7212013220a7560517068269dc7"> 1023</a></span>&#160;<span class="comment"></span>  #define _SPI_CPOL             ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Clock polarity [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga590cdc011d5af04357b200ee5d072853"> 1024</a></span>&#160;<span class="comment"></span>  #define _SPI_MSTR             ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; SPI Master/slave selection [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga29d1387ef9ecb5df0efe9f638b2c7e53"> 1025</a></span>&#160;<span class="comment"></span>  #define _SPI_BR               ((uint8_t) (0x07 &lt;&lt; 3))          <span class="comment">///&lt; SPI Baudrate control [2:0] (in _SPI_CR1)</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaced8e9217d55d1508f3f77828066abc8"> 1026</a></span>&#160;<span class="comment"></span>  #define _SPI_BR0              ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; SPI Baudrate control [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5eb90fb7e168dd2ba355813654514062"> 1027</a></span>&#160;<span class="comment"></span>  #define _SPI_BR1              ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; SPI Baudrate control [1] (in _SPI_CR1)</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf8555e95e4d72041d5e1d97d829a69ee"> 1028</a></span>&#160;<span class="comment"></span>  #define _SPI_BR2              ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Baudrate control [2] (in _SPI_CR1)</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga11650dff427722ee5c08bcdcf16adca8"> 1029</a></span>&#160;<span class="comment"></span>  #define _SPI_SPE              ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI enable [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa3eef494f9f03378a89e462c960a9e66"> 1030</a></span>&#160;<span class="comment"></span>  #define _SPI_LSBFIRST         ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Frame format [0] (in _SPI_CR1)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="comment">/* SPI control register 2 (SPI_CR2) */</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6720afafc956dd8595b6309ae42dba59"> 1033</a></span>&#160;<span class="preprocessor">  #define _SPI_SSI              ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Internal slave select [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9f7f721c038b8e20043da9d9f110e8ae"> 1034</a></span>&#160;<span class="comment"></span>  #define _SPI_SSM              ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Software slave management [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga115054d5fa9902d1dba1885c35c61ae5"> 1035</a></span>&#160;<span class="comment"></span>  #define _SPI_RXONLY           ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; SPI Receive only [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab83cc9c5e72e85943a314a1f6a2a39f3"> 1037</a></span>&#160;<span class="preprocessor">  #define _SPI_BDOE             ((uint8_t) (0x01 &lt;&lt; 6))          </span><span class="comment">///&lt; SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad9bf354ded8e43dcdb8f7f3c072d706d"> 1038</a></span>&#160;<span class="comment"></span>  #define _SPI_BDM              ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Bidirectional data mode enable [0] (in _SPI_CR2)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <span class="comment">/* SPI interrupt control register (SPI_ICR) */</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b"> 1042</a></span>&#160;<span class="preprocessor">  #define _SPI_WKIE             ((uint8_t) (0x01 &lt;&lt; 4))          </span><span class="comment">///&lt; SPI Wakeup interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaee02648305bc1b324462606db8f5939b"> 1043</a></span>&#160;<span class="comment"></span>  #define _SPI_ERRIE            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; SPI Error interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad46be9708567520aa187ddb8129dc244"> 1044</a></span>&#160;<span class="comment"></span>  #define _SPI_RXIE             ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7749a7ff47588ab56507e4a96d1e6af0"> 1045</a></span>&#160;<span class="comment"></span>  #define _SPI_TXIE             ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR)</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="comment">/* SPI status register (SPI_SR) */</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga990f024eb5fe894ef70ab923cb3674a0"> 1048</a></span>&#160;<span class="preprocessor">  #define _SPI_RXNE             ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; SPI Receive buffer not empty [0] (in _SPI_SR)</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga72fb8783a598211f7c3ce97cdfe26522"> 1049</a></span>&#160;<span class="comment"></span>  #define _SPI_TXE              ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; SPI Transmit buffer empty [0] (in _SPI_SR)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"></span>  // reserved [2]</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac9beb5a02fed03b6e733adba54c4410e"> 1051</a></span>&#160;<span class="preprocessor">  #define _SPI_WKUP             ((uint8_t) (0x01 &lt;&lt; 3))          </span><span class="comment">///&lt; SPI Wakeup flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga16718c7cefad6ea5aae7872183d1d11c"> 1053</a></span>&#160;<span class="preprocessor">  #define _SPI_MODF             ((uint8_t) (0x01 &lt;&lt; 5))          </span><span class="comment">///&lt; SPI Mode fault [0] (in _SPI_SR)</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacb1a438d449f1c27dfc5106a1b984a30"> 1054</a></span>&#160;<span class="comment"></span>  #define _SPI_OVR              ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; SPI Overrun flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaee1a571af4d823f1372acde769c8e368"> 1055</a></span>&#160;<span class="comment"></span>  #define _SPI_BSY              ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; SPI Busy flag [0] (in _SPI_SR)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#endif // SPI_AddressBase</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment">// I2C Bus Interface</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#if defined(I2C_AddressBase)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">  /** @brief struct for controlling I2C module (I2C) */</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">    /** @brief I2C Control register 1 (I2C_CR1) */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PE        : 1;    <span class="comment">///&lt; Peripheral enable</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ENGC      : 1;    <span class="comment">///&lt; General call enable</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   NOSTRETCH : 1;    <span class="comment">///&lt; Clock stretching disable (Slave mode)</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">    /** @brief I2C Control register 2 (I2C_CR2) */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   START     : 1;    <span class="comment">///&lt; Start generation</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOP      : 1;    <span class="comment">///&lt; Stop generation</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ACK       : 1;    <span class="comment">///&lt; Acknowledge enable</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   POS       : 1;    <span class="comment">///&lt; Acknowledge position (for data reception)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWRST     : 1;    <span class="comment">///&lt; Software reset</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">    /** @brief I2C Frequency register (I2C_FREQR) */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FREQ      : 6;    <span class="comment">///&lt; Peripheral clock frequency</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    } FREQR;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">    /** @brief I2C own address register low byte (I2C_OARL) */</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD0      : 1;    <span class="comment">///&lt; Interface address [0] (in 10-bit address mode)</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 7;    <span class="comment">///&lt; Interface address [7:1]</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment"></span>    } OARL;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">    /** @brief I2C own address register high byte (I2C_OARH) */</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD       : 2;    <span class="comment">///&lt; Interface address [9:8] (in 10-bit address mode)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDCONF   : 1;    <span class="comment">///&lt; Address mode configuration (must always be written as â€˜1â€™)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDMODE   : 1;    <span class="comment">///&lt; 7-/10-bit addressing mode (Slave mode)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment"></span>    } OARH;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">    /** @brief Reserved register (1B) */</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    uint8_t res     [1];</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">    /** @brief I2C data register (I2C_DR) */</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DATA    : 8;    <span class="comment">///&lt; I2C data</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">    /** @brief I2C Status register 1 (I2C_SR1) */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SB        : 1;    <span class="comment">///&lt; Start bit (Master mode)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADDR      : 1;    <span class="comment">///&lt; Address sent (Master mode) / matched (Slave mode)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BTF       : 1;    <span class="comment">///&lt; Byte transfer finished</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ADD10     : 1;    <span class="comment">///&lt; 10-bit header sent (Master mode)</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   STOPF     : 1;    <span class="comment">///&lt; Stop detection (Slave mode)</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   RXNE      : 1;    <span class="comment">///&lt; Data register not empty (receivers)</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TXE       : 1;    <span class="comment">///&lt; Data register empty (transmitters)</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">    /** @brief I2C Status register 2 (I2C_SR2) */</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BERR      : 1;    <span class="comment">///&lt; Bus error</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARLO      : 1;    <span class="comment">///&lt; Arbitration lost (Master mode)</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AF        : 1;    <span class="comment">///&lt; Acknowledge failure</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OVR       : 1;    <span class="comment">///&lt; Overrun/underrun</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   WUFH      : 1;    <span class="comment">///&lt; Wakeup from Halt</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    } SR2;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">    /** @brief I2C Status register 3 (I2C_SR3) */</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   MSL       : 1;    <span class="comment">///&lt; Master/Slave</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   BUSY      : 1;    <span class="comment">///&lt; Bus busy</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRA       : 1;    <span class="comment">///&lt; Transmitter/Receiver</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   GENCALL   : 1;    <span class="comment">///&lt; General call header (Slave mode)</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="struct_i2_c__t.html#acca34d1c2df5fb1c51f54ba10fd0a114"> 1156</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_i2_c__t.html#acca34d1c2df5fb1c51f54ba10fd0a114">DUALF</a>     : 1;    <span class="comment">///&lt; Dual flag (Slave mode)</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span>    } SR3;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">    /** @brief I2C Interrupt register (I2C_ITR) */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITERREN   : 1;    <span class="comment">///&lt; Error interrupt enable</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITEVTEN   : 1;    <span class="comment">///&lt; Event interrupt enable</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ITBUFEN   : 1;    <span class="comment">///&lt; Buffer interrupt enable</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    } ITR;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">    /** @brief I2C Clock control register low byte (I2C_CCRL) */</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 8;    <span class="comment">///&lt; Clock control register (Master mode)</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"></span>    } CCRL;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">    /** @brief I2C Clock control register high byte (I2C_CCRH) */</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR       : 4;    <span class="comment">///&lt; Clock control register in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   DUTY      : 1;    <span class="comment">///&lt; Fast mode duty cycle</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   FS        : 1;    <span class="comment">///&lt; I2C Master mode selection</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"></span>    } CCRH;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">    /** @brief I2C rise time register (I2C_TRISER) */</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   TRISE     : 6;    <span class="comment">///&lt; Maximum rise time in Fast/Standard mode (Master mode)</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    } TRISER;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  } <a class="code" href="struct_i2_c__t.html">I2C_t</a>;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">  /// register for SPI control</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga652434952edf35361b67df1e7c003cf1"> 1193</a></span>&#160;<span class="comment"></span><span class="preprocessor">  #define _I2C        _SFR(I2C_t,      I2C_AddressBase)          </span><span class="comment">///&lt; I2C struct/bit access</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6f2931a5b93d432193b1c694ff8a30b9"> 1194</a></span>&#160;<span class="comment"></span>  #define _I2C_CR1    _SFR(uint8_t,    I2C_AddressBase+0x00)     <span class="comment">///&lt; I2C Control register 1</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6"> 1195</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2    _SFR(uint8_t,    I2C_AddressBase+0x01)     <span class="comment">///&lt; I2C Control register 2</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf8d48c46a717b1cee08069dbc9903ad6"> 1196</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR  _SFR(uint8_t,    I2C_AddressBase+0x02)     <span class="comment">///&lt; I2C Frequency register</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaafaef0e49b3623907ba52fd9d8fb390"> 1197</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL   _SFR(uint8_t,    I2C_AddressBase+0x03)     <span class="comment">///&lt; I2C own address register low byte</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8baff2a0ac44ba2cdeb0628661641475"> 1198</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH   _SFR(uint8_t,    I2C_AddressBase+0x04)     <span class="comment">///&lt; I2C own address register high byte</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae8918e9208528a94e457c29fcb46db4f"> 1200</a></span>&#160;<span class="preprocessor">  #define _I2C_DR     _SFR(uint8_t,    I2C_AddressBase+0x06)     </span><span class="comment">///&lt; I2C data register</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9a2eb9d4c886151585978f66fd80f4d2"> 1201</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1    _SFR(uint8_t,    I2C_AddressBase+0x07)     <span class="comment">///&lt; I2C Status register 1</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafe3c89059c4294e39a47011444ae4a29"> 1202</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2    _SFR(uint8_t,    I2C_AddressBase+0x08)     <span class="comment">///&lt; I2C Status register 2</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab223d9454cd6f0158a216a4b9bbb9027"> 1203</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3    _SFR(uint8_t,    I2C_AddressBase+0x09)     <span class="comment">///&lt; I2C Status register 3</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad3136622895b986271aba1e3a4d4c0f0"> 1204</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR    _SFR(uint8_t,    I2C_AddressBase+0x0A)     <span class="comment">///&lt; I2C Interrupt register</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaff34045e4691af531348744328f8f19a"> 1205</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL   _SFR(uint8_t,    I2C_AddressBase+0x0B)     <span class="comment">///&lt; I2C Clock control register low byte</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad1a166db6841a2da3b5326a1c85d2dae"> 1206</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH   _SFR(uint8_t,    I2C_AddressBase+0x0C)     <span class="comment">///&lt; I2C Clock control register high byte</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga618f31047ebb9762715495558836fc5f"> 1207</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER _SFR(uint8_t,    I2C_AddressBase+0x0D)     <span class="comment">///&lt; I2C rise time register</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"></span>  // 1B</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="comment">/* I2C Module Reset Values */</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga717418aca058678340babf80920fcd48"> 1211</a></span>&#160;<span class="preprocessor">  #define _I2C_CR1_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; I2C Control register 1 reset value</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc"> 1212</a></span>&#160;<span class="comment"></span>  #define _I2C_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Control register 2 reset value</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4e29ba197771d0483a654ffd555d6ef7"> 1213</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Frequency register reset value</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac1d038a1bb7e5374b7ab79ac5e147ae1"> 1214</a></span>&#160;<span class="comment"></span>  #define _I2C_OARL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register low byte reset value</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga715ee8ccd875990155c0cb1cfcfb54ca"> 1215</a></span>&#160;<span class="comment"></span>  #define _I2C_OARH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C own address register high byte reset value</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4"> 1216</a></span>&#160;<span class="comment"></span>  #define _I2C_DR_RESET_VALUE          ((uint8_t) 0x00)          <span class="comment">///&lt; I2C data register reset value</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab2867dfbe04d633919aa334bc17315b6"> 1217</a></span>&#160;<span class="comment"></span>  #define _I2C_SR1_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 1 reset value</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed40504a91b659f709803ec2c644c9ed"> 1218</a></span>&#160;<span class="comment"></span>  #define _I2C_SR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 2 reset value</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1104c7b3464a5cc2e608fc1efe01f977"> 1219</a></span>&#160;<span class="comment"></span>  #define _I2C_SR3_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Status register 3 reset value</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga145eedd92c93ccc2bdaba27220e447c3"> 1220</a></span>&#160;<span class="comment"></span>  #define _I2C_ITR_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Interrupt register reset value</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0d600a878a58f3ce77af6502787d9db5"> 1221</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRL_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register low byte reset value</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3195eafb353b4fa0fb318321b94074cb"> 1222</a></span>&#160;<span class="comment"></span>  #define _I2C_CCRH_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; I2C Clock control register high byte reset value</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6bc8f4690acc04eb606cad04b7915fa5"> 1223</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISER_RESET_VALUE      ((uint8_t) 0x02)          <span class="comment">///&lt; I2C rise time register reset value</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="comment">/* I2C Control register 1 (I2C_CR1) */</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga95a7a84abec743aa32095c0df072f20b"> 1226</a></span>&#160;<span class="preprocessor">  #define _I2C_PE               ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Peripheral enable [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8cb9aad2dd24552d98c70f04f67029ff"> 1228</a></span>&#160;<span class="preprocessor">  #define _I2C_ENGC             ((uint8_t) (0x01 &lt;&lt; 6))          </span><span class="comment">///&lt; I2C General call enable [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae48725c10fe5a409e73f4884c05c86c4"> 1229</a></span>&#160;<span class="comment"></span>  #define _I2C_NOSTRETCH        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="comment">/* I2C Control register 2 (I2C_CR2) */</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5974cda6843dd1976707f906685ae280"> 1232</a></span>&#160;<span class="preprocessor">  #define _I2C_START            ((uint8_t) (0x01 &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Start generation [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaad00fcd831057083b2bdcaa421851b3f"> 1233</a></span>&#160;<span class="comment"></span>  #define _I2C_STOP             ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; I2C Stop generation [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5f10fd666beebf60ad4238342168f7d3"> 1234</a></span>&#160;<span class="comment"></span>  #define _I2C_ACK              ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; I2C Acknowledge enable [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3a0cd16b0715782ebafbad9fb6004367"> 1235</a></span>&#160;<span class="comment"></span>  #define _I2C_POS              ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; I2C Acknowledge position (for data reception) [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0af662d9b8b4be95c17333d505609841"> 1237</a></span>&#160;<span class="preprocessor">  #define _I2C_SWRST            ((uint8_t) (0x01 &lt;&lt; 7))          </span><span class="comment">///&lt; I2C Software reset [0] (in _I2C_CR2)</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="comment">/* I2C Frequency register (I2C_FREQR) */</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc"> 1240</a></span>&#160;<span class="preprocessor">  #define _I2C_FREQ             ((uint8_t) (0x3F &lt;&lt; 0))          </span><span class="comment">///&lt; I2C Peripheral clock frequency [5:0] (in _I2C_FREQR)</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga95f6ae1e4190881a6cbb440f330eea14"> 1241</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ0            ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; I2C Peripheral clock frequency [0] (in _I2C_FREQR)</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1ad671f118c7b9064f9acf0696a7f617"> 1242</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ1            ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; I2C Peripheral clock frequency [1] (in _I2C_FREQR)</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga736a1a842a3cb7bd919b60d48563981a"> 1243</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ2            ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; I2C Peripheral clock frequency [2] (in _I2C_FREQR)</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac167bf5aa087cb5acd504f4faff98058"> 1244</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ3            ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; I2C Peripheral clock frequency [3] (in _I2C_FREQR)</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaebd48190bdd6f6565b61e3ebe9c635eb"> 1245</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ4            ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; I2C Peripheral clock frequency [4] (in _I2C_FREQR)</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaced88d1049953f40f92df6a0f48c596c"> 1246</a></span>&#160;<span class="comment"></span>  #define _I2C_FREQ5            ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; I2C Peripheral clock frequency [5] (in _I2C_FREQR)</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="comment">/* I2C own address register low byte (I2C_OARL) */</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga450a708bbd287b0b7941bd9e964423d3"> 1250</a></span>&#160;<span class="preprocessor">  #define _I2C_ADD0            ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Interface address [0] (in 10-bit address mode) (in _I2C_OARL)</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa480199be6af4b09ef01ea4887da3554"> 1251</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD1            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address [1] (in _I2C_OARL)</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab61f9586c46f10b0f2f070f4ecc89868"> 1252</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD2            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address [2] (in _I2C_OARL)</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0a9b8ca7726f0b5ee732d0d29b1ced16"> 1253</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD3            ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Interface address [3] (in _I2C_OARL)</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae80f65e4586b30595bbd3f84b9b91229"> 1254</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD4            ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Interface address [4] (in _I2C_OARL)</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga98a5cfd3f605c7aaf77286f65ea92130"> 1255</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD5            ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Interface address [5] (in _I2C_OARL)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaac6b9559f8097ce76223d7ba69b03564"> 1256</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD6            ((uint8_t) (0x01 &lt;&lt; 6))           <span class="comment">///&lt; I2C Interface address [6] (in _I2C_OARL)</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5a550306cac9917bc4fc3c1240bacddb"> 1257</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD7            ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Interface address [7] (in _I2C_OARL)</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="comment">/* I2C own address register high byte (I2C_OARH) */</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6b68f7459490f079d2743806b8adcc1a"> 1261</a></span>&#160;<span class="preprocessor">  #define _I2C_ADD_8_9         ((uint8_t) (0x03 &lt;&lt; 1))           </span><span class="comment">///&lt; I2C Interface address [9:8] (in 10-bit address mode) (in _I2C_OARH)</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga23165280807da23f55765c68c6dc32fd"> 1262</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD8            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Interface address [8] (in _I2C_OARH)</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga98e75e5042e1d727c930664ae84ec30e"> 1263</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD9            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Interface address [9] (in _I2C_OARH)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2e54c0bbaa290c21c460a327e57bc17f"> 1265</a></span>&#160;<span class="preprocessor">  #define _I2C_ADDCONF         ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Address mode configuration [0] (in _I2C_OARH)</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5382660fab56b52d48f63bf7e79a3bbd"> 1266</a></span>&#160;<span class="comment"></span>  #define _I2C_ADDMODE         ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OARH)</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">/* I2C Status register 1 (I2C_SR1) */</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga933f1e6be59e9a0e3d8270b01403b15f"> 1269</a></span>&#160;<span class="preprocessor">  #define _I2C_SB              ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Start bit (Master mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafec2ed9ce57bef72fc74c146a46d9b3c"> 1270</a></span>&#160;<span class="comment"></span>  #define _I2C_ADDR            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Address sent (Master mode) / matched (Slave mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga53543c795e564534bcd9d78522481f35"> 1271</a></span>&#160;<span class="comment"></span>  #define _I2C_BTF             ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Byte transfer finished [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2db55dc7a535ebcb9014135db25c374d"> 1272</a></span>&#160;<span class="comment"></span>  #define _I2C_ADD10           ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad1cd8af28eb094b6db82ecdbdd7ceacb"> 1273</a></span>&#160;<span class="comment"></span>  #define _I2C_STOPF           ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Stop detection (Slave mode) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment"></span>  // reserved [5]</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c"> 1275</a></span>&#160;<span class="preprocessor">  #define _I2C_RXNE            ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Data register not empty (receivers) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga03291e5b89e0c7bbf2da92b27026ce03"> 1276</a></span>&#160;<span class="comment"></span>  #define _I2C_TXE             ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Data register empty (transmitters) [0] (in _I2C_SR1)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="comment">/* I2C Status register 2 (I2C_SR2) */</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0cf440dc86ef78b04eda812ee77a4db8"> 1279</a></span>&#160;<span class="preprocessor">  #define _I2C_BERR            ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Bus error [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac7d08dcc18604b3da2397d4d2a69ed32"> 1280</a></span>&#160;<span class="comment"></span>  #define _I2C_ARLO            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Arbitration lost (Master mode) [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaad92ddb67ea08324cc0e55eb41d5f332"> 1281</a></span>&#160;<span class="comment"></span>  #define _I2C_AF              ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Acknowledge failure [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3e36035f1f50835aed5f41268b75effa"> 1282</a></span>&#160;<span class="comment"></span>  #define _I2C_OVR             ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Overrun/underrun [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"></span>  // reserved [4]</div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa8b03bacfb7491227a40b3a03e805d5c"> 1284</a></span>&#160;<span class="preprocessor">  #define _I2C_WUFH            ((uint8_t) (0x01 &lt;&lt; 5))           </span><span class="comment">///&lt; I2C Wakeup from Halt [0] (in _I2C_SR2)</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="comment">/* I2C Status register 3 (I2C_SR3) */</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga42d84bccdcacaae798b5e1ec3f41295c"> 1288</a></span>&#160;<span class="preprocessor">  #define _I2C_MSL             ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Master/Slave [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga100568139d23d25edeebcd8276c268b5"> 1289</a></span>&#160;<span class="comment"></span>  #define _I2C_BUSY            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Bus busy [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga69886fb2d17dc0999773012d6fc1d7ba"> 1290</a></span>&#160;<span class="comment"></span>  #define _I2C_TRA             ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Transmitter/Receiver [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46d13882fca723a94bb57fbd340a5052"> 1292</a></span>&#160;<span class="preprocessor">  #define _I2C_GENCALL         ((uint8_t) (0x01 &lt;&lt; 4))           </span><span class="comment">///&lt; I2C General call header (Slave mode) [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment"></span>  // reserved [6:5]</div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga22e9af49d78b99c63f1547ea6f915ee0"> 1294</a></span>&#160;<span class="preprocessor">  #define _I2C_DUALF           ((uint8_t) (0x01 &lt;&lt; 7))           </span><span class="comment">///&lt; Dual flag (Slave mode) [0] (in _I2C_SR3)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="comment">/* I2C Interrupt register (I2C_ITR) */</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaa724111e3530219a0f83506cb6bf53f"> 1297</a></span>&#160;<span class="preprocessor">  #define _I2C_ITERREN         ((uint8_t) (0x01 &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Error interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7c6232f19cef14f036bdfc469015753e"> 1298</a></span>&#160;<span class="comment"></span>  #define _I2C_ITEVTEN         ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Event interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1aba63c6484519eae12c65ab88a1e34c"> 1299</a></span>&#160;<span class="comment"></span>  #define _I2C_ITBUFEN         ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Buffer interrupt enable [0] (in _I2C_ITR)</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"></span>  // reserved [7:5]</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="comment">/* I2C Clock control register high byte (I2C_CCRH) */</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga647863aae58e7ca9f44386c7c546ce36"> 1303</a></span>&#160;<span class="preprocessor">  #define _I2C_CCR             ((uint8_t) (0x0F &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabbe41cedfd3e4c0dba2a7f255e2589e1"> 1304</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR0            ((uint8_t) (0x01 &lt;&lt; 0))           <span class="comment">///&lt; I2C Clock control register (Master mode) [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacdbe561594eaf8b55e86f14690d079d9"> 1305</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR1            ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Clock control register (Master mode) [1] (in _I2C_CCRH)</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga414c94f1f0220d3cd0a3868708a5002a"> 1306</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR2            ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Clock control register (Master mode) [2] (in _I2C_CCRH)</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga25b449292ae8f0abd8495c31e6692458"> 1307</a></span>&#160;<span class="comment"></span>  #define _I2C_CCR3            ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Clock control register (Master mode) [3] (in _I2C_CCRH)</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment"></span>  // reserved [5:4]</div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac4d3b33a09349eb7c6749e84e36c684d"> 1309</a></span>&#160;<span class="preprocessor">  #define _I2C_DUTY            ((uint8_t) (0x01 &lt;&lt; 6))           </span><span class="comment">///&lt; I2C Fast mode duty cycle [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga90726473129b9bcc6b1f2f48dee0aa94"> 1310</a></span>&#160;<span class="comment"></span>  #define _I2C_FS              ((uint8_t) (0x01 &lt;&lt; 7))           <span class="comment">///&lt; I2C Master mode selection [0] (in _I2C_CCRH)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;  <span class="comment">/* I2C rise time register (I2C_TRISER) */</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3b1445c3e4baf23dfc61b272a2941d0a"> 1313</a></span>&#160;<span class="preprocessor">  #define _I2C_TRISE           ((uint8_t) (0x3F &lt;&lt; 0))           </span><span class="comment">///&lt; I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6c212b53720d8222ef3f7a86c1770aeb"> 1314</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE0          ((uint8_t) (0x01 &lt;&lt; 0))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaafbfa1873f8bc86f4cfffc59da359a44"> 1315</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE1          ((uint8_t) (0x01 &lt;&lt; 1))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac1fd56182768a892581622a1815532c2"> 1316</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE2          ((uint8_t) (0x01 &lt;&lt; 2))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacead072c459febecb1e58c9c2b7cc89c"> 1317</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE3          ((uint8_t) (0x01 &lt;&lt; 3))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER)</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga04a0b430f2e98bb38aebcf3a65d8a98a"> 1318</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE4          ((uint8_t) (0x01 &lt;&lt; 4))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER)</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab9b75503d00953908984970f06476131"> 1319</a></span>&#160;<span class="comment"></span>  #define _I2C_TRISE5          ((uint8_t) (0x01 &lt;&lt; 5))           <span class="comment">///&lt; I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#endif // I2C_AddressBase</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">// Universal Asynchronous Receiver Transmitter (USART)</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#if defined(USART_AddressBase)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">  /** @brief struct for controlling Universal Asynchronous Receiver Transmitter (USART) */</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html"> 1332</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">    /** @brief USART Status register (USART_SR) */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a737ef23f7b37424196b71e4beebec1c0"> 1336</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a737ef23f7b37424196b71e4beebec1c0">PE</a>      : 1;    <span class="comment">///&lt; Parity error</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a975ff11d0232c6819236029ecf81363d"> 1337</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a975ff11d0232c6819236029ecf81363d">FE</a>      : 1;    <span class="comment">///&lt; Framing error</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a2c695a0d2603d9e9d0a21b6cf36653c8"> 1338</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a2c695a0d2603d9e9d0a21b6cf36653c8">NF</a>      : 1;    <span class="comment">///&lt; Noise flag</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#abe250398538fb21e67e9957c59b152b2"> 1339</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#abe250398538fb21e67e9957c59b152b2">OR</a>      : 1;    <span class="comment">///&lt; LIN Header Error (LIN Slave mode) / Overrun error</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a36bb6af05084e3c87b219a00fc5985d0"> 1340</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a36bb6af05084e3c87b219a00fc5985d0">IDLE</a>    : 1;    <span class="comment">///&lt; IDLE line detected</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf"> 1341</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">RXNE</a>    : 1;    <span class="comment">///&lt; Read data register not empty</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a67eafd05e26b5b9d0f0845559cfc10dc"> 1342</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a67eafd05e26b5b9d0f0845559cfc10dc">TC</a>      : 1;    <span class="comment">///&lt; Transmission complete</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a99f0d9baea4a2a10febd38458a812707"> 1343</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a99f0d9baea4a2a10febd38458a812707">TXE</a>     : 1;    <span class="comment">///&lt; Transmit data register empty</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment"></span>    } SR;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">    /** @brief USART data register (USART_DR) */</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#aa1540778747ca502b4a8381f9db2bb9e"> 1349</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#aa1540778747ca502b4a8381f9db2bb9e">DATA</a>    : 8;    <span class="comment">///&lt; USART data</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"></span>    } DR;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">    /** @brief USART Baud rate register 1 (USART_BRR1) */</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a8d2bf6c6a518b4b35e367cda7cb3ef49"> 1355</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a8d2bf6c6a518b4b35e367cda7cb3ef49">DIV_4_11</a> : 8;    <span class="comment">///&lt; UART_DIV bits [11:4]</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment"></span>    } BRR1;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">    /** @brief USART Baud rate register 2 (USART_BRR2) */</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a89c87bf70ec3ea4eb5391c851c9e917f"> 1361</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a89c87bf70ec3ea4eb5391c851c9e917f">DIV_0_3</a>   : 4;    <span class="comment">///&lt; UART_DIV bits [3:0]</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#ab373ab2ff95c6d8c303db418a2af9a29"> 1362</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#ab373ab2ff95c6d8c303db418a2af9a29">DIV_12_15</a> : 4;    <span class="comment">///&lt; UART_DIV bits [15:12]</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"></span>    } BRR2;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">    /** @brief USART Control register 1 (USART_CR1) */</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a13e6a840c9634cb3de18f88072714f3f"> 1368</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a13e6a840c9634cb3de18f88072714f3f">PIEN</a>    : 1;    <span class="comment">///&lt; Parity interrupt enable</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a61be40cb57e76f25548d1e1ad0a93157"> 1369</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a61be40cb57e76f25548d1e1ad0a93157">PS</a>      : 1;    <span class="comment">///&lt; Parity selection</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#adb8338591dd30ed0cfe9d3b0f9d3d036"> 1370</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#adb8338591dd30ed0cfe9d3b0f9d3d036">PCEN</a>    : 1;    <span class="comment">///&lt; Parity control enable</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a81239f230b14d539e5e0ee7f923cd5ab"> 1371</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a81239f230b14d539e5e0ee7f923cd5ab">WAKE</a>    : 1;    <span class="comment">///&lt; Wakeup method</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a0eb0dfd4f9ca15bb4ff2c12586279b9d"> 1372</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a0eb0dfd4f9ca15bb4ff2c12586279b9d">M</a>       : 1;    <span class="comment">///&lt; word length</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#aa7dde7f2fb6d12a6d53395ebd53a758b"> 1373</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#aa7dde7f2fb6d12a6d53395ebd53a758b">UARTD</a>   : 1;    <span class="comment">///&lt; UART Disable (for low power consumption)</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#af77fc538a45ca0228ea430bdd700bca8"> 1374</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#af77fc538a45ca0228ea430bdd700bca8">T8</a>      : 1;    <span class="comment">///&lt; Transmit Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a5807e7eb8f472b4f26f5f082e1be7ba1"> 1375</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a5807e7eb8f472b4f26f5f082e1be7ba1">R8</a>      : 1;    <span class="comment">///&lt; Receive Data bit 8 (in 9-bit mode)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">    /** @brief USART Control register 2 (USART_CR2) */</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#af0ff19dfbe73662afba6d352b977aef1"> 1381</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#af0ff19dfbe73662afba6d352b977aef1">SBK</a>     : 1;    <span class="comment">///&lt; Send break</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a711a763e6dc042b9f0126d27b62d1e42"> 1382</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a711a763e6dc042b9f0126d27b62d1e42">RWU</a>     : 1;    <span class="comment">///&lt; Receiver wakeup</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#aa3111c91fb5c9dc4877da4b89b6fbfc6"> 1383</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#aa3111c91fb5c9dc4877da4b89b6fbfc6">REN</a>     : 1;    <span class="comment">///&lt; Receiver enable</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a68e22bbff24b969aa003e5efddfdfff7"> 1384</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a68e22bbff24b969aa003e5efddfdfff7">TEN</a>     : 1;    <span class="comment">///&lt; Transmitter enable</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a4466dcb872bfd344655ff97cbd7d2122"> 1385</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a4466dcb872bfd344655ff97cbd7d2122">ILIEN</a>   : 1;    <span class="comment">///&lt; IDLE Line interrupt enable</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a14ac5d1b2793c9c88b3d60d2625328c8"> 1386</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a14ac5d1b2793c9c88b3d60d2625328c8">RIEN</a>    : 1;    <span class="comment">///&lt; Receiver interrupt enable</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#ac6130f130db0831b80c6e73aceb715ee"> 1387</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#ac6130f130db0831b80c6e73aceb715ee">TCIEN</a>   : 1;    <span class="comment">///&lt; Transmission complete interrupt enable</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a480c9bce4e1e57351dfd1d8edb72fe17"> 1388</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a480c9bce4e1e57351dfd1d8edb72fe17">TIEN</a>    : 1;    <span class="comment">///&lt; Transmitter interrupt enable</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"></span>    } CR2;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">    /** @brief USART Control register 3 (USART_CR3) */</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a80f45967930bdc8b322cb16e92089041"> 1394</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a80f45967930bdc8b322cb16e92089041">LBCL</a>    : 1;    <span class="comment">///&lt; Last bit clock pulse</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a993503b5fee92e4cf71e697eda78c210"> 1395</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a993503b5fee92e4cf71e697eda78c210">CPHA</a>    : 1;    <span class="comment">///&lt; Clock phase</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a168ebdb6fa8e1948c2230984da07e9ef"> 1396</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a168ebdb6fa8e1948c2230984da07e9ef">CPOL</a>    : 1;    <span class="comment">///&lt; Clock polarity</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a9a482380bb41564785294332520bc6fb"> 1397</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a9a482380bb41564785294332520bc6fb">CKEN</a>    : 1;    <span class="comment">///&lt; Clock enable</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"> 1398</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">STOP</a>    : 2;    <span class="comment">///&lt; STOP bits</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a6eee014176c0152c7a8c6bfd4920c77b"> 1399</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    } CR3;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">    /** @brief USART Control register 4 (USART_CR4) */</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t__t.html#a69e80cc35a904ec9a5be048bdb3cd414"> 1405</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_u_s_a_r_t__t.html#a69e80cc35a904ec9a5be048bdb3cd414">ADD</a>     : 4;    <span class="comment">///&lt; Address of the UART node</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    } CR4;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  } <a class="code" href="struct_u_s_a_r_t__t.html">USART_t</a>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="comment">/* Pointer to USART registers */</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga721f8180518da65e41da9183b51e3e8f"> 1412</a></span>&#160;<span class="preprocessor">  #define _USART      _SFR(USART_t,    USART_AddressBase)        </span><span class="comment">///&lt; USART struct/bit access</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad878b2edc99ef758f3852cc055bd5da1"> 1413</a></span>&#160;<span class="comment"></span>  #define _USART_SR   _SFR(uint8_t,    USART_AddressBase+0x00)   <span class="comment">///&lt; USART Status register</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4aed88d7d255006f2295f74b572615d7"> 1414</a></span>&#160;<span class="comment"></span>  #define _USART_DR   _SFR(uint8_t,    USART_AddressBase+0x01)   <span class="comment">///&lt; USART data register</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5b6622905a98b61a1f366cdfd335097b"> 1415</a></span>&#160;<span class="comment"></span>  #define _USART_BRR1 _SFR(uint8_t,    USART_AddressBase+0x02)   <span class="comment">///&lt; USART Baud rate register 1</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41"> 1416</a></span>&#160;<span class="comment"></span>  #define _USART_BRR2 _SFR(uint8_t,    USART_AddressBase+0x03)   <span class="comment">///&lt; USART Baud rate register 2</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeab345d7bb557c418fb0754f8d79742b"> 1417</a></span>&#160;<span class="comment"></span>  #define _USART_CR1  _SFR(uint8_t,    USART_AddressBase+0x04)   <span class="comment">///&lt; USART Control register 1</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80"> 1418</a></span>&#160;<span class="comment"></span>  #define _USART_CR2  _SFR(uint8_t,    USART_AddressBase+0x05)   <span class="comment">///&lt; USART Control register 2</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga76f42c7a552816b8ad44fb9192462739"> 1419</a></span>&#160;<span class="comment"></span>  #define _USART_CR3  _SFR(uint8_t,    USART_AddressBase+0x06)   <span class="comment">///&lt; USART Control register 3</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga020c82378abaef6ef16b0acbf72ce519"> 1420</a></span>&#160;<span class="comment"></span>  #define _USART_CR4  _SFR(uint8_t,    USART_AddressBase+0x07)   <span class="comment">///&lt; USART Control register 4</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">/* USART Module Reset Values */</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2999a5c4c5271977acf3513051e226e0"> 1423</a></span>&#160;<span class="preprocessor">  #define _USART_SR_RESET_VALUE        ((uint8_t) 0xC0)          </span><span class="comment">///&lt; USART Status register reset value</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec"> 1424</a></span>&#160;<span class="comment"></span>  #define _USART_BRR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; USART Baud rate register 1 reset value</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3364b75a2048aa7df77610cb2341fab0"> 1425</a></span>&#160;<span class="comment"></span>  #define _USART_BRR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; USART Baud rate register 2 reset value</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga37375101a852a352f643218d34c7f6c9"> 1426</a></span>&#160;<span class="comment"></span>  #define _USART_CR1_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 1 reset value</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7c55306ea816a5dcb44b50adea6a5652"> 1427</a></span>&#160;<span class="comment"></span>  #define _USART_CR2_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 2 reset value</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga89294a1f60a490c66c7744f21065d602"> 1428</a></span>&#160;<span class="comment"></span>  #define _USART_CR3_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 3 reset value</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacbd0b3437334818d6ec76335bac8c790"> 1429</a></span>&#160;<span class="comment"></span>  #define _USART_CR4_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; USART Control register 4 reset value</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="comment">/* USART Status register (USART_SR) bits */</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaff0ae6fd6a65072f3506682eb7f0aba4"> 1432</a></span>&#160;<span class="preprocessor">  #define _USART_PE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Parity error [0] (in _USART_SR)</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad012ff2329ef944546ddffd194e186c5"> 1433</a></span>&#160;<span class="comment"></span>  #define _USART_FE               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Framing error [0] (in _USART_SR)</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga754b0729f44d6e9b68b6d81de47ba7e1"> 1434</a></span>&#160;<span class="comment"></span>  #define _USART_NF               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Noise flag [0] (in _USART_SR)</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad14223b07b31b2c2cc46bb54a19d5445"> 1435</a></span>&#160;<span class="comment"></span>  #define _USART_OR_LHE           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART LIN Header Error (LIN Slave mode) / Overrun error [0] (in _USART_SR)</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafabec4bff2fe644415c02e14af0e0cc9"> 1436</a></span>&#160;<span class="comment"></span>  #define _USART_IDLE             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART IDLE line detected [0] (in _USART_SR)</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa21178399854408c020874f91e8ce31c"> 1437</a></span>&#160;<span class="comment"></span>  #define _USART_RXNE             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART Read data register not empty [0] (in _USART_SR)</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d45a0efd9877be2db4e2f7f581c9c50"> 1438</a></span>&#160;<span class="comment"></span>  #define _USART_TC               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; USART Transmission complete [0] (in _USART_SR)</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6bc4716628b1a17852ecfdd2d9f296aa"> 1439</a></span>&#160;<span class="comment"></span>  #define _USART_TXE              ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; USART Transmit data register empty [0] (in _USART_SR)</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="comment">/* USART Control register 1 (USART_CR1) bits */</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadfe2ba19df782d2f5949ff6a9c42f63b"> 1442</a></span>&#160;<span class="preprocessor">  #define _USART_PIEN             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Parity interrupt enable [0] (in _USART_CR1)</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3c0cc91f75bf38c6ba637354005cf2a6"> 1443</a></span>&#160;<span class="comment"></span>  #define _USART_PS               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Parity selection [0] (in _USART_CR1)</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga736bd8a5fba39d0f656a0e0fc77ab54e"> 1444</a></span>&#160;<span class="comment"></span>  #define _USART_PCEN             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Parity control enable [0] (in _USART_CR1)</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacd1d5e78d0a1c47cc70fd154e6375d0a"> 1445</a></span>&#160;<span class="comment"></span>  #define _USART_WAKE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Wakeup method [0] (in _USART_CR1)</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0cfc43ba32e3316f616f368060dcd2d3"> 1446</a></span>&#160;<span class="comment"></span>  #define _USART_M                ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART word length [0] (in _USART_CR1)</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9f3a2e717d6cf6b5b3f2f09e718ce9be"> 1447</a></span>&#160;<span class="comment"></span>  #define _USART_UARTD            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART Disable (for low power consumption) [0] (in _USART_CR1)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga12400b9302870d3a8adfa2ba5395a124"> 1448</a></span>&#160;<span class="comment"></span>  #define _USART_T8               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; USART Transmit Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4dc302409d1618f73ddf568346a31dd6"> 1449</a></span>&#160;<span class="comment"></span>  #define _USART_R8               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; USART Receive Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="comment">/* USART Control register 2 (USART_CR2) bits */</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacef3d05bc520d3c2107395c73eb1256f"> 1452</a></span>&#160;<span class="preprocessor">  #define _USART_SBK              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Send break [0] (in _USART_CR2)</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad318abf8cd5fca5dc72a9fb993646ccc"> 1453</a></span>&#160;<span class="comment"></span>  #define _USART_RWU              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Receiver wakeup [0] (in _USART_CR2)</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7111108dfd5269bbb990c32a6080fc2d"> 1454</a></span>&#160;<span class="comment"></span>  #define _USART_REN              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Receiver enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa79933d53cc94335c688e49e0bc03c65"> 1455</a></span>&#160;<span class="comment"></span>  #define _USART_TEN              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Transmitter enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f6c18b18fff948910d19d3d391b79c3"> 1456</a></span>&#160;<span class="comment"></span>  #define _USART_ILIEN            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART IDLE Line interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacff0318379ad17338f61947e3f7689b9"> 1457</a></span>&#160;<span class="comment"></span>  #define _USART_RIEN             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART Receiver interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed2c814143d42c18b626a3fc7b162956"> 1458</a></span>&#160;<span class="comment"></span>  #define _USART_TCIEN            ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; USART Transmission complete interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga035f01a9e0e63458b61fe89f4c6bc683"> 1459</a></span>&#160;<span class="comment"></span>  #define _USART_TIEN             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; USART Transmitter interrupt enable [0] (in _USART_CR2)</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="comment">/* USART Control register 3 (USART_CR3) bits */</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafea061ba7011c55fba9e5093fd22429b"> 1462</a></span>&#160;<span class="preprocessor">  #define _USART_LBCL             ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; USART Last bit clock pulse [0] (in _USART_CR3)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae4334bbf5d58f6fe5adaee70101793b3"> 1463</a></span>&#160;<span class="comment"></span>  #define _USART_CPHA             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Clock phase [0] (in _USART_CR3)</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4d4aa33c78c02c60f9dbe7cfbde21292"> 1464</a></span>&#160;<span class="comment"></span>  #define _USART_CPOL             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Clock polarity [0] (in _USART_CR3)</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga51d4a6ca92e12e035f98e9979024745b"> 1465</a></span>&#160;<span class="comment"></span>  #define _USART_CKEN             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Clock enable [0] (in _USART_CR3)</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga08e06a86b60c1c51cea9ed806eb947e2"> 1466</a></span>&#160;<span class="comment"></span>  #define _USART_STOP             ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; USART STOP bits [1:0] (in _USART_CR3)</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4ab9bffb692a40d648baa6a8cf133016"> 1467</a></span>&#160;<span class="comment"></span>  #define _USART_STOP0            ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; USART STOP bits [0] (in _USART_CR3)</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga89961e44beacc500d789157792f98bb9"> 1468</a></span>&#160;<span class="comment"></span>  #define _USART_STOP1            ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; USART STOP bits [1] (in _USART_CR3)</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="comment">/* USART Control register 4 (USART_CR4) bits */</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5bdd28118c47424574a3e22650f5519c"> 1472</a></span>&#160;<span class="preprocessor">  #define _USART_ADD              ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; USART Address of the UART node [3:0] (in _USART_CR4)</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad2fd3fc1e49d1c1e7c15a78bb6b9415c"> 1473</a></span>&#160;<span class="comment"></span>  #define _USART_ADD0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; USART Address of the UART node [0] (in _USART_CR4)</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3bc7a30ead748ce3f37d75f8edf903b3"> 1474</a></span>&#160;<span class="comment"></span>  #define _USART_ADD1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; USART Address of the UART node [1] (in _USART_CR4)</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga45ed9aad2e463b6c0993b9300495d0c8"> 1475</a></span>&#160;<span class="comment"></span>  #define _USART_ADD2             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; USART Address of the UART node [2] (in _USART_CR4)</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaffa21773bf6f02bb9e2695ba3e80bc6a"> 1476</a></span>&#160;<span class="comment"></span>  #define _USART_ADD3             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; USART Address of the UART node [3] (in _USART_CR4)</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#endif // USART_AddressBase</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">// Wait for Event Configuration (WFE)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#if defined(WFE_AddressBase)</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">  /** @brief struct to configure interrupt sources as external interrupts or wake events (WFE) */</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html"> 1489</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">    /** @brief WFE control register 1 (WFE_CR1) */</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a81ccacd17fd554b824454fe3ae3b1967"> 1493</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a81ccacd17fd554b824454fe3ae3b1967">TIM2_EV0</a> : 1;    <span class="comment">///&lt; TIM2 update, trigger or break event</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a3707759fae1d9ed82fb601637c71dfaf"> 1494</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a3707759fae1d9ed82fb601637c71dfaf">TIM2_EV1</a> : 1;    <span class="comment">///&lt; TIM2 capture or compare event</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a6eee014176c0152c7a8c6bfd4920c77b"> 1495</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#aed4247a1fd2710ea03c990fc1b8f88ae"> 1496</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#aed4247a1fd2710ea03c990fc1b8f88ae">EXTI_EV0</a> : 1;    <span class="comment">///&lt; Interrupt on pin 0 of all ports event</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a63f9abe13e23dbf5f690c0b1ab848f8d"> 1497</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a63f9abe13e23dbf5f690c0b1ab848f8d">EXTI_EV1</a> : 1;    <span class="comment">///&lt; Interrupt on pin 1 of all ports event</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a2ba66fb8fd13a3cd0a2da1693fe91e4c"> 1498</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a2ba66fb8fd13a3cd0a2da1693fe91e4c">EXTI_EV2</a> : 1;    <span class="comment">///&lt; Interrupt on pin 2 of all ports event</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#ae394ad2fa1cd37c5b959bd3438d12ccc"> 1499</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#ae394ad2fa1cd37c5b959bd3438d12ccc">EXTI_EV3</a> : 1;    <span class="comment">///&lt; Interrupt on pin 3 of all ports event</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment">    /** @brief WFE control register 2 (WFE_CR2) */</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a14eed59b285db2cb98d5a53e56a35b20"> 1505</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a14eed59b285db2cb98d5a53e56a35b20">EXTI_EV4</a> : 1;    <span class="comment">///&lt; Interrupt on pin 4 of all ports event</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a40a67fb1fb5ae4b770694da869a39bf9"> 1506</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a40a67fb1fb5ae4b770694da869a39bf9">EXTI_EV5</a> : 1;    <span class="comment">///&lt; Interrupt on pin 5 of all ports event</span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#ab698cc59ab87584eebd65a520911d204"> 1507</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#ab698cc59ab87584eebd65a520911d204">EXTI_EV6</a> : 1;    <span class="comment">///&lt; Interrupt on pin 6 of all ports event</span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a090dee49891cfdd870dd797d6278013d"> 1508</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a090dee49891cfdd870dd797d6278013d">EXTI_EV7</a> : 1;    <span class="comment">///&lt; Interrupt on pin 7 of all ports event</span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#a5c4ba15560194081f4a709f1e180a224"> 1509</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#a5c4ba15560194081f4a709f1e180a224">EXTI_EVB</a> : 1;    <span class="comment">///&lt; Interrupt on port B event</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="struct_w_f_e__t.html#afa59c31469778d525267196e56e302f9"> 1510</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_w_f_e__t.html#afa59c31469778d525267196e56e302f9">EXTI_EVD</a> : 1;    <span class="comment">///&lt; Interrupt on port D event</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>            : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    } CR2;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  } <a class="code" href="struct_w_f_e__t.html">WFE_t</a>;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">/* Pointer to WFE registers */</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacc029d96eb787df8749eeadd0736e093"> 1517</a></span>&#160;<span class="preprocessor">  #define _WFE        _SFR(WFE_t,      WFE_AddressBase)          </span><span class="comment">///&lt; WFE struct/bit access</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8529494e7a96b32d511b5211f7116ef2"> 1518</a></span>&#160;<span class="comment"></span>  #define _WFE_CR1    _SFR(uint8_t,    WFE_AddressBase+0x00)     <span class="comment">///&lt; WFE Control register 1</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa362445098419126f12b0c3b3007b04e"> 1519</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2    _SFR(uint8_t,    WFE_AddressBase+0x01)     <span class="comment">///&lt; WFE Control register 2</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="comment">/* WFE Module Reset Values */</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab44f0afab633ebf65ca2ac9360c61d93"> 1522</a></span>&#160;<span class="preprocessor">  #define _WFE_CR1_RESET_VALUE         ((uint8_t) 0x03)          </span><span class="comment">///&lt; WFE Control register 1 reset value</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac600d5c3e7d52711a185e9b7ea36a94e"> 1523</a></span>&#160;<span class="comment"></span>  #define _WFE_CR2_RESET_VALUE         ((uint8_t) 0x00)          <span class="comment">///&lt; WFE Control register 2 reset value</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="comment">/* WFE Control register 1 (WFE_CR1) bits */</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga325760643ac2ed582f77e3295681570c"> 1526</a></span>&#160;<span class="preprocessor">  #define _WFE_TIM2_EV0           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 update, trigger or break event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga336f5e6196f2342f8d83435a0533361f"> 1527</a></span>&#160;<span class="comment"></span>  #define _WFE_TIM2_EV1           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 capture or compare event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaab40d3e975f136c822af97fba0e17383"> 1529</a></span>&#160;<span class="preprocessor">  #define _WFE_EXTI_EV0           ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; Interrupt on pin 0 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga68292b99688b092221770af19e70e0d7"> 1530</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV1           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Interrupt on pin 1 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad64a04320ac7e46fa1aa37b4e7fbd985"> 1531</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV2           ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; Interrupt on pin 2 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaff6e4073a4a3a48a3b32865bf155b8e0"> 1532</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV3           ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; Interrupt on pin 3 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="comment">/* WFE Control register 2 (WFE_CR2) bits */</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"> 1535</a></span>&#160;<span class="preprocessor">  #define _WFE_EXTI_EV4           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; Interrupt on pin 4 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab0aeee55e4ae607319a903476ebeb2c8"> 1536</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV5           ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Interrupt on pin 5 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga17cbd6f4ef2086a9a5593382f86ea3e5"> 1537</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV6           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; Interrupt on pin 6 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae0bcd704acdb827aae365ec27a582c22"> 1538</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EV7           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; Interrupt on pin 7 of all ports event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae8c5e42802c4d39c722d27f7eb03c0fd"> 1539</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EVB           ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; Interrupt on port B event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga330c2647fda1281d65ccd295a4730590"> 1540</a></span>&#160;<span class="comment"></span>  #define _WFE_EXTI_EVD           ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; Interrupt on port D event [0] (in _WFE_CR1)</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#endif // WFE_AddressBase</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">// 16-Bit Timer 2+3 (TIM2, TIM3)</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#if defined(TIM2_AddressBase) || defined(TIM3_AddressBase)</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">  /** @brief struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3) */</span></div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html"> 1553</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">    /** @brief TIM2/3 Control register 1 (TIM2/3_CR1) */</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aa135eabba2d2ab06a3dfcd20e204582f"> 1557</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a1f9173caa18e2a594401adb0492d6bc5"> 1558</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aa928c16362c796aad8b3c4de6a0c3601"> 1559</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#acf3d1e5d51741ac35dd05159e43d53f4"> 1560</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a4203830019d61b5ea2fc142113251120"> 1561</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a4203830019d61b5ea2fc142113251120">DIR</a>     : 1;    <span class="comment">///&lt; Direction</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a6eee014176c0152c7a8c6bfd4920c77b"> 1562</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a"> 1563</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">    /** @brief TIM2/3 Control register 2 (TIM2/3_CR2) */</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a2e6f44e90aa84f0854fc74932ce16a95"> 1570</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aadd889df1eefe254a8a6288898cf36c5"> 1571</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    } CR2;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">    /** @brief TIM2/3 Slave mode control register (TIM2/3_SMCR) */</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a8aee8772fcc50120138ec95c28cbabc9"> 1577</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4"> 1579</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a1953b84f6a61619f4250b3fa829bbbe0"> 1580</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">    /** @brief TIM2/3 External trigger register (TIM2/3_ETR) */</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a497b5006ea3c22be50d783e42674614f"> 1586</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a497b5006ea3c22be50d783e42674614f">ETF</a>     : 4;    <span class="comment">///&lt; External trigger filter</span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a5c5f113e7f9654de7d5eb889970ede41"> 1587</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a5c5f113e7f9654de7d5eb889970ede41">ETPS</a>    : 2;    <span class="comment">///&lt; External trigger prescaler</span></div><div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aca58a09b2286e2352a6dc69a144f4fd2"> 1588</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aca58a09b2286e2352a6dc69a144f4fd2">ECE</a>     : 1;    <span class="comment">///&lt; External clock enable</span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a30ce6bdbe15a16e21c26b7dab053f30a"> 1589</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a30ce6bdbe15a16e21c26b7dab053f30a">ETP</a>     : 1;    <span class="comment">///&lt; External trigger polarity</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment"></span>    } ETR;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">    /** @brief TIM2/3 Interrupt enable register (TIM2/3_IER) */</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a8dfc88e5d4e806c2f0d5252efab3b772"> 1595</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a786f82f4352d8d6cd17020c14a6ee0f5"> 1596</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a786f82f4352d8d6cd17020c14a6ee0f5">CC1IE</a>   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt enable</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a4f393cf61f6e08b243f8b0c23e2e3d47"> 1597</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a4f393cf61f6e08b243f8b0c23e2e3d47">CC2IE</a>   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt enable</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ac726fa713c51789cda4bb6921135fb62"> 1599</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ac726fa713c51789cda4bb6921135fb62">TIE</a>     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ab4dcdbaee0d27b7690b9b6dfbb33c85c"> 1600</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ab4dcdbaee0d27b7690b9b6dfbb33c85c">BIE</a>     : 1;    <span class="comment">///&lt; Break interrupt enable</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment"></span>    } IER;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">    /** @brief TIM2/3 Status register 1 (TIM2/3_SR1) */</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a85578cbe14a06c87e9f99ac131850646"> 1606</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#af991572dee03433db23951072e32ce3e"> 1607</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#af991572dee03433db23951072e32ce3e">CC1IF</a>   : 1;    <span class="comment">///&lt; Capture/compare 1 interrupt flag</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#acef0d6244965d131d1d1d491392092eb"> 1608</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#acef0d6244965d131d1d1d491392092eb">CC2IF</a>   : 1;    <span class="comment">///&lt; Capture/compare 2 interrupt flag</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a9e1a257dde7650e00f3ab13c0fc30968"> 1610</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIF</a>     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#af6952584e960681948826fb66e4ef9f7"> 1611</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#af6952584e960681948826fb66e4ef9f7">BIF</a>     : 1;    <span class="comment">///&lt; Break interrupt flag</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment"></span>    } SR1;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">    /** @brief TIM2/3 Status register 2 (TIM2/3_SR2) */</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved, must be kept cleared</span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a1d21e1619a56d503d10a8f66e2fe29f2"> 1618</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a1d21e1619a56d503d10a8f66e2fe29f2">CC1OF</a>   : 1;    <span class="comment">///&lt; Capture/compare 1 overcapture flag</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aeb1e0cedd6607094bc43202ea0da9fd2"> 1619</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aeb1e0cedd6607094bc43202ea0da9fd2">CC2OF</a>   : 1;    <span class="comment">///&lt; Capture/compare 2 overcapture flag</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    } SR2;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">    /** @brief TIM2/3 Event generation register (TIM2/3_EGR) */</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ae8af8e3293040dc287ebb6b2d747a856"> 1626</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a47af85b92b7c6dfebfb31e509e5914a7"> 1627</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a47af85b92b7c6dfebfb31e509e5914a7">CC1G</a>    : 1;    <span class="comment">///&lt; Capture/compare 1 generation</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a730b44d8805d024c7ad59842347d9799"> 1628</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a730b44d8805d024c7ad59842347d9799">CC2G</a>    : 1;    <span class="comment">///&lt; Capture/compare 2 generation</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f"> 1630</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TG</a>      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#adabe199420cf874f7fbeaa97d5f311b0"> 1631</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#adabe199420cf874f7fbeaa97d5f311b0">BG</a>      : 1;    <span class="comment">///&lt; Break generation</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment"></span>    } EGR;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare mode register 1 (TIM2/3_CCMR1) */</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a04661b216d1e723db7c426269d51e8f3"> 1640</a></span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>    : 2;    <span class="comment">///&lt; Compare 1 selection</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a23b29dc236e2ead96ca7194fdc4c88ec"> 1641</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a23b29dc236e2ead96ca7194fdc4c88ec">OC1FE</a>   : 1;    <span class="comment">///&lt; Output compare 1 fast enable</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aee0dbe5e3e005a7270c60577b75b9b82"> 1642</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aee0dbe5e3e005a7270c60577b75b9b82">OC1PE</a>   : 1;    <span class="comment">///&lt; Output compare 1 preload enable</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a090729f68e2b9ef131375f2d72015984"> 1643</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a090729f68e2b9ef131375f2d72015984">OC1M</a>    : 3;    <span class="comment">///&lt; Output compare 1 mode</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;      } OUT;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC1S    : 2;    <span class="comment">///&lt; Capture 1 selection</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ada38c245d766cef8dcb61d94bb8161d6"> 1650</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ada38c245d766cef8dcb61d94bb8161d6">IC1PSC</a>  : 2;    <span class="comment">///&lt; Input capture 1 prescaler</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aedacb49f1f3f651258e0194f6fc76d3a"> 1651</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aedacb49f1f3f651258e0194f6fc76d3a">IC1F</a>    : 4;    <span class="comment">///&lt; Input capture 1 filter</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    } CCMR1;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare mode register 2 (TIM2/3_CCMR2) */</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">      /** @brief bitwise access to register (output mode) */</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a7de79d1dac80e8b8ffafa028fe020ac0"> 1662</a></span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>    : 2;    <span class="comment">///&lt; Compare 2 selection</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ad56665fa9b7b5f347fdef9f5c7d73311"> 1663</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ad56665fa9b7b5f347fdef9f5c7d73311">OC2FE</a>   : 1;    <span class="comment">///&lt; Output compare 2 fast enable</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a282a4700eaa8aca44472de464d9eb3e7"> 1664</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a282a4700eaa8aca44472de464d9eb3e7">OC2PE</a>   : 1;    <span class="comment">///&lt; Output compare 2 preload enable</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ae04507194748a39088df02964361587d"> 1665</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ae04507194748a39088df02964361587d">OC2M</a>    : 3;    <span class="comment">///&lt; Output compare 2 mode</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;      } OUT;</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">      /** @brief bitwise access to register (input mode) */</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;      <span class="keyword">struct </span>{</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CC2S    : 2;    <span class="comment">///&lt; Capture/compare 2 selection</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a2ea9aa7b0d42c9c5516059de5e39d2c7"> 1672</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a2ea9aa7b0d42c9c5516059de5e39d2c7">IC2PSC</a>  : 2;    <span class="comment">///&lt; Input capture 2 prescaler</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a7e17a285899e142fce3d91a93768ede1"> 1673</a></span>&#160;<span class="comment"></span>        <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a7e17a285899e142fce3d91a93768ede1">IC2F</a>    : 4;    <span class="comment">///&lt; Input capture 2 filter</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment"></span>      } IN;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    } CCMR2;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">    /** @brief TIM2/3 Capture/compare enable register 1 (TIM2/3_CCER1) */</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#ad85d687178cd0defcca4901c8c10cbcc"> 1681</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#ad85d687178cd0defcca4901c8c10cbcc">CC1E</a>    : 1;    <span class="comment">///&lt; Capture/compare 1 output enable</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a4c47cd05a0f3e8c46f9dc73aba500059"> 1682</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a4c47cd05a0f3e8c46f9dc73aba500059">CC1P</a>    : 1;    <span class="comment">///&lt; Capture/compare 1 output polarity</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aeafe470ccca1ea4c34545e39bae84128"> 1684</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aeafe470ccca1ea4c34545e39bae84128">CC2E</a>    : 1;    <span class="comment">///&lt; Capture/compare 2 output enable</span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#abb9e7029fce1cd69e7e10ebec8940994"> 1685</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#abb9e7029fce1cd69e7e10ebec8940994">CC2P</a>    : 1;    <span class="comment">///&lt; Capture/compare 2 output polarity</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    } CCER1;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit counter high byte (TIM2/3_CNTRH) */</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a6a7b8966748a63ca3b15dc1143f1694c"> 1692</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>     : 8;    <span class="comment">///&lt; 16-bit counter [15:8]</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"></span>    } CNTRH;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit counter low byte (TIM2/3_CNTRL) */</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 16-bit counter [7:0]</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment"></span>    } CNTRL;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit prescaler (TIM2/3_PSCR) */</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a44274c2a73e369853b32d7d10086fb8b"> 1704</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>     : 3;    <span class="comment">///&lt; prescaler [2:0]</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    } PSCR;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit auto-reload value high byte (TIM2/3_ARRH) */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a508baa83f767ffdb3b09a80870fc6b62"> 1711</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [15:8]</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="comment"></span>    } ARRH;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit auto-reload value low byte (TIM2/3_ARRL) */</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; 16-bit auto-reload value [7:0]</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="comment"></span>    } ARRL;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 1 high byte (TIM2/3_CCR1H) */</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#af5f3738385663b19875c6053a4aa1d80"> 1723</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [15:8]</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment"></span>    } CCR1H;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 1 low byte (TIM2/3_CCR1L) */</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR1    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 1 [7:0]</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment"></span>    } CCR1L;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 2 high byte (TIM2/3_CCR2H) */</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a6519708591488ea351447dc78942dc79"> 1735</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>    : 8;  <span class="comment">///&lt; 16-bit capture/compare value 2 [15:8]</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="comment"></span>    } CCR2H;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">    /** @brief TIM2/3 16-bit capture/compare value 2 low byte (TIM2/3_CCR2L) */</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CCR2    : 8;    <span class="comment">///&lt; 16-bit capture/compare value 2 [7:0]</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment"></span>    } CCR2L;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">    /** @brief TIM2/3 Break register (TIM2/3_BKR) */</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#afc268151ce237c25d291952499e88133"> 1747</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#afc268151ce237c25d291952499e88133">LOCK</a>    : 2;    <span class="comment">///&lt; Lock configuration</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#afa6406765fee95b4365d50c4512931d3"> 1748</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#afa6406765fee95b4365d50c4512931d3">OSSI</a>    : 1;    <span class="comment">///&lt; Off state selection for idle mode</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a07b8e0a2e38a34a09a5b71a6f82a76c7"> 1750</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a07b8e0a2e38a34a09a5b71a6f82a76c7">BKE</a>     : 1;    <span class="comment">///&lt; Break enable</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#af1c1f5f9b28fd98c04a5e6b082e953b7"> 1751</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#af1c1f5f9b28fd98c04a5e6b082e953b7">BKP</a>     : 1;    <span class="comment">///&lt; Break polarity</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a5d29ed6ad35f391bf74aeeec95d320d5"> 1752</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a5d29ed6ad35f391bf74aeeec95d320d5">AOE</a>     : 1;    <span class="comment">///&lt; Automatic output enable</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a9ec5f1f65072cb6b335d398f14de730d"> 1753</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a9ec5f1f65072cb6b335d398f14de730d">MOE</a>     : 1;    <span class="comment">///&lt; Main output enable</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="comment"></span>    } BKR;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment">    /** @brief TIM2/3 Output idle state register (TIM2/3_OISR) */</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#a2fa6439a19c5c96a8048efb4f1b64eac"> 1759</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#a2fa6439a19c5c96a8048efb4f1b64eac">OIS1</a>    : 1;    <span class="comment">///&lt; Output idle state 1 (OC1 output)</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">///&lt; Reserved</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="struct_t_i_m2__3__t.html#aa53666c7e984f1cfe2579f024ed264c5"> 1761</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m2__3__t.html#aa53666c7e984f1cfe2579f024ed264c5">OIS2</a>    : 1;    <span class="comment">///&lt; Output idle state 2 (OC2 output)</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    } OISR;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  } <a class="code" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;  <span class="comment">/* Pointer to TIM2 registers */</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">  #if defined(TIM2_AddressBase)</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6a0a6ebdd503a9d2a226b262ea8e063b"> 1769</a></span>&#160;<span class="preprocessor">    #define _TIM2        _SFR(TIM2_3_t,  TIM2_AddressBase)         </span><span class="comment">///&lt; TIM2 struct/bit access</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga259ff2028d576b62fb2f65de582dd10f"> 1770</a></span>&#160;<span class="comment"></span>    #define _TIM2_CR1    _SFR(uint8_t,   TIM2_AddressBase+0x00)    <span class="comment">///&lt; TIM2 control register 1</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92755f0f3aff3ddde2623d89f5565989"> 1771</a></span>&#160;<span class="comment"></span>    #define _TIM2_CR2    _SFR(uint8_t,   TIM2_AddressBase+0x01)    <span class="comment">///&lt; TIM2 control register 2</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5c702b8975dd4bb057218cb4e207ac48"> 1772</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMCR   _SFR(uint8_t,   TIM2_AddressBase+0x02)    <span class="comment">///&lt; TIM2 Slave mode control register</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga295aa37fcaf14be3b0bcbf86cef394ec"> 1773</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETR    _SFR(uint8_t,   TIM2_AddressBase+0x03)    <span class="comment">///&lt; TIM2 External trigger register</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5db0bff36d08f4d61ac8908896310fc2"> 1774</a></span>&#160;<span class="comment"></span>    #define _TIM2_IER    _SFR(uint8_t,   TIM2_AddressBase+0x04)    <span class="comment">///&lt; TIM2 interrupt enable register</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga086ab0027ced0aecf235f8b3ff687240"> 1775</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR1    _SFR(uint8_t,   TIM2_AddressBase+0x05)    <span class="comment">///&lt; TIM2 status register 1</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab98846caaf5051f3c41f004e3d3a2765"> 1776</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR2    _SFR(uint8_t,   TIM2_AddressBase+0x06)    <span class="comment">///&lt; TIM2 status register 2</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae84afe2e3ed990fbbd3e46aff3102085"> 1777</a></span>&#160;<span class="comment"></span>    #define _TIM2_EGR    _SFR(uint8_t,   TIM2_AddressBase+0x07)    <span class="comment">///&lt; TIM2 Event generation register</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga286474ac74d8c46a6a1e24f457e7ea69"> 1778</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1  _SFR(uint8_t,   TIM2_AddressBase+0x08)    <span class="comment">///&lt; TIM2 Capture/compare mode register 1</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga163e32eacbda611a1cd4bbd25d6b3ed4"> 1779</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2  _SFR(uint8_t,   TIM2_AddressBase+0x09)    <span class="comment">///&lt; TIM2 Capture/compare mode register 2</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf4f076ff80f1cefa4ebe006805475a1b"> 1780</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER1  _SFR(uint8_t,   TIM2_AddressBase+0x0A)    <span class="comment">///&lt; TIM2 Capture/compare enable register 1</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad088902b227c5e0ea66b534917900c58"> 1781</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH  _SFR(uint8_t,   TIM2_AddressBase+0x0B)    <span class="comment">///&lt; TIM2 counter register high byte</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8de76a27d9f851cdef1874e594dc0729"> 1782</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL  _SFR(uint8_t,   TIM2_AddressBase+0x0C)    <span class="comment">///&lt; TIM2 counter register low byte</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga43ac311914213e0346adb82d72e66cd9"> 1783</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSCR   _SFR(uint8_t,   TIM2_AddressBase+0x0D)    <span class="comment">///&lt; TIM2 clock prescaler register</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad6557578ddcf9a7d6b3336fd11ce68b7"> 1784</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRH   _SFR(uint8_t,   TIM2_AddressBase+0x0E)    <span class="comment">///&lt; TIM2 auto-reload register high byte</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6b366186cfa83bf1b39eecca607e1092"> 1785</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRL   _SFR(uint8_t,   TIM2_AddressBase+0x0F)    <span class="comment">///&lt; TIM2 auto-reload register low byte</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaca425c741ad29ec4228bc7f15fb203cc"> 1786</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H  _SFR(uint8_t,   TIM2_AddressBase+0x10)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad59c0e55382db47c8c958688036a50a7"> 1787</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L  _SFR(uint8_t,   TIM2_AddressBase+0x11)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2d67a0d3d61549e2bf55f6bff441eab5"> 1788</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H  _SFR(uint8_t,   TIM2_AddressBase+0x12)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac8fb42f2cc04ceb0e43c57a0eb678222"> 1789</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L  _SFR(uint8_t,   TIM2_AddressBase+0x13)    <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga119594770aaaeb938f2933edd26d1a2d"> 1790</a></span>&#160;<span class="comment"></span>    #define _TIM2_BKR    _SFR(uint8_t,   TIM2_AddressBase+0x14)    <span class="comment">///&lt; TIM2 Break register</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaea5b1f3bf2ed80fcb1699133d506a95e"> 1791</a></span>&#160;<span class="comment"></span>    #define _TIM2_OISR   _SFR(uint8_t,   TIM2_AddressBase+0x15)    <span class="comment">///&lt; TIM2 Output idle state register</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    <span class="comment">/* TIM2 Module Reset Values */</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3fd257efd4630bea294ceb69be8a9c95"> 1794</a></span>&#160;<span class="preprocessor">    #define _TIM2_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM2 control register 1 reset value</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2bdf4062e8e955c88b15773c48ff198b"> 1795</a></span>&#160;<span class="comment"></span>    #define _TIM2_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 control register 2 reset value</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad3dd020a9019cde352e01e16de2e5637"> 1796</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Slave mode control register reset value</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafe26749012691cc3333286acc420ae3d"> 1797</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 External trigger register reset value</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0a610d5292dd04abed7de2f6fc5c804a"> 1798</a></span>&#160;<span class="comment"></span>    #define _TIM2_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 interrupt enable register reset value</span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48d9a5ad8c582f401afd6712277714dd"> 1799</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 1 reset value</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacd56e7836e5986613b08c311209aa048"> 1800</a></span>&#160;<span class="comment"></span>    #define _TIM2_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 status register 2 reset value</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1f55252472e1149bc1556b879a530db0"> 1801</a></span>&#160;<span class="comment"></span>    #define _TIM2_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Event generation register reset value</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaae562fb9eb8d258557dbc398ac196728"> 1802</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga09798015a68ecbc5b5f057cfa9268d62"> 1803</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4da3ff9d87075fd1b11d4c43e182a110"> 1804</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf80aaf76548b5b529c76de7ce93b0a03"> 1805</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register high byte reset value</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1c2bfe06586787c41fe1596fbf4aeaf0"> 1806</a></span>&#160;<span class="comment"></span>    #define _TIM2_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 counter register low byte reset value</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac8d4fe296823929c8e0d8e42f79f8337"> 1807</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 clock prescaler register reset value</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga23a77d688b906af5fca8e2db58df5ea1"> 1808</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register high byte reset value</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48df2e2a993a1d74dfdbb302c4b816ee"> 1809</a></span>&#160;<span class="comment"></span>    #define _TIM2_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM2 auto-reload register low byte reset value</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf96818889d661a0a3df9359f3873f2e9"> 1810</a></span>&#160;<span class="comment"></span>    #define _TIM2_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Repetition counter reset value</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad3ee81caa1bf6619048160b0a72e9ab7"> 1811</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8d7d0ca72818b15dead92db1969b2338"> 1812</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa1d007d28375d64296ecd236e7eb429f"> 1813</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaad1b934ed7abb6ca2e71a409b6edb94d"> 1814</a></span>&#160;<span class="comment"></span>    #define _TIM2_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga96c9437ec23a4507d8f3605ddcadf4d6"> 1815</a></span>&#160;<span class="comment"></span>    #define _TIM2_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Break register reset value</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga59c54a2c75a4b05b0427e3b31e7e6cb3"> 1816</a></span>&#160;<span class="comment"></span>    #define _TIM2_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM2 Output idle state register reset value</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="comment">/* TIM2 Control register (TIM2_CR1) */</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4d0d54d3db419428ce9487555ec39a86"> 1819</a></span>&#160;<span class="preprocessor">    #define _TIM2_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Counter enable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga488ad93313916680e3367217c8a76146"> 1820</a></span>&#160;<span class="comment"></span>    #define _TIM2_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Update disable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2c6acc91ac1d081ce0729457f87c48ea"> 1821</a></span>&#160;<span class="comment"></span>    #define _TIM2_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Update request source [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabdb0fbb1fc52a314d983cf9f3ae2def9"> 1822</a></span>&#160;<span class="comment"></span>    #define _TIM2_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 One-pulse mode [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0fe35859bed4a0c883367628fdf61c9e"> 1823</a></span>&#160;<span class="comment"></span>    #define _TIM2_DIR               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Direction [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment"></span>    // reserved [6:5]</div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2044541cbe466002090107ec9ab24ccb"> 1825</a></span>&#160;<span class="preprocessor">    #define _TIM2_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM2 Auto-reload preload enable [0] (in _TIM2_CR1)</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    <span class="comment">/* TIM2 Control register (TIM2_CR2) */</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2744f261f016a13bd9acb3589bd24427"> 1829</a></span>&#160;<span class="preprocessor">    #define _TIM2_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Master mode selection [2:0] (in _TIM2_CR2)</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga476db6a7b3805e6f46926c8d77c3ab5e"> 1830</a></span>&#160;<span class="comment"></span>    #define _TIM2_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Master mode selection [0] (in _TIM2_CR2)</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga50ff2744f7fb2288e4bd42b8c65d4596"> 1831</a></span>&#160;<span class="comment"></span>    #define _TIM2_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Master mode selection [1] (in _TIM2_CR2)</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae719a3858fff0109589ae112ffeb7636"> 1832</a></span>&#160;<span class="comment"></span>    #define _TIM2_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Master mode selection [2] (in _TIM2_CR2)</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    <span class="comment">/* TIM2 Slave mode control register (TIM2_SMCR) */</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga94284f8b4658986c2f43848934f82283"> 1836</a></span>&#160;<span class="preprocessor">    #define _TIM2_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [2:0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafd3814b890ad42f2fd86d1672fb580a6"> 1837</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaab02d3cb283c51255e8820c237438084"> 1838</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [1] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga40d8fc1163da4912b07243457ad67fc6"> 1839</a></span>&#160;<span class="comment"></span>    #define _TIM2_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Clock/trigger/slave mode selection [2] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6ef29604f9904b05ca9421dd3f88696a"> 1841</a></span>&#160;<span class="preprocessor">    #define _TIM2_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Trigger selection [2:0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf18f4d5ab6db763ddd5f2d08f7477fd4"> 1842</a></span>&#160;<span class="comment"></span>    #define _TIM2_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Trigger selection [0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabb2a71b392e22b6a62c739a0be270cbd"> 1843</a></span>&#160;<span class="comment"></span>    #define _TIM2_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Trigger selection [1] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4993874591bb56ddf2910d713cc6adc9"> 1844</a></span>&#160;<span class="comment"></span>    #define _TIM2_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Trigger selection [2] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0b82ebd67e672d8dbc939d7150786cf9"> 1845</a></span>&#160;<span class="comment"></span>    #define _TIM2_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Master/slave mode [0] (in _TIM2_SMCR)</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;    <span class="comment">/* TIM2 External trigger register (TIM2_ETR) */</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga37046fa16df23621cc0f582ce2609715"> 1848</a></span>&#160;<span class="preprocessor">    #define _TIM2_ETF               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 External trigger filter [3:0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7f654695220985a81e48a5291b5274c2"> 1849</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 External trigger filter [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7e1a9f1cc93a4de0c6505851a8692705"> 1850</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 External trigger filter [1] (in _TIM2_ETR)</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1489acc6efb3b21452a74a56648ca9d2"> 1851</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 External trigger filter [2] (in _TIM2_ETR)</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga270ed56019b12d376aab2012ee113c3c"> 1852</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETF3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 External trigger filter [3] (in _TIM2_ETR)</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gade0818e00ed4aeac4c205bbd9c66148e"> 1853</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETPS              ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 External trigger prescaler [1:0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac363f35d1349a127e30eeada9f9e3770"> 1854</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETPS0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 External trigger prescaler [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1958d6a3ffcfe9967d0a8059a4f00b2f"> 1855</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETPS1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 External trigger prescaler [1] (in _TIM2_ETR)</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga335122e8d88ea1f875603da9f764a64e"> 1856</a></span>&#160;<span class="comment"></span>    #define _TIM2_ECE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 External clock enable [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafa42cb92a5868024b52371ab113b4b68"> 1857</a></span>&#160;<span class="comment"></span>    #define _TIM2_ETP               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 External trigger polarity [0] (in _TIM2_ETR)</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <span class="comment">/* TIM2 Interrupt enable (TIM2_IER) */</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5382e3368a17c164079e4a991aa2a679"> 1860</a></span>&#160;<span class="preprocessor">    #define _TIM2_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92a0d687d3894ea6b2cd0c032e76806e"> 1861</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeb0c07b080b18f9c3d80a9e7a79ad716"> 1862</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga35c7f0afb8794f05255ee7d9c46ce913"> 1864</a></span>&#160;<span class="preprocessor">    #define _TIM2_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM2 Trigger interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac423a5ba524193cd8af985fa2d778931"> 1865</a></span>&#160;<span class="comment"></span>    #define _TIM2_BIE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Break interrupt enable [0] (in _TIM2_IER)</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    <span class="comment">/*  TIM2 Status register 1 (TIM2_SR1) */</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5ab335b7c6e170360ccb59f24c06c0be"> 1868</a></span>&#160;<span class="preprocessor">    #define _TIM2_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga96fd20f65491c46ec6a314a1fbaf2e12"> 1869</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga50fba008438299b220706d51b4fa4cad"> 1870</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga20652081ecbc76c40df7cdc98e7bb4bd"> 1872</a></span>&#160;<span class="preprocessor">    #define _TIM2_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM2 Trigger interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1c42242a61352813ccd9fc45671c62ca"> 1873</a></span>&#160;<span class="comment"></span>    #define _TIM2_BIF               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Break interrupt flag [0] (in _TIM2_SR1)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="comment">/*  TIM2 Status register 2 (TIM2_SR2) */</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    <span class="comment">// reserved [0]</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f9481bbd7ca5da5eeb5e21f342957c6"> 1877</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02879cf72726a4b9e6f6c0b262dbbec5"> 1878</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2)</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    <span class="comment">/*  TIM2 Event generation register (TIM2_EGR) */</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5266adba8da88800d10a98c05a1bbf84"> 1882</a></span>&#160;<span class="preprocessor">    #define _TIM2_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Update generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5e34e1bf126f5661c201715cf6097136"> 1883</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3d2682ba3b1b677695f51397e17b3946"> 1884</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf6373eb083403ae5d64b0cff9c354654"> 1886</a></span>&#160;<span class="preprocessor">    #define _TIM2_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM2 Trigger generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3944920fa65e7962e60f422fa561475b"> 1887</a></span>&#160;<span class="comment"></span>    #define _TIM2_BG                ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Break generation [0] (in _TIM2_EGR)</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 1 (TIM2_CCMR1). Output mode */</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6e517956ceb92633eaf3be3ddb27039a"> 1890</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1b4919d1d2610955b18cffc74e8717c8"> 1891</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 1 selection [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0084685f417ff1c3658edbc2be572dff"> 1892</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 1 selection [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga022c48a5c03a7b5c8c4cb967ad8f2971"> 1893</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Output compare 1 fast enable [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga456e651c5a48a00e8832616a4e89094f"> 1894</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad5341aec01be144d3ef04ecaa05fe010"> 1895</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5"> 1896</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0e4a5f6e4ee6e938c8703debf90387b4"> 1897</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab2fca2ac40cfffc059112877322e26bb"> 1898</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 1 (TIM2_CCMR1). Input mode */</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <span class="comment">// _TIM2_CC1S [1:0] defined above</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7b59da9c390a86970f742766d8f33f8c"> 1903</a></span>&#160;<span class="preprocessor">    #define _TIM2_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga97c4c0cabc38009f19af2147a9f848e3"> 1904</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga500ae9648ad0d75fb2f4b84019cb178d"> 1905</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0debc2aa30160bf7dce9c290eb8e3db0"> 1906</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab58593b26c52ab830701c34fc9d50caa"> 1907</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Input capture 1 filter [0] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae1ef1f1146bfb15e1221363a345e9855"> 1908</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Input capture 1 filter [1] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf21d7d9149960e25f574d43517e8b17e"> 1909</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Input capture 1 filter [2] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa5fafe163fa624296c6c86e4365f0dca"> 1910</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Input capture 1 filter [3] (in _TIM2_CCMR1)</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 2 (TIM2_CCMR2). Output mode */</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga913b74bc4a812b082c40e0581053c805"> 1913</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga570e9c1366cdeeedae3a3319175edad3"> 1914</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Compare 2 selection [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0e558aaed3a44682dfee40271bcc1945"> 1915</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Compare 2 selection [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7f5e444b5cd00da5f3175b472ea1164d"> 1916</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Output compare 2 fast enable [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd"> 1917</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga847971ea717ff933285397c7bb000afa"> 1918</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa224e2148ffefd81fbaf64a57692293c"> 1919</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c83bdae5c141c781e4e5a53a5a991e4"> 1920</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga612781df9c577e0cdbb1b7651e144937"> 1921</a></span>&#160;<span class="comment"></span>    #define _TIM2_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="comment">/*  TIM2 Capture/compare mode register 2 (TIM2_CCMR2). Input mode */</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">// _TIM2_CC2S [1:0] defined above</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaffa27f32a861b6f013414fa4c52cebca"> 1926</a></span>&#160;<span class="preprocessor">    #define _TIM2_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga38e4b4fc13b8ef669afcbf208e34435f"> 1927</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga456380e16c62e3c7e4e843320d7545b1"> 1928</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga613d6d1532814927c546c8facf4174c6"> 1929</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc27cec3aeb0c7576642a2e89bebd699"> 1930</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM2 Input capture 2 filter [0] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga38915038f33a0040b3182604c023143d"> 1931</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Input capture 2 filter [1] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1cb6267a07239bfa0582a016e0a6edc7"> 1932</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Input capture 2 filter [2] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1114956c2e25e5e14adc053e3c5bbaf2"> 1933</a></span>&#160;<span class="comment"></span>    #define _TIM2_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Input capture 2 filter [3] (in _TIM2_CCMR2)</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <span class="comment">/*  TIM2 Capture/compare enable register 1 (TIM2_CCER1) */</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4dc3bf0bd0bdf589310aa79f1adf1912"> 1936</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb"> 1937</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment"></span>    // reserved [3:4]</div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadaa562baa4127b917bf6cc4e4ff4d7cc"> 1939</a></span>&#160;<span class="preprocessor">    #define _TIM2_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga25a13347d8f9899461e694032adb6429"> 1940</a></span>&#160;<span class="comment"></span>    #define _TIM2_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1)</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment"></span>    // reserved [7:6]</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;    <span class="comment">/*  TIM2 prescaler (TIM2_PSCR) */</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga004c5856d2f9b5652f4d9d063b7c8243"> 1944</a></span>&#160;<span class="preprocessor">    #define _TIM2_PSC               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 prescaler [2:0] (in _TIM2_PSCR)</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga502225b7737a5bd7b3567db621f6ddbb"> 1945</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 prescaler [0] (in _TIM2_PSCR)</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafd1d908f45a1de13e4b4c3d85a6d7640"> 1946</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 prescaler [1] (in _TIM2_PSCR)</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6000823df049fc87092f4f897df5031b"> 1947</a></span>&#160;<span class="comment"></span>    #define _TIM2_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 prescaler [2] (in _TIM2_PSCR)</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;    <span class="comment">/*  TIM2 Break register (TIM2_BKR) */</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacb97f670344f8e095804ff0c220674a1"> 1951</a></span>&#160;<span class="preprocessor">    #define _TIM2_LOCK              ((int8_t) (0x03 &lt;&lt; 0))         </span><span class="comment">///&lt; TIM2 Lock configuration [1:0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac047b66162f239031988672fc2fd138a"> 1952</a></span>&#160;<span class="comment"></span>    #define _TIM2_LOCK0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM2 Lock configuration [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga10b9fd00f5040918e8065b3db37bfdc9"> 1953</a></span>&#160;<span class="comment"></span>    #define _TIM2_LOCK1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM2 Lock configuration [1] (in _TIM2_BKR)</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4d62cf52938312c025ec8a2946e82f79"> 1954</a></span>&#160;<span class="comment"></span>    #define _TIM2_OSSI              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM2 Off state selection for idle mode [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga61a4203db25a56a8f7d45ce5683183cf"> 1956</a></span>&#160;<span class="preprocessor">    #define _TIM2_BKE               ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM2 Break enable [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d6fcc98d48c855c628da30b3a7c8533"> 1957</a></span>&#160;<span class="comment"></span>    #define _TIM2_BKP               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM2 Break polarity [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaffca7642703cc9f7fa7413a0dce527cd"> 1958</a></span>&#160;<span class="comment"></span>    #define _TIM2_AOE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM2 Automatic output enable [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5b4b39df45979e9edd6297248f7a5ec0"> 1959</a></span>&#160;<span class="comment"></span>    #define _TIM2_MOE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM2 Main output enable [0] (in _TIM2_BKR)</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="comment">/*  TIM2 Output idle state register (TIM2_OISR) */</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad4594b635dca19e22dea59fa84f3a5c4"> 1962</a></span>&#160;<span class="preprocessor">    #define _TIM2_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM2 Output idle state 1 (OC1 output) [0] (in _TIM2_OISR)</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment"></span>    // reserved [1]</div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga203a1322e4361e445ee6cf650ad4eda2"> 1964</a></span>&#160;<span class="preprocessor">    #define _TIM2_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM2 Output idle state 2 (OC2 output) [0] (in _TIM2_OISR)</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="comment"></span>    // reserved [7:3</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">  #endif // TIM2_AddressBase</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="comment">/* Pointer to TIM3 registers */</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">  #if defined(TIM3_AddressBase)</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga01c74d48b0c680b04c101f30fa93f62e"> 1972</a></span>&#160;<span class="preprocessor">    #define _TIM3        _SFR(TIM2_3_t,  TIM3_AddressBase)         </span><span class="comment">///&lt; TIM3 struct/bit access</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gace1bb3982e34724777baddc824fec35c"> 1973</a></span>&#160;<span class="comment"></span>    #define _TIM3_CR1    _SFR(uint8_t,   TIM3_AddressBase+0x00)    <span class="comment">///&lt; TIM3 control register 1</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf02260462fd2ce0313ca26be5df3b3eb"> 1974</a></span>&#160;<span class="comment"></span>    #define _TIM3_CR2    _SFR(uint8_t,   TIM3_AddressBase+0x01)    <span class="comment">///&lt; TIM3 control register 2</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga751ea83f2eb3f310f6626f9d8b7eb160"> 1975</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMCR   _SFR(uint8_t,   TIM3_AddressBase+0x02)    <span class="comment">///&lt; TIM3 Slave mode control register</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga91d6846550813498fe455e040e8f95c6"> 1976</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETR    _SFR(uint8_t,   TIM3_AddressBase+0x03)    <span class="comment">///&lt; TIM3 External trigger register</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf2da84a5310643b83dc6d34d52a0f8ff"> 1977</a></span>&#160;<span class="comment"></span>    #define _TIM3_IER    _SFR(uint8_t,   TIM3_AddressBase+0x04)    <span class="comment">///&lt; TIM3 interrupt enable register</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga548194718109b478d0d8f4197994a7e4"> 1978</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR1    _SFR(uint8_t,   TIM3_AddressBase+0x05)    <span class="comment">///&lt; TIM3 status register 1</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2273dc4deb160209c6de4f39b3b2491c"> 1979</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR2    _SFR(uint8_t,   TIM3_AddressBase+0x06)    <span class="comment">///&lt; TIM3 status register 2</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa3c07b9aba5c0ced387c7a94d8a9357b"> 1980</a></span>&#160;<span class="comment"></span>    #define _TIM3_EGR    _SFR(uint8_t,   TIM3_AddressBase+0x07)    <span class="comment">///&lt; TIM3 Event generation register</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga920a0f8eb2829ec7e06e91a776f812c2"> 1981</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1  _SFR(uint8_t,   TIM3_AddressBase+0x08)    <span class="comment">///&lt; TIM3 Capture/compare mode register 1</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga155b6c97c2a7d3942c41d0b6ba7055a5"> 1982</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2  _SFR(uint8_t,   TIM3_AddressBase+0x09)    <span class="comment">///&lt; TIM3 Capture/compare mode register 2</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafb9655e7b0efa6e9bbcc48edfc774d95"> 1983</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCER1  _SFR(uint8_t,   TIM3_AddressBase+0x0A)    <span class="comment">///&lt; TIM3 Capture/compare enable register 1</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab24436a8ff308cf3a813579763c9c4a7"> 1984</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRH  _SFR(uint8_t,   TIM3_AddressBase+0x0B)    <span class="comment">///&lt; TIM3 counter register high byte</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga119c92744b8385f712eab90fecca868f"> 1985</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRL  _SFR(uint8_t,   TIM3_AddressBase+0x0C)    <span class="comment">///&lt; TIM3 counter register low byte</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga61f68c94e67e99cb7df7c246bbd445fa"> 1986</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSCR   _SFR(uint8_t,   TIM3_AddressBase+0x0D)    <span class="comment">///&lt; TIM3 clock prescaler register</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa400ce95c4c0b46d489ca0af0b808a27"> 1987</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRH   _SFR(uint8_t,   TIM3_AddressBase+0x0E)    <span class="comment">///&lt; TIM3 auto-reload register high byte</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0491aeea1a17862de2b628bb07b4a9db"> 1988</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRL   _SFR(uint8_t,   TIM3_AddressBase+0x0F)    <span class="comment">///&lt; TIM3 auto-reload register low byte</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga64f6a8c45c1f65b9c91f6effab297488"> 1989</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1H  _SFR(uint8_t,   TIM3_AddressBase+0x10)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga77bffec9a6830f10118258fa75bf0c0d"> 1990</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1L  _SFR(uint8_t,   TIM3_AddressBase+0x11)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga033e6c1e0bf90f6aee6cb805939f76ad"> 1991</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2H  _SFR(uint8_t,   TIM3_AddressBase+0x12)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga05f4662b7f205e5c1bbbda8c9050be8d"> 1992</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2L  _SFR(uint8_t,   TIM3_AddressBase+0x13)    <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2ce825eecd5709bd6e1668951b2cd759"> 1993</a></span>&#160;<span class="comment"></span>    #define _TIM3_BKR    _SFR(uint8_t,   TIM3_AddressBase+0x14)    <span class="comment">///&lt; TIM3 Break register</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga03f4468c5cdd3cde79f3ac126193b644"> 1994</a></span>&#160;<span class="comment"></span>    #define _TIM3_OISR   _SFR(uint8_t,   TIM3_AddressBase+0x15)    <span class="comment">///&lt; TIM3 Output idle state register</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    <span class="comment">/* TIM3 Module Reset Values */</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga72b6c244e6a2c82adebe6d8178885f3f"> 1997</a></span>&#160;<span class="preprocessor">    #define _TIM3_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM3 control register 1 reset value</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga01a1f6551d0b917ed9fb742936485d4f"> 1998</a></span>&#160;<span class="comment"></span>    #define _TIM3_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 control register 2 reset value</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8db8b7222594fda1720547e86f1492f7"> 1999</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Slave mode control register reset value</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga175f2a224b5b2297ed245831cfc71526"> 2000</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 External trigger register reset value</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab219639b718fabdeee8ec3c5207fa46c"> 2001</a></span>&#160;<span class="comment"></span>    #define _TIM3_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 interrupt enable register reset value</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab0b4272cce1f61af5a52885cabc1aeb5"> 2002</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 1 reset value</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9df00e4bfedbb3d038e679b7e622e686"> 2003</a></span>&#160;<span class="comment"></span>    #define _TIM3_SR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 status register 2 reset value</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86"> 2004</a></span>&#160;<span class="comment"></span>    #define _TIM3_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Event generation register reset value</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaea6a605ca631f74d274aeb575102ea43"> 2005</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 1 reset value</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae7726330e7db3ad7249b2b70bbd6b334"> 2006</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCMR2_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare mode register 2 reset value</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4d8d594f72a3c88e629424c4d7ece6f8"> 2007</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCER1_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Capture/compare enable register 1 reset value</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9bb9ee75391745193adbd0493f3a70f7"> 2008</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRH_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register high byte reset value</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e"> 2009</a></span>&#160;<span class="comment"></span>    #define _TIM3_CNTRL_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 counter register low byte reset value</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8ff4543d4904b3141108b1eda0f6f079"> 2010</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 clock prescaler register reset value</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaeb6c08e667789eb5c3e3b8eec36a411"> 2011</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRH_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register high byte reset value</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga639a4e035e2a78c68eb947228629e7a9"> 2012</a></span>&#160;<span class="comment"></span>    #define _TIM3_ARRL_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM3 auto-reload register low byte reset value</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa89a7aca267f018f08c7817c00ec3bd6"> 2013</a></span>&#160;<span class="comment"></span>    #define _TIM3_RCR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Repetition counter reset value</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa4bda9f0d4c799132969818deb668f7a"> 2014</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 high byte reset value</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaae42ea3cab2a39b5318089dab93f558d"> 2015</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR1L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 1 low byte reset value</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga215c2b4ddd1588fa06569da54a32e9c4"> 2016</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2H_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 high byte reset value</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga135adc82caf6a880274f3034954803df"> 2017</a></span>&#160;<span class="comment"></span>    #define _TIM3_CCR2L_RESET_VALUE      ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 16-bit capture/compare value 2 low byte reset value</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga17020676dbb5becb8572f1a32e26bab4"> 2018</a></span>&#160;<span class="comment"></span>    #define _TIM3_BKR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Break register reset value</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadf9996cf9871c678d3b7217402f5b9b4"> 2019</a></span>&#160;<span class="comment"></span>    #define _TIM3_OISR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM3 Output idle state register reset value</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <span class="comment">/* TIM3 Control register (TIM3_CR1) */</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa3c9c1799aff12dba3968a7a8a03b824"> 2022</a></span>&#160;<span class="preprocessor">    #define _TIM3_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Counter enable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2a2bcd1d4e21f90c50fa10eb62b88662"> 2023</a></span>&#160;<span class="comment"></span>    #define _TIM3_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Update disable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga21807594982efb47487032b43ffd154f"> 2024</a></span>&#160;<span class="comment"></span>    #define _TIM3_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Update request source [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga31097501e62bcc400ea8e5afb48c13b2"> 2025</a></span>&#160;<span class="comment"></span>    #define _TIM3_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 One-pulse mode [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga50c5d4034e78a73850bdce3c6fededc6"> 2026</a></span>&#160;<span class="comment"></span>    #define _TIM3_DIR               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Direction [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment"></span>    // reserved [6:5]</div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf138a4c05709cfc340750915b8266c4b"> 2028</a></span>&#160;<span class="preprocessor">    #define _TIM3_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM3 Auto-reload preload enable [0] (in _TIM3_CR1)</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="comment">/* TIM3 Control register (TIM3_CR2) */</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga128ad2fb1ed00c268674d3a58be97365"> 2032</a></span>&#160;<span class="preprocessor">    #define _TIM3_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Master mode selection [2:0] (in _TIM3_CR2)</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga70728d7e445ec678549b5f1a75dfa76f"> 2033</a></span>&#160;<span class="comment"></span>    #define _TIM3_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Master mode selection [0] (in _TIM3_CR2)</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3c9499ee0fafdeeb985c515b520df761"> 2034</a></span>&#160;<span class="comment"></span>    #define _TIM3_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Master mode selection [1] (in _TIM3_CR2)</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1b522e3be9ad5c4c2702a6abdfcde19f"> 2035</a></span>&#160;<span class="comment"></span>    #define _TIM3_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Master mode selection [2] (in _TIM3_CR2)</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    <span class="comment">/* TIM3 Slave mode control register (TIM3_SMCR) */</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae528599b6f3caeaa6cf972514137d9fa"> 2039</a></span>&#160;<span class="preprocessor">    #define _TIM3_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [2:0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga905d97830f3b0cefcdcec94a3ae393b8"> 2040</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1115d0566206fec48eac4064fc5ba164"> 2041</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [1] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4121291fcf24b1ec0e5437be4b9f49ee"> 2042</a></span>&#160;<span class="comment"></span>    #define _TIM3_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Clock/trigger/slave mode selection [2] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga864f7acc6c3829a26946d120e981986f"> 2044</a></span>&#160;<span class="preprocessor">    #define _TIM3_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Trigger selection [2:0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadcb3c8886aa148b3cf58e1e6d894cdf8"> 2045</a></span>&#160;<span class="comment"></span>    #define _TIM3_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Trigger selection [0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7a721e0ec575636ddb7bc88366d8cf31"> 2046</a></span>&#160;<span class="comment"></span>    #define _TIM3_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Trigger selection [1] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6aa2a68d19610db6a8a95f1834da724b"> 2047</a></span>&#160;<span class="comment"></span>    #define _TIM3_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Trigger selection [2] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2632a1a38849f8d4c06d7f6a607b1dbc"> 2048</a></span>&#160;<span class="comment"></span>    #define _TIM3_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Master/slave mode [0] (in _TIM3_SMCR)</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    <span class="comment">/* TIM3 External trigger register (TIM3_ETR) */</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f91276500b93073f24dcf822c60ead2"> 2051</a></span>&#160;<span class="preprocessor">    #define _TIM3_ETF               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 External trigger filter [3:0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga33ff848db2a64bd1073c6c8007f2504b"> 2052</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 External trigger filter [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga727ad3b197c59fdcdb3d2885fde7cbcc"> 2053</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 External trigger filter [1] (in _TIM3_ETR)</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad4c0970f056d84b2777bb99c2acffd1e"> 2054</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 External trigger filter [2] (in _TIM3_ETR)</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad6a6c4a1161d7bd115378fe4258ce088"> 2055</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETF3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 External trigger filter [3] (in _TIM3_ETR)</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacb048828653cd5957df8a52e2bdfbee4"> 2056</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETPS              ((uint8_t) (0x03 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 External trigger prescaler [1:0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa4bf6a177b7635bb23dcac47c0e1ba68"> 2057</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETPS0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 External trigger prescaler [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaacb0165b397b45d2a9eb2d2edf152fa2"> 2058</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETPS1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 External trigger prescaler [1] (in _TIM3_ETR)</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3081a48e86d2a73e91e4db9962bae9fa"> 2059</a></span>&#160;<span class="comment"></span>    #define _TIM3_ECE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 External clock enable [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1331426c017ff4bd757bc0f78e4366b7"> 2060</a></span>&#160;<span class="comment"></span>    #define _TIM3_ETP               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 External trigger polarity [0] (in _TIM3_ETR)</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <span class="comment">/* TIM3 Interrupt enable (TIM3_IER) */</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga43d3e436024a1760efdefe5c5c5af7a6"> 2063</a></span>&#160;<span class="preprocessor">    #define _TIM3_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf374a2ec15b7e0ff005998a77c3a2e92"> 2064</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1IE             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf86395fbf46e48c9938e7dedfc18206f"> 2065</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2IE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga82d2699e6b460f1efd0f025a06a26149"> 2067</a></span>&#160;<span class="preprocessor">    #define _TIM3_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM3 Trigger interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4bf731d8d8ce9dadf5f8530b9b66ff86"> 2068</a></span>&#160;<span class="comment"></span>    #define _TIM3_BIE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Break interrupt enable [0] (in _TIM3_IER)</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;    <span class="comment">/*  TIM3 Status register 1 (TIM3_SR1) */</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0"> 2071</a></span>&#160;<span class="preprocessor">    #define _TIM3_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga210f7095973dda57a902a6988928b713"> 2072</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1IF             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8e21341d7029fb0423f4b11650c346a3"> 2073</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2IF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5300689ffb5e4ab73316a8c093cc20c8"> 2075</a></span>&#160;<span class="preprocessor">    #define _TIM3_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM3 Trigger interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga57dfa22f5ec11bb984cd2216e1963635"> 2076</a></span>&#160;<span class="comment"></span>    #define _TIM3_BIF               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Break interrupt flag [0] (in _TIM3_SR1)</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;    <span class="comment">/*  TIM3 Status register 2 (TIM3_SR2) */</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;    <span class="comment">// reserved [0]</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaba6cbd4376a5ebdc729f016bc04e0a13"> 2080</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC1OF             ((uint8_t) (0x01 &lt;&lt; 1))        </span><span class="comment">///&lt; TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2)</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4"> 2081</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2OF             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2)</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;    <span class="comment">/*  TIM3 Event generation register (TIM3_EGR) */</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga44e9d595263b076ad7df524edbbb722e"> 2085</a></span>&#160;<span class="preprocessor">    #define _TIM3_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Update generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6b968fe10f2d05cebd492b8c0b223f7d"> 2086</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1G              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac7194c6790b7b75acb255c318af8063e"> 2087</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2G              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment"></span>    // reserved [5:3]</div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7f27ab3e1d4e56ef5dd008c45bdf8d11"> 2089</a></span>&#160;<span class="preprocessor">    #define _TIM3_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM3 Trigger generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafd88fd5e44a287e253627490ab36082e"> 2090</a></span>&#160;<span class="comment"></span>    #define _TIM3_BG                ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Break generation [0] (in _TIM3_EGR)</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 1 (TIM3_CCMR1). Output mode */</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga83cd522477cf3e80783c80dcb77cd7f6"> 2093</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC1S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga18fee13d89b4fe37a830513509fa9cbc"> 2094</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Compare 1 selection [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga76149dfbc4a8c04729aec8021e5c4218"> 2095</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Compare 1 selection [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7634be914310cfcb4010075d7eaadc35"> 2096</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Output compare 1 fast enable [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga03dd1bcd282e3424a5cd29582e377b28"> 2097</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad0d059b6f9a90b25f784781a30820e30"> 2098</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0301709d7c7326d472470e82c0da4ff6"> 2099</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga44e4be5cfb64926ff97811ff01cab5f1"> 2100</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ef222e534d80de3f36eea8796f27797"> 2101</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC1M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 1 (TIM3_CCMR1). Input mode */</span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;    <span class="comment">// _TIM3_CC1S [1:0] defined above</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f"> 2106</a></span>&#160;<span class="preprocessor">    #define _TIM3_IC1PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gafb75f24a8c0ab65a5458729bcf501818"> 2107</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2e945916e0cc91a182d01cbe15072a21"> 2108</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga24b081528c041fcfbd63a814a769df11"> 2109</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b"> 2110</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Input capture 1 filter [0] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga04541b4b636f069a6729fb8b10a5ecce"> 2111</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Input capture 1 filter [1] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac22db08041da65a733eb5072b204dec0"> 2112</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Input capture 1 filter [2] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga599f764ec05f89e695944ac36c52d40b"> 2113</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC1F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Input capture 1 filter [3] (in _TIM3_CCMR1)</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 2 (TIM3_CCMR2). Output mode */</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8995ab8850b5004afeb10bd4a1006d5e"> 2116</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC2S              ((uint8_t) (0x03 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d81b9eacdc6396a3adefff730c9cc01"> 2117</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2S0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Compare 2 selection [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacfd35656d0cae6a1611ac41dded29c43"> 2118</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2S1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Compare 2 selection [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa973077a9028a45d5957a510293b7e86"> 2119</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2FE             ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Output compare 2 fast enable [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3bfc82cf40618dfef217d8f0c9876adb"> 2120</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2PE             ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga90021ab05f63eb77f1041275b181aee6"> 2121</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M              ((uint8_t) (0x07 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7ad1762c81397871d2ee59ec91877c80"> 2122</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gace85d18b4653a91205143bebe08d6fdf"> 2123</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6f6f377190b7bf62339265600d55b97c"> 2124</a></span>&#160;<span class="comment"></span>    #define _TIM3_OC2M2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment"></span>    // reserved [7]</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;    <span class="comment">/*  TIM3 Capture/compare mode register 2 (TIM3_CCMR2). Input mode */</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    <span class="comment">// _TIM3_CC2S [1:0] defined above</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadfded4492c57a2684adea253a73846b9"> 2129</a></span>&#160;<span class="preprocessor">    #define _TIM3_IC2PSC            ((uint8_t) (0x03 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga26240a8de78272c9bcb6292bae32fa47"> 2130</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2PSC0           ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae894ad05fedd461074b19f9051596c23"> 2131</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2PSC1           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga72928486108cdd7b5e62da0568d29c43"> 2132</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F              ((uint8_t) (0x0F &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5dc00f1d91a42e602d6dcdd7c5277937"> 2133</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F0             ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM3 Input capture 2 filter [0] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga497858969bcc31bcd50ebbe991991120"> 2134</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Input capture 2 filter [1] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6c776e6b479c88d669feaeb291fd95d8"> 2135</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F2             ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Input capture 2 filter [2] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4bc1797b9f34a4fca7acaf46969f1473"> 2136</a></span>&#160;<span class="comment"></span>    #define _TIM3_IC2F3             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Input capture 2 filter [3] (in _TIM3_CCMR2)</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="comment">/*  TIM3 Capture/compare enable register 1 (TIM3_CCER1) */</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab270aec1ac58ae82f6fc4628d0042319"> 2139</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC1E              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5c6499c72801d86cf630db9bc376cced"> 2140</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC1P              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment"></span>    // reserved [3:4]</div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6fb70970917ebbe50ec03e1e159850bc"> 2142</a></span>&#160;<span class="preprocessor">    #define _TIM3_CC2E              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab91b66f0b9907bffba8fc4ef8b93461f"> 2143</a></span>&#160;<span class="comment"></span>    #define _TIM3_CC2P              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1)</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="comment"></span>    // reserved [7:6]</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    <span class="comment">/*  TIM3 prescaler (TIM3_PSCR) */</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa97ab9cf948e0b0b8e015598ca57974a"> 2147</a></span>&#160;<span class="preprocessor">    #define _TIM3_PSC               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 prescaler [2:0] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa89edf2e6c7e98fc2d683cafb35978a1"> 2148</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 prescaler [0] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae4588b5f8e7025064da46159dc38db34"> 2149</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 prescaler [1] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaabb62254e89445c959603f20ed163e5b"> 2150</a></span>&#160;<span class="comment"></span>    #define _TIM3_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 prescaler [2] (in _TIM3_PSCR)</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="comment"></span>    // reserved [7:3]</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    <span class="comment">/*  TIM3 Break register (TIM3_BKR) */</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6b544aca4b61ac8ca6aa79cb42fbc366"> 2154</a></span>&#160;<span class="preprocessor">    #define _TIM3_LOCK              ((int8_t) (0x03 &lt;&lt; 0))         </span><span class="comment">///&lt; TIM3 Lock configuration [1:0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga063a06b313a1772c61fcad1e9aa257f3"> 2155</a></span>&#160;<span class="comment"></span>    #define _TIM3_LOCK0             ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM3 Lock configuration [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacd50a43ad0ac10a0f6e120a3c1ed55f3"> 2156</a></span>&#160;<span class="comment"></span>    #define _TIM3_LOCK1             ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM3 Lock configuration [1] (in _TIM3_BKR)</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadd2fbbf1037193aec4b72be7973432f6"> 2157</a></span>&#160;<span class="comment"></span>    #define _TIM3_OSSI              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM3 Off state selection for idle mode [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="comment"></span>    // reserved [3]</div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga346699680e81cdd7434c329d5668da52"> 2159</a></span>&#160;<span class="preprocessor">    #define _TIM3_BKE               ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM3 Break enable [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4e69e739bcbfb9984988066765226994"> 2160</a></span>&#160;<span class="comment"></span>    #define _TIM3_BKP               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM3 Break polarity [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac87144880cde2bd6f7296d43c6e3f048"> 2161</a></span>&#160;<span class="comment"></span>    #define _TIM3_AOE               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM3 Automatic output enable [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9e4a1b3e32d4bc840a059aa6720ec9d2"> 2162</a></span>&#160;<span class="comment"></span>    #define _TIM3_MOE               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM3 Main output enable [0] (in _TIM3_BKR)</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    <span class="comment">/*  TIM3 Output idle state register (TIM3_OISR) */</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad497e0b80548491d2ab6d1953266453e"> 2165</a></span>&#160;<span class="preprocessor">    #define _TIM3_OIS1              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM3 Output idle state 1 (OC1 output) [0] (in _TIM3_OISR)</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment"></span>    // reserved [1]</div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7774186e07b2919223b7d7643a3c4847"> 2167</a></span>&#160;<span class="preprocessor">    #define _TIM3_OIS2              ((uint8_t) (0x01 &lt;&lt; 2))        </span><span class="comment">///&lt; TIM3 Output idle state 2 (OC2 output) [0] (in _TIM3_OISR)</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment"></span>    // reserved [7:3</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">  #endif // TIM3_AddressBase</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#endif // TIM2_AddressBase || TIM3_AddressBase</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">// 8-Bit Timer 4 (TIM4)</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#if defined(TIM4_AddressBase)</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">  /** @brief struct for controlling 8-Bit Timer 4 (TIM4) */</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">    /** @brief TIM4 Control register 1 (TIM4_CR1) */</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CEN     : 1;    <span class="comment">///&lt; Counter enable</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UDIS    : 1;    <span class="comment">///&lt; Update disable</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   URS     : 1;    <span class="comment">///&lt; Update request source</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   OPM     : 1;    <span class="comment">///&lt; One-pulse mode</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 3;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARPE    : 1;    <span class="comment">///&lt; Auto-reload preload enable</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment"></span>    } CR1;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">    /** @brief TIM4 Control register 2 (TIM4_CR2) */</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#a2e6f44e90aa84f0854fc74932ce16a95"> 2198</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>     : 3;    <span class="comment">///&lt; Master mode selection</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#aadd889df1eefe254a8a6288898cf36c5"> 2199</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    } CR2;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">    /** @brief TIM4 Slave mode control register (TIM4_SMCR) */</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#a8aee8772fcc50120138ec95c28cbabc9"> 2205</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>     : 3;    <span class="comment">///&lt; Clock/trigger/slave mode selection</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4"> 2207</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>      : 3;    <span class="comment">///&lt; Trigger selection</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#a1953b84f6a61619f4250b3fa829bbbe0"> 2208</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>     : 1;    <span class="comment">///&lt; Master/slave mode</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment"></span>    } SMCR;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">    /** @brief TIM4 Interrupt enable (TIM4_IER) */</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIE     : 1;    <span class="comment">///&lt; Update interrupt enable</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#ac726fa713c51789cda4bb6921135fb62"> 2216</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#ac726fa713c51789cda4bb6921135fb62">TIE</a>     : 1;    <span class="comment">///&lt; Trigger interrupt enable</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    } IER;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">    /** @brief TIM4 Status register (TIM4_SR1) */</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UIF     : 1;    <span class="comment">///&lt; Update interrupt flag</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#a9e1a257dde7650e00f3ab13c0fc30968"> 2225</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIF</a>     : 1;    <span class="comment">///&lt; Trigger interrupt flag</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;    } SR1;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="comment">    /** @brief TIM4 Event Generation (TIM4_EGR) */</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   UG      : 1;    <span class="comment">///&lt; Update generation</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 5;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="struct_t_i_m4__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f"> 2234</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_t_i_m4__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TG</a>      : 1;    <span class="comment">///&lt; Trigger generation</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 1;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    } EGR;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">    /** @brief TIM4 8-bit counter register (TIM4_CNTR) */</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   CNT     : 8;    <span class="comment">///&lt; 8-bit counter</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment"></span>    } CNTR;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">    /** @brief TIM4 clock prescaler (TIM4_PSCR) */</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   PSC     : 4;    <span class="comment">///&lt; clock prescaler</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;    } PSCR;</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="comment">    /** @brief TIM4 8-bit auto-reload register (TIM4_ARR) */</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   ARR     : 8;    <span class="comment">///&lt; auto-reload value</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="comment"></span>    } ARR;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;  } <a class="code" href="struct_t_i_m4__t.html">TIM4_t</a>;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4fd9fa5128a8c610790c9f6a48100c77"> 2259</a></span>&#160;<span class="preprocessor">  #define _TIM4       _SFR(TIM4_t,   TIM4_AddressBase)         </span><span class="comment">///&lt; TIM4 struct/bit access</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0af9bd5423297cae3314e289b5f3a870"> 2260</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR1   _SFR(uint8_t,  TIM4_AddressBase+0x00)    <span class="comment">///&lt; TIM4 control register 1</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabc2a311339e7fabdcbc8409dac70fa9d"> 2261</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2   _SFR(uint8_t,  TIM4_AddressBase+0x01)    <span class="comment">///&lt; TIM4 control register 2</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad"> 2262</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR  _SFR(uint8_t,  TIM4_AddressBase+0x02)    <span class="comment">///&lt; TIM4 Slave mode control register</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5214d829fd6feab45b8246ce5529797b"> 2263</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER   _SFR(uint8_t,  TIM4_AddressBase+0x03)    <span class="comment">///&lt; TIM4 interrupt enable register</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9a897743dd8105b3d92c6f247ee39bc3"> 2264</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR1   _SFR(uint8_t,  TIM4_AddressBase+0x04)    <span class="comment">///&lt; TIM4 status register</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga33f26d7c6551d1d24d63177f9acaf903"> 2265</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR   _SFR(uint8_t,  TIM4_AddressBase+0x05)    <span class="comment">///&lt; TIM4 event generation register</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga33796f0041d695cf74033910c0531d33"> 2266</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR  _SFR(uint8_t,  TIM4_AddressBase+0x06)    <span class="comment">///&lt; TIM4 counter register</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2185e1a70be3e70465f34a4df26e8067"> 2267</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR  _SFR(uint8_t,  TIM4_AddressBase+0x07)    <span class="comment">///&lt; TIM4 clock prescaler register</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4"> 2268</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR   _SFR(uint8_t,  TIM4_AddressBase+0x08)    <span class="comment">///&lt; TIM4 auto-reload register</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <span class="comment">/* TIM4 Module Reset Values */</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b"> 2271</a></span>&#160;<span class="preprocessor">  #define _TIM4_CR1_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; TIM4 control register 1 reset value</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad42b8fa9180c8400b77e599a89279427"> 2272</a></span>&#160;<span class="comment"></span>  #define _TIM4_CR2_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 control register 2 reset value</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae"> 2273</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 Slave mode control register reset value</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacdc97542a8f9cf14866a208521f45cc0"> 2274</a></span>&#160;<span class="comment"></span>  #define _TIM4_IER_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 interrupt enable register reset value</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf9b6398f1e326221b4d85c33d1b93b34"> 2275</a></span>&#160;<span class="comment"></span>  #define _TIM4_SR1_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 status register reset value</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb"> 2276</a></span>&#160;<span class="comment"></span>  #define _TIM4_EGR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 event generation register reset value</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686"> 2277</a></span>&#160;<span class="comment"></span>  #define _TIM4_CNTR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 counter register reset value</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaea1624af99d76b9397c568f4bc262a92"> 2278</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSCR_RESET_VALUE       ((uint8_t) 0x00)          <span class="comment">///&lt; TIM4 clock prescaler register reset value</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c"> 2279</a></span>&#160;<span class="comment"></span>  #define _TIM4_ARR_RESET_VALUE        ((uint8_t) 0xFF)          <span class="comment">///&lt; TIM4 auto-reload register reset value</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  <span class="comment">/* TIM4 Control register 1 (TIM4_CR1) */</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae53f71800dd0a70d932fd3f506ed2e06"> 2282</a></span>&#160;<span class="preprocessor">  #define _TIM4_CEN               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Counter enable [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga82972c5cab6ff03f3a77f382835f6079"> 2283</a></span>&#160;<span class="comment"></span>  #define _TIM4_UDIS              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 Update disable [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaf3eb20dc283dc4002b23c363610e8a4"> 2284</a></span>&#160;<span class="comment"></span>  #define _TIM4_URS               ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 Update request source [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6803a4f1da7a910b57a15fb74b0d90a6"> 2285</a></span>&#160;<span class="comment"></span>  #define _TIM4_OPM               ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM4 One-pulse mode [0] (in _TIM4_CR1)</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment"></span>  // reserved [6:4]</div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga61530bb772a055a30616ecc04d44e957"> 2287</a></span>&#160;<span class="preprocessor">  #define _TIM4_ARPE              ((uint8_t) (0x01 &lt;&lt; 7))        </span><span class="comment">///&lt; TIM4 Auto-reload preload enable [0] (in _TIM4_CR)</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <span class="comment">/* TIM4 Control register (TIM4_CR2) */</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <span class="comment">// reserved [3:0]</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4e824a903d5eb228fc56f4c75f86c3ae"> 2291</a></span>&#160;<span class="preprocessor">  #define _TIM4_MMS               ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM4 Master mode selection [2:0] (in _TIM4_CR2)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga93cc3885afa9a950ee654352d8bce7cb"> 2292</a></span>&#160;<span class="comment"></span>  #define _TIM4_MMS0              ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM4 Master mode selection [0] (in _TIM4_CR2)</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac0627013b613393ba83ca2422acc60fd"> 2293</a></span>&#160;<span class="comment"></span>  #define _TIM4_MMS1              ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM4 Master mode selection [1] (in _TIM4_CR2)</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab0b4d961ec238cc1585bc5cb5eecf65b"> 2294</a></span>&#160;<span class="comment"></span>  #define _TIM4_MMS2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM4 Master mode selection [2] (in _TIM4_CR2)</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="comment">/* TIM4 Slave mode control register (TIM4_SMCR) */</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaa52ade46be8f05f9137eff4d01dd6d6"> 2298</a></span>&#160;<span class="preprocessor">  #define _TIM4_SMS               ((uint8_t) (0x07 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [2:0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab3512bd47b4422e3cb6c1c82ed4ca6d2"> 2299</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMS0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga3f21168b7bf290f48fde53c800fd669a"> 2300</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMS1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [1] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1564aa0ad29a02a73a151f0f591a1163"> 2301</a></span>&#160;<span class="comment"></span>  #define _TIM4_SMS2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 Clock/trigger/slave mode selection [2] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="comment"></span>  // reserved [3]</div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacb82fefecad5c3c92d48ac7e43666a0d"> 2303</a></span>&#160;<span class="preprocessor">  #define _TIM4_TS                ((uint8_t) (0x07 &lt;&lt; 4))        </span><span class="comment">///&lt; TIM4 Trigger selection [2:0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae77d7cf6f2beb0360cc1cf3f2d98a572"> 2304</a></span>&#160;<span class="comment"></span>  #define _TIM4_TS0               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; TIM4 Trigger selection [0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga365f83e5be4b62346d9862789d8b8b0c"> 2305</a></span>&#160;<span class="comment"></span>  #define _TIM4_TS1               ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; TIM4 Trigger selection [1] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga72944a0e1e60933792955ecd0f80de18"> 2306</a></span>&#160;<span class="comment"></span>  #define _TIM4_TS2               ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; TIM4 Trigger selection [2] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabffe1f39fb13ba76cadf94769dbce29e"> 2307</a></span>&#160;<span class="comment"></span>  #define _TIM4_MSM               ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; TIM4 Master/slave mode [0] (in _TIM4_SMCR)</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="comment">/*  TIM4 Interrupt enable (TIM4_IER) */</span></div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa869677aa4ac5a8a54bd22e2364fc4ea"> 2310</a></span>&#160;<span class="preprocessor">  #define _TIM4_UIE               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update interrupt enable [0] (in _TIM4_IER)</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa8c001a2289175a84c8f89e9eb9904bc"> 2312</a></span>&#160;<span class="preprocessor">  #define _TIM4_TIE               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM4 Trigger interrupt enable [0] (in _TIM4_IER)</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="comment">/*  TIM4 Status register (TIM4_SR1) */</span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0f03722638a27be9f2729b75c992a770"> 2316</a></span>&#160;<span class="preprocessor">  #define _TIM4_UIF               ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update interrupt flag [0] (in _TIM4_SR1)</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment"></span>  // reserved [5:1]</div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga788c682ac8dcfaa231962c9fe91ad2e0"> 2318</a></span>&#160;<span class="preprocessor">  #define _TIM4_TIF               ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM4 Trigger interrupt flag [0] (in _TIM4_SR1)</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <span class="comment">/*  TIM4 Event generation register (TIM4_EGR) */</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5338a0297786119afefb930beba9dade"> 2322</a></span>&#160;<span class="preprocessor">  #define _TIM4_UG                ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 Update generation [0] (in _TIM4_EGR)</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment"></span>  // reserved [5:3]</div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga31443ff6c68378fa132003d7a3314a86"> 2324</a></span>&#160;<span class="preprocessor">  #define _TIM4_TG                ((uint8_t) (0x01 &lt;&lt; 6))        </span><span class="comment">///&lt; TIM4 Trigger generation [0] (in _TIM4_EGR)</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment"></span>  // reserved [7]</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <span class="comment">/* TIM4 Prescaler register (TIM4_PSCR) */</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4be020ae3c1c3487c2b799debe51c1fd"> 2328</a></span>&#160;<span class="preprocessor">  #define _TIM4_PSC               ((uint8_t) (0x0F &lt;&lt; 0))        </span><span class="comment">///&lt; TIM4 clock prescaler [3:0] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e"> 2329</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC0              ((uint8_t) (0x01 &lt;&lt; 0))        <span class="comment">///&lt; TIM4 clock prescaler [0] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6909611e163377a8a002258c8eaa765"> 2330</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC1              ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; TIM4 clock prescaler [1] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02331"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga36391becc858eb5eb68ca9d70fb65370"> 2331</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC2              ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; TIM4 clock prescaler [2] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8479425682d17463b1542eaea1365de6"> 2332</a></span>&#160;<span class="comment"></span>  #define _TIM4_PSC3              ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; TIM4 clock prescaler [3] (in _TIM4_PSCR)</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#endif // TIM4_AddressBase</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="comment">// Infrared Timer Module (IRTIM)</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#if defined(IRTIM_AddressBase)</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">  /** @brief struct for Infrared Timer Module (IRTIM) */</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="struct_i_r_t_i_m__t.html"> 2345</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">    /** @brief IR-Timer Control register (IR_CR) */</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="struct_i_r_t_i_m__t.html#a6b9dc189dc78e7c6be021ae695af3ca4"> 2349</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_i_r_t_i_m__t.html#a6b9dc189dc78e7c6be021ae695af3ca4">IR_EN</a>   : 1;    <span class="comment">///&lt; Infrared output enable</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="struct_i_r_t_i_m__t.html#a176dbc81c2880ec48444f948299f6b94"> 2350</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_i_r_t_i_m__t.html#a176dbc81c2880ec48444f948299f6b94">HS_EN</a>   : 1;    <span class="comment">///&lt; High Sink LED driver enable</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="struct_i_r_t_i_m__t.html#a6eee014176c0152c7a8c6bfd4920c77b"> 2351</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    } CR;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  } <a class="code" href="struct_i_r_t_i_m__t.html">IRTIM_t</a>;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga46254d319fbfcc8909b2ce6ef491adaf"> 2357</a></span>&#160;<span class="preprocessor">  #define _IRTIM      _SFR(IRTIM_t,  IRTIM_AddressBase)        </span><span class="comment">///&lt; IRTIM struct/bit access</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga318464341f03e54781fc9b462f552871"> 2358</a></span>&#160;<span class="comment"></span>  #define _IRTIM_CR1  _SFR(uint8_t,  IRTIM_AddressBase+0x00)   <span class="comment">///&lt; IRTIM control register</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <span class="comment">/* _IRTIM Module Reset Values */</span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga416a553be0928e1e2d705e77a81d6271"> 2361</a></span>&#160;<span class="preprocessor">  #define _IRTIM_CR_RESET_VALUE        ((uint8_t) 0x00)          </span><span class="comment">///&lt; IRTIM control register reset value</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  <span class="comment">/* IRTIM Control register (IRTIM_CR1) */</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab23fe4ad24d433180904e674d12d588a"> 2364</a></span>&#160;<span class="preprocessor">  #define _IRTIM_IR_EN            ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; IRTIM Infrared output enable [0] (in _IRTIM_CR)</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac16586df94ad76db5bdad94f0d16ed29"> 2365</a></span>&#160;<span class="comment"></span>  #define _IRTIM_HS_EN            ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; IRTIM High Sink LED driver enable [0] (in _IRTIM_CR)</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#endif // IRTIM_AddressBase</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="comment">// Comparator Module (COMP)</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#if defined(COMP_AddressBase)</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">  /** @brief struct for Comparator Module (COMP) */</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html"> 2378</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="comment">    /** @brief Comparator control register (COMP_CR) */</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a994930e9d8a1686d21830d76a8961a99"> 2382</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a994930e9d8a1686d21830d76a8961a99">BIAS_EN</a>  : 1;    <span class="comment">///&lt; Bias enable</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a942bedbba42bfe3aa206f4d785e293d0"> 2383</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a942bedbba42bfe3aa206f4d785e293d0">COMP1_EN</a> : 1;    <span class="comment">///&lt; First comparator enable</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a39144615c0728a0f0660894b1c6e8a14"> 2384</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a39144615c0728a0f0660894b1c6e8a14">COMP2_EN</a> : 1;    <span class="comment">///&lt; Second comparator enable</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a3280883c40c0b1891754f81f81a01741"> 2385</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a3280883c40c0b1891754f81f81a01741">COMPREF</a>  : 1;    <span class="comment">///&lt; Comparator reference</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#accb8b70e949148aaa11bc1ab7ab20922"> 2386</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#accb8b70e949148aaa11bc1ab7ab20922">POL</a>      : 1;    <span class="comment">///&lt; Comparator polarity</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#ae83482c7bd78666b1c9d2e068dea11d1"> 2387</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#ae83482c7bd78666b1c9d2e068dea11d1">CNF_TIM</a>  : 2;    <span class="comment">///&lt; Comparator 1/2 output connected to TIM2/3 capture or break</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a03e8326be24a081dda448f32cb9ef129"> 2388</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a03e8326be24a081dda448f32cb9ef129">IC1_BK</a>   : 1;    <span class="comment">///&lt; Input capture 1 / break selection</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment"></span>    } CR;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">    /** @brief Comparator control status register (COMP_CSR) */</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#ae19b9f3f51d161a7fb403543ce3cfd0d"> 2393</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#ae19b9f3f51d161a7fb403543ce3cfd0d">COMP1_OUT</a> : 1;    <span class="comment">///&lt; First comparator output</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a0c1ff3972c3a387f97df500ecbefe3b7"> 2394</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a0c1ff3972c3a387f97df500ecbefe3b7">COMP2_OUT</a> : 1;    <span class="comment">///&lt; Second comparator output</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a6eee014176c0152c7a8c6bfd4920c77b"> 2395</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved, forced by hardware to 0</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a9d122f95ce0e88b834741836877d512b"> 2396</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a9d122f95ce0e88b834741836877d512b">CEF1</a>      : 1;    <span class="comment">///&lt; First comparator event flag</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a22ed62f1a8051b1d8f4bf69a6041acdf"> 2397</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a22ed62f1a8051b1d8f4bf69a6041acdf">ITEN1</a>     : 1;    <span class="comment">///&lt; First comparator interrupt enable</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#af9c2723eccc76815e8f493a45647b110"> 2398</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#af9c2723eccc76815e8f493a45647b110">CEF2</a>      : 1;    <span class="comment">///&lt; Second comparator event flag</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a5f759d39b8d53b771d9c6cb03e353043"> 2399</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a5f759d39b8d53b771d9c6cb03e353043">ITEN2</a>     : 1;    <span class="comment">///&lt; Second comparator interrupt enable</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="comment"></span>    } CSR;</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="comment">    /** @brief Comparator channel selection (COMP_CCS) */</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a50ab54eeaa0a2960a84dd90dbc64b3f0"> 2404</a></span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a50ab54eeaa0a2960a84dd90dbc64b3f0">COMP1_CH1</a> : 1;    <span class="comment">///&lt; Comparator 1 switch 1 enable</span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#abd10cdbe364e9be5147b0b79e89dcb09"> 2405</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#abd10cdbe364e9be5147b0b79e89dcb09">COMP1_CH2</a> : 1;    <span class="comment">///&lt; Comparator 1 switch 2 enable</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a0e8c0da85de6f2e9eddaf29152418655"> 2406</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a0e8c0da85de6f2e9eddaf29152418655">COMP1_CH3</a> : 1;    <span class="comment">///&lt; Comparator 1 switch 3 enable</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a90aeaab80e022b3712e88fe4dfe2e349"> 2407</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a90aeaab80e022b3712e88fe4dfe2e349">COMP1_CH4</a> : 1;    <span class="comment">///&lt; Comparator 1 switch 4 enable</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a1fd004667bb0b15d064ac18d4bf55171"> 2408</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a1fd004667bb0b15d064ac18d4bf55171">COMP2_CH1</a> : 1;    <span class="comment">///&lt; Comparator 2 switch 1 enable</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a3e08c2eef217ab492d34b45ae1a45752"> 2409</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a3e08c2eef217ab492d34b45ae1a45752">COMP2_CH2</a> : 1;    <span class="comment">///&lt; Comparator 2 switch 2 enable</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a3fafe8ef68637564584e0c7050fbd31d"> 2410</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a3fafe8ef68637564584e0c7050fbd31d">COMP2_CH3</a> : 1;    <span class="comment">///&lt; Comparator 2 switch 3 enable</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="struct_c_o_m_p__t.html#a0a1d0d2b1bb5db94a51b80f5d996d119"> 2411</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   <a class="code" href="struct_c_o_m_p__t.html#a0a1d0d2b1bb5db94a51b80f5d996d119">COMP2_CH4</a> : 1;    <span class="comment">///&lt; Comparator 2 switch 4 enable</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment"></span>    } CCS;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  } <a class="code" href="struct_c_o_m_p__t.html">COMP_t</a>;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  <span class="comment">/* Pointer to TIM4 registers */</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac45e22ced7056f2a58b0d0973bee2a11"> 2417</a></span>&#160;<span class="preprocessor">  #define _COMP       _SFR(COMP_t_t, COMP_AddressBase)         </span><span class="comment">///&lt; COMP struct/bit access</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4617b67890096d6bef277a8f15103e67"> 2418</a></span>&#160;<span class="comment"></span>  #define _COMP_CR    _SFR(uint8_t,  COMP_AddressBase+0x00)    <span class="comment">///&lt; Comparator control register</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga80a8c5d2fe9d9207036af3ebb9251c6d"> 2419</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR   _SFR(uint8_t,  COMP_AddressBase+0x01)    <span class="comment">///&lt; Comparator control status register</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5685ce908299921f92cec4fe96ddb3d9"> 2420</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS   _SFR(uint8_t,  COMP_AddressBase+0x02)    <span class="comment">///&lt; Comparator channel selection</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  <span class="comment">/* _IRTIM Module Reset Values */</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8b1bb54498be34e9748524cbff42af8c"> 2423</a></span>&#160;<span class="preprocessor">  #define _COMP_CR_RESET_VALUE         ((uint8_t) 0x00)          </span><span class="comment">///&lt; Comparator control register reset value</span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadfdce1470ed477efdb72390ff75c936e"> 2424</a></span>&#160;<span class="comment"></span>  #define _COMP_CSR_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Comparator control status register reset value</span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8303858aeab501043820a21945e54f37"> 2425</a></span>&#160;<span class="comment"></span>  #define _COMP_CCS_RESET_VALUE        ((uint8_t) 0x00)          <span class="comment">///&lt; Comparator channel selection reset value</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <span class="comment">/* Comparator control register (COMP_CR) */</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga75e806bf69207a3c0f44ff14c42523de"> 2428</a></span>&#160;<span class="preprocessor">  #define _COMP_BIAS_EN           ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; COMP Bias enable [0] (in _COMP_CR)</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab15d487d92dab20d0f05d4c2de1b4c33"> 2429</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP1_EN          ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; COMP First comparator enable [0] (in _COMP_CR)</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1ca8b6a7b4cccb152114544577d2ab83"> 2430</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP2_EN          ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; COMP Second comparator enable [0] (in _COMP_CR)</span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4589ca892bc12c7a08611f72d27e1b8e"> 2431</a></span>&#160;<span class="comment"></span>  #define _COMP_COMPREF           ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; COMP Comparator reference [0] (in _COMP_CR)</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1785bfec74796eee5eeca0749666c970"> 2432</a></span>&#160;<span class="comment"></span>  #define _COMP_POL               ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; COMP Comparator polarity [0] (in _COMP_CR)</span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga51c52e1246b6589e4c71a0989b1b0c73"> 2433</a></span>&#160;<span class="comment"></span>  #define _COMP_CNF_TIM           ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; COMP Comparator 1/2 output connected to TIM2/3 capture or break [1:0] (in _COMP_CR)</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa3b382a551ae1dcbf4fb22d71eba607c"> 2434</a></span>&#160;<span class="comment"></span>  #define _COMP_CNF_TIM0          ((uint8_t) (0x03 &lt;&lt; 5))        <span class="comment">///&lt; COMP Comparator 1/2 output connected to TIM2/3 capture or break [0] (in _COMP_CR)</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6d5463372742f315861739e128856a8c"> 2435</a></span>&#160;<span class="comment"></span>  #define _COMP_CNF_TIM1          ((uint8_t) (0x03 &lt;&lt; 6))        <span class="comment">///&lt; COMP Comparator 1/2 output connected to TIM2/3 capture or break [1] (in _COMP_CR)</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga71ca549c9891ef713c3e7d3917c0de56"> 2436</a></span>&#160;<span class="comment"></span>  #define _COMP_IC1_BK            ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; COMP Input capture 1 / break selection [0] (in _COMP_CR)</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="comment">/* Comparator control register (COMP_CR) */</span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga2a87e38921bd4dd395113a48273a62f5"> 2439</a></span>&#160;<span class="preprocessor">  #define _COMP_COMP1_OUT         ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; COMP First comparator output [0] (in _COMP_CSR)</span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad2170635e448fc93a47a0b1300179a00"> 2440</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP2_OUT         ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; COMP Second comparator output [0] (in _COMP_CSR)</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac6929c63a7ec83b377a4423f3ad5f371"> 2442</a></span>&#160;<span class="preprocessor">  #define _COMP_CEF1              ((uint8_t) (0x01 &lt;&lt; 4))        </span><span class="comment">///&lt; COMP First comparator event flag [0] (in _COMP_CSR)</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae74b4e161e3c7b0e8b95002b4cde4b1e"> 2443</a></span>&#160;<span class="comment"></span>  #define _COMP_ITEN1             ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; COMP First comparator interrupt enable [0] (in _COMP_CSR)</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6f88fd64566bb7af2cac8458c0cc1f9d"> 2444</a></span>&#160;<span class="comment"></span>  #define _COMP_CEF2              ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; COMP Second comparator event flag [0] (in _COMP_CSR)</span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga112ed61d086c9868b5c126ac722bdb87"> 2445</a></span>&#160;<span class="comment"></span>  #define _COMP_ITEN2             ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; COMP Second comparator interrupt enable [0] (in _COMP_CSR)</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <span class="comment">/* Comparator channel selection (COMP_CCS) */</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga78647324fb918bb3f42da598a7e6eb5e"> 2448</a></span>&#160;<span class="preprocessor">  #define _COMP_COMP1_CH1         ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; COMP Comparator 1 switch 1 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae5fe560865682dd9abc5ead8ac178db1"> 2449</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP1_CH2         ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; COMP Comparator 1 switch 2 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9f8dc1b430a4ff710c43b4162eeb9ec6"> 2450</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP1_CH3         ((uint8_t) (0x01 &lt;&lt; 2))        <span class="comment">///&lt; COMP Comparator 1 switch 3 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga099a6fd00a716fa5ff8a52c953f42bfd"> 2451</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP1_CH4         ((uint8_t) (0x01 &lt;&lt; 3))        <span class="comment">///&lt; COMP Comparator 1 switch 4 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad4776da5675319e0dce3851fe3dde4a8"> 2452</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP2_CH1         ((uint8_t) (0x01 &lt;&lt; 4))        <span class="comment">///&lt; COMP Comparator 2 switch 1 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac1fe2191715f9ba05c79938d28538632"> 2453</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP2_CH2         ((uint8_t) (0x01 &lt;&lt; 5))        <span class="comment">///&lt; COMP Comparator 2 switch 2 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gade504c85b137e6adbfbf36c9021b3d22"> 2454</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP2_CH3         ((uint8_t) (0x01 &lt;&lt; 6))        <span class="comment">///&lt; COMP Comparator 2 switch 3 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga09d7536658ea67b2252e20f04dd18637"> 2455</a></span>&#160;<span class="comment"></span>  #define _COMP_COMP2_CH4         ((uint8_t) (0x01 &lt;&lt; 7))        <span class="comment">///&lt; COMP Comparator 2 switch 4 enable [0] (in _COMP_CCS)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#endif // COMP_AddressBase</span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;<span class="comment">// Global Configuration (CFG)</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="preprocessor">#if defined(CFG_AddressBase)</span></div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="comment">  /** @brief struct for Global Configuration registers (CFG) */</span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">    /** @brief Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   SWD     : 1;    <span class="comment">///&lt; SWIM disable</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   AL      : 1;    <span class="comment">///&lt; Activation level</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>           : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;    } GCR;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;  } <a class="code" href="struct_c_f_g__t.html">CFG_t</a>;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <span class="comment">/* Pointer to CFG registers */</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331"> 2479</a></span>&#160;<span class="preprocessor">  #define _CFG          _SFR(CFG_t,    CFG_AddressBase)          </span><span class="comment">///&lt; CFG struct/bit access</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf7679b5517847c80083efb7f9df207c1"> 2480</a></span>&#160;<span class="comment"></span>  #define _CFG_GCR      _SFR(uint8_t,  CFG_AddressBase+0x00)     <span class="comment">///&lt; Global configuration register (CFG_GCR)</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="comment">/* CFG Module Reset Values */</span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1ac998e464bee8246900227f404dd76a"> 2483</a></span>&#160;<span class="preprocessor">  #define _CFG_GCR_RESET_VALUE         ((uint8_t)0x00)</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <span class="comment">/* Global configuration register (CFG_GCR) */</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabb23fec33a6eadc2e746aabd944b810b"> 2486</a></span>&#160;<span class="preprocessor">  #define _CFG_SWD              ((uint8_t) (0x01 &lt;&lt; 0))        </span><span class="comment">///&lt; SWIM disable [0]</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga62193af9c12c16ba237be191868255b8"> 2487</a></span>&#160;<span class="comment"></span>  #define _CFG_AL               ((uint8_t) (0x01 &lt;&lt; 1))        <span class="comment">///&lt; Activation level [0]</span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="comment"></span>  // reserved [7:2]</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#endif // CFG_AddressBase</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">// Interrupt Priority Module (ITC)</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">//------------------------</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#if defined(ITC_AddressBase)</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">  /** @brief struct for setting interrupt Priority (ITC) */</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">    /** @brief interrupt priority register 1 (ITC_SPR1) */</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved (TLI always highest prio)</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT1SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 1</span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="struct_i_t_c__t.html#aadd889df1eefe254a8a6288898cf36c5"> 2506</a></span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    } SPR1;</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">    /** @brief interrupt priority register 2 (ITC_SPR2) */</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT4SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 4</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT6SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 6</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT7SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 7</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment"></span>    } SPR2;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">    /** @brief interrupt priority register 3 (ITC_SPR3) */</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT8SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 8</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT9SPR  : 2;    <span class="comment">///&lt; interrupt priority vector 9</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT10SPR : 2;    <span class="comment">///&lt; interrupt priority vector 10</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT11SPR : 2;    <span class="comment">///&lt; interrupt priority vector 11</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="comment"></span>    } SPR3;</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="comment">    /** @brief interrupt priority register 4 (ITC_SPR4) */</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT12SPR : 2;    <span class="comment">///&lt; interrupt priority vector 12</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT13SPR : 2;    <span class="comment">///&lt; interrupt priority vector 13</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT14SPR : 2;    <span class="comment">///&lt; interrupt priority vector 14</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT15SPR : 2;    <span class="comment">///&lt; interrupt priority vector 15</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="comment"></span>    } SPR4;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">    /** @brief interrupt priority register 5 (ITC_SPR5) */</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 6;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT19SPR : 2;    <span class="comment">///&lt; interrupt priority vector 19</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="comment"></span>    } SPR5;</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">    /** @brief interrupt priority register 6 (ITC_SPR6) */</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT20SPR : 2;    <span class="comment">///&lt; interrupt priority vector 20</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT21SPR : 2;    <span class="comment">///&lt; interrupt priority vector 21</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT22SPR : 2;    <span class="comment">///&lt; interrupt priority vector 22</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    } SPR6;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">    /** @brief interrupt priority register 7 (ITC_SPR7) */</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 2;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT25SPR : 2;    <span class="comment">///&lt; interrupt priority vector 25</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT26SPR : 2;    <span class="comment">///&lt; interrupt priority vector 26</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT27SPR : 2;    <span class="comment">///&lt; interrupt priority vector 27</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="comment"></span>    } SPR7;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">    /** @brief interrupt priority register 8 (ITC_SPR8) */</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT28SPR : 2;    <span class="comment">///&lt; interrupt priority vector 28</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>   VECT29SPR : 2;    <span class="comment">///&lt; interrupt priority vector 29</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="comment"></span>      <a class="code" href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>             : 4;    <span class="comment">//   Reserved</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;    } SPR8;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  } <a class="code" href="struct_i_t_c__t.html">ITC_t</a>;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;  <span class="comment">/* Pointer to ITC registers */</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga698008bf28582986c8fe2f6447acdc7c"> 2572</a></span>&#160;<span class="preprocessor">  #define _ITC          _SFR(ITC_t,    ITC_AddressBase)          </span><span class="comment">///&lt; ITC struct/bit access</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga367b681dc479c8ee39f4e76b5ed55af5"> 2573</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR1     _SFR(uint8_t,  ITC_AddressBase+0x00)     <span class="comment">///&lt; Interrupt priority register 1/8</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga07eada758494172adef7affc15bafc23"> 2574</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR2     _SFR(uint8_t,  ITC_AddressBase+0x01)     <span class="comment">///&lt; Interrupt priority register 2/8</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02"> 2575</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR3     _SFR(uint8_t,  ITC_AddressBase+0x02)     <span class="comment">///&lt; Interrupt priority register 3/8</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8ddc1ed491c3fd780418d592f14247b8"> 2576</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR4     _SFR(uint8_t,  ITC_AddressBase+0x03)     <span class="comment">///&lt; Interrupt priority register 4/8</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9"> 2577</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR5     _SFR(uint8_t,  ITC_AddressBase+0x04)     <span class="comment">///&lt; Interrupt priority register 5/8</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga420d208dc3cb9c70b1a12bfd77da474b"> 2578</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR6     _SFR(uint8_t,  ITC_AddressBase+0x05)     <span class="comment">///&lt; Interrupt priority register 6/8</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga328e92977f925591fb57f5b918bbd456"> 2579</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR7     _SFR(uint8_t,  ITC_AddressBase+0x06)     <span class="comment">///&lt; Interrupt priority register 7/8</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32"> 2580</a></span>&#160;<span class="comment"></span>  #define _ITC_SPR8     _SFR(uint8_t,  ITC_AddressBase+0x07)     <span class="comment">///&lt; Interrupt priority register 8/8</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  <span class="comment">/* ITC Module Reset Values */</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c6b7d75b0394e72f748257537f77c3a"> 2583</a></span>&#160;<span class="preprocessor">  #define  _ITC_SPR1_RESET_VALUE       ((uint8_t) 0xFF)          </span><span class="comment">///&lt; Interrupt priority register 1/8 reset value</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d"> 2584</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR2_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 2/8 reset value</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114"> 2585</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR3_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 3/8 reset value</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaba9e7b662438863dc20111d417353b13"> 2586</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR4_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 4/8 reset value</span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac032a4c32fbbe53d913ef2e7baa127e4"> 2587</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR5_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 5/8 reset value</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga933e07fe969af04d1788bde095d544ad"> 2588</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR6_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 6/8 reset value</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9ebd827cc7c14075cfde917df65afc64"> 2589</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR7_RESET_VALUE       ((uint8_t) 0xFF)          <span class="comment">///&lt; Interrupt priority register 7/8 reset value</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga59420d1c7bde78f40459a4387d07c4a6"> 2590</a></span>&#160;<span class="comment"></span>  #define  _ITC_SPR8_RESET_VALUE       ((uint8_t) 0x0F)          <span class="comment">///&lt; Interrupt priority register 8/8 reset value</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;  <span class="comment">/* Software priority register 1 (ITC_SPR1) */</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae6c58e876bfbcc3ed96cd8215e9853c8"> 2594</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT1SPR         ((uint8_t) (0x03 &lt;&lt; 2))          </span><span class="comment">///&lt; ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1)</span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaeff5c50b05a695bb8dc4a2467212710f"> 2595</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT1SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 1 [0] (in _ITC_SPR1)</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa42404a90f88ae294834a18feb98a935"> 2596</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT1SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 1 [1] (in _ITC_SPR1)</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;  <span class="comment">/* Software priority register 2 (ITC_SPR2) */</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga18af64c2e5e16ef5bd5ecae415a49fb2"> 2600</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT4SPR         ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8d87f5b6936a31506192c245aa7fca31"> 2601</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT4SPR0        ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 4 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac372440818d9cc28897677e7c5388352"> 2602</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT4SPR1        ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 4 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment"></span>  // reserved [3:2]</div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gacc92c7a72258f2a838e2a975aa8086cb"> 2604</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT6SPR         ((uint8_t) (0x03 &lt;&lt; 4))          </span><span class="comment">///&lt; ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga0a9008e6a60e61119e39e9f8d1499482"> 2605</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR0        ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 6 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf0a1058ccb4fa4c0c61e66f7e324b034"> 2606</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT6SPR1        ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 6 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaced8dc0e419b84ae117dc986766caf1c"> 2607</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR         ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2)</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gac5599159ee318c97fd0b60279c07f5bc"> 2608</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR0        ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 7 [0] (in _ITC_SPR2)</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gad4b3ad81e82424159b7a22ed05815d1e"> 2609</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT7SPR1        ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 7 [1] (in _ITC_SPR2)</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <span class="comment">/* Software priority register 3 (ITC_SPR3) */</span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4b0c7961f25c54c6f1b720e1aa572bcc"> 2612</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT8SPR         ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"> 2613</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT8SPR0        ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 8 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga55d97d2088e4d9021d1764c1e8dde6ff"> 2614</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT8SPR1        ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 8 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga674bfd561ddaf18bbc8e0509a4476fb9"> 2615</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR         ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8d832bd669992706c227f2e512199520"> 2616</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR0        ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 9 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaed6d4d89ed84063725d5fe587b3ea2ca"> 2617</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT9SPR1        ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 9 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa51915df0e2d51e958825184a2401e73"> 2618</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaedb453ea7804b9ae6a6e5ef376606937"> 2619</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 10 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga98b0e161e4f066f07fab5add18927a97"> 2620</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT10SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 10 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga08b94bfda28ea2d9e762b9bda3f799cd"> 2621</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga02fadab7de5e9fcec623d8f31909c3c4"> 2622</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 11 [0] (in _ITC_SPR3)</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaaf625dae85c76f325b2d2452f279939d"> 2623</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT11SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 11 [1] (in _ITC_SPR3)</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="comment">/* Software priority register 4 (ITC_SPR4) */</span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaa57f56bddc857e9d4288aa030ae0c573"> 2626</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT12SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02627"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae389a1bf07b186b625482e321b5d8b09"> 2627</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT12SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 12 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae1388aaadd3a01aae93d2a28d980ce1c"> 2628</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT12SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 12 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga86b4b2fcb8e1844b37e52489980f5ad3"> 2629</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga94af0f2fcaf29d1cad079c3fc6c585dc"> 2630</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 13 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf3b4ea8d80b196c06315241da9be1738"> 2631</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT13SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 13 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf45eeb5a221ec0432417e65eccb5e000"> 2632</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gace6b80240a8b591d32fcbbc059707287"> 2633</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 14 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga16a858d5f1bd35703e9ccd7c67a65f9d"> 2634</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT14SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 14 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab92cf9de0eb050b291a5aa4f186b8ef1"> 2635</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga56e276351c7da71b52bdae618b996a6f"> 2636</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 15 [0] (in _ITC_SPR4)</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga628415f64793a85b1cc1e1c493b33b9d"> 2637</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT15SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 15 [1] (in _ITC_SPR4)</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;  <span class="comment">/* Software priority register 5 (ITC_SPR5) */</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="comment">// reserved [5:0]</span></div><div class="line"><a name="l02641"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga565b6ad012b443718f3486781e98fb9b"> 2641</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT19SPR        ((uint8_t) (0x03 &lt;&lt; 6))          </span><span class="comment">///&lt; ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5)</span></div><div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga85a587fdab046f9e5f22ef38a0f5ac3d"> 2642</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 19 [0] (in _ITC_SPR5)</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga7dc1334402d2a009a1ea058aa617d903"> 2643</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT19SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 19 [1] (in _ITC_SPR5)</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  <span class="comment">/* Software priority register 6 (ITC_SPR6) */</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8c9da736d510318f2c75cd73fc1a0e5a"> 2646</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT20SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5af497078d404a8c84911184a5da3dbf"> 2647</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT20SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 20 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gadb88094a3ebbfb623b1f2b98607fc5c9"> 2648</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT20SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 20 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1d67b7b645c4c9979a8305e270460917"> 2649</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4bd3a55a309ff73fa80efe0dc2aedae7"> 2650</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 21 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gab1c523ff340e23d85fb83e1f824ecb0d"> 2651</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT21SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 21 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c"> 2652</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6)</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaad422661da3f0c4c27ebd1ce98f2caef"> 2653</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 22 [0] (in _ITC_SPR6)</span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gabec72fa81395ffc372b5dd675b02467e"> 2654</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT22SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 22 [1] (in _ITC_SPR6)</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="comment"></span>  // reserved [7:6]</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;  <span class="comment">/* Software priority register 7 (ITC_SPR7) */</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;  <span class="comment">// reserved [1:0]</span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga6921fbcc08513a86e88a4f728f70bc79"> 2659</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT25SPR        ((uint8_t) (0x03 &lt;&lt; 2))          </span><span class="comment">///&lt; ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1711d38fc49c6c7263d14f04bbb7a060"> 2660</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 25 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga8b00e34f06e206e460f0dcf29e5aa2ca"> 2661</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT25SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 25 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5789d0ceb1750bc199247fd2fc798bd4"> 2662</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR        ((uint8_t) (0x03 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gae0d98115b8cc679190a9eba3e32ce72d"> 2663</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR0       ((uint8_t) (0x01 &lt;&lt; 4))          <span class="comment">///&lt; ITC interrupt priority vector 26 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga40c7e2e8bf1c452f18606a3088ebcc93"> 2664</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT26SPR1       ((uint8_t) (0x01 &lt;&lt; 5))          <span class="comment">///&lt; ITC interrupt priority vector 26 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga21b4f882899adfb351a0068225b511f6"> 2665</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR        ((uint8_t) (0x03 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7)</span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga52ef401805f32d216125269ae32022c7"> 2666</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR0       ((uint8_t) (0x01 &lt;&lt; 6))          <span class="comment">///&lt; ITC interrupt priority vector 27 [0] (in _ITC_SPR7)</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#gaf703a1c3b14a0744eba2e4c3098e970d"> 2667</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT27SPR1       ((uint8_t) (0x01 &lt;&lt; 7))          <span class="comment">///&lt; ITC interrupt priority vector 27 [1] (in _ITC_SPR7)</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;  <span class="comment">/* Software priority register 8 (ITC_SPR8) */</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga090e09af0c01b327ff876ea5d926d4e0"> 2670</a></span>&#160;<span class="preprocessor">  #define _ITC_VECT28SPR        ((uint8_t) (0x03 &lt;&lt; 0))          </span><span class="comment">///&lt; ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8)</span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga450e8fed1918c7958275ba8d35ed267d"> 2671</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT28SPR0       ((uint8_t) (0x01 &lt;&lt; 0))          <span class="comment">///&lt; ITC interrupt priority vector 28 [0] (in _ITC_SPR8)</span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga19e93d43b2647bde77745922794952b0"> 2672</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT28SPR1       ((uint8_t) (0x01 &lt;&lt; 1))          <span class="comment">///&lt; ITC interrupt priority vector 28 [1] (in _ITC_SPR8)</span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga1aa8c0fe60eda7bb1345a666c46dbb11"> 2673</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR        ((uint8_t) (0x03 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8)</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga9dd56a0460e5787d201b67747a561a18"> 2674</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR0       ((uint8_t) (0x01 &lt;&lt; 2))          <span class="comment">///&lt; ITC interrupt priority vector 29 [0] (in _ITC_SPR8)</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___s_t_m8_l10_x.html#ga5b1a5cf512f9089ef80dca778d022f22"> 2675</a></span>&#160;<span class="comment"></span>  #define _ITC_VECT29SPR1       ((uint8_t) (0x01 &lt;&lt; 3))          <span class="comment">///&lt; ITC interrupt priority vector 29 [1] (in _ITC_SPR8)</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="comment"></span>  // reserved [7:4]</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#endif // ITC_AddressBase</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">// undefine local macros</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#undef _BITS</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">    END OF MODULE DEFINITION FOR MULTIPLE INLUSION</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#endif // STM8L10X_H</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="comment">/** @}*/</span></div><div class="ttc" id="struct_p_o_r_t__t_html"><div class="ttname"><a href="struct_p_o_r_t__t.html">PORT_t</a></div><div class="ttdoc">structure for controlling pins in PORT mode (PORTx, x=A..I) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00324">STM8AF_STM8S.h:324</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_af1c1f5f9b28fd98c04a5e6b082e953b7"><div class="ttname"><a href="struct_t_i_m2__3__t.html#af1c1f5f9b28fd98c04a5e6b082e953b7">TIM2_3_t::BKP</a></div><div class="ttdeci">_BITS BKP</div><div class="ttdoc">Break polarity. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01751">STM8L10x.h:1751</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aedacb49f1f3f651258e0194f6fc76d3a"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aedacb49f1f3f651258e0194f6fc76d3a">TIM2_3_t::IC1F</a></div><div class="ttdeci">_BITS IC1F</div><div class="ttdoc">Input capture 1 filter. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01651">STM8L10x.h:1651</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a994930e9d8a1686d21830d76a8961a99"><div class="ttname"><a href="struct_c_o_m_p__t.html#a994930e9d8a1686d21830d76a8961a99">COMP_t::BIAS_EN</a></div><div class="ttdeci">_BITS BIAS_EN</div><div class="ttdoc">Bias enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02382">STM8L10x.h:2382</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a26fd2b4e2ed23dcb9f9a96b1e6c1be4a"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a26fd2b4e2ed23dcb9f9a96b1e6c1be4a">USART_t::STOP</a></div><div class="ttdeci">_BITS STOP</div><div class="ttdoc">STOP bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01398">STM8L10x.h:1398</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a89c87bf70ec3ea4eb5391c851c9e917f"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a89c87bf70ec3ea4eb5391c851c9e917f">USART_t::DIV_0_3</a></div><div class="ttdeci">_BITS DIV_0_3</div><div class="ttdoc">UART_DIV bits [3:0]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01361">STM8L10x.h:1361</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html"><div class="ttname"><a href="struct_t_i_m2__3__t.html">TIM2_3_t</a></div><div class="ttdoc">struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01553">STM8L10x.h:1553</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a39144615c0728a0f0660894b1c6e8a14"><div class="ttname"><a href="struct_c_o_m_p__t.html#a39144615c0728a0f0660894b1c6e8a14">COMP_t::COMP2_EN</a></div><div class="ttdeci">_BITS COMP2_EN</div><div class="ttdoc">Second comparator enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02384">STM8L10x.h:2384</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a30591fab8e516ecc847539d848651b10"><div class="ttname"><a href="struct_e_x_t_i__t.html#a30591fab8e516ecc847539d848651b10">EXTI_t::P3IS</a></div><div class="ttdeci">_BITS P3IS</div><div class="ttdoc">Portx bit 3 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00511">STM8L10x.h:511</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a730b44d8805d024c7ad59842347d9799"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a730b44d8805d024c7ad59842347d9799">TIM2_3_t::CC2G</a></div><div class="ttdeci">_BITS CC2G</div><div class="ttdoc">Capture/compare 2 generation. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01628">STM8L10x.h:1628</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_af9c2723eccc76815e8f493a45647b110"><div class="ttname"><a href="struct_c_o_m_p__t.html#af9c2723eccc76815e8f493a45647b110">COMP_t::CEF2</a></div><div class="ttdeci">_BITS CEF2</div><div class="ttdoc">Second comparator event flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02398">STM8L10x.h:2398</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_a4dad1e81dd2c1ee680f1c6718042cf8f"><div class="ttname"><a href="struct_t_i_m4__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TIM4_t::TG</a></div><div class="ttdeci">_BITS TG</div><div class="ttdoc">Trigger generation. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02234">STM8L10x.h:2234</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a4466dcb872bfd344655ff97cbd7d2122"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a4466dcb872bfd344655ff97cbd7d2122">USART_t::ILIEN</a></div><div class="ttdeci">_BITS ILIEN</div><div class="ttdoc">IDLE Line interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01385">STM8L10x.h:1385</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a2d3cf39a8728009fb9d555f9f5fe9381"><div class="ttname"><a href="struct_e_x_t_i__t.html#a2d3cf39a8728009fb9d555f9f5fe9381">EXTI_t::PBHIS</a></div><div class="ttdeci">_BITS PBHIS</div><div class="ttdoc">Port B, pins 4..7 external interrupt select. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00556">STM8L10x.h:556</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a68e22bbff24b969aa003e5efddfdfff7"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a68e22bbff24b969aa003e5efddfdfff7">USART_t::TEN</a></div><div class="ttdeci">_BITS TEN</div><div class="ttdoc">Transmitter enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01384">STM8L10x.h:1384</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a9cd1b18ac0ed5f6f2cb57fb60c37b218"><div class="ttname"><a href="struct_e_x_t_i__t.html#a9cd1b18ac0ed5f6f2cb57fb60c37b218">EXTI_t::P4F</a></div><div class="ttdeci">_BITS P4F</div><div class="ttdoc">Portx bit 4 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00538">STM8L10x.h:538</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a7de79d1dac80e8b8ffafa028fe020ac0"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">TIM2_3_t::CC2S</a></div><div class="ttdeci">_BITS CC2S</div><div class="ttdoc">Compare 2 selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01662">STM8L10x.h:1662</a></div></div>
<div class="ttc" id="struct_i2_c__t_html_acca34d1c2df5fb1c51f54ba10fd0a114"><div class="ttname"><a href="struct_i2_c__t.html#acca34d1c2df5fb1c51f54ba10fd0a114">I2C_t::DUALF</a></div><div class="ttdeci">_BITS DUALF</div><div class="ttdoc">Dual flag (Slave mode) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01156">STM8L10x.h:1156</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a50ab54eeaa0a2960a84dd90dbc64b3f0"><div class="ttname"><a href="struct_c_o_m_p__t.html#a50ab54eeaa0a2960a84dd90dbc64b3f0">COMP_t::COMP1_CH1</a></div><div class="ttdeci">_BITS COMP1_CH1</div><div class="ttdoc">Comparator 1 switch 1 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02404">STM8L10x.h:2404</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a2ea9aa7b0d42c9c5516059de5e39d2c7"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a2ea9aa7b0d42c9c5516059de5e39d2c7">TIM2_3_t::IC2PSC</a></div><div class="ttdeci">_BITS IC2PSC</div><div class="ttdoc">Input capture 2 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01672">STM8L10x.h:1672</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aa928c16362c796aad8b3c4de6a0c3601"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aa928c16362c796aad8b3c4de6a0c3601">TIM2_3_t::URS</a></div><div class="ttdeci">_BITS URS</div><div class="ttdoc">Update request source. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01559">STM8L10x.h:1559</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_ab698cc59ab87584eebd65a520911d204"><div class="ttname"><a href="struct_w_f_e__t.html#ab698cc59ab87584eebd65a520911d204">WFE_t::EXTI_EV6</a></div><div class="ttdeci">_BITS EXTI_EV6</div><div class="ttdoc">Interrupt on pin 6 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01507">STM8L10x.h:1507</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ae04507194748a39088df02964361587d"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ae04507194748a39088df02964361587d">TIM2_3_t::OC2M</a></div><div class="ttdeci">_BITS OC2M</div><div class="ttdoc">Output compare 2 mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01665">STM8L10x.h:1665</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a1fd004667bb0b15d064ac18d4bf55171"><div class="ttname"><a href="struct_c_o_m_p__t.html#a1fd004667bb0b15d064ac18d4bf55171">COMP_t::COMP2_CH1</a></div><div class="ttdeci">_BITS COMP2_CH1</div><div class="ttdoc">Comparator 2 switch 1 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02408">STM8L10x.h:2408</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a81ccacd17fd554b824454fe3ae3b1967"><div class="ttname"><a href="struct_w_f_e__t.html#a81ccacd17fd554b824454fe3ae3b1967">WFE_t::TIM2_EV0</a></div><div class="ttdeci">_BITS TIM2_EV0</div><div class="ttdoc">TIM2 update, trigger or break event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01493">STM8L10x.h:1493</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_aed4247a1fd2710ea03c990fc1b8f88ae"><div class="ttname"><a href="struct_w_f_e__t.html#aed4247a1fd2710ea03c990fc1b8f88ae">WFE_t::EXTI_EV0</a></div><div class="ttdeci">_BITS EXTI_EV0</div><div class="ttdoc">Interrupt on pin 0 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01496">STM8L10x.h:1496</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a44274c2a73e369853b32d7d10086fb8b"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a44274c2a73e369853b32d7d10086fb8b">TIM2_3_t::PSC</a></div><div class="ttdeci">_BITS PSC</div><div class="ttdoc">prescaler [2:0] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01704">STM8L10x.h:1704</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a508baa83f767ffdb3b09a80870fc6b62"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a508baa83f767ffdb3b09a80870fc6b62">TIM2_3_t::ARR</a></div><div class="ttdeci">_BITS ARR</div><div class="ttdoc">16-bit auto-reload value [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01711">STM8L10x.h:1711</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aa135eabba2d2ab06a3dfcd20e204582f"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aa135eabba2d2ab06a3dfcd20e204582f">TIM2_3_t::CEN</a></div><div class="ttdeci">_BITS CEN</div><div class="ttdoc">Counter enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01557">STM8L10x.h:1557</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a36bb6af05084e3c87b219a00fc5985d0"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a36bb6af05084e3c87b219a00fc5985d0">USART_t::IDLE</a></div><div class="ttdeci">_BITS IDLE</div><div class="ttdoc">IDLE line detected. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01340">STM8L10x.h:1340</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a47af85b92b7c6dfebfb31e509e5914a7"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a47af85b92b7c6dfebfb31e509e5914a7">TIM2_3_t::CC1G</a></div><div class="ttdeci">_BITS CC1G</div><div class="ttdoc">Capture/compare 1 generation. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01627">STM8L10x.h:1627</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aca58a09b2286e2352a6dc69a144f4fd2"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aca58a09b2286e2352a6dc69a144f4fd2">TIM2_3_t::ECE</a></div><div class="ttdeci">_BITS ECE</div><div class="ttdoc">External clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01588">STM8L10x.h:1588</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_aa3111c91fb5c9dc4877da4b89b6fbfc6"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#aa3111c91fb5c9dc4877da4b89b6fbfc6">USART_t::REN</a></div><div class="ttdeci">_BITS REN</div><div class="ttdoc">Receiver enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01383">STM8L10x.h:1383</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a14eed59b285db2cb98d5a53e56a35b20"><div class="ttname"><a href="struct_w_f_e__t.html#a14eed59b285db2cb98d5a53e56a35b20">WFE_t::EXTI_EV4</a></div><div class="ttdeci">_BITS EXTI_EV4</div><div class="ttdoc">Interrupt on pin 4 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01505">STM8L10x.h:1505</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a6a7b8966748a63ca3b15dc1143f1694c"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a6a7b8966748a63ca3b15dc1143f1694c">TIM2_3_t::CNT</a></div><div class="ttdeci">_BITS CNT</div><div class="ttdoc">16-bit counter [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01692">STM8L10x.h:1692</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_af0ff19dfbe73662afba6d352b977aef1"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#af0ff19dfbe73662afba6d352b977aef1">USART_t::SBK</a></div><div class="ttdeci">_BITS SBK</div><div class="ttdoc">Send break. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01381">STM8L10x.h:1381</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_af991572dee03433db23951072e32ce3e"><div class="ttname"><a href="struct_t_i_m2__3__t.html#af991572dee03433db23951072e32ce3e">TIM2_3_t::CC1IF</a></div><div class="ttdeci">_BITS CC1IF</div><div class="ttdoc">Capture/compare 1 interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01607">STM8L10x.h:1607</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_ac6130f130db0831b80c6e73aceb715ee"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#ac6130f130db0831b80c6e73aceb715ee">USART_t::TCIEN</a></div><div class="ttdeci">_BITS TCIEN</div><div class="ttdoc">Transmission complete interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01387">STM8L10x.h:1387</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_af5f3738385663b19875c6053a4aa1d80"><div class="ttname"><a href="struct_t_i_m2__3__t.html#af5f3738385663b19875c6053a4aa1d80">TIM2_3_t::CCR1</a></div><div class="ttdeci">_BITS CCR1</div><div class="ttdoc">16-bit capture/compare value 1 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01723">STM8L10x.h:1723</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_a9e1a257dde7650e00f3ab13c0fc30968"><div class="ttname"><a href="struct_t_i_m4__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIM4_t::TIF</a></div><div class="ttdeci">_BITS TIF</div><div class="ttdoc">Trigger interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02225">STM8L10x.h:2225</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a737ef23f7b37424196b71e4beebec1c0"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a737ef23f7b37424196b71e4beebec1c0">USART_t::PE</a></div><div class="ttdeci">_BITS PE</div><div class="ttdoc">Parity error. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01336">STM8L10x.h:1336</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a99f0d9baea4a2a10febd38458a812707"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a99f0d9baea4a2a10febd38458a812707">USART_t::TXE</a></div><div class="ttdeci">_BITS TXE</div><div class="ttdoc">Transmit data register empty. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01343">STM8L10x.h:1343</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a0e8c0da85de6f2e9eddaf29152418655"><div class="ttname"><a href="struct_c_o_m_p__t.html#a0e8c0da85de6f2e9eddaf29152418655">COMP_t::COMP1_CH3</a></div><div class="ttdeci">_BITS COMP1_CH3</div><div class="ttdoc">Comparator 1 switch 3 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02406">STM8L10x.h:2406</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a4f393cf61f6e08b243f8b0c23e2e3d47"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a4f393cf61f6e08b243f8b0c23e2e3d47">TIM2_3_t::CC2IE</a></div><div class="ttdeci">_BITS CC2IE</div><div class="ttdoc">Capture/compare 2 interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01597">STM8L10x.h:1597</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a5807e7eb8f472b4f26f5f082e1be7ba1"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a5807e7eb8f472b4f26f5f082e1be7ba1">USART_t::R8</a></div><div class="ttdeci">_BITS R8</div><div class="ttdoc">Receive Data bit 8 (in 9-bit mode) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01375">STM8L10x.h:1375</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a8dfc88e5d4e806c2f0d5252efab3b772"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">TIM2_3_t::UIE</a></div><div class="ttdeci">_BITS UIE</div><div class="ttdoc">Update interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01595">STM8L10x.h:1595</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a3fafe8ef68637564584e0c7050fbd31d"><div class="ttname"><a href="struct_c_o_m_p__t.html#a3fafe8ef68637564584e0c7050fbd31d">COMP_t::COMP2_CH3</a></div><div class="ttdeci">_BITS COMP2_CH3</div><div class="ttdoc">Comparator 2 switch 3 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02410">STM8L10x.h:2410</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aee0dbe5e3e005a7270c60577b75b9b82"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aee0dbe5e3e005a7270c60577b75b9b82">TIM2_3_t::OC1PE</a></div><div class="ttdeci">_BITS OC1PE</div><div class="ttdoc">Output compare 1 preload enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01642">STM8L10x.h:1642</a></div></div>
<div class="ttc" id="struct_s_p_i__t_html"><div class="ttname"><a href="struct_s_p_i__t.html">SPI_t</a></div><div class="ttdoc">struct for controlling SPI module (SPI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01213">STM8AF_STM8S.h:1213</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a14ac5d1b2793c9c88b3d60d2625328c8"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a14ac5d1b2793c9c88b3d60d2625328c8">USART_t::RIEN</a></div><div class="ttdeci">_BITS RIEN</div><div class="ttdoc">Receiver interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01386">STM8L10x.h:1386</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html"><div class="ttname"><a href="struct_t_i_m4__t.html">TIM4_t</a></div><div class="ttdoc">struct for controlling 8-Bit Timer 4 (TIM4) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03819">STM8AF_STM8S.h:3819</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_a8aee8772fcc50120138ec95c28cbabc9"><div class="ttname"><a href="struct_t_i_m4__t.html#a8aee8772fcc50120138ec95c28cbabc9">TIM4_t::SMS</a></div><div class="ttdeci">_BITS SMS</div><div class="ttdoc">Clock/trigger/slave mode selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02205">STM8L10x.h:2205</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a04661b216d1e723db7c426269d51e8f3"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a04661b216d1e723db7c426269d51e8f3">TIM2_3_t::CC1S</a></div><div class="ttdeci">_BITS CC1S</div><div class="ttdoc">Compare 1 selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01640">STM8L10x.h:1640</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a6ad990247fdb1b85b4f96999c47c9ef8"><div class="ttname"><a href="struct_e_x_t_i__t.html#a6ad990247fdb1b85b4f96999c47c9ef8">EXTI_t::P2F</a></div><div class="ttdeci">_BITS P2F</div><div class="ttdoc">Portx bit 2 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00536">STM8L10x.h:536</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a8aee8772fcc50120138ec95c28cbabc9"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a8aee8772fcc50120138ec95c28cbabc9">TIM2_3_t::SMS</a></div><div class="ttdeci">_BITS SMS</div><div class="ttdoc">Clock/trigger/slave mode selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01577">STM8L10x.h:1577</a></div></div>
<div class="ttc" id="struct_i_w_d_g__t_html"><div class="ttname"><a href="struct_i_w_d_g__t.html">IWDG_t</a></div><div class="ttdoc">struct for access to Independent Timeout Watchdog registers (IWDG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01046">STM8AF_STM8S.h:1046</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a786f82f4352d8d6cd17020c14a6ee0f5"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a786f82f4352d8d6cd17020c14a6ee0f5">TIM2_3_t::CC1IE</a></div><div class="ttdeci">_BITS CC1IE</div><div class="ttdoc">Capture/compare 1 interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01596">STM8L10x.h:1596</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a69e80cc35a904ec9a5be048bdb3cd414"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a69e80cc35a904ec9a5be048bdb3cd414">USART_t::ADD</a></div><div class="ttdeci">_BITS ADD</div><div class="ttdoc">Address of the UART node. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01405">STM8L10x.h:1405</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_abb9e7029fce1cd69e7e10ebec8940994"><div class="ttname"><a href="struct_t_i_m2__3__t.html#abb9e7029fce1cd69e7e10ebec8940994">TIM2_3_t::CC2P</a></div><div class="ttdeci">_BITS CC2P</div><div class="ttdoc">Capture/compare 2 output polarity. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01685">STM8L10x.h:1685</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a61be40cb57e76f25548d1e1ad0a93157"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a61be40cb57e76f25548d1e1ad0a93157">USART_t::PS</a></div><div class="ttdeci">_BITS PS</div><div class="ttdoc">Parity selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01369">STM8L10x.h:1369</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_aa1540778747ca502b4a8381f9db2bb9e"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#aa1540778747ca502b4a8381f9db2bb9e">USART_t::DATA</a></div><div class="ttdeci">_BITS DATA</div><div class="ttdoc">USART data. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01349">STM8L10x.h:1349</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a0eb0dfd4f9ca15bb4ff2c12586279b9d"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a0eb0dfd4f9ca15bb4ff2c12586279b9d">USART_t::M</a></div><div class="ttdeci">_BITS M</div><div class="ttdoc">word length </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01372">STM8L10x.h:1372</a></div></div>
<div class="ttc" id="struct_c_f_g__t_html"><div class="ttname"><a href="struct_c_f_g__t.html">CFG_t</a></div><div class="ttdoc">struct for Global Configuration registers (CFG) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06293">STM8AF_STM8S.h:6293</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a4820a1696ea9ad3a7bd7bccc67bfe17a"><div class="ttname"><a href="struct_e_x_t_i__t.html#a4820a1696ea9ad3a7bd7bccc67bfe17a">EXTI_t::PBLIS</a></div><div class="ttdeci">_BITS PBLIS</div><div class="ttdoc">Port B, pins 0..3 external interrupt select. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00555">STM8L10x.h:555</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html"><div class="ttname"><a href="struct_c_o_m_p__t.html">COMP_t</a></div><div class="ttdoc">struct for Comparator Module (COMP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02378">STM8L10x.h:2378</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_afa59c31469778d525267196e56e302f9"><div class="ttname"><a href="struct_w_f_e__t.html#afa59c31469778d525267196e56e302f9">WFE_t::EXTI_EVD</a></div><div class="ttdeci">_BITS EXTI_EVD</div><div class="ttdoc">Interrupt on port D event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01510">STM8L10x.h:1510</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a90aeaab80e022b3712e88fe4dfe2e349"><div class="ttname"><a href="struct_c_o_m_p__t.html#a90aeaab80e022b3712e88fe4dfe2e349">COMP_t::COMP1_CH4</a></div><div class="ttdeci">_BITS COMP1_CH4</div><div class="ttdoc">Comparator 1 switch 4 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02407">STM8L10x.h:2407</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a6e36841f39395a214f7d465f06ecd470"><div class="ttname"><a href="struct_e_x_t_i__t.html#a6e36841f39395a214f7d465f06ecd470">EXTI_t::P6IS</a></div><div class="ttdeci">_BITS P6IS</div><div class="ttdoc">Portx bit 6 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00519">STM8L10x.h:519</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ada38c245d766cef8dcb61d94bb8161d6"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ada38c245d766cef8dcb61d94bb8161d6">TIM2_3_t::IC1PSC</a></div><div class="ttdeci">_BITS IC1PSC</div><div class="ttdoc">Input capture 1 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01650">STM8L10x.h:1650</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_ae394ad2fa1cd37c5b959bd3438d12ccc"><div class="ttname"><a href="struct_w_f_e__t.html#ae394ad2fa1cd37c5b959bd3438d12ccc">WFE_t::EXTI_EV3</a></div><div class="ttdeci">_BITS EXTI_EV3</div><div class="ttdoc">Interrupt on pin 3 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01499">STM8L10x.h:1499</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aeafe470ccca1ea4c34545e39bae84128"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aeafe470ccca1ea4c34545e39bae84128">TIM2_3_t::CC2E</a></div><div class="ttdeci">_BITS CC2E</div><div class="ttdoc">Capture/compare 2 output enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01684">STM8L10x.h:1684</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a07b8e0a2e38a34a09a5b71a6f82a76c7"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a07b8e0a2e38a34a09a5b71a6f82a76c7">TIM2_3_t::BKE</a></div><div class="ttdeci">_BITS BKE</div><div class="ttdoc">Break enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01750">STM8L10x.h:1750</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a03e8326be24a081dda448f32cb9ef129"><div class="ttname"><a href="struct_c_o_m_p__t.html#a03e8326be24a081dda448f32cb9ef129">COMP_t::IC1_BK</a></div><div class="ttdeci">_BITS IC1_BK</div><div class="ttdoc">Input capture 1 / break selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02388">STM8L10x.h:2388</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ad56665fa9b7b5f347fdef9f5c7d73311"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ad56665fa9b7b5f347fdef9f5c7d73311">TIM2_3_t::OC2FE</a></div><div class="ttdeci">_BITS OC2FE</div><div class="ttdoc">Output compare 2 fast enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01663">STM8L10x.h:1663</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a9e1a257dde7650e00f3ab13c0fc30968"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIM2_3_t::TIF</a></div><div class="ttdeci">_BITS TIF</div><div class="ttdoc">Trigger interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01610">STM8L10x.h:1610</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a8d2bf6c6a518b4b35e367cda7cb3ef49"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a8d2bf6c6a518b4b35e367cda7cb3ef49">USART_t::DIV_4_11</a></div><div class="ttdeci">_BITS DIV_4_11</div><div class="ttdoc">UART_DIV bits [11:4]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01355">STM8L10x.h:1355</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a3e08c2eef217ab492d34b45ae1a45752"><div class="ttname"><a href="struct_c_o_m_p__t.html#a3e08c2eef217ab492d34b45ae1a45752">COMP_t::COMP2_CH2</a></div><div class="ttdeci">_BITS COMP2_CH2</div><div class="ttdoc">Comparator 2 switch 2 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02409">STM8L10x.h:2409</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_a158ce4b8906730b2977c464e3b853f3d"><div class="ttname"><a href="struct_c_l_k__t.html#a158ce4b8906730b2977c464e3b853f3d">CLK_t::PCKEN_TIM4</a></div><div class="ttdeci">_BITS PCKEN_TIM4</div><div class="ttdoc">clock enable TIM4 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00708">STM8L10x.h:708</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a711a763e6dc042b9f0126d27b62d1e42"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a711a763e6dc042b9f0126d27b62d1e42">USART_t::RWU</a></div><div class="ttdeci">_BITS RWU</div><div class="ttdoc">Receiver wakeup. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01382">STM8L10x.h:1382</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a9d122f95ce0e88b834741836877d512b"><div class="ttname"><a href="struct_c_o_m_p__t.html#a9d122f95ce0e88b834741836877d512b">COMP_t::CEF1</a></div><div class="ttdeci">_BITS CEF1</div><div class="ttdoc">First comparator event flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02396">STM8L10x.h:2396</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_afa6406765fee95b4365d50c4512931d3"><div class="ttname"><a href="struct_t_i_m2__3__t.html#afa6406765fee95b4365d50c4512931d3">TIM2_3_t::OSSI</a></div><div class="ttdeci">_BITS OSSI</div><div class="ttdoc">Off state selection for idle mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01748">STM8L10x.h:1748</a></div></div>
<div class="ttc" id="struct_i_r_t_i_m__t_html_a6b9dc189dc78e7c6be021ae695af3ca4"><div class="ttname"><a href="struct_i_r_t_i_m__t.html#a6b9dc189dc78e7c6be021ae695af3ca4">IRTIM_t::IR_EN</a></div><div class="ttdeci">_BITS IR_EN</div><div class="ttdoc">Infrared output enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02349">STM8L10x.h:2349</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_ae19b9f3f51d161a7fb403543ce3cfd0d"><div class="ttname"><a href="struct_c_o_m_p__t.html#ae19b9f3f51d161a7fb403543ce3cfd0d">COMP_t::COMP1_OUT</a></div><div class="ttdeci">_BITS COMP1_OUT</div><div class="ttdoc">First comparator output. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02393">STM8L10x.h:2393</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a33a39a3e4aef7244b5754104b4f29be9"><div class="ttname"><a href="struct_e_x_t_i__t.html#a33a39a3e4aef7244b5754104b4f29be9">EXTI_t::PDLIS</a></div><div class="ttdeci">_BITS PDLIS</div><div class="ttdoc">Port D, pins 0..3 external interrupt select. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00557">STM8L10x.h:557</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a2fa6439a19c5c96a8048efb4f1b64eac"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a2fa6439a19c5c96a8048efb4f1b64eac">TIM2_3_t::OIS1</a></div><div class="ttdeci">_BITS OIS1</div><div class="ttdoc">Output idle state 1 (OC1 output) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01759">STM8L10x.h:1759</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a5e434153196ae03e4e5b9aaeb36df1a1"><div class="ttname"><a href="struct_e_x_t_i__t.html#a5e434153196ae03e4e5b9aaeb36df1a1">EXTI_t::P5IS</a></div><div class="ttdeci">_BITS P5IS</div><div class="ttdoc">Portx bit 5 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00518">STM8L10x.h:518</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_adb8338591dd30ed0cfe9d3b0f9d3d036"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#adb8338591dd30ed0cfe9d3b0f9d3d036">USART_t::PCEN</a></div><div class="ttdeci">_BITS PCEN</div><div class="ttdoc">Parity control enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01370">STM8L10x.h:1370</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_abe250398538fb21e67e9957c59b152b2"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#abe250398538fb21e67e9957c59b152b2">USART_t::OR</a></div><div class="ttdeci">_BITS OR</div><div class="ttdoc">LIN Header Error (LIN Slave mode) / Overrun error. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01339">STM8L10x.h:1339</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_ac726fa713c51789cda4bb6921135fb62"><div class="ttname"><a href="struct_t_i_m4__t.html#ac726fa713c51789cda4bb6921135fb62">TIM4_t::TIE</a></div><div class="ttdeci">_BITS TIE</div><div class="ttdoc">Trigger interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02216">STM8L10x.h:2216</a></div></div>
<div class="ttc" id="struct_i_r_t_i_m__t_html_a176dbc81c2880ec48444f948299f6b94"><div class="ttname"><a href="struct_i_r_t_i_m__t.html#a176dbc81c2880ec48444f948299f6b94">IRTIM_t::HS_EN</a></div><div class="ttdeci">_BITS HS_EN</div><div class="ttdoc">High Sink LED driver enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02350">STM8L10x.h:2350</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a1d21e1619a56d503d10a8f66e2fe29f2"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a1d21e1619a56d503d10a8f66e2fe29f2">TIM2_3_t::CC1OF</a></div><div class="ttdeci">_BITS CC1OF</div><div class="ttdoc">Capture/compare 1 overcapture flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01618">STM8L10x.h:1618</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_ad1e668c5ec02fb2ddf7a6d73286f28a4"><div class="ttname"><a href="struct_t_i_m4__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TIM4_t::TS</a></div><div class="ttdeci">_BITS TS</div><div class="ttdoc">Trigger selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02207">STM8L10x.h:2207</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ab4dcdbaee0d27b7690b9b6dfbb33c85c"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ab4dcdbaee0d27b7690b9b6dfbb33c85c">TIM2_3_t::BIE</a></div><div class="ttdeci">_BITS BIE</div><div class="ttdoc">Break interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01600">STM8L10x.h:1600</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a1953b84f6a61619f4250b3fa829bbbe0"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a1953b84f6a61619f4250b3fa829bbbe0">TIM2_3_t::MSM</a></div><div class="ttdeci">_BITS MSM</div><div class="ttdoc">Master/slave mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01580">STM8L10x.h:1580</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a090dee49891cfdd870dd797d6278013d"><div class="ttname"><a href="struct_w_f_e__t.html#a090dee49891cfdd870dd797d6278013d">WFE_t::EXTI_EV7</a></div><div class="ttdeci">_BITS EXTI_EV7</div><div class="ttdoc">Interrupt on pin 7 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01508">STM8L10x.h:1508</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_ac6235cc8ffce94bf57d974fc77147bd0"><div class="ttname"><a href="struct_e_x_t_i__t.html#ac6235cc8ffce94bf57d974fc77147bd0">EXTI_t::P0IS</a></div><div class="ttdeci">_BITS P0IS</div><div class="ttdoc">Portx bit 0 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00508">STM8L10x.h:508</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_af6b83f67a1e2774e5054a0fb1e52a6a7"><div class="ttname"><a href="struct_c_l_k__t.html#af6b83f67a1e2774e5054a0fb1e52a6a7">CLK_t::PCKEN_USART</a></div><div class="ttdeci">_BITS PCKEN_USART</div><div class="ttdoc">clock enable USART </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00711">STM8L10x.h:711</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a5c5f113e7f9654de7d5eb889970ede41"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a5c5f113e7f9654de7d5eb889970ede41">TIM2_3_t::ETPS</a></div><div class="ttdeci">_BITS ETPS</div><div class="ttdoc">External trigger prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01587">STM8L10x.h:1587</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a1a25f10c8a00c3e95e06c5c03fe6f76a"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">TIM2_3_t::ARPE</a></div><div class="ttdeci">_BITS ARPE</div><div class="ttdoc">Auto-reload preload enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01563">STM8L10x.h:1563</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a9d97472de7fd8f412554b21fb8013e1d"><div class="ttname"><a href="struct_e_x_t_i__t.html#a9d97472de7fd8f412554b21fb8013e1d">EXTI_t::P1IS</a></div><div class="ttdeci">_BITS P1IS</div><div class="ttdoc">Portx bit 1 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00509">STM8L10x.h:509</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_abe42d60eca81b61d02501be4a9bfbb96"><div class="ttname"><a href="struct_e_x_t_i__t.html#abe42d60eca81b61d02501be4a9bfbb96">EXTI_t::P2IS</a></div><div class="ttdeci">_BITS P2IS</div><div class="ttdoc">Portx bit 2 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00510">STM8L10x.h:510</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_ad1bb6a1a99f071d93e1fe88a00881cba"><div class="ttname"><a href="struct_e_x_t_i__t.html#ad1bb6a1a99f071d93e1fe88a00881cba">EXTI_t::PDHIS</a></div><div class="ttdeci">_BITS PDHIS</div><div class="ttdoc">Port D, pins 4..7 external interrupt select. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00558">STM8L10x.h:558</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_acf3d1e5d51741ac35dd05159e43d53f4"><div class="ttname"><a href="struct_t_i_m2__3__t.html#acf3d1e5d51741ac35dd05159e43d53f4">TIM2_3_t::OPM</a></div><div class="ttdeci">_BITS OPM</div><div class="ttdoc">One-pulse mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01560">STM8L10x.h:1560</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a85578cbe14a06c87e9f99ac131850646"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a85578cbe14a06c87e9f99ac131850646">TIM2_3_t::UIF</a></div><div class="ttdeci">_BITS UIF</div><div class="ttdoc">Update interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01606">STM8L10x.h:1606</a></div></div>
<div class="ttc" id="struct_a_w_u__t_html"><div class="ttname"><a href="struct_a_w_u__t.html">AWU_t</a></div><div class="ttdoc">struct for cofiguring the Auto Wake-Up Module (AWU) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01100">STM8AF_STM8S.h:1100</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a7e17a285899e142fce3d91a93768ede1"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a7e17a285899e142fce3d91a93768ede1">TIM2_3_t::IC2F</a></div><div class="ttdeci">_BITS IC2F</div><div class="ttdoc">Input capture 2 filter. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01673">STM8L10x.h:1673</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_a1953b84f6a61619f4250b3fa829bbbe0"><div class="ttname"><a href="struct_t_i_m4__t.html#a1953b84f6a61619f4250b3fa829bbbe0">TIM4_t::MSM</a></div><div class="ttdeci">_BITS MSM</div><div class="ttdoc">Master/slave mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02208">STM8L10x.h:2208</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a08f3bad07f301cfaeae17ab8bdea9d90"><div class="ttname"><a href="struct_e_x_t_i__t.html#a08f3bad07f301cfaeae17ab8bdea9d90">EXTI_t::PBF</a></div><div class="ttdeci">_BITS PBF</div><div class="ttdoc">Port B external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00547">STM8L10x.h:547</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_adafbdac936e57c8352c4c9894bf061a9"><div class="ttname"><a href="struct_e_x_t_i__t.html#adafbdac936e57c8352c4c9894bf061a9">EXTI_t::P3F</a></div><div class="ttdeci">_BITS P3F</div><div class="ttdoc">Portx bit 3 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00537">STM8L10x.h:537</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a4c47cd05a0f3e8c46f9dc73aba500059"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a4c47cd05a0f3e8c46f9dc73aba500059">TIM2_3_t::CC1P</a></div><div class="ttdeci">_BITS CC1P</div><div class="ttdoc">Capture/compare 1 output polarity. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01682">STM8L10x.h:1682</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_af1dbfd7612ba7547c20ae022f56515f2"><div class="ttname"><a href="struct_c_l_k__t.html#af1dbfd7612ba7547c20ae022f56515f2">CLK_t::PCKEN_TIM2</a></div><div class="ttdeci">_BITS PCKEN_TIM2</div><div class="ttdoc">clock enable TIM2 </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00706">STM8L10x.h:706</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a67eafd05e26b5b9d0f0845559cfc10dc"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a67eafd05e26b5b9d0f0845559cfc10dc">USART_t::TC</a></div><div class="ttdeci">_BITS TC</div><div class="ttdoc">Transmission complete. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01342">STM8L10x.h:1342</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html"><div class="ttname"><a href="struct_e_x_t_i__t.html">EXTI_t</a></div><div class="ttdoc">struct for configuring external port interrupts (EXTI) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00650">STM8AF_STM8S.h:650</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a3280883c40c0b1891754f81f81a01741"><div class="ttname"><a href="struct_c_o_m_p__t.html#a3280883c40c0b1891754f81f81a01741">COMP_t::COMPREF</a></div><div class="ttdeci">_BITS COMPREF</div><div class="ttdoc">Comparator reference. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02385">STM8L10x.h:2385</a></div></div>
<div class="ttc" id="struct_r_s_t__t_html_a107d5ff9a5f71805d614dc0f272edbac"><div class="ttname"><a href="struct_r_s_t__t.html#a107d5ff9a5f71805d614dc0f272edbac">RST_t::PORF</a></div><div class="ttdeci">_BITS PORF</div><div class="ttdoc">Power-on reset (POR) flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00659">STM8L10x.h:659</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a942bedbba42bfe3aa206f4d785e293d0"><div class="ttname"><a href="struct_c_o_m_p__t.html#a942bedbba42bfe3aa206f4d785e293d0">COMP_t::COMP1_EN</a></div><div class="ttdeci">_BITS COMP1_EN</div><div class="ttdoc">First comparator enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02383">STM8L10x.h:2383</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a885e4b4bdb39299794c52922a19d7feb"><div class="ttname"><a href="struct_e_x_t_i__t.html#a885e4b4bdb39299794c52922a19d7feb">EXTI_t::P1F</a></div><div class="ttdeci">_BITS P1F</div><div class="ttdoc">Portx bit 1 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00535">STM8L10x.h:535</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a975ff11d0232c6819236029ecf81363d"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a975ff11d0232c6819236029ecf81363d">USART_t::FE</a></div><div class="ttdeci">_BITS FE</div><div class="ttdoc">Framing error. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01337">STM8L10x.h:1337</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aa53666c7e984f1cfe2579f024ed264c5"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aa53666c7e984f1cfe2579f024ed264c5">TIM2_3_t::OIS2</a></div><div class="ttdeci">_BITS OIS2</div><div class="ttdoc">Output idle state 2 (OC2 output) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01761">STM8L10x.h:1761</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ac726fa713c51789cda4bb6921135fb62"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ac726fa713c51789cda4bb6921135fb62">TIM2_3_t::TIE</a></div><div class="ttdeci">_BITS TIE</div><div class="ttdoc">Trigger interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01599">STM8L10x.h:1599</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a06d103ef2452a9f71c561676d5fabe55"><div class="ttname"><a href="struct_e_x_t_i__t.html#a06d103ef2452a9f71c561676d5fabe55">EXTI_t::PDF</a></div><div class="ttdeci">_BITS PDF</div><div class="ttdoc">Port D external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00548">STM8L10x.h:548</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a2c695a0d2603d9e9d0a21b6cf36653c8"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a2c695a0d2603d9e9d0a21b6cf36653c8">USART_t::NF</a></div><div class="ttdeci">_BITS NF</div><div class="ttdoc">Noise flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01338">STM8L10x.h:1338</a></div></div>
<div class="ttc" id="struct_r_s_t__t_html"><div class="ttname"><a href="struct_r_s_t__t.html">RST_t</a></div><div class="ttdoc">struct for determining reset source (RST) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00710">STM8AF_STM8S.h:710</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_ae1bba2bfed9a141b35cfed0412c97ad6"><div class="ttname"><a href="struct_e_x_t_i__t.html#ae1bba2bfed9a141b35cfed0412c97ad6">EXTI_t::P6F</a></div><div class="ttdeci">_BITS P6F</div><div class="ttdoc">Portx bit 6 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00540">STM8L10x.h:540</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_abd10cdbe364e9be5147b0b79e89dcb09"><div class="ttname"><a href="struct_c_o_m_p__t.html#abd10cdbe364e9be5147b0b79e89dcb09">COMP_t::COMP1_CH2</a></div><div class="ttdeci">_BITS COMP1_CH2</div><div class="ttdoc">Comparator 1 switch 2 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02405">STM8L10x.h:2405</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a168ebdb6fa8e1948c2230984da07e9ef"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a168ebdb6fa8e1948c2230984da07e9ef">USART_t::CPOL</a></div><div class="ttdeci">_BITS CPOL</div><div class="ttdoc">Clock polarity. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01396">STM8L10x.h:1396</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a75aeee2d81c71fcaf1dd0f6955917cbf"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a75aeee2d81c71fcaf1dd0f6955917cbf">USART_t::RXNE</a></div><div class="ttdeci">_BITS RXNE</div><div class="ttdoc">Read data register not empty. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01341">STM8L10x.h:1341</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ae8af8e3293040dc287ebb6b2d747a856"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ae8af8e3293040dc287ebb6b2d747a856">TIM2_3_t::UG</a></div><div class="ttdeci">_BITS UG</div><div class="ttdoc">Update generation. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01626">STM8L10x.h:1626</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_afc268151ce237c25d291952499e88133"><div class="ttname"><a href="struct_t_i_m2__3__t.html#afc268151ce237c25d291952499e88133">TIM2_3_t::LOCK</a></div><div class="ttdeci">_BITS LOCK</div><div class="ttdoc">Lock configuration. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01747">STM8L10x.h:1747</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_af6952584e960681948826fb66e4ef9f7"><div class="ttname"><a href="struct_t_i_m2__3__t.html#af6952584e960681948826fb66e4ef9f7">TIM2_3_t::BIF</a></div><div class="ttdeci">_BITS BIF</div><div class="ttdoc">Break interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01611">STM8L10x.h:1611</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a3707759fae1d9ed82fb601637c71dfaf"><div class="ttname"><a href="struct_w_f_e__t.html#a3707759fae1d9ed82fb601637c71dfaf">WFE_t::TIM2_EV1</a></div><div class="ttdeci">_BITS TIM2_EV1</div><div class="ttdoc">TIM2 capture or compare event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01494">STM8L10x.h:1494</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a497b5006ea3c22be50d783e42674614f"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a497b5006ea3c22be50d783e42674614f">TIM2_3_t::ETF</a></div><div class="ttdeci">_BITS ETF</div><div class="ttdoc">External trigger filter. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01586">STM8L10x.h:1586</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_aa7dde7f2fb6d12a6d53395ebd53a758b"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#aa7dde7f2fb6d12a6d53395ebd53a758b">USART_t::UARTD</a></div><div class="ttdeci">_BITS UARTD</div><div class="ttdoc">UART Disable (for low power consumption) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01373">STM8L10x.h:1373</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a5c4ba15560194081f4a709f1e180a224"><div class="ttname"><a href="struct_w_f_e__t.html#a5c4ba15560194081f4a709f1e180a224">WFE_t::EXTI_EVB</a></div><div class="ttdeci">_BITS EXTI_EVB</div><div class="ttdoc">Interrupt on port B event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01509">STM8L10x.h:1509</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a0a1d0d2b1bb5db94a51b80f5d996d119"><div class="ttname"><a href="struct_c_o_m_p__t.html#a0a1d0d2b1bb5db94a51b80f5d996d119">COMP_t::COMP2_CH4</a></div><div class="ttdeci">_BITS COMP2_CH4</div><div class="ttdoc">Comparator 2 switch 4 enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02411">STM8L10x.h:2411</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a007f0069c80e947dbc7ed81419891f54"><div class="ttname"><a href="struct_e_x_t_i__t.html#a007f0069c80e947dbc7ed81419891f54">EXTI_t::P7F</a></div><div class="ttdeci">_BITS P7F</div><div class="ttdoc">Portx bit 7 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00541">STM8L10x.h:541</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a5d29ed6ad35f391bf74aeeec95d320d5"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a5d29ed6ad35f391bf74aeeec95d320d5">TIM2_3_t::AOE</a></div><div class="ttdeci">_BITS AOE</div><div class="ttdoc">Automatic output enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01752">STM8L10x.h:1752</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_ab373ab2ff95c6d8c303db418a2af9a29"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#ab373ab2ff95c6d8c303db418a2af9a29">USART_t::DIV_12_15</a></div><div class="ttdeci">_BITS DIV_12_15</div><div class="ttdoc">UART_DIV bits [15:12]. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01362">STM8L10x.h:1362</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a480c9bce4e1e57351dfd1d8edb72fe17"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a480c9bce4e1e57351dfd1d8edb72fe17">USART_t::TIEN</a></div><div class="ttdeci">_BITS TIEN</div><div class="ttdoc">Transmitter interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01388">STM8L10x.h:1388</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a75ce8563b663dce3e6a0b1faea9bbf68"><div class="ttname"><a href="struct_e_x_t_i__t.html#a75ce8563b663dce3e6a0b1faea9bbf68">EXTI_t::P7IS</a></div><div class="ttdeci">_BITS P7IS</div><div class="ttdoc">Portx bit 7 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00520">STM8L10x.h:520</a></div></div>
<div class="ttc" id="struct_r_s_t__t_html_a7cf834d689703d6a2a68e656d78952d0"><div class="ttname"><a href="struct_r_s_t__t.html#a7cf834d689703d6a2a68e656d78952d0">RST_t::PIN_KEY</a></div><div class="ttdeci">_BITS PIN_KEY</div><div class="ttdoc">Reset pin configuration key. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00654">STM8L10x.h:654</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_acef0d6244965d131d1d1d491392092eb"><div class="ttname"><a href="struct_t_i_m2__3__t.html#acef0d6244965d131d1d1d491392092eb">TIM2_3_t::CC2IF</a></div><div class="ttdeci">_BITS CC2IF</div><div class="ttdoc">Capture/compare 2 interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01608">STM8L10x.h:1608</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ad85d687178cd0defcca4901c8c10cbcc"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ad85d687178cd0defcca4901c8c10cbcc">TIM2_3_t::CC1E</a></div><div class="ttdeci">_BITS CC1E</div><div class="ttdoc">Capture/compare 1 output enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01681">STM8L10x.h:1681</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a22ed62f1a8051b1d8f4bf69a6041acdf"><div class="ttname"><a href="struct_c_o_m_p__t.html#a22ed62f1a8051b1d8f4bf69a6041acdf">COMP_t::ITEN1</a></div><div class="ttdeci">_BITS ITEN1</div><div class="ttdoc">First comparator interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02397">STM8L10x.h:2397</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a23b29dc236e2ead96ca7194fdc4c88ec"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a23b29dc236e2ead96ca7194fdc4c88ec">TIM2_3_t::OC1FE</a></div><div class="ttdeci">_BITS OC1FE</div><div class="ttdoc">Output compare 1 fast enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01641">STM8L10x.h:1641</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a691834d4c581a7b459fb6b27b850be81"><div class="ttname"><a href="struct_e_x_t_i__t.html#a691834d4c581a7b459fb6b27b850be81">EXTI_t::P0F</a></div><div class="ttdeci">_BITS P0F</div><div class="ttdoc">Portx bit 0 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00534">STM8L10x.h:534</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a13e6a840c9634cb3de18f88072714f3f"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a13e6a840c9634cb3de18f88072714f3f">USART_t::PIEN</a></div><div class="ttdeci">_BITS PIEN</div><div class="ttdoc">Parity interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01368">STM8L10x.h:1368</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a090729f68e2b9ef131375f2d72015984"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a090729f68e2b9ef131375f2d72015984">TIM2_3_t::OC1M</a></div><div class="ttdeci">_BITS OC1M</div><div class="ttdoc">Output compare 1 mode. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01643">STM8L10x.h:1643</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a4dad1e81dd2c1ee680f1c6718042cf8f"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TIM2_3_t::TG</a></div><div class="ttdeci">_BITS TG</div><div class="ttdoc">Trigger generation. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01630">STM8L10x.h:1630</a></div></div>
<div class="ttc" id="struct_i_r_t_i_m__t_html"><div class="ttname"><a href="struct_i_r_t_i_m__t.html">IRTIM_t</a></div><div class="ttdoc">struct for Infrared Timer Module (IRTIM) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02345">STM8L10x.h:2345</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a5f759d39b8d53b771d9c6cb03e353043"><div class="ttname"><a href="struct_c_o_m_p__t.html#a5f759d39b8d53b771d9c6cb03e353043">COMP_t::ITEN2</a></div><div class="ttdeci">_BITS ITEN2</div><div class="ttdoc">Second comparator interrupt enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02399">STM8L10x.h:2399</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_af77fc538a45ca0228ea430bdd700bca8"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#af77fc538a45ca0228ea430bdd700bca8">USART_t::T8</a></div><div class="ttdeci">_BITS T8</div><div class="ttdoc">Transmit Data bit 8 (in 9-bit mode) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01374">STM8L10x.h:1374</a></div></div>
<div class="ttc" id="struct_t_i_m4__t_html_a2e6f44e90aa84f0854fc74932ce16a95"><div class="ttname"><a href="struct_t_i_m4__t.html#a2e6f44e90aa84f0854fc74932ce16a95">TIM4_t::MMS</a></div><div class="ttdeci">_BITS MMS</div><div class="ttdoc">Master mode selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02198">STM8L10x.h:2198</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a9ec5f1f65072cb6b335d398f14de730d"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a9ec5f1f65072cb6b335d398f14de730d">TIM2_3_t::MOE</a></div><div class="ttdeci">_BITS MOE</div><div class="ttdoc">Main output enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01753">STM8L10x.h:1753</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a993503b5fee92e4cf71e697eda78c210"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a993503b5fee92e4cf71e697eda78c210">USART_t::CPHA</a></div><div class="ttdeci">_BITS CPHA</div><div class="ttdoc">Clock phase. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01395">STM8L10x.h:1395</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a9a482380bb41564785294332520bc6fb"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a9a482380bb41564785294332520bc6fb">USART_t::CKEN</a></div><div class="ttdeci">_BITS CKEN</div><div class="ttdoc">Clock enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01397">STM8L10x.h:1397</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a63f9abe13e23dbf5f690c0b1ab848f8d"><div class="ttname"><a href="struct_w_f_e__t.html#a63f9abe13e23dbf5f690c0b1ab848f8d">WFE_t::EXTI_EV1</a></div><div class="ttdeci">_BITS EXTI_EV1</div><div class="ttdoc">Interrupt on pin 1 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01497">STM8L10x.h:1497</a></div></div>
<div class="ttc" id="struct_f_l_a_s_h__t_html"><div class="ttname"><a href="struct_f_l_a_s_h__t.html">FLASH_t</a></div><div class="ttdoc">struct to control write/erase of flash memory (FLASH) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00504">STM8AF_STM8S.h:504</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a2e6f44e90aa84f0854fc74932ce16a95"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a2e6f44e90aa84f0854fc74932ce16a95">TIM2_3_t::MMS</a></div><div class="ttdeci">_BITS MMS</div><div class="ttdoc">Master mode selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01570">STM8L10x.h:1570</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_adabe199420cf874f7fbeaa97d5f311b0"><div class="ttname"><a href="struct_t_i_m2__3__t.html#adabe199420cf874f7fbeaa97d5f311b0">TIM2_3_t::BG</a></div><div class="ttdeci">_BITS BG</div><div class="ttdoc">Break generation. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01631">STM8L10x.h:1631</a></div></div>
<div class="ttc" id="struct_i2_c__t_html"><div class="ttname"><a href="struct_i2_c__t.html">I2C_t</a></div><div class="ttdoc">struct for controlling I2C module (I2C) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01356">STM8AF_STM8S.h:1356</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_ad1e668c5ec02fb2ddf7a6d73286f28a4"><div class="ttname"><a href="struct_t_i_m2__3__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TIM2_3_t::TS</a></div><div class="ttdeci">_BITS TS</div><div class="ttdoc">Trigger selection. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01579">STM8L10x.h:1579</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a2ba66fb8fd13a3cd0a2da1693fe91e4c"><div class="ttname"><a href="struct_w_f_e__t.html#a2ba66fb8fd13a3cd0a2da1693fe91e4c">WFE_t::EXTI_EV2</a></div><div class="ttdeci">_BITS EXTI_EV2</div><div class="ttdoc">Interrupt on pin 2 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01498">STM8L10x.h:1498</a></div></div>
<div class="ttc" id="struct_i_t_c__t_html"><div class="ttname"><a href="struct_i_t_c__t.html">ITC_t</a></div><div class="ttdoc">struct for setting interrupt Priority (ITC) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l06326">STM8AF_STM8S.h:6326</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a4203830019d61b5ea2fc142113251120"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a4203830019d61b5ea2fc142113251120">TIM2_3_t::DIR</a></div><div class="ttdeci">_BITS DIR</div><div class="ttdoc">Direction. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01561">STM8L10x.h:1561</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a6519708591488ea351447dc78942dc79"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a6519708591488ea351447dc78942dc79">TIM2_3_t::CCR2</a></div><div class="ttdeci">_BITS CCR2</div><div class="ttdoc">16-bit capture/compare value 2 [15:8] </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01735">STM8L10x.h:1735</a></div></div>
<div class="ttc" id="struct_b_e_e_p__t_html"><div class="ttname"><a href="struct_b_e_e_p__t.html">BEEP_t</a></div><div class="ttdoc">struct for beeper control (BEEP) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l01173">STM8AF_STM8S.h:1173</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_ae83482c7bd78666b1c9d2e068dea11d1"><div class="ttname"><a href="struct_c_o_m_p__t.html#ae83482c7bd78666b1c9d2e068dea11d1">COMP_t::CNF_TIM</a></div><div class="ttdeci">_BITS CNF_TIM</div><div class="ttdoc">Comparator 1/2 output connected to TIM2/3 capture or break. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02387">STM8L10x.h:2387</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html_a7d01ebe133cad102940af6cb44ee7104"><div class="ttname"><a href="struct_c_l_k__t.html#a7d01ebe133cad102940af6cb44ee7104">CLK_t::PCKEN_AWU_BEEP</a></div><div class="ttdeci">_BITS PCKEN_AWU_BEEP</div><div class="ttdoc">clock enable AWU/BEEP </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00712">STM8L10x.h:712</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a30ce6bdbe15a16e21c26b7dab053f30a"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a30ce6bdbe15a16e21c26b7dab053f30a">TIM2_3_t::ETP</a></div><div class="ttdeci">_BITS ETP</div><div class="ttdoc">External trigger polarity. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01589">STM8L10x.h:1589</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html_a40a67fb1fb5ae4b770694da869a39bf9"><div class="ttname"><a href="struct_w_f_e__t.html#a40a67fb1fb5ae4b770694da869a39bf9">WFE_t::EXTI_EV5</a></div><div class="ttdeci">_BITS EXTI_EV5</div><div class="ttdoc">Interrupt on pin 5 of all ports event. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01506">STM8L10x.h:1506</a></div></div>
<div class="ttc" id="struct_w_f_e__t_html"><div class="ttname"><a href="struct_w_f_e__t.html">WFE_t</a></div><div class="ttdoc">struct to configure interrupt sources as external interrupts or wake events (WFE) ...</div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01489">STM8L10x.h:1489</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a282a4700eaa8aca44472de464d9eb3e7"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a282a4700eaa8aca44472de464d9eb3e7">TIM2_3_t::OC2PE</a></div><div class="ttdeci">_BITS OC2PE</div><div class="ttdoc">Output compare 2 preload enable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01664">STM8L10x.h:1664</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_a0c1ff3972c3a387f97df500ecbefe3b7"><div class="ttname"><a href="struct_c_o_m_p__t.html#a0c1ff3972c3a387f97df500ecbefe3b7">COMP_t::COMP2_OUT</a></div><div class="ttdeci">_BITS COMP2_OUT</div><div class="ttdoc">Second comparator output. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02394">STM8L10x.h:2394</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_a1f9173caa18e2a594401adb0492d6bc5"><div class="ttname"><a href="struct_t_i_m2__3__t.html#a1f9173caa18e2a594401adb0492d6bc5">TIM2_3_t::UDIS</a></div><div class="ttdeci">_BITS UDIS</div><div class="ttdoc">Update disable. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01558">STM8L10x.h:1558</a></div></div>
<div class="ttc" id="group___s_t_m8_l10_x_html_ga71c13b591e31e775a43f76d75390ad66"><div class="ttname"><a href="group___s_t_m8_l10_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a></div><div class="ttdeci">#define _BITS</div><div class="ttdoc">data type in bit structs (follow C90 standard) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00177">STM8L10x.h:177</a></div></div>
<div class="ttc" id="struct_c_o_m_p__t_html_accb8b70e949148aaa11bc1ab7ab20922"><div class="ttname"><a href="struct_c_o_m_p__t.html#accb8b70e949148aaa11bc1ab7ab20922">COMP_t::POL</a></div><div class="ttdeci">_BITS POL</div><div class="ttdoc">Comparator polarity. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l02386">STM8L10x.h:2386</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_ac46aba9dcabdd71ea28ea01fff919ec2"><div class="ttname"><a href="struct_e_x_t_i__t.html#ac46aba9dcabdd71ea28ea01fff919ec2">EXTI_t::P5F</a></div><div class="ttdeci">_BITS P5F</div><div class="ttdoc">Portx bit 5 external interrupt flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00539">STM8L10x.h:539</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html"><div class="ttname"><a href="struct_u_s_a_r_t__t.html">USART_t</a></div><div class="ttdoc">struct for controlling Universal Asynchronous Receiver Transmitter (USART) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01332">STM8L10x.h:1332</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a80f45967930bdc8b322cb16e92089041"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a80f45967930bdc8b322cb16e92089041">USART_t::LBCL</a></div><div class="ttdeci">_BITS LBCL</div><div class="ttdoc">Last bit clock pulse. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01394">STM8L10x.h:1394</a></div></div>
<div class="ttc" id="struct_e_x_t_i__t_html_a7153bde3b07aed2d0405e567094da88d"><div class="ttname"><a href="struct_e_x_t_i__t.html#a7153bde3b07aed2d0405e567094da88d">EXTI_t::P4IS</a></div><div class="ttdeci">_BITS P4IS</div><div class="ttdoc">Portx bit 4 external interrupt sensitivity bits. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l00517">STM8L10x.h:517</a></div></div>
<div class="ttc" id="struct_u_s_a_r_t__t_html_a81239f230b14d539e5e0ee7f923cd5ab"><div class="ttname"><a href="struct_u_s_a_r_t__t.html#a81239f230b14d539e5e0ee7f923cd5ab">USART_t::WAKE</a></div><div class="ttdeci">_BITS WAKE</div><div class="ttdoc">Wakeup method. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01371">STM8L10x.h:1371</a></div></div>
<div class="ttc" id="struct_t_i_m2__3__t_html_aeb1e0cedd6607094bc43202ea0da9fd2"><div class="ttname"><a href="struct_t_i_m2__3__t.html#aeb1e0cedd6607094bc43202ea0da9fd2">TIM2_3_t::CC2OF</a></div><div class="ttdeci">_BITS CC2OF</div><div class="ttdoc">Capture/compare 2 overcapture flag. </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_l10x_8h_source.html#l01619">STM8L10x.h:1619</a></div></div>
<div class="ttc" id="struct_c_l_k__t_html"><div class="ttname"><a href="struct_c_l_k__t.html">CLK_t</a></div><div class="ttdoc">struct for configuring/monitoring clock module (CLK) </div><div class="ttdef"><b>Definition:</b> <a href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l00746">STM8AF_STM8S.h:746</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
