
uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e78  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  08003028  08003028  00004028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003228  08003228  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003228  08003228  00004228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003230  08003230  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003230  08003230  00004230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003234  08003234  00004234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003238  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000001b8  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000214  20000214  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008a66  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000179e  00000000  00000000  0000daf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000718  00000000  00000000  0000f290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000055c  00000000  00000000  0000f9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023d15  00000000  00000000  0000ff04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009846  00000000  00000000  00033c19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7fd0  00000000  00000000  0003d45f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011542f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000020c0  00000000  00000000  00115474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  00117534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003010 	.word	0x08003010

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08003010 	.word	0x08003010

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <debounceFSM_init.3>:
  /* USER CODE BEGIN SysInit */
  ////////////////////logica funciones/////////////////////////////////////////
  /**
   * @brief Inicializa la MEF de debounce.
   */
  void debounceFSM_init(void) {
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b083      	sub	sp, #12
 8000584:	af00      	add	r7, sp, #0
 8000586:	4664      	mov	r4, ip
 8000588:	f8c7 c004 	str.w	ip, [r7, #4]
      currentState = BUTTON_UP;        // Cargar el estado inicial
 800058c:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <debounceFSM_init.3+0x34>)
 800058e:	2200      	movs	r2, #0
 8000590:	701a      	strb	r2, [r3, #0]
      DelayGPIO_Iniciar(&debounceDelay, 40);   // Configurar retardo de 40 ms
 8000592:	4623      	mov	r3, r4
 8000594:	2128      	movs	r1, #40	@ 0x28
 8000596:	4618      	mov	r0, r3
 8000598:	f000 fb44 	bl	8000c24 <DelayGPIO_Iniciar>
      writeLedOff_GPIO(LED[0]);   // Inicializar LED1 apagado
 800059c:	89a3      	ldrh	r3, [r4, #12]
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 fb0c 	bl	8000bbc <writeLedOff_GPIO>
      writeLedOff_GPIO(LED[2]);         // Inicializar LED3 apagado
 80005a4:	8a23      	ldrh	r3, [r4, #16]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 fb08 	bl	8000bbc <writeLedOff_GPIO>

  }
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd90      	pop	{r4, r7, pc}
 80005b4:	20000078 	.word	0x20000078

080005b8 <main>:
{
 80005b8:	b5b0      	push	{r4, r5, r7, lr}
 80005ba:	b090      	sub	sp, #64	@ 0x40
 80005bc:	af00      	add	r7, sp, #0
int main(void)
 80005be:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80005c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_Init();
 80005c4:	f000 fc7c 	bl	8000ec0 <HAL_Init>
  uint16_t LED[] = {LD1_Pin, LD2_Pin, LD3_Pin}; /*Creo vector de LEDs de usuario*/
 80005c8:	4a15      	ldr	r2, [pc, #84]	@ (8000620 <main+0x68>)
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005d2:	6018      	str	r0, [r3, #0]
 80005d4:	3304      	adds	r3, #4
 80005d6:	8019      	strh	r1, [r3, #0]
  uint8_t mensaje1[] = "flanco descendiente";
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <main+0x6c>)
 80005da:	f107 0525 	add.w	r5, r7, #37	@ 0x25
 80005de:	461c      	mov	r4, r3
 80005e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005e2:	6028      	str	r0, [r5, #0]
 80005e4:	6069      	str	r1, [r5, #4]
 80005e6:	60aa      	str	r2, [r5, #8]
 80005e8:	60eb      	str	r3, [r5, #12]
 80005ea:	6820      	ldr	r0, [r4, #0]
 80005ec:	6128      	str	r0, [r5, #16]
  uint8_t mensaje2[] = "flanco ascendente ";
 80005ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000628 <main+0x70>)
 80005f0:	f107 0512 	add.w	r5, r7, #18
 80005f4:	461c      	mov	r4, r3
 80005f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005f8:	6028      	str	r0, [r5, #0]
 80005fa:	6069      	str	r1, [r5, #4]
 80005fc:	60aa      	str	r2, [r5, #8]
 80005fe:	60eb      	str	r3, [r5, #12]
 8000600:	8823      	ldrh	r3, [r4, #0]
 8000602:	78a2      	ldrb	r2, [r4, #2]
 8000604:	822b      	strh	r3, [r5, #16]
 8000606:	4613      	mov	r3, r2
 8000608:	74ab      	strb	r3, [r5, #18]
  SystemClock_Config();
 800060a:	f000 f8a9 	bl	8000760 <SystemClock_Config>
  }

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060e:	f000 fa29 	bl	8000a64 <MX_GPIO_Init>
//  MX_ETH_Init();
  MX_USART3_UART_Init();
 8000612:	f000 fc07 	bl	8000e24 <MX_USART3_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  debounceFSM_update();  // Llamar a la actualización de la MEF
 8000616:	463b      	mov	r3, r7
 8000618:	469c      	mov	ip, r3
 800061a:	f000 f82d 	bl	8000678 <debounceFSM_update.0>
 800061e:	e7fa      	b.n	8000616 <main+0x5e>
 8000620:	08003028 	.word	0x08003028
 8000624:	08003030 	.word	0x08003030
 8000628:	08003044 	.word	0x08003044

0800062c <buttonPressed.1>:
  void buttonPressed(void) {
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	4664      	mov	r4, ip
 8000634:	f8c7 c004 	str.w	ip, [r7, #4]
	  toggleLed_GPIO(LED[0]); // Invertir el estado del LED1
 8000638:	89a3      	ldrh	r3, [r4, #12]
 800063a:	4618      	mov	r0, r3
 800063c:	f000 fad0 	bl	8000be0 <toggleLed_GPIO>
	  uartSendString(mensaje1);
 8000640:	f104 0325 	add.w	r3, r4, #37	@ 0x25
 8000644:	4618      	mov	r0, r3
 8000646:	f000 fc1b 	bl	8000e80 <uartSendString>
  }
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	bd90      	pop	{r4, r7, pc}

08000652 <buttonReleased.2>:
  void buttonReleased(void) {
 8000652:	b590      	push	{r4, r7, lr}
 8000654:	b083      	sub	sp, #12
 8000656:	af00      	add	r7, sp, #0
 8000658:	4664      	mov	r4, ip
 800065a:	f8c7 c004 	str.w	ip, [r7, #4]
	  toggleLed_GPIO(LED[2]); // Invertir el estado del LED3
 800065e:	8a23      	ldrh	r3, [r4, #16]
 8000660:	4618      	mov	r0, r3
 8000662:	f000 fabd 	bl	8000be0 <toggleLed_GPIO>
	  uartSendString(mensaje2);
 8000666:	f104 0312 	add.w	r3, r4, #18
 800066a:	4618      	mov	r0, r3
 800066c:	f000 fc08 	bl	8000e80 <uartSendString>
  }
 8000670:	bf00      	nop
 8000672:	370c      	adds	r7, #12
 8000674:	46bd      	mov	sp, r7
 8000676:	bd90      	pop	{r4, r7, pc}

08000678 <debounceFSM_update.0>:
  void debounceFSM_update(void) {
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	4664      	mov	r4, ip
 8000680:	f8c7 c004 	str.w	ip, [r7, #4]
      bool readButton = readButton_GPIO(); // Leer el estado del botón
 8000684:	f000 fabc 	bl	8000c00 <readButton_GPIO>
 8000688:	4603      	mov	r3, r0
 800068a:	73fb      	strb	r3, [r7, #15]
      switch (currentState) {
 800068c:	4b33      	ldr	r3, [pc, #204]	@ (800075c <debounceFSM_update.0+0xe4>)
 800068e:	781b      	ldrb	r3, [r3, #0]
 8000690:	2b03      	cmp	r3, #3
 8000692:	d853      	bhi.n	800073c <debounceFSM_update.0+0xc4>
 8000694:	a201      	add	r2, pc, #4	@ (adr r2, 800069c <debounceFSM_update.0+0x24>)
 8000696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800069a:	bf00      	nop
 800069c:	080006ad 	.word	0x080006ad
 80006a0:	080006c5 	.word	0x080006c5
 80006a4:	080006ef 	.word	0x080006ef
 80006a8:	0800070d 	.word	0x0800070d
          if (readButton) {
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d048      	beq.n	8000744 <debounceFSM_update.0+0xcc>
              currentState = BUTTON_FALLING;
 80006b2:	4b2a      	ldr	r3, [pc, #168]	@ (800075c <debounceFSM_update.0+0xe4>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	701a      	strb	r2, [r3, #0]
              DelayGPIO_Iniciar(&debounceDelay, 100); // Reiniciar el retardo
 80006b8:	4623      	mov	r3, r4
 80006ba:	2164      	movs	r1, #100	@ 0x64
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fab1 	bl	8000c24 <DelayGPIO_Iniciar>
          break;
 80006c2:	e03f      	b.n	8000744 <debounceFSM_update.0+0xcc>
          if (DelayGPIO_NoBloqueante(&debounceDelay)) { // Esperar 40 ms
 80006c4:	4623      	mov	r3, r4
 80006c6:	4618      	mov	r0, r3
 80006c8:	f000 fac0 	bl	8000c4c <DelayGPIO_NoBloqueante>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d03a      	beq.n	8000748 <debounceFSM_update.0+0xd0>
              if (readButton) {
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d006      	beq.n	80006e6 <debounceFSM_update.0+0x6e>
                  currentState = BUTTON_DOWN;
 80006d8:	4b20      	ldr	r3, [pc, #128]	@ (800075c <debounceFSM_update.0+0xe4>)
 80006da:	2202      	movs	r2, #2
 80006dc:	701a      	strb	r2, [r3, #0]
                  buttonPressed(); // Confirmar botón presionado
 80006de:	46a4      	mov	ip, r4
 80006e0:	f7ff ffa4 	bl	800062c <buttonPressed.1>
          break;
 80006e4:	e030      	b.n	8000748 <debounceFSM_update.0+0xd0>
                  currentState = BUTTON_UP;
 80006e6:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <debounceFSM_update.0+0xe4>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	701a      	strb	r2, [r3, #0]
          break;
 80006ec:	e02c      	b.n	8000748 <debounceFSM_update.0+0xd0>
          if (!readButton) {
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	f083 0301 	eor.w	r3, r3, #1
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d028      	beq.n	800074c <debounceFSM_update.0+0xd4>
              currentState = BUTTON_RISING;
 80006fa:	4b18      	ldr	r3, [pc, #96]	@ (800075c <debounceFSM_update.0+0xe4>)
 80006fc:	2203      	movs	r2, #3
 80006fe:	701a      	strb	r2, [r3, #0]
              DelayGPIO_Iniciar(&debounceDelay, 100); // Reiniciar el retardo
 8000700:	4623      	mov	r3, r4
 8000702:	2164      	movs	r1, #100	@ 0x64
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fa8d 	bl	8000c24 <DelayGPIO_Iniciar>
          break;
 800070a:	e01f      	b.n	800074c <debounceFSM_update.0+0xd4>
          if (DelayGPIO_NoBloqueante(&debounceDelay)) { // Esperar 40 ms
 800070c:	4623      	mov	r3, r4
 800070e:	4618      	mov	r0, r3
 8000710:	f000 fa9c 	bl	8000c4c <DelayGPIO_NoBloqueante>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d01a      	beq.n	8000750 <debounceFSM_update.0+0xd8>
              if (!readButton) {
 800071a:	7bfb      	ldrb	r3, [r7, #15]
 800071c:	f083 0301 	eor.w	r3, r3, #1
 8000720:	b2db      	uxtb	r3, r3
 8000722:	2b00      	cmp	r3, #0
 8000724:	d006      	beq.n	8000734 <debounceFSM_update.0+0xbc>
                  currentState = BUTTON_UP;
 8000726:	4b0d      	ldr	r3, [pc, #52]	@ (800075c <debounceFSM_update.0+0xe4>)
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]
                  buttonReleased(); // Confirmar botón liberado
 800072c:	46a4      	mov	ip, r4
 800072e:	f7ff ff90 	bl	8000652 <buttonReleased.2>
          break;
 8000732:	e00d      	b.n	8000750 <debounceFSM_update.0+0xd8>
                  currentState = BUTTON_DOWN;
 8000734:	4b09      	ldr	r3, [pc, #36]	@ (800075c <debounceFSM_update.0+0xe4>)
 8000736:	2202      	movs	r2, #2
 8000738:	701a      	strb	r2, [r3, #0]
          break;
 800073a:	e009      	b.n	8000750 <debounceFSM_update.0+0xd8>
          debounceFSM_init(); // Reiniciar MEF en caso de error
 800073c:	46a4      	mov	ip, r4
 800073e:	f7ff ff1f 	bl	8000580 <debounceFSM_init.3>
          break;
 8000742:	e006      	b.n	8000752 <debounceFSM_update.0+0xda>
          break;
 8000744:	bf00      	nop
 8000746:	e004      	b.n	8000752 <debounceFSM_update.0+0xda>
          break;
 8000748:	bf00      	nop
 800074a:	e002      	b.n	8000752 <debounceFSM_update.0+0xda>
          break;
 800074c:	bf00      	nop
 800074e:	e000      	b.n	8000752 <debounceFSM_update.0+0xda>
          break;
 8000750:	bf00      	nop
  }
 8000752:	bf00      	nop
 8000754:	3714      	adds	r7, #20
 8000756:	46bd      	mov	sp, r7
 8000758:	bd90      	pop	{r4, r7, pc}
 800075a:	bf00      	nop
 800075c:	20000078 	.word	0x20000078

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b094      	sub	sp, #80	@ 0x50
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	f107 0320 	add.w	r3, r7, #32
 800076a:	2230      	movs	r2, #48	@ 0x30
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f001 ffce 	bl	8002710 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000774:	f107 030c 	add.w	r3, r7, #12
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
 8000788:	4b28      	ldr	r3, [pc, #160]	@ (800082c <SystemClock_Config+0xcc>)
 800078a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800078c:	4a27      	ldr	r2, [pc, #156]	@ (800082c <SystemClock_Config+0xcc>)
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000792:	6413      	str	r3, [r2, #64]	@ 0x40
 8000794:	4b25      	ldr	r3, [pc, #148]	@ (800082c <SystemClock_Config+0xcc>)
 8000796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000798:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800079c:	60bb      	str	r3, [r7, #8]
 800079e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007a0:	2300      	movs	r3, #0
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	4b22      	ldr	r3, [pc, #136]	@ (8000830 <SystemClock_Config+0xd0>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a21      	ldr	r2, [pc, #132]	@ (8000830 <SystemClock_Config+0xd0>)
 80007aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007ae:	6013      	str	r3, [r2, #0]
 80007b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000830 <SystemClock_Config+0xd0>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007bc:	2301      	movs	r3, #1
 80007be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007c0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c6:	2302      	movs	r3, #2
 80007c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007d0:	2304      	movs	r3, #4
 80007d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80007d4:	23a8      	movs	r3, #168	@ 0xa8
 80007d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007d8:	2302      	movs	r3, #2
 80007da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80007dc:	2307      	movs	r3, #7
 80007de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e0:	f107 0320 	add.w	r3, r7, #32
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 febb 	bl	8001560 <HAL_RCC_OscConfig>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007f0:	f000 f820 	bl	8000834 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f4:	230f      	movs	r3, #15
 80007f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f8:	2302      	movs	r3, #2
 80007fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000800:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000804:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000806:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800080a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800080c:	f107 030c 	add.w	r3, r7, #12
 8000810:	2105      	movs	r1, #5
 8000812:	4618      	mov	r0, r3
 8000814:	f001 f91c 	bl	8001a50 <HAL_RCC_ClockConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800081e:	f000 f809 	bl	8000834 <Error_Handler>
  }
}
 8000822:	bf00      	nop
 8000824:	3750      	adds	r7, #80	@ 0x50
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
}
 800083a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <Error_Handler+0x8>

08000840 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000840:	b480      	push	{r7}
 8000842:	b083      	sub	sp, #12
 8000844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <HAL_MspInit+0x4c>)
 800084c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800084e:	4a0f      	ldr	r2, [pc, #60]	@ (800088c <HAL_MspInit+0x4c>)
 8000850:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000854:	6453      	str	r3, [r2, #68]	@ 0x44
 8000856:	4b0d      	ldr	r3, [pc, #52]	@ (800088c <HAL_MspInit+0x4c>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	603b      	str	r3, [r7, #0]
 8000866:	4b09      	ldr	r3, [pc, #36]	@ (800088c <HAL_MspInit+0x4c>)
 8000868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086a:	4a08      	ldr	r2, [pc, #32]	@ (800088c <HAL_MspInit+0x4c>)
 800086c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000870:	6413      	str	r3, [r2, #64]	@ 0x40
 8000872:	4b06      	ldr	r3, [pc, #24]	@ (800088c <HAL_MspInit+0x4c>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	40023800 	.word	0x40023800

08000890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08a      	sub	sp, #40	@ 0x28
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	f107 0314 	add.w	r3, r7, #20
 800089c:	2200      	movs	r2, #0
 800089e:	601a      	str	r2, [r3, #0]
 80008a0:	605a      	str	r2, [r3, #4]
 80008a2:	609a      	str	r2, [r3, #8]
 80008a4:	60da      	str	r2, [r3, #12]
 80008a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a19      	ldr	r2, [pc, #100]	@ (8000914 <HAL_UART_MspInit+0x84>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d12c      	bne.n	800090c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]
 80008b6:	4b18      	ldr	r3, [pc, #96]	@ (8000918 <HAL_UART_MspInit+0x88>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <HAL_UART_MspInit+0x88>)
 80008bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80008c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c2:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <HAL_UART_MspInit+0x88>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	4b11      	ldr	r3, [pc, #68]	@ (8000918 <HAL_UART_MspInit+0x88>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a10      	ldr	r2, [pc, #64]	@ (8000918 <HAL_UART_MspInit+0x88>)
 80008d8:	f043 0308 	orr.w	r3, r3, #8
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <HAL_UART_MspInit+0x88>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0308 	and.w	r3, r3, #8
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80008ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008f0:	2302      	movs	r3, #2
 80008f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f8:	2303      	movs	r3, #3
 80008fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008fc:	2307      	movs	r3, #7
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	4619      	mov	r1, r3
 8000906:	4805      	ldr	r0, [pc, #20]	@ (800091c <HAL_UART_MspInit+0x8c>)
 8000908:	f000 fc32 	bl	8001170 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 800090c:	bf00      	nop
 800090e:	3728      	adds	r7, #40	@ 0x28
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40004800 	.word	0x40004800
 8000918:	40023800 	.word	0x40023800
 800091c:	40020c00 	.word	0x40020c00

08000920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <NMI_Handler+0x4>

08000928 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092c:	bf00      	nop
 800092e:	e7fd      	b.n	800092c <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	bf00      	nop
 8000936:	e7fd      	b.n	8000934 <MemManage_Handler+0x4>

08000938 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093c:	bf00      	nop
 800093e:	e7fd      	b.n	800093c <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	bf00      	nop
 8000946:	e7fd      	b.n	8000944 <UsageFault_Handler+0x4>

08000948 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094c:	bf00      	nop
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000956:	b480      	push	{r7}
 8000958:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr

08000964 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000976:	f000 faf5 	bl	8000f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000988:	4a14      	ldr	r2, [pc, #80]	@ (80009dc <_sbrk+0x5c>)
 800098a:	4b15      	ldr	r3, [pc, #84]	@ (80009e0 <_sbrk+0x60>)
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000990:	697b      	ldr	r3, [r7, #20]
 8000992:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000994:	4b13      	ldr	r3, [pc, #76]	@ (80009e4 <_sbrk+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d102      	bne.n	80009a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800099c:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <_sbrk+0x64>)
 800099e:	4a12      	ldr	r2, [pc, #72]	@ (80009e8 <_sbrk+0x68>)
 80009a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009a2:	4b10      	ldr	r3, [pc, #64]	@ (80009e4 <_sbrk+0x64>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4413      	add	r3, r2
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d207      	bcs.n	80009c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009b0:	f001 feb6 	bl	8002720 <__errno>
 80009b4:	4603      	mov	r3, r0
 80009b6:	220c      	movs	r2, #12
 80009b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ba:	f04f 33ff 	mov.w	r3, #4294967295
 80009be:	e009      	b.n	80009d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <_sbrk+0x64>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009c6:	4b07      	ldr	r3, [pc, #28]	@ (80009e4 <_sbrk+0x64>)
 80009c8:	681a      	ldr	r2, [r3, #0]
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	4413      	add	r3, r2
 80009ce:	4a05      	ldr	r2, [pc, #20]	@ (80009e4 <_sbrk+0x64>)
 80009d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009d2:	68fb      	ldr	r3, [r7, #12]
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	3718      	adds	r7, #24
 80009d8:	46bd      	mov	sp, r7
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	20030000 	.word	0x20030000
 80009e0:	00000400 	.word	0x00000400
 80009e4:	2000007c 	.word	0x2000007c
 80009e8:	20000218 	.word	0x20000218

080009ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <SystemInit+0x20>)
 80009f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009f6:	4a05      	ldr	r2, [pc, #20]	@ (8000a0c <SystemInit+0x20>)
 80009f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a00:	bf00      	nop
 8000a02:	46bd      	mov	sp, r7
 8000a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8000a10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a48 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a14:	f7ff ffea 	bl	80009ec <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a18:	480c      	ldr	r0, [pc, #48]	@ (8000a4c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a1a:	490d      	ldr	r1, [pc, #52]	@ (8000a50 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a20:	e002      	b.n	8000a28 <LoopCopyDataInit>

08000a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a26:	3304      	adds	r3, #4

08000a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a2c:	d3f9      	bcc.n	8000a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a30:	4c0a      	ldr	r4, [pc, #40]	@ (8000a5c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a34:	e001      	b.n	8000a3a <LoopFillZerobss>

08000a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a38:	3204      	adds	r2, #4

08000a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a3c:	d3fb      	bcc.n	8000a36 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000a3e:	f001 fe75 	bl	800272c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a42:	f7ff fdb9 	bl	80005b8 <main>
  bx  lr    
 8000a46:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000a48:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a50:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a54:	08003238 	.word	0x08003238
  ldr r2, =_sbss
 8000a58:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a5c:	20000214 	.word	0x20000214

08000a60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a60:	e7fe      	b.n	8000a60 <ADC_IRQHandler>
	...

08000a64 <MX_GPIO_Init>:
         * @brief GPIO Initialization Function
         * @param None
         * @retval None
         */
        void MX_GPIO_Init(void)
       {
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08c      	sub	sp, #48	@ 0x30
 8000a68:	af00      	add	r7, sp, #0
         GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6a:	f107 031c 	add.w	r3, r7, #28
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]
 8000a78:	611a      	str	r2, [r3, #16]
       /* USER CODE BEGIN MX_GPIO_Init_1 */
       /* USER CODE END MX_GPIO_Init_1 */

         /* GPIO Ports Clock Enable */
         __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61bb      	str	r3, [r7, #24]
 8000a7e:	4b4b      	ldr	r3, [pc, #300]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a82:	4a4a      	ldr	r2, [pc, #296]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000a84:	f043 0304 	orr.w	r3, r3, #4
 8000a88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a8a:	4b48      	ldr	r3, [pc, #288]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	f003 0304 	and.w	r3, r3, #4
 8000a92:	61bb      	str	r3, [r7, #24]
 8000a94:	69bb      	ldr	r3, [r7, #24]

         __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	4b44      	ldr	r3, [pc, #272]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	4a43      	ldr	r2, [pc, #268]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000aa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aa6:	4b41      	ldr	r3, [pc, #260]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	697b      	ldr	r3, [r7, #20]
         __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aba:	4a3c      	ldr	r2, [pc, #240]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]
         __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	4b36      	ldr	r3, [pc, #216]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	4a35      	ldr	r2, [pc, #212]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000ad8:	f043 0302 	orr.w	r3, r3, #2
 8000adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ade:	4b33      	ldr	r3, [pc, #204]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	f003 0302 	and.w	r3, r3, #2
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
         __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aea:	2300      	movs	r3, #0
 8000aec:	60bb      	str	r3, [r7, #8]
 8000aee:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a2e      	ldr	r2, [pc, #184]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000af4:	f043 0308 	orr.w	r3, r3, #8
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0308 	and.w	r3, r3, #8
 8000b02:	60bb      	str	r3, [r7, #8]
 8000b04:	68bb      	ldr	r3, [r7, #8]
         __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0e:	4a27      	ldr	r2, [pc, #156]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000b10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b16:	4b25      	ldr	r3, [pc, #148]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b1e:	607b      	str	r3, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]

         /*Configure GPIO pin Output Level */
         HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b22:	2200      	movs	r2, #0
 8000b24:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b28:	4821      	ldr	r0, [pc, #132]	@ (8000bb0 <MX_GPIO_Init+0x14c>)
 8000b2a:	f000 fce5 	bl	80014f8 <HAL_GPIO_WritePin>

         /*Configure GPIO pin Output Level */
         HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2140      	movs	r1, #64	@ 0x40
 8000b32:	4820      	ldr	r0, [pc, #128]	@ (8000bb4 <MX_GPIO_Init+0x150>)
 8000b34:	f000 fce0 	bl	80014f8 <HAL_GPIO_WritePin>

         /*Configure GPIO pin : PC13 */
         GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000b38:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b3c:	61fb      	str	r3, [r7, #28]
         GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	623b      	str	r3, [r7, #32]
         GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	627b      	str	r3, [r7, #36]	@ 0x24
         HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b46:	f107 031c 	add.w	r3, r7, #28
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	481a      	ldr	r0, [pc, #104]	@ (8000bb8 <MX_GPIO_Init+0x154>)
 8000b4e:	f000 fb0f 	bl	8001170 <HAL_GPIO_Init>

         /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
         GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000b52:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000b56:	61fb      	str	r3, [r7, #28]
         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	623b      	str	r3, [r7, #32]
         GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	627b      	str	r3, [r7, #36]	@ 0x24
         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62bb      	str	r3, [r7, #40]	@ 0x28
         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4811      	ldr	r0, [pc, #68]	@ (8000bb0 <MX_GPIO_Init+0x14c>)
 8000b6c:	f000 fb00 	bl	8001170 <HAL_GPIO_Init>

         /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
         GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b70:	2340      	movs	r3, #64	@ 0x40
 8000b72:	61fb      	str	r3, [r7, #28]
         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	623b      	str	r3, [r7, #32]
         GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
         HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b80:	f107 031c 	add.w	r3, r7, #28
 8000b84:	4619      	mov	r1, r3
 8000b86:	480b      	ldr	r0, [pc, #44]	@ (8000bb4 <MX_GPIO_Init+0x150>)
 8000b88:	f000 faf2 	bl	8001170 <HAL_GPIO_Init>

         /*Configure GPIO pin : USB_OverCurrent_Pin */
         GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b8c:	2380      	movs	r3, #128	@ 0x80
 8000b8e:	61fb      	str	r3, [r7, #28]
         GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b90:	2300      	movs	r3, #0
 8000b92:	623b      	str	r3, [r7, #32]
         GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
         HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b98:	f107 031c 	add.w	r3, r7, #28
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4805      	ldr	r0, [pc, #20]	@ (8000bb4 <MX_GPIO_Init+0x150>)
 8000ba0:	f000 fae6 	bl	8001170 <HAL_GPIO_Init>

       /* USER CODE BEGIN MX_GPIO_Init_2 */
       /* USER CODE END MX_GPIO_Init_2 */
       }
 8000ba4:	bf00      	nop
 8000ba6:	3730      	adds	r7, #48	@ 0x30
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40023800 	.word	0x40023800
 8000bb0:	40020400 	.word	0x40020400
 8000bb4:	40021800 	.word	0x40021800
 8000bb8:	40020800 	.word	0x40020800

08000bbc <writeLedOff_GPIO>:
  * @brief GPIO led off Function
  * @param led_t LDx
  * @retval none
  */
  void writeLedOff_GPIO(led_t LDx)
  {
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	80fb      	strh	r3, [r7, #6]
	  HAL_GPIO_WritePin(GPIOB, LDx, GPIO_PIN_RESET);
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4803      	ldr	r0, [pc, #12]	@ (8000bdc <writeLedOff_GPIO+0x20>)
 8000bce:	f000 fc93 	bl	80014f8 <HAL_GPIO_WritePin>
  }
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40020400 	.word	0x40020400

08000be0 <toggleLed_GPIO>:
   * @brief GPIO toggle Led function
   * @param led_t LDx
   * retval none
   */
  void toggleLed_GPIO(led_t LDx)
  {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	80fb      	strh	r3, [r7, #6]
	  HAL_GPIO_TogglePin(GPIOB , LDx);
 8000bea:	88fb      	ldrh	r3, [r7, #6]
 8000bec:	4619      	mov	r1, r3
 8000bee:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <toggleLed_GPIO+0x1c>)
 8000bf0:	f000 fc9b 	bl	800152a <HAL_GPIO_TogglePin>
  }
 8000bf4:	bf00      	nop
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40020400 	.word	0x40020400

08000c00 <readButton_GPIO>:
   * @breaf GPIO readButton Status
   *  @param none
   *  @retval HAL_GPIO_ReadPin
   */
   buttonStatus_t readButton_GPIO (void)
  {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	  return HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000c04:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c08:	4805      	ldr	r0, [pc, #20]	@ (8000c20 <readButton_GPIO+0x20>)
 8000c0a:	f000 fc5d 	bl	80014c8 <HAL_GPIO_ReadPin>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	bf14      	ite	ne
 8000c14:	2301      	movne	r3, #1
 8000c16:	2300      	moveq	r3, #0
 8000c18:	b2db      	uxtb	r3, r3
  }
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40020800 	.word	0x40020800

08000c24 <DelayGPIO_Iniciar>:

   // Inicializa el delay no bloqueante
   void DelayGPIO_Iniciar(delay_t *delay_t, uint32_t espera_ms) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
       delay_t->startTime = HAL_GetTick();   // Obtiene el tiempo actual en milisegundos
 8000c2e:	f000 f9ad 	bl	8000f8c <HAL_GetTick>
 8000c32:	4602      	mov	r2, r0
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	601a      	str	r2, [r3, #0]
       delay_t->espera = espera_ms;          // Establece el tiempo de espera
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	683a      	ldr	r2, [r7, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
       delay_t->corriendo = true;            // Activa la bandera de que está corriendo
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2201      	movs	r2, #1
 8000c42:	721a      	strb	r2, [r3, #8]
   }
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <DelayGPIO_NoBloqueante>:

   // Verifica si el delay ha terminado (sin bloquear el flujo)
   bool DelayGPIO_NoBloqueante(delay_t *delay_t) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
       if (delay_t->corriendo) {
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	7a1b      	ldrb	r3, [r3, #8]
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d00e      	beq.n	8000c7a <DelayGPIO_NoBloqueante+0x2e>
           // Verifica si el tiempo transcurrido es mayor o igual al tiempo de espera
           if ((HAL_GetTick() - delay_t->startTime) >= delay_t->espera) {
 8000c5c:	f000 f996 	bl	8000f8c <HAL_GetTick>
 8000c60:	4602      	mov	r2, r0
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	1ad2      	subs	r2, r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d304      	bcc.n	8000c7a <DelayGPIO_NoBloqueante+0x2e>
               delay_t->corriendo = false;  // Desactiva la bandera
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	721a      	strb	r2, [r3, #8]
               return true;  // El delay ha terminado
 8000c76:	2301      	movs	r3, #1
 8000c78:	e000      	b.n	8000c7c <DelayGPIO_NoBloqueante+0x30>
           }
       }
       return false;  // El delay sigue en curso
 8000c7a:	2300      	movs	r3, #0
   }
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <uartSendConfig>:

/* USER CODE END PV */
/* Private function prototypes -----------------------------------------------*/
//void MX_USART3_UART_Init(void);
/* USER CODE BEGIN PFP */
void uartSendConfig(UART_InitTypeDef *config) {
 8000c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c86:	b0dd      	sub	sp, #372	@ 0x174
 8000c88:	af0e      	add	r7, sp, #56	@ 0x38
 8000c8a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c8e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c92:	6018      	str	r0, [r3, #0]
    char configMsg[300];

    // Construir mensaje con desplazamiento de puntero en cada salto
    snprintf(configMsg, sizeof(configMsg),
 8000c94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000c98:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	6818      	ldr	r0, [r3, #0]
             "        %-15s : %s\n"
             "        %-15s : %s\n"
             "        %-15s : %s\n"
             "        %-15s : %s\n",
             "BaudRate", config->BaudRate,
             "WordLength", (config->WordLength == UART_WORDLENGTH_8B) ? "8 bits" : "9 bits",
 8000ca0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ca4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	685b      	ldr	r3, [r3, #4]
    snprintf(configMsg, sizeof(configMsg),
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d101      	bne.n	8000cb4 <uartSendConfig+0x30>
 8000cb0:	4c45      	ldr	r4, [pc, #276]	@ (8000dc8 <uartSendConfig+0x144>)
 8000cb2:	e000      	b.n	8000cb6 <uartSendConfig+0x32>
 8000cb4:	4c45      	ldr	r4, [pc, #276]	@ (8000dcc <uartSendConfig+0x148>)
             "StopBits", (config->StopBits == UART_STOPBITS_1) ? "1 bit" : "2 bits",
 8000cb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cba:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	689b      	ldr	r3, [r3, #8]
    snprintf(configMsg, sizeof(configMsg),
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d101      	bne.n	8000cca <uartSendConfig+0x46>
 8000cc6:	4d42      	ldr	r5, [pc, #264]	@ (8000dd0 <uartSendConfig+0x14c>)
 8000cc8:	e000      	b.n	8000ccc <uartSendConfig+0x48>
 8000cca:	4d42      	ldr	r5, [pc, #264]	@ (8000dd4 <uartSendConfig+0x150>)
             "Parity", (config->Parity == UART_PARITY_NONE) ? "None" :
 8000ccc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	68db      	ldr	r3, [r3, #12]
    snprintf(configMsg, sizeof(configMsg),
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d00c      	beq.n	8000cf6 <uartSendConfig+0x72>
                        (config->Parity == UART_PARITY_EVEN) ? "Even" : "Odd",
 8000cdc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000ce0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cec:	d101      	bne.n	8000cf2 <uartSendConfig+0x6e>
 8000cee:	4a3a      	ldr	r2, [pc, #232]	@ (8000dd8 <uartSendConfig+0x154>)
 8000cf0:	e002      	b.n	8000cf8 <uartSendConfig+0x74>
 8000cf2:	4a3a      	ldr	r2, [pc, #232]	@ (8000ddc <uartSendConfig+0x158>)
 8000cf4:	e000      	b.n	8000cf8 <uartSendConfig+0x74>
    snprintf(configMsg, sizeof(configMsg),
 8000cf6:	4a3a      	ldr	r2, [pc, #232]	@ (8000de0 <uartSendConfig+0x15c>)
             "Mode", (config->Mode == UART_MODE_TX_RX) ? "TX/RX" :
 8000cf8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000cfc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	691b      	ldr	r3, [r3, #16]
    snprintf(configMsg, sizeof(configMsg),
 8000d04:	2b0c      	cmp	r3, #12
 8000d06:	d00b      	beq.n	8000d20 <uartSendConfig+0x9c>
                      (config->Mode == UART_MODE_TX) ? "TX Only" : "RX Only",
 8000d08:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d0c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	691b      	ldr	r3, [r3, #16]
 8000d14:	2b08      	cmp	r3, #8
 8000d16:	d101      	bne.n	8000d1c <uartSendConfig+0x98>
 8000d18:	4932      	ldr	r1, [pc, #200]	@ (8000de4 <uartSendConfig+0x160>)
 8000d1a:	e002      	b.n	8000d22 <uartSendConfig+0x9e>
 8000d1c:	4932      	ldr	r1, [pc, #200]	@ (8000de8 <uartSendConfig+0x164>)
 8000d1e:	e000      	b.n	8000d22 <uartSendConfig+0x9e>
    snprintf(configMsg, sizeof(configMsg),
 8000d20:	4932      	ldr	r1, [pc, #200]	@ (8000dec <uartSendConfig+0x168>)
             "HwFlowCtl", (config->HwFlowCtl == UART_HWCONTROL_NONE) ? "None" :
 8000d22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d26:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	695b      	ldr	r3, [r3, #20]
    snprintf(configMsg, sizeof(configMsg),
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d017      	beq.n	8000d62 <uartSendConfig+0xde>
                          (config->HwFlowCtl == UART_HWCONTROL_RTS) ? "RTS" :
 8000d32:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d36:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	695b      	ldr	r3, [r3, #20]
 8000d3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000d42:	d00c      	beq.n	8000d5e <uartSendConfig+0xda>
                          (config->HwFlowCtl == UART_HWCONTROL_CTS) ? "CTS" : "RTS/CTS",
 8000d44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8000d48:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	695b      	ldr	r3, [r3, #20]
 8000d50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000d54:	d101      	bne.n	8000d5a <uartSendConfig+0xd6>
 8000d56:	4b26      	ldr	r3, [pc, #152]	@ (8000df0 <uartSendConfig+0x16c>)
 8000d58:	e004      	b.n	8000d64 <uartSendConfig+0xe0>
 8000d5a:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <uartSendConfig+0x170>)
 8000d5c:	e002      	b.n	8000d64 <uartSendConfig+0xe0>
                          (config->HwFlowCtl == UART_HWCONTROL_RTS) ? "RTS" :
 8000d5e:	4b26      	ldr	r3, [pc, #152]	@ (8000df8 <uartSendConfig+0x174>)
 8000d60:	e000      	b.n	8000d64 <uartSendConfig+0xe0>
    snprintf(configMsg, sizeof(configMsg),
 8000d62:	4b1f      	ldr	r3, [pc, #124]	@ (8000de0 <uartSendConfig+0x15c>)
             "OverSampling", (config->OverSampling == UART_OVERSAMPLING_16) ? "16" : "8");
 8000d64:	f507 769c 	add.w	r6, r7, #312	@ 0x138
 8000d68:	f5a6 769a 	sub.w	r6, r6, #308	@ 0x134
 8000d6c:	6836      	ldr	r6, [r6, #0]
 8000d6e:	69b6      	ldr	r6, [r6, #24]
    snprintf(configMsg, sizeof(configMsg),
 8000d70:	2e00      	cmp	r6, #0
 8000d72:	d101      	bne.n	8000d78 <uartSendConfig+0xf4>
 8000d74:	4e21      	ldr	r6, [pc, #132]	@ (8000dfc <uartSendConfig+0x178>)
 8000d76:	e000      	b.n	8000d7a <uartSendConfig+0xf6>
 8000d78:	4e21      	ldr	r6, [pc, #132]	@ (8000e00 <uartSendConfig+0x17c>)
 8000d7a:	f107 0c0c 	add.w	ip, r7, #12
 8000d7e:	960c      	str	r6, [sp, #48]	@ 0x30
 8000d80:	4e20      	ldr	r6, [pc, #128]	@ (8000e04 <uartSendConfig+0x180>)
 8000d82:	960b      	str	r6, [sp, #44]	@ 0x2c
 8000d84:	930a      	str	r3, [sp, #40]	@ 0x28
 8000d86:	4b20      	ldr	r3, [pc, #128]	@ (8000e08 <uartSendConfig+0x184>)
 8000d88:	9309      	str	r3, [sp, #36]	@ 0x24
 8000d8a:	9108      	str	r1, [sp, #32]
 8000d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e0c <uartSendConfig+0x188>)
 8000d8e:	9307      	str	r3, [sp, #28]
 8000d90:	9206      	str	r2, [sp, #24]
 8000d92:	4b1f      	ldr	r3, [pc, #124]	@ (8000e10 <uartSendConfig+0x18c>)
 8000d94:	9305      	str	r3, [sp, #20]
 8000d96:	9504      	str	r5, [sp, #16]
 8000d98:	4b1e      	ldr	r3, [pc, #120]	@ (8000e14 <uartSendConfig+0x190>)
 8000d9a:	9303      	str	r3, [sp, #12]
 8000d9c:	9402      	str	r4, [sp, #8]
 8000d9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e18 <uartSendConfig+0x194>)
 8000da0:	9301      	str	r3, [sp, #4]
 8000da2:	9000      	str	r0, [sp, #0]
 8000da4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <uartSendConfig+0x198>)
 8000da6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e20 <uartSendConfig+0x19c>)
 8000da8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000dac:	4660      	mov	r0, ip
 8000dae:	f001 fc7b 	bl	80026a8 <sniprintf>

    // Enviar mensaje
    uartSendString((uint8_t *)configMsg);
 8000db2:	f107 030c 	add.w	r3, r7, #12
 8000db6:	4618      	mov	r0, r3
 8000db8:	f000 f862 	bl	8000e80 <uartSendString>
}
 8000dbc:	bf00      	nop
 8000dbe:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	08003058 	.word	0x08003058
 8000dcc:	08003060 	.word	0x08003060
 8000dd0:	08003068 	.word	0x08003068
 8000dd4:	08003070 	.word	0x08003070
 8000dd8:	08003078 	.word	0x08003078
 8000ddc:	08003080 	.word	0x08003080
 8000de0:	08003084 	.word	0x08003084
 8000de4:	0800308c 	.word	0x0800308c
 8000de8:	08003094 	.word	0x08003094
 8000dec:	0800309c 	.word	0x0800309c
 8000df0:	080030a4 	.word	0x080030a4
 8000df4:	080030a8 	.word	0x080030a8
 8000df8:	080030b0 	.word	0x080030b0
 8000dfc:	080030b4 	.word	0x080030b4
 8000e00:	080030b8 	.word	0x080030b8
 8000e04:	08003198 	.word	0x08003198
 8000e08:	080031a8 	.word	0x080031a8
 8000e0c:	080031b4 	.word	0x080031b4
 8000e10:	080031bc 	.word	0x080031bc
 8000e14:	080031c4 	.word	0x080031c4
 8000e18:	080031d0 	.word	0x080031d0
 8000e1c:	080030bc 	.word	0x080030bc
 8000e20:	080030c8 	.word	0x080030c8

08000e24 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e2a:	4a13      	ldr	r2, [pc, #76]	@ (8000e78 <MX_USART3_UART_Init+0x54>)
 8000e2c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e2e:	4b11      	ldr	r3, [pc, #68]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e34:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e36:	4b0f      	ldr	r3, [pc, #60]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e42:	4b0c      	ldr	r3, [pc, #48]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e48:	4b0a      	ldr	r3, [pc, #40]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e4a:	220c      	movs	r2, #12
 8000e4c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e4e:	4b09      	ldr	r3, [pc, #36]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e54:	4b07      	ldr	r3, [pc, #28]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e5a:	4806      	ldr	r0, [pc, #24]	@ (8000e74 <MX_USART3_UART_Init+0x50>)
 8000e5c:	f001 f818 	bl	8001e90 <HAL_UART_Init>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e66:	f7ff fce5 	bl	8000834 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  // Enviar el mensaje usando uartSendString
  uartSendConfig(&huart3.Init);
 8000e6a:	4804      	ldr	r0, [pc, #16]	@ (8000e7c <MX_USART3_UART_Init+0x58>)
 8000e6c:	f7ff ff0a 	bl	8000c84 <uartSendConfig>
  /* USER CODE END USART3_Init 2 */

}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	20000080 	.word	0x20000080
 8000e78:	40004800 	.word	0x40004800
 8000e7c:	20000084 	.word	0x20000084

08000e80 <uartSendString>:
void uartSendString(uint8_t *pstring) {
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
    uint16_t length = 0;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	81fb      	strh	r3, [r7, #14]
    // Enviar la cadena hasta encontrar el fin de la cadena ('\0')
    while (pstring[length] != '\0') {
 8000e8c:	e00b      	b.n	8000ea6 <uartSendString+0x26>
        HAL_UART_Transmit(&huart3, &pstring[length], 1, HAL_MAX_DELAY);
 8000e8e:	89fb      	ldrh	r3, [r7, #14]
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	18d1      	adds	r1, r2, r3
 8000e94:	f04f 33ff 	mov.w	r3, #4294967295
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4808      	ldr	r0, [pc, #32]	@ (8000ebc <uartSendString+0x3c>)
 8000e9c:	f001 f848 	bl	8001f30 <HAL_UART_Transmit>
        length++;
 8000ea0:	89fb      	ldrh	r3, [r7, #14]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	81fb      	strh	r3, [r7, #14]
    while (pstring[length] != '\0') {
 8000ea6:	89fb      	ldrh	r3, [r7, #14]
 8000ea8:	687a      	ldr	r2, [r7, #4]
 8000eaa:	4413      	add	r3, r2
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d1ed      	bne.n	8000e8e <uartSendString+0xe>
    }
}
 8000eb2:	bf00      	nop
 8000eb4:	bf00      	nop
 8000eb6:	3710      	adds	r7, #16
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	bd80      	pop	{r7, pc}
 8000ebc:	20000080 	.word	0x20000080

08000ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_Init+0x40>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <HAL_Init+0x40>)
 8000eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_Init+0x40>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <HAL_Init+0x40>)
 8000ed6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000edc:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <HAL_Init+0x40>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <HAL_Init+0x40>)
 8000ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 f90d 	bl	8001108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f808 	bl	8000f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef4:	f7ff fca4 	bl	8000840 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023c00 	.word	0x40023c00

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f0c:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <HAL_InitTick+0x54>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <HAL_InitTick+0x58>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 f917 	bl	8001156 <HAL_SYSTICK_Config>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00e      	b.n	8000f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	d80a      	bhi.n	8000f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f40:	f000 f8ed 	bl	800111e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f44:	4a06      	ldr	r2, [pc, #24]	@ (8000f60 <HAL_InitTick+0x5c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000004 	.word	0x20000004

08000f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <HAL_IncTick+0x24>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4413      	add	r3, r2
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <HAL_IncTick+0x24>)
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000008 	.word	0x20000008
 8000f88:	200000c8 	.word	0x200000c8

08000f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <HAL_GetTick+0x14>)
 8000f92:	681b      	ldr	r3, [r3, #0]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	200000c8 	.word	0x200000c8

08000fa4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fba:	68ba      	ldr	r2, [r7, #8]
 8000fbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fd6:	4a04      	ldr	r2, [pc, #16]	@ (8000fe8 <__NVIC_SetPriorityGrouping+0x44>)
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	60d3      	str	r3, [r2, #12]
}
 8000fdc:	bf00      	nop
 8000fde:	3714      	adds	r7, #20
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ff0:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <__NVIC_GetPriorityGrouping+0x18>)
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	0a1b      	lsrs	r3, r3, #8
 8000ff6:	f003 0307 	and.w	r3, r3, #7
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	e000ed00 	.word	0xe000ed00

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	@ (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	@ (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	@ 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	@ 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010d4:	d301      	bcc.n	80010da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010d6:	2301      	movs	r3, #1
 80010d8:	e00f      	b.n	80010fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010da:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <SysTick_Config+0x40>)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3b01      	subs	r3, #1
 80010e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010e2:	210f      	movs	r1, #15
 80010e4:	f04f 30ff 	mov.w	r0, #4294967295
 80010e8:	f7ff ff8e 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ec:	4b05      	ldr	r3, [pc, #20]	@ (8001104 <SysTick_Config+0x40>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f2:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <SysTick_Config+0x40>)
 80010f4:	2207      	movs	r2, #7
 80010f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	e000e010 	.word	0xe000e010

08001108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff ff47 	bl	8000fa4 <__NVIC_SetPriorityGrouping>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800111e:	b580      	push	{r7, lr}
 8001120:	b086      	sub	sp, #24
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	60b9      	str	r1, [r7, #8]
 8001128:	607a      	str	r2, [r7, #4]
 800112a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001130:	f7ff ff5c 	bl	8000fec <__NVIC_GetPriorityGrouping>
 8001134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	68b9      	ldr	r1, [r7, #8]
 800113a:	6978      	ldr	r0, [r7, #20]
 800113c:	f7ff ff8e 	bl	800105c <NVIC_EncodePriority>
 8001140:	4602      	mov	r2, r0
 8001142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff5d 	bl	8001008 <__NVIC_SetPriority>
}
 800114e:	bf00      	nop
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff ffb0 	bl	80010c4 <SysTick_Config>
 8001164:	4603      	mov	r3, r0
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001170:	b480      	push	{r7}
 8001172:	b089      	sub	sp, #36	@ 0x24
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800117a:	2300      	movs	r3, #0
 800117c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001182:	2300      	movs	r3, #0
 8001184:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001186:	2300      	movs	r3, #0
 8001188:	61fb      	str	r3, [r7, #28]
 800118a:	e177      	b.n	800147c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800118c:	2201      	movs	r2, #1
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	4013      	ands	r3, r2
 800119e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011a0:	693a      	ldr	r2, [r7, #16]
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	f040 8166 	bne.w	8001476 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f003 0303 	and.w	r3, r3, #3
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d005      	beq.n	80011c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d130      	bne.n	8001224 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011c8:	69fb      	ldr	r3, [r7, #28]
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	2203      	movs	r2, #3
 80011ce:	fa02 f303 	lsl.w	r3, r2, r3
 80011d2:	43db      	mvns	r3, r3
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	4013      	ands	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	68da      	ldr	r2, [r3, #12]
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	fa02 f303 	lsl.w	r3, r2, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4313      	orrs	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011f8:	2201      	movs	r2, #1
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	43db      	mvns	r3, r3
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4013      	ands	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	091b      	lsrs	r3, r3, #4
 800120e:	f003 0201 	and.w	r2, r3, #1
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	fa02 f303 	lsl.w	r3, r2, r3
 8001218:	69ba      	ldr	r2, [r7, #24]
 800121a:	4313      	orrs	r3, r2
 800121c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f003 0303 	and.w	r3, r3, #3
 800122c:	2b03      	cmp	r3, #3
 800122e:	d017      	beq.n	8001260 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001236:	69fb      	ldr	r3, [r7, #28]
 8001238:	005b      	lsls	r3, r3, #1
 800123a:	2203      	movs	r2, #3
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	43db      	mvns	r3, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4013      	ands	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	fa02 f303 	lsl.w	r3, r2, r3
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f003 0303 	and.w	r3, r3, #3
 8001268:	2b02      	cmp	r3, #2
 800126a:	d123      	bne.n	80012b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	08da      	lsrs	r2, r3, #3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	3208      	adds	r2, #8
 8001274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001278:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	f003 0307 	and.w	r3, r3, #7
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	220f      	movs	r2, #15
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	43db      	mvns	r3, r3
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4013      	ands	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	691a      	ldr	r2, [r3, #16]
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 0307 	and.w	r3, r3, #7
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	08da      	lsrs	r2, r3, #3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	3208      	adds	r2, #8
 80012ae:	69b9      	ldr	r1, [r7, #24]
 80012b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	005b      	lsls	r3, r3, #1
 80012be:	2203      	movs	r2, #3
 80012c0:	fa02 f303 	lsl.w	r3, r2, r3
 80012c4:	43db      	mvns	r3, r3
 80012c6:	69ba      	ldr	r2, [r7, #24]
 80012c8:	4013      	ands	r3, r2
 80012ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f003 0203 	and.w	r2, r3, #3
 80012d4:	69fb      	ldr	r3, [r7, #28]
 80012d6:	005b      	lsls	r3, r3, #1
 80012d8:	fa02 f303 	lsl.w	r3, r2, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4313      	orrs	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 80c0 	beq.w	8001476 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	4b66      	ldr	r3, [pc, #408]	@ (8001494 <HAL_GPIO_Init+0x324>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012fe:	4a65      	ldr	r2, [pc, #404]	@ (8001494 <HAL_GPIO_Init+0x324>)
 8001300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001304:	6453      	str	r3, [r2, #68]	@ 0x44
 8001306:	4b63      	ldr	r3, [pc, #396]	@ (8001494 <HAL_GPIO_Init+0x324>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800130a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001312:	4a61      	ldr	r2, [pc, #388]	@ (8001498 <HAL_GPIO_Init+0x328>)
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	089b      	lsrs	r3, r3, #2
 8001318:	3302      	adds	r3, #2
 800131a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	f003 0303 	and.w	r3, r3, #3
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	220f      	movs	r2, #15
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	43db      	mvns	r3, r3
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	4013      	ands	r3, r2
 8001334:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a58      	ldr	r2, [pc, #352]	@ (800149c <HAL_GPIO_Init+0x32c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d037      	beq.n	80013ae <HAL_GPIO_Init+0x23e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a57      	ldr	r2, [pc, #348]	@ (80014a0 <HAL_GPIO_Init+0x330>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d031      	beq.n	80013aa <HAL_GPIO_Init+0x23a>
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4a56      	ldr	r2, [pc, #344]	@ (80014a4 <HAL_GPIO_Init+0x334>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d02b      	beq.n	80013a6 <HAL_GPIO_Init+0x236>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4a55      	ldr	r2, [pc, #340]	@ (80014a8 <HAL_GPIO_Init+0x338>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d025      	beq.n	80013a2 <HAL_GPIO_Init+0x232>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	4a54      	ldr	r2, [pc, #336]	@ (80014ac <HAL_GPIO_Init+0x33c>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d01f      	beq.n	800139e <HAL_GPIO_Init+0x22e>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4a53      	ldr	r2, [pc, #332]	@ (80014b0 <HAL_GPIO_Init+0x340>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d019      	beq.n	800139a <HAL_GPIO_Init+0x22a>
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4a52      	ldr	r2, [pc, #328]	@ (80014b4 <HAL_GPIO_Init+0x344>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d013      	beq.n	8001396 <HAL_GPIO_Init+0x226>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a51      	ldr	r2, [pc, #324]	@ (80014b8 <HAL_GPIO_Init+0x348>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d00d      	beq.n	8001392 <HAL_GPIO_Init+0x222>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a50      	ldr	r2, [pc, #320]	@ (80014bc <HAL_GPIO_Init+0x34c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d007      	beq.n	800138e <HAL_GPIO_Init+0x21e>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a4f      	ldr	r2, [pc, #316]	@ (80014c0 <HAL_GPIO_Init+0x350>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d101      	bne.n	800138a <HAL_GPIO_Init+0x21a>
 8001386:	2309      	movs	r3, #9
 8001388:	e012      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 800138a:	230a      	movs	r3, #10
 800138c:	e010      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 800138e:	2308      	movs	r3, #8
 8001390:	e00e      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 8001392:	2307      	movs	r3, #7
 8001394:	e00c      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 8001396:	2306      	movs	r3, #6
 8001398:	e00a      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 800139a:	2305      	movs	r3, #5
 800139c:	e008      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 800139e:	2304      	movs	r3, #4
 80013a0:	e006      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 80013a2:	2303      	movs	r3, #3
 80013a4:	e004      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 80013a6:	2302      	movs	r3, #2
 80013a8:	e002      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 80013aa:	2301      	movs	r3, #1
 80013ac:	e000      	b.n	80013b0 <HAL_GPIO_Init+0x240>
 80013ae:	2300      	movs	r3, #0
 80013b0:	69fa      	ldr	r2, [r7, #28]
 80013b2:	f002 0203 	and.w	r2, r2, #3
 80013b6:	0092      	lsls	r2, r2, #2
 80013b8:	4093      	lsls	r3, r2
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013c0:	4935      	ldr	r1, [pc, #212]	@ (8001498 <HAL_GPIO_Init+0x328>)
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	089b      	lsrs	r3, r3, #2
 80013c6:	3302      	adds	r3, #2
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013ce:	4b3d      	ldr	r3, [pc, #244]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	43db      	mvns	r3, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4013      	ands	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013ea:	69ba      	ldr	r2, [r7, #24]
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013f2:	4a34      	ldr	r2, [pc, #208]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 80013f4:	69bb      	ldr	r3, [r7, #24]
 80013f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013f8:	4b32      	ldr	r3, [pc, #200]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	43db      	mvns	r3, r3
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	4013      	ands	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	4313      	orrs	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800141c:	4a29      	ldr	r2, [pc, #164]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 800141e:	69bb      	ldr	r3, [r7, #24]
 8001420:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001422:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001428:	693b      	ldr	r3, [r7, #16]
 800142a:	43db      	mvns	r3, r3
 800142c:	69ba      	ldr	r2, [r7, #24]
 800142e:	4013      	ands	r3, r2
 8001430:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d003      	beq.n	8001446 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800143e:	69ba      	ldr	r2, [r7, #24]
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	4313      	orrs	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001446:	4a1f      	ldr	r2, [pc, #124]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 8001448:	69bb      	ldr	r3, [r7, #24]
 800144a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800144c:	4b1d      	ldr	r3, [pc, #116]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	43db      	mvns	r3, r3
 8001456:	69ba      	ldr	r2, [r7, #24]
 8001458:	4013      	ands	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	4313      	orrs	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001470:	4a14      	ldr	r2, [pc, #80]	@ (80014c4 <HAL_GPIO_Init+0x354>)
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3301      	adds	r3, #1
 800147a:	61fb      	str	r3, [r7, #28]
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	2b0f      	cmp	r3, #15
 8001480:	f67f ae84 	bls.w	800118c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001484:	bf00      	nop
 8001486:	bf00      	nop
 8001488:	3724      	adds	r7, #36	@ 0x24
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	40023800 	.word	0x40023800
 8001498:	40013800 	.word	0x40013800
 800149c:	40020000 	.word	0x40020000
 80014a0:	40020400 	.word	0x40020400
 80014a4:	40020800 	.word	0x40020800
 80014a8:	40020c00 	.word	0x40020c00
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40021400 	.word	0x40021400
 80014b4:	40021800 	.word	0x40021800
 80014b8:	40021c00 	.word	0x40021c00
 80014bc:	40022000 	.word	0x40022000
 80014c0:	40022400 	.word	0x40022400
 80014c4:	40013c00 	.word	0x40013c00

080014c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b085      	sub	sp, #20
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	460b      	mov	r3, r1
 80014d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	691a      	ldr	r2, [r3, #16]
 80014d8:	887b      	ldrh	r3, [r7, #2]
 80014da:	4013      	ands	r3, r2
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d002      	beq.n	80014e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014e0:	2301      	movs	r3, #1
 80014e2:	73fb      	strb	r3, [r7, #15]
 80014e4:	e001      	b.n	80014ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
 8001504:	4613      	mov	r3, r2
 8001506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001508:	787b      	ldrb	r3, [r7, #1]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800150e:	887a      	ldrh	r2, [r7, #2]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001514:	e003      	b.n	800151e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	041a      	lsls	r2, r3, #16
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	619a      	str	r2, [r3, #24]
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800152a:	b480      	push	{r7}
 800152c:	b085      	sub	sp, #20
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800153c:	887a      	ldrh	r2, [r7, #2]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4013      	ands	r3, r2
 8001542:	041a      	lsls	r2, r3, #16
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	43d9      	mvns	r1, r3
 8001548:	887b      	ldrh	r3, [r7, #2]
 800154a:	400b      	ands	r3, r1
 800154c:	431a      	orrs	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	619a      	str	r2, [r3, #24]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e267      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d075      	beq.n	800166a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800157e:	4b88      	ldr	r3, [pc, #544]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 030c 	and.w	r3, r3, #12
 8001586:	2b04      	cmp	r3, #4
 8001588:	d00c      	beq.n	80015a4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800158a:	4b85      	ldr	r3, [pc, #532]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001592:	2b08      	cmp	r3, #8
 8001594:	d112      	bne.n	80015bc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001596:	4b82      	ldr	r3, [pc, #520]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800159e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015a2:	d10b      	bne.n	80015bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a4:	4b7e      	ldr	r3, [pc, #504]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d05b      	beq.n	8001668 <HAL_RCC_OscConfig+0x108>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d157      	bne.n	8001668 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e242      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015c4:	d106      	bne.n	80015d4 <HAL_RCC_OscConfig+0x74>
 80015c6:	4b76      	ldr	r3, [pc, #472]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a75      	ldr	r2, [pc, #468]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	e01d      	b.n	8001610 <HAL_RCC_OscConfig+0xb0>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x98>
 80015de:	4b70      	ldr	r3, [pc, #448]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a6f      	ldr	r2, [pc, #444]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	4b6d      	ldr	r3, [pc, #436]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a6c      	ldr	r2, [pc, #432]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	e00b      	b.n	8001610 <HAL_RCC_OscConfig+0xb0>
 80015f8:	4b69      	ldr	r3, [pc, #420]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a68      	ldr	r2, [pc, #416]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001602:	6013      	str	r3, [r2, #0]
 8001604:	4b66      	ldr	r3, [pc, #408]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a65      	ldr	r2, [pc, #404]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800160a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800160e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d013      	beq.n	8001640 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001618:	f7ff fcb8 	bl	8000f8c <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001620:	f7ff fcb4 	bl	8000f8c <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	@ 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e207      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001632:	4b5b      	ldr	r3, [pc, #364]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0xc0>
 800163e:	e014      	b.n	800166a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff fca4 	bl	8000f8c <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001648:	f7ff fca0 	bl	8000f8c <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b64      	cmp	r3, #100	@ 0x64
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e1f3      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165a:	4b51      	ldr	r3, [pc, #324]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0xe8>
 8001666:	e000      	b.n	800166a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d063      	beq.n	800173e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001676:	4b4a      	ldr	r3, [pc, #296]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00b      	beq.n	800169a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001682:	4b47      	ldr	r3, [pc, #284]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800168a:	2b08      	cmp	r3, #8
 800168c:	d11c      	bne.n	80016c8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800168e:	4b44      	ldr	r3, [pc, #272]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d116      	bne.n	80016c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800169a:	4b41      	ldr	r3, [pc, #260]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d005      	beq.n	80016b2 <HAL_RCC_OscConfig+0x152>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d001      	beq.n	80016b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e1c7      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b2:	4b3b      	ldr	r3, [pc, #236]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	4937      	ldr	r1, [pc, #220]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c6:	e03a      	b.n	800173e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d020      	beq.n	8001712 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016d0:	4b34      	ldr	r3, [pc, #208]	@ (80017a4 <HAL_RCC_OscConfig+0x244>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d6:	f7ff fc59 	bl	8000f8c <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016de:	f7ff fc55 	bl	8000f8c <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e1a8      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f0:	4b2b      	ldr	r3, [pc, #172]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f0      	beq.n	80016de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fc:	4b28      	ldr	r3, [pc, #160]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691b      	ldr	r3, [r3, #16]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4925      	ldr	r1, [pc, #148]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800170c:	4313      	orrs	r3, r2
 800170e:	600b      	str	r3, [r1, #0]
 8001710:	e015      	b.n	800173e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001712:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <HAL_RCC_OscConfig+0x244>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001718:	f7ff fc38 	bl	8000f8c <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001720:	f7ff fc34 	bl	8000f8c <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e187      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001732:	4b1b      	ldr	r3, [pc, #108]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1f0      	bne.n	8001720 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	2b00      	cmp	r3, #0
 8001748:	d036      	beq.n	80017b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d016      	beq.n	8001780 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_RCC_OscConfig+0x248>)
 8001754:	2201      	movs	r2, #1
 8001756:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001758:	f7ff fc18 	bl	8000f8c <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001760:	f7ff fc14 	bl	8000f8c <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e167      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001772:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f0      	beq.n	8001760 <HAL_RCC_OscConfig+0x200>
 800177e:	e01b      	b.n	80017b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001780:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_RCC_OscConfig+0x248>)
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001786:	f7ff fc01 	bl	8000f8c <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800178c:	e00e      	b.n	80017ac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800178e:	f7ff fbfd 	bl	8000f8c <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d907      	bls.n	80017ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e150      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
 80017a0:	40023800 	.word	0x40023800
 80017a4:	42470000 	.word	0x42470000
 80017a8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017ac:	4b88      	ldr	r3, [pc, #544]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1ea      	bne.n	800178e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f000 8097 	beq.w	80018f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c6:	2300      	movs	r3, #0
 80017c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ca:	4b81      	ldr	r3, [pc, #516]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d10f      	bne.n	80017f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	4b7d      	ldr	r3, [pc, #500]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017de:	4a7c      	ldr	r2, [pc, #496]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e6:	4b7a      	ldr	r3, [pc, #488]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017f2:	2301      	movs	r3, #1
 80017f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f6:	4b77      	ldr	r3, [pc, #476]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d118      	bne.n	8001834 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001802:	4b74      	ldr	r3, [pc, #464]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a73      	ldr	r2, [pc, #460]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 8001808:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800180e:	f7ff fbbd 	bl	8000f8c <HAL_GetTick>
 8001812:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001816:	f7ff fbb9 	bl	8000f8c <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e10c      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001828:	4b6a      	ldr	r3, [pc, #424]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0f0      	beq.n	8001816 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d106      	bne.n	800184a <HAL_RCC_OscConfig+0x2ea>
 800183c:	4b64      	ldr	r3, [pc, #400]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800183e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001840:	4a63      	ldr	r2, [pc, #396]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6713      	str	r3, [r2, #112]	@ 0x70
 8001848:	e01c      	b.n	8001884 <HAL_RCC_OscConfig+0x324>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b05      	cmp	r3, #5
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0x30c>
 8001852:	4b5f      	ldr	r3, [pc, #380]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001856:	4a5e      	ldr	r2, [pc, #376]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001858:	f043 0304 	orr.w	r3, r3, #4
 800185c:	6713      	str	r3, [r2, #112]	@ 0x70
 800185e:	4b5c      	ldr	r3, [pc, #368]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001862:	4a5b      	ldr	r2, [pc, #364]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6713      	str	r3, [r2, #112]	@ 0x70
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0x324>
 800186c:	4b58      	ldr	r3, [pc, #352]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800186e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001870:	4a57      	ldr	r2, [pc, #348]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001872:	f023 0301 	bic.w	r3, r3, #1
 8001876:	6713      	str	r3, [r2, #112]	@ 0x70
 8001878:	4b55      	ldr	r3, [pc, #340]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187c:	4a54      	ldr	r2, [pc, #336]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800187e:	f023 0304 	bic.w	r3, r3, #4
 8001882:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d015      	beq.n	80018b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188c:	f7ff fb7e 	bl	8000f8c <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001892:	e00a      	b.n	80018aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001894:	f7ff fb7a 	bl	8000f8c <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e0cb      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018aa:	4b49      	ldr	r3, [pc, #292]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d0ee      	beq.n	8001894 <HAL_RCC_OscConfig+0x334>
 80018b6:	e014      	b.n	80018e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b8:	f7ff fb68 	bl	8000f8c <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018be:	e00a      	b.n	80018d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018c0:	f7ff fb64 	bl	8000f8c <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e0b5      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d6:	4b3e      	ldr	r3, [pc, #248]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1ee      	bne.n	80018c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80018e2:	7dfb      	ldrb	r3, [r7, #23]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d105      	bne.n	80018f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e8:	4b39      	ldr	r3, [pc, #228]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ec:	4a38      	ldr	r2, [pc, #224]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f000 80a1 	beq.w	8001a40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018fe:	4b34      	ldr	r3, [pc, #208]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b08      	cmp	r3, #8
 8001908:	d05c      	beq.n	80019c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d141      	bne.n	8001996 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001912:	4b31      	ldr	r3, [pc, #196]	@ (80019d8 <HAL_RCC_OscConfig+0x478>)
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001918:	f7ff fb38 	bl	8000f8c <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001920:	f7ff fb34 	bl	8000f8c <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e087      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001932:	4b27      	ldr	r3, [pc, #156]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69da      	ldr	r2, [r3, #28]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194c:	019b      	lsls	r3, r3, #6
 800194e:	431a      	orrs	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001954:	085b      	lsrs	r3, r3, #1
 8001956:	3b01      	subs	r3, #1
 8001958:	041b      	lsls	r3, r3, #16
 800195a:	431a      	orrs	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001960:	061b      	lsls	r3, r3, #24
 8001962:	491b      	ldr	r1, [pc, #108]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001964:	4313      	orrs	r3, r2
 8001966:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001968:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <HAL_RCC_OscConfig+0x478>)
 800196a:	2201      	movs	r2, #1
 800196c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196e:	f7ff fb0d 	bl	8000f8c <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001976:	f7ff fb09 	bl	8000f8c <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e05c      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001988:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d0f0      	beq.n	8001976 <HAL_RCC_OscConfig+0x416>
 8001994:	e054      	b.n	8001a40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <HAL_RCC_OscConfig+0x478>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7ff faf6 	bl	8000f8c <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff faf2 	bl	8000f8c <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e045      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x444>
 80019c2:	e03d      	b.n	8001a40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d107      	bne.n	80019dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e038      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40007000 	.word	0x40007000
 80019d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80019dc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a4c <HAL_RCC_OscConfig+0x4ec>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d028      	beq.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d121      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d11a      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d111      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a22:	085b      	lsrs	r3, r3, #1
 8001a24:	3b01      	subs	r3, #1
 8001a26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d107      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d001      	beq.n	8001a40 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d101      	bne.n	8001a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e0cc      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001a64:	4b68      	ldr	r3, [pc, #416]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 030f 	and.w	r3, r3, #15
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d90c      	bls.n	8001a8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a72:	4b65      	ldr	r3, [pc, #404]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a7a:	4b63      	ldr	r3, [pc, #396]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 030f 	and.w	r3, r3, #15
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d001      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e0b8      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d020      	beq.n	8001ada <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d005      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001aa4:	4b59      	ldr	r3, [pc, #356]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	4a58      	ldr	r2, [pc, #352]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001aaa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001aae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0308 	and.w	r3, r3, #8
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001abc:	4b53      	ldr	r3, [pc, #332]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	4a52      	ldr	r2, [pc, #328]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ac2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ac6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac8:	4b50      	ldr	r3, [pc, #320]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	494d      	ldr	r1, [pc, #308]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d044      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d107      	bne.n	8001afe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aee:	4b47      	ldr	r3, [pc, #284]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d119      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e07f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d003      	beq.n	8001b0e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b0a:	2b03      	cmp	r3, #3
 8001b0c:	d107      	bne.n	8001b1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b0e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d109      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e06f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e067      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b2e:	4b37      	ldr	r3, [pc, #220]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f023 0203 	bic.w	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4934      	ldr	r1, [pc, #208]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b40:	f7ff fa24 	bl	8000f8c <HAL_GetTick>
 8001b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b46:	e00a      	b.n	8001b5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b48:	f7ff fa20 	bl	8000f8c <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e04f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 020c 	and.w	r2, r3, #12
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d1eb      	bne.n	8001b48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b70:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 030f 	and.w	r3, r3, #15
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d20c      	bcs.n	8001b98 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b86:	4b20      	ldr	r3, [pc, #128]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e032      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d008      	beq.n	8001bb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba4:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	4916      	ldr	r1, [pc, #88]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d009      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bc2:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	490e      	ldr	r1, [pc, #56]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001bd6:	f000 f821 	bl	8001c1c <HAL_RCC_GetSysClockFreq>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	091b      	lsrs	r3, r3, #4
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	490a      	ldr	r1, [pc, #40]	@ (8001c10 <HAL_RCC_ClockConfig+0x1c0>)
 8001be8:	5ccb      	ldrb	r3, [r1, r3]
 8001bea:	fa22 f303 	lsr.w	r3, r2, r3
 8001bee:	4a09      	ldr	r2, [pc, #36]	@ (8001c14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_RCC_ClockConfig+0x1c8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f984 	bl	8000f04 <HAL_InitTick>

  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40023c00 	.word	0x40023c00
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	080031dc 	.word	0x080031dc
 8001c14:	20000000 	.word	0x20000000
 8001c18:	20000004 	.word	0x20000004

08001c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c20:	b094      	sub	sp, #80	@ 0x50
 8001c22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c34:	4b79      	ldr	r3, [pc, #484]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d00d      	beq.n	8001c5c <HAL_RCC_GetSysClockFreq+0x40>
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	f200 80e1 	bhi.w	8001e08 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d002      	beq.n	8001c50 <HAL_RCC_GetSysClockFreq+0x34>
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	d003      	beq.n	8001c56 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c4e:	e0db      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c50:	4b73      	ldr	r3, [pc, #460]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c52:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c54:	e0db      	b.n	8001e0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c56:	4b73      	ldr	r3, [pc, #460]	@ (8001e24 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c5a:	e0d8      	b.n	8001e0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c5c:	4b6f      	ldr	r3, [pc, #444]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c64:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c66:	4b6d      	ldr	r3, [pc, #436]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d063      	beq.n	8001d3a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c72:	4b6a      	ldr	r3, [pc, #424]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	099b      	lsrs	r3, r3, #6
 8001c78:	2200      	movs	r2, #0
 8001c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c84:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c86:	2300      	movs	r3, #0
 8001c88:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c8a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001c8e:	4622      	mov	r2, r4
 8001c90:	462b      	mov	r3, r5
 8001c92:	f04f 0000 	mov.w	r0, #0
 8001c96:	f04f 0100 	mov.w	r1, #0
 8001c9a:	0159      	lsls	r1, r3, #5
 8001c9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ca0:	0150      	lsls	r0, r2, #5
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4621      	mov	r1, r4
 8001ca8:	1a51      	subs	r1, r2, r1
 8001caa:	6139      	str	r1, [r7, #16]
 8001cac:	4629      	mov	r1, r5
 8001cae:	eb63 0301 	sbc.w	r3, r3, r1
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	f04f 0200 	mov.w	r2, #0
 8001cb8:	f04f 0300 	mov.w	r3, #0
 8001cbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001cc0:	4659      	mov	r1, fp
 8001cc2:	018b      	lsls	r3, r1, #6
 8001cc4:	4651      	mov	r1, sl
 8001cc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cca:	4651      	mov	r1, sl
 8001ccc:	018a      	lsls	r2, r1, #6
 8001cce:	4651      	mov	r1, sl
 8001cd0:	ebb2 0801 	subs.w	r8, r2, r1
 8001cd4:	4659      	mov	r1, fp
 8001cd6:	eb63 0901 	sbc.w	r9, r3, r1
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	f04f 0300 	mov.w	r3, #0
 8001ce2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ce6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001cea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001cee:	4690      	mov	r8, r2
 8001cf0:	4699      	mov	r9, r3
 8001cf2:	4623      	mov	r3, r4
 8001cf4:	eb18 0303 	adds.w	r3, r8, r3
 8001cf8:	60bb      	str	r3, [r7, #8]
 8001cfa:	462b      	mov	r3, r5
 8001cfc:	eb49 0303 	adc.w	r3, r9, r3
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	f04f 0300 	mov.w	r3, #0
 8001d0a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d0e:	4629      	mov	r1, r5
 8001d10:	024b      	lsls	r3, r1, #9
 8001d12:	4621      	mov	r1, r4
 8001d14:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d18:	4621      	mov	r1, r4
 8001d1a:	024a      	lsls	r2, r1, #9
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d22:	2200      	movs	r2, #0
 8001d24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d26:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001d28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001d2c:	f7fe fab0 	bl	8000290 <__aeabi_uldivmod>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	4613      	mov	r3, r2
 8001d36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001d38:	e058      	b.n	8001dec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d3a:	4b38      	ldr	r3, [pc, #224]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	099b      	lsrs	r3, r3, #6
 8001d40:	2200      	movs	r2, #0
 8001d42:	4618      	mov	r0, r3
 8001d44:	4611      	mov	r1, r2
 8001d46:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d4a:	623b      	str	r3, [r7, #32]
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d54:	4642      	mov	r2, r8
 8001d56:	464b      	mov	r3, r9
 8001d58:	f04f 0000 	mov.w	r0, #0
 8001d5c:	f04f 0100 	mov.w	r1, #0
 8001d60:	0159      	lsls	r1, r3, #5
 8001d62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d66:	0150      	lsls	r0, r2, #5
 8001d68:	4602      	mov	r2, r0
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	4641      	mov	r1, r8
 8001d6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d72:	4649      	mov	r1, r9
 8001d74:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	f04f 0300 	mov.w	r3, #0
 8001d80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d8c:	ebb2 040a 	subs.w	r4, r2, sl
 8001d90:	eb63 050b 	sbc.w	r5, r3, fp
 8001d94:	f04f 0200 	mov.w	r2, #0
 8001d98:	f04f 0300 	mov.w	r3, #0
 8001d9c:	00eb      	lsls	r3, r5, #3
 8001d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001da2:	00e2      	lsls	r2, r4, #3
 8001da4:	4614      	mov	r4, r2
 8001da6:	461d      	mov	r5, r3
 8001da8:	4643      	mov	r3, r8
 8001daa:	18e3      	adds	r3, r4, r3
 8001dac:	603b      	str	r3, [r7, #0]
 8001dae:	464b      	mov	r3, r9
 8001db0:	eb45 0303 	adc.w	r3, r5, r3
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	f04f 0300 	mov.w	r3, #0
 8001dbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001dc2:	4629      	mov	r1, r5
 8001dc4:	028b      	lsls	r3, r1, #10
 8001dc6:	4621      	mov	r1, r4
 8001dc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001dcc:	4621      	mov	r1, r4
 8001dce:	028a      	lsls	r2, r1, #10
 8001dd0:	4610      	mov	r0, r2
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	61bb      	str	r3, [r7, #24]
 8001dda:	61fa      	str	r2, [r7, #28]
 8001ddc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de0:	f7fe fa56 	bl	8000290 <__aeabi_uldivmod>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4613      	mov	r3, r2
 8001dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001dec:	4b0b      	ldr	r3, [pc, #44]	@ (8001e1c <HAL_RCC_GetSysClockFreq+0x200>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	0c1b      	lsrs	r3, r3, #16
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	3301      	adds	r3, #1
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001dfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001dfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e04:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e06:	e002      	b.n	8001e0e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e08:	4b05      	ldr	r3, [pc, #20]	@ (8001e20 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3750      	adds	r7, #80	@ 0x50
 8001e14:	46bd      	mov	sp, r7
 8001e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	00f42400 	.word	0x00f42400
 8001e24:	007a1200 	.word	0x007a1200

08001e28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e2c:	4b03      	ldr	r3, [pc, #12]	@ (8001e3c <HAL_RCC_GetHCLKFreq+0x14>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	20000000 	.word	0x20000000

08001e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e44:	f7ff fff0 	bl	8001e28 <HAL_RCC_GetHCLKFreq>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	4b05      	ldr	r3, [pc, #20]	@ (8001e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	0a9b      	lsrs	r3, r3, #10
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	4903      	ldr	r1, [pc, #12]	@ (8001e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e56:	5ccb      	ldrb	r3, [r1, r3]
 8001e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40023800 	.word	0x40023800
 8001e64:	080031ec 	.word	0x080031ec

08001e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e6c:	f7ff ffdc 	bl	8001e28 <HAL_RCC_GetHCLKFreq>
 8001e70:	4602      	mov	r2, r0
 8001e72:	4b05      	ldr	r3, [pc, #20]	@ (8001e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	0b5b      	lsrs	r3, r3, #13
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	4903      	ldr	r1, [pc, #12]	@ (8001e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e7e:	5ccb      	ldrb	r3, [r1, r3]
 8001e80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	080031ec 	.word	0x080031ec

08001e90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e042      	b.n	8001f28 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d106      	bne.n	8001ebc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7fe fcea 	bl	8000890 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2224      	movs	r2, #36	@ 0x24
 8001ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001ed2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f973 	bl	80021c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	691a      	ldr	r2, [r3, #16]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001ee8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	695a      	ldr	r2, [r3, #20]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001ef8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2220      	movs	r2, #32
 8001f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2220      	movs	r2, #32
 8001f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	@ 0x28
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	d175      	bne.n	800203c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d002      	beq.n	8001f5c <HAL_UART_Transmit+0x2c>
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d101      	bne.n	8001f60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	e06e      	b.n	800203e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2200      	movs	r2, #0
 8001f64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2221      	movs	r2, #33	@ 0x21
 8001f6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f6e:	f7ff f80d 	bl	8000f8c <HAL_GetTick>
 8001f72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	88fa      	ldrh	r2, [r7, #6]
 8001f78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	88fa      	ldrh	r2, [r7, #6]
 8001f7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f88:	d108      	bne.n	8001f9c <HAL_UART_Transmit+0x6c>
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	691b      	ldr	r3, [r3, #16]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d104      	bne.n	8001f9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	61bb      	str	r3, [r7, #24]
 8001f9a:	e003      	b.n	8001fa4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001fa4:	e02e      	b.n	8002004 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	9300      	str	r3, [sp, #0]
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	2200      	movs	r2, #0
 8001fae:	2180      	movs	r1, #128	@ 0x80
 8001fb0:	68f8      	ldr	r0, [r7, #12]
 8001fb2:	f000 f848 	bl	8002046 <UART_WaitOnFlagUntilTimeout>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d005      	beq.n	8001fc8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	2220      	movs	r2, #32
 8001fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e03a      	b.n	800203e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10b      	bne.n	8001fe6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fce:	69bb      	ldr	r3, [r7, #24]
 8001fd0:	881b      	ldrh	r3, [r3, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001fdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	3302      	adds	r3, #2
 8001fe2:	61bb      	str	r3, [r7, #24]
 8001fe4:	e007      	b.n	8001ff6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	781a      	ldrb	r2, [r3, #0]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	3b01      	subs	r3, #1
 8001ffe:	b29a      	uxth	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002008:	b29b      	uxth	r3, r3
 800200a:	2b00      	cmp	r3, #0
 800200c:	d1cb      	bne.n	8001fa6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	9300      	str	r3, [sp, #0]
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	2200      	movs	r2, #0
 8002016:	2140      	movs	r1, #64	@ 0x40
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f000 f814 	bl	8002046 <UART_WaitOnFlagUntilTimeout>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d005      	beq.n	8002030 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2220      	movs	r2, #32
 8002028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800202c:	2303      	movs	r3, #3
 800202e:	e006      	b.n	800203e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	e000      	b.n	800203e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800203c:	2302      	movs	r3, #2
  }
}
 800203e:	4618      	mov	r0, r3
 8002040:	3720      	adds	r7, #32
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	60f8      	str	r0, [r7, #12]
 800204e:	60b9      	str	r1, [r7, #8]
 8002050:	603b      	str	r3, [r7, #0]
 8002052:	4613      	mov	r3, r2
 8002054:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002056:	e03b      	b.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002058:	6a3b      	ldr	r3, [r7, #32]
 800205a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800205e:	d037      	beq.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002060:	f7fe ff94 	bl	8000f8c <HAL_GetTick>
 8002064:	4602      	mov	r2, r0
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	1ad3      	subs	r3, r2, r3
 800206a:	6a3a      	ldr	r2, [r7, #32]
 800206c:	429a      	cmp	r2, r3
 800206e:	d302      	bcc.n	8002076 <UART_WaitOnFlagUntilTimeout+0x30>
 8002070:	6a3b      	ldr	r3, [r7, #32]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e03a      	b.n	80020f0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b00      	cmp	r3, #0
 8002086:	d023      	beq.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	2b80      	cmp	r3, #128	@ 0x80
 800208c:	d020      	beq.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	2b40      	cmp	r3, #64	@ 0x40
 8002092:	d01d      	beq.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b08      	cmp	r3, #8
 80020a0:	d116      	bne.n	80020d0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80020b8:	68f8      	ldr	r0, [r7, #12]
 80020ba:	f000 f81d 	bl	80020f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2208      	movs	r2, #8
 80020c2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e00f      	b.n	80020f0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	4013      	ands	r3, r2
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	429a      	cmp	r2, r3
 80020de:	bf0c      	ite	eq
 80020e0:	2301      	moveq	r3, #1
 80020e2:	2300      	movne	r3, #0
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	461a      	mov	r2, r3
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d0b4      	beq.n	8002058 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80020ee:	2300      	movs	r3, #0
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b095      	sub	sp, #84	@ 0x54
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	330c      	adds	r3, #12
 8002106:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800210a:	e853 3f00 	ldrex	r3, [r3]
 800210e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	330c      	adds	r3, #12
 800211e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002120:	643a      	str	r2, [r7, #64]	@ 0x40
 8002122:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002128:	e841 2300 	strex	r3, r2, [r1]
 800212c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800212e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1e5      	bne.n	8002100 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	3314      	adds	r3, #20
 800213a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800213c:	6a3b      	ldr	r3, [r7, #32]
 800213e:	e853 3f00 	ldrex	r3, [r3]
 8002142:	61fb      	str	r3, [r7, #28]
   return(result);
 8002144:	69fb      	ldr	r3, [r7, #28]
 8002146:	f023 0301 	bic.w	r3, r3, #1
 800214a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	3314      	adds	r3, #20
 8002152:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002154:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002156:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800215a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800215c:	e841 2300 	strex	r3, r2, [r1]
 8002160:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002164:	2b00      	cmp	r3, #0
 8002166:	d1e5      	bne.n	8002134 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	2b01      	cmp	r3, #1
 800216e:	d119      	bne.n	80021a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	330c      	adds	r3, #12
 8002176:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	e853 3f00 	ldrex	r3, [r3]
 800217e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f023 0310 	bic.w	r3, r3, #16
 8002186:	647b      	str	r3, [r7, #68]	@ 0x44
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	330c      	adds	r3, #12
 800218e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002190:	61ba      	str	r2, [r7, #24]
 8002192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002194:	6979      	ldr	r1, [r7, #20]
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	e841 2300 	strex	r3, r2, [r1]
 800219c:	613b      	str	r3, [r7, #16]
   return(result);
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1e5      	bne.n	8002170 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2220      	movs	r2, #32
 80021a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80021b2:	bf00      	nop
 80021b4:	3754      	adds	r7, #84	@ 0x54
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021c4:	b0c0      	sub	sp, #256	@ 0x100
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	691b      	ldr	r3, [r3, #16]
 80021d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80021d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021dc:	68d9      	ldr	r1, [r3, #12]
 80021de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021e2:	681a      	ldr	r2, [r3, #0]
 80021e4:	ea40 0301 	orr.w	r3, r0, r1
 80021e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80021ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021f4:	691b      	ldr	r3, [r3, #16]
 80021f6:	431a      	orrs	r2, r3
 80021f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021fc:	695b      	ldr	r3, [r3, #20]
 80021fe:	431a      	orrs	r2, r3
 8002200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	4313      	orrs	r3, r2
 8002208:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800220c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002218:	f021 010c 	bic.w	r1, r1, #12
 800221c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002226:	430b      	orrs	r3, r1
 8002228:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800222a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	695b      	ldr	r3, [r3, #20]
 8002232:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800223a:	6999      	ldr	r1, [r3, #24]
 800223c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	ea40 0301 	orr.w	r3, r0, r1
 8002246:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	4b8f      	ldr	r3, [pc, #572]	@ (800248c <UART_SetConfig+0x2cc>)
 8002250:	429a      	cmp	r2, r3
 8002252:	d005      	beq.n	8002260 <UART_SetConfig+0xa0>
 8002254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	4b8d      	ldr	r3, [pc, #564]	@ (8002490 <UART_SetConfig+0x2d0>)
 800225c:	429a      	cmp	r2, r3
 800225e:	d104      	bne.n	800226a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002260:	f7ff fe02 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002264:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002268:	e003      	b.n	8002272 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800226a:	f7ff fde9 	bl	8001e40 <HAL_RCC_GetPCLK1Freq>
 800226e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800227c:	f040 810c 	bne.w	8002498 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002284:	2200      	movs	r2, #0
 8002286:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800228a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800228e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002292:	4622      	mov	r2, r4
 8002294:	462b      	mov	r3, r5
 8002296:	1891      	adds	r1, r2, r2
 8002298:	65b9      	str	r1, [r7, #88]	@ 0x58
 800229a:	415b      	adcs	r3, r3
 800229c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800229e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80022a2:	4621      	mov	r1, r4
 80022a4:	eb12 0801 	adds.w	r8, r2, r1
 80022a8:	4629      	mov	r1, r5
 80022aa:	eb43 0901 	adc.w	r9, r3, r1
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	f04f 0300 	mov.w	r3, #0
 80022b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022c2:	4690      	mov	r8, r2
 80022c4:	4699      	mov	r9, r3
 80022c6:	4623      	mov	r3, r4
 80022c8:	eb18 0303 	adds.w	r3, r8, r3
 80022cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80022d0:	462b      	mov	r3, r5
 80022d2:	eb49 0303 	adc.w	r3, r9, r3
 80022d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80022da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80022e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80022ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80022ee:	460b      	mov	r3, r1
 80022f0:	18db      	adds	r3, r3, r3
 80022f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80022f4:	4613      	mov	r3, r2
 80022f6:	eb42 0303 	adc.w	r3, r2, r3
 80022fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80022fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002300:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002304:	f7fd ffc4 	bl	8000290 <__aeabi_uldivmod>
 8002308:	4602      	mov	r2, r0
 800230a:	460b      	mov	r3, r1
 800230c:	4b61      	ldr	r3, [pc, #388]	@ (8002494 <UART_SetConfig+0x2d4>)
 800230e:	fba3 2302 	umull	r2, r3, r3, r2
 8002312:	095b      	lsrs	r3, r3, #5
 8002314:	011c      	lsls	r4, r3, #4
 8002316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800231a:	2200      	movs	r2, #0
 800231c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002320:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002324:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002328:	4642      	mov	r2, r8
 800232a:	464b      	mov	r3, r9
 800232c:	1891      	adds	r1, r2, r2
 800232e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002330:	415b      	adcs	r3, r3
 8002332:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002334:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002338:	4641      	mov	r1, r8
 800233a:	eb12 0a01 	adds.w	sl, r2, r1
 800233e:	4649      	mov	r1, r9
 8002340:	eb43 0b01 	adc.w	fp, r3, r1
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	f04f 0300 	mov.w	r3, #0
 800234c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002350:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002354:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002358:	4692      	mov	sl, r2
 800235a:	469b      	mov	fp, r3
 800235c:	4643      	mov	r3, r8
 800235e:	eb1a 0303 	adds.w	r3, sl, r3
 8002362:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002366:	464b      	mov	r3, r9
 8002368:	eb4b 0303 	adc.w	r3, fp, r3
 800236c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800237c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002380:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002384:	460b      	mov	r3, r1
 8002386:	18db      	adds	r3, r3, r3
 8002388:	643b      	str	r3, [r7, #64]	@ 0x40
 800238a:	4613      	mov	r3, r2
 800238c:	eb42 0303 	adc.w	r3, r2, r3
 8002390:	647b      	str	r3, [r7, #68]	@ 0x44
 8002392:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002396:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800239a:	f7fd ff79 	bl	8000290 <__aeabi_uldivmod>
 800239e:	4602      	mov	r2, r0
 80023a0:	460b      	mov	r3, r1
 80023a2:	4611      	mov	r1, r2
 80023a4:	4b3b      	ldr	r3, [pc, #236]	@ (8002494 <UART_SetConfig+0x2d4>)
 80023a6:	fba3 2301 	umull	r2, r3, r3, r1
 80023aa:	095b      	lsrs	r3, r3, #5
 80023ac:	2264      	movs	r2, #100	@ 0x64
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	1acb      	subs	r3, r1, r3
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80023ba:	4b36      	ldr	r3, [pc, #216]	@ (8002494 <UART_SetConfig+0x2d4>)
 80023bc:	fba3 2302 	umull	r2, r3, r3, r2
 80023c0:	095b      	lsrs	r3, r3, #5
 80023c2:	005b      	lsls	r3, r3, #1
 80023c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80023c8:	441c      	add	r4, r3
 80023ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023ce:	2200      	movs	r2, #0
 80023d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80023d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80023d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80023dc:	4642      	mov	r2, r8
 80023de:	464b      	mov	r3, r9
 80023e0:	1891      	adds	r1, r2, r2
 80023e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80023e4:	415b      	adcs	r3, r3
 80023e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80023ec:	4641      	mov	r1, r8
 80023ee:	1851      	adds	r1, r2, r1
 80023f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80023f2:	4649      	mov	r1, r9
 80023f4:	414b      	adcs	r3, r1
 80023f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80023f8:	f04f 0200 	mov.w	r2, #0
 80023fc:	f04f 0300 	mov.w	r3, #0
 8002400:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002404:	4659      	mov	r1, fp
 8002406:	00cb      	lsls	r3, r1, #3
 8002408:	4651      	mov	r1, sl
 800240a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800240e:	4651      	mov	r1, sl
 8002410:	00ca      	lsls	r2, r1, #3
 8002412:	4610      	mov	r0, r2
 8002414:	4619      	mov	r1, r3
 8002416:	4603      	mov	r3, r0
 8002418:	4642      	mov	r2, r8
 800241a:	189b      	adds	r3, r3, r2
 800241c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002420:	464b      	mov	r3, r9
 8002422:	460a      	mov	r2, r1
 8002424:	eb42 0303 	adc.w	r3, r2, r3
 8002428:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800242c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002438:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800243c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002440:	460b      	mov	r3, r1
 8002442:	18db      	adds	r3, r3, r3
 8002444:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002446:	4613      	mov	r3, r2
 8002448:	eb42 0303 	adc.w	r3, r2, r3
 800244c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800244e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002452:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002456:	f7fd ff1b 	bl	8000290 <__aeabi_uldivmod>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4b0d      	ldr	r3, [pc, #52]	@ (8002494 <UART_SetConfig+0x2d4>)
 8002460:	fba3 1302 	umull	r1, r3, r3, r2
 8002464:	095b      	lsrs	r3, r3, #5
 8002466:	2164      	movs	r1, #100	@ 0x64
 8002468:	fb01 f303 	mul.w	r3, r1, r3
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	3332      	adds	r3, #50	@ 0x32
 8002472:	4a08      	ldr	r2, [pc, #32]	@ (8002494 <UART_SetConfig+0x2d4>)
 8002474:	fba2 2303 	umull	r2, r3, r2, r3
 8002478:	095b      	lsrs	r3, r3, #5
 800247a:	f003 0207 	and.w	r2, r3, #7
 800247e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4422      	add	r2, r4
 8002486:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002488:	e106      	b.n	8002698 <UART_SetConfig+0x4d8>
 800248a:	bf00      	nop
 800248c:	40011000 	.word	0x40011000
 8002490:	40011400 	.word	0x40011400
 8002494:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800249c:	2200      	movs	r2, #0
 800249e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80024a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80024a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80024aa:	4642      	mov	r2, r8
 80024ac:	464b      	mov	r3, r9
 80024ae:	1891      	adds	r1, r2, r2
 80024b0:	6239      	str	r1, [r7, #32]
 80024b2:	415b      	adcs	r3, r3
 80024b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80024b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80024ba:	4641      	mov	r1, r8
 80024bc:	1854      	adds	r4, r2, r1
 80024be:	4649      	mov	r1, r9
 80024c0:	eb43 0501 	adc.w	r5, r3, r1
 80024c4:	f04f 0200 	mov.w	r2, #0
 80024c8:	f04f 0300 	mov.w	r3, #0
 80024cc:	00eb      	lsls	r3, r5, #3
 80024ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80024d2:	00e2      	lsls	r2, r4, #3
 80024d4:	4614      	mov	r4, r2
 80024d6:	461d      	mov	r5, r3
 80024d8:	4643      	mov	r3, r8
 80024da:	18e3      	adds	r3, r4, r3
 80024dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80024e0:	464b      	mov	r3, r9
 80024e2:	eb45 0303 	adc.w	r3, r5, r3
 80024e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80024ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80024f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80024fa:	f04f 0200 	mov.w	r2, #0
 80024fe:	f04f 0300 	mov.w	r3, #0
 8002502:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002506:	4629      	mov	r1, r5
 8002508:	008b      	lsls	r3, r1, #2
 800250a:	4621      	mov	r1, r4
 800250c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002510:	4621      	mov	r1, r4
 8002512:	008a      	lsls	r2, r1, #2
 8002514:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002518:	f7fd feba 	bl	8000290 <__aeabi_uldivmod>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	4b60      	ldr	r3, [pc, #384]	@ (80026a4 <UART_SetConfig+0x4e4>)
 8002522:	fba3 2302 	umull	r2, r3, r3, r2
 8002526:	095b      	lsrs	r3, r3, #5
 8002528:	011c      	lsls	r4, r3, #4
 800252a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800252e:	2200      	movs	r2, #0
 8002530:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002534:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002538:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800253c:	4642      	mov	r2, r8
 800253e:	464b      	mov	r3, r9
 8002540:	1891      	adds	r1, r2, r2
 8002542:	61b9      	str	r1, [r7, #24]
 8002544:	415b      	adcs	r3, r3
 8002546:	61fb      	str	r3, [r7, #28]
 8002548:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800254c:	4641      	mov	r1, r8
 800254e:	1851      	adds	r1, r2, r1
 8002550:	6139      	str	r1, [r7, #16]
 8002552:	4649      	mov	r1, r9
 8002554:	414b      	adcs	r3, r1
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	f04f 0300 	mov.w	r3, #0
 8002560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002564:	4659      	mov	r1, fp
 8002566:	00cb      	lsls	r3, r1, #3
 8002568:	4651      	mov	r1, sl
 800256a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800256e:	4651      	mov	r1, sl
 8002570:	00ca      	lsls	r2, r1, #3
 8002572:	4610      	mov	r0, r2
 8002574:	4619      	mov	r1, r3
 8002576:	4603      	mov	r3, r0
 8002578:	4642      	mov	r2, r8
 800257a:	189b      	adds	r3, r3, r2
 800257c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002580:	464b      	mov	r3, r9
 8002582:	460a      	mov	r2, r1
 8002584:	eb42 0303 	adc.w	r3, r2, r3
 8002588:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800258c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002596:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	f04f 0300 	mov.w	r3, #0
 80025a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80025a4:	4649      	mov	r1, r9
 80025a6:	008b      	lsls	r3, r1, #2
 80025a8:	4641      	mov	r1, r8
 80025aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025ae:	4641      	mov	r1, r8
 80025b0:	008a      	lsls	r2, r1, #2
 80025b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80025b6:	f7fd fe6b 	bl	8000290 <__aeabi_uldivmod>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4611      	mov	r1, r2
 80025c0:	4b38      	ldr	r3, [pc, #224]	@ (80026a4 <UART_SetConfig+0x4e4>)
 80025c2:	fba3 2301 	umull	r2, r3, r3, r1
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2264      	movs	r2, #100	@ 0x64
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	1acb      	subs	r3, r1, r3
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	3332      	adds	r3, #50	@ 0x32
 80025d4:	4a33      	ldr	r2, [pc, #204]	@ (80026a4 <UART_SetConfig+0x4e4>)
 80025d6:	fba2 2303 	umull	r2, r3, r2, r3
 80025da:	095b      	lsrs	r3, r3, #5
 80025dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80025e0:	441c      	add	r4, r3
 80025e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025e6:	2200      	movs	r2, #0
 80025e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80025ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80025ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80025f0:	4642      	mov	r2, r8
 80025f2:	464b      	mov	r3, r9
 80025f4:	1891      	adds	r1, r2, r2
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	415b      	adcs	r3, r3
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002600:	4641      	mov	r1, r8
 8002602:	1851      	adds	r1, r2, r1
 8002604:	6039      	str	r1, [r7, #0]
 8002606:	4649      	mov	r1, r9
 8002608:	414b      	adcs	r3, r1
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	f04f 0300 	mov.w	r3, #0
 8002614:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002618:	4659      	mov	r1, fp
 800261a:	00cb      	lsls	r3, r1, #3
 800261c:	4651      	mov	r1, sl
 800261e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002622:	4651      	mov	r1, sl
 8002624:	00ca      	lsls	r2, r1, #3
 8002626:	4610      	mov	r0, r2
 8002628:	4619      	mov	r1, r3
 800262a:	4603      	mov	r3, r0
 800262c:	4642      	mov	r2, r8
 800262e:	189b      	adds	r3, r3, r2
 8002630:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002632:	464b      	mov	r3, r9
 8002634:	460a      	mov	r2, r1
 8002636:	eb42 0303 	adc.w	r3, r2, r3
 800263a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800263c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	663b      	str	r3, [r7, #96]	@ 0x60
 8002646:	667a      	str	r2, [r7, #100]	@ 0x64
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	f04f 0300 	mov.w	r3, #0
 8002650:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002654:	4649      	mov	r1, r9
 8002656:	008b      	lsls	r3, r1, #2
 8002658:	4641      	mov	r1, r8
 800265a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800265e:	4641      	mov	r1, r8
 8002660:	008a      	lsls	r2, r1, #2
 8002662:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002666:	f7fd fe13 	bl	8000290 <__aeabi_uldivmod>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4b0d      	ldr	r3, [pc, #52]	@ (80026a4 <UART_SetConfig+0x4e4>)
 8002670:	fba3 1302 	umull	r1, r3, r3, r2
 8002674:	095b      	lsrs	r3, r3, #5
 8002676:	2164      	movs	r1, #100	@ 0x64
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	3332      	adds	r3, #50	@ 0x32
 8002682:	4a08      	ldr	r2, [pc, #32]	@ (80026a4 <UART_SetConfig+0x4e4>)
 8002684:	fba2 2303 	umull	r2, r3, r2, r3
 8002688:	095b      	lsrs	r3, r3, #5
 800268a:	f003 020f 	and.w	r2, r3, #15
 800268e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4422      	add	r2, r4
 8002696:	609a      	str	r2, [r3, #8]
}
 8002698:	bf00      	nop
 800269a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800269e:	46bd      	mov	sp, r7
 80026a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026a4:	51eb851f 	.word	0x51eb851f

080026a8 <sniprintf>:
 80026a8:	b40c      	push	{r2, r3}
 80026aa:	b530      	push	{r4, r5, lr}
 80026ac:	4b17      	ldr	r3, [pc, #92]	@ (800270c <sniprintf+0x64>)
 80026ae:	1e0c      	subs	r4, r1, #0
 80026b0:	681d      	ldr	r5, [r3, #0]
 80026b2:	b09d      	sub	sp, #116	@ 0x74
 80026b4:	da08      	bge.n	80026c8 <sniprintf+0x20>
 80026b6:	238b      	movs	r3, #139	@ 0x8b
 80026b8:	602b      	str	r3, [r5, #0]
 80026ba:	f04f 30ff 	mov.w	r0, #4294967295
 80026be:	b01d      	add	sp, #116	@ 0x74
 80026c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80026c4:	b002      	add	sp, #8
 80026c6:	4770      	bx	lr
 80026c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80026cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80026d0:	bf14      	ite	ne
 80026d2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80026d6:	4623      	moveq	r3, r4
 80026d8:	9304      	str	r3, [sp, #16]
 80026da:	9307      	str	r3, [sp, #28]
 80026dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026e0:	9002      	str	r0, [sp, #8]
 80026e2:	9006      	str	r0, [sp, #24]
 80026e4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80026e8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80026ea:	ab21      	add	r3, sp, #132	@ 0x84
 80026ec:	a902      	add	r1, sp, #8
 80026ee:	4628      	mov	r0, r5
 80026f0:	9301      	str	r3, [sp, #4]
 80026f2:	f000 f995 	bl	8002a20 <_svfiprintf_r>
 80026f6:	1c43      	adds	r3, r0, #1
 80026f8:	bfbc      	itt	lt
 80026fa:	238b      	movlt	r3, #139	@ 0x8b
 80026fc:	602b      	strlt	r3, [r5, #0]
 80026fe:	2c00      	cmp	r4, #0
 8002700:	d0dd      	beq.n	80026be <sniprintf+0x16>
 8002702:	9b02      	ldr	r3, [sp, #8]
 8002704:	2200      	movs	r2, #0
 8002706:	701a      	strb	r2, [r3, #0]
 8002708:	e7d9      	b.n	80026be <sniprintf+0x16>
 800270a:	bf00      	nop
 800270c:	2000000c 	.word	0x2000000c

08002710 <memset>:
 8002710:	4402      	add	r2, r0
 8002712:	4603      	mov	r3, r0
 8002714:	4293      	cmp	r3, r2
 8002716:	d100      	bne.n	800271a <memset+0xa>
 8002718:	4770      	bx	lr
 800271a:	f803 1b01 	strb.w	r1, [r3], #1
 800271e:	e7f9      	b.n	8002714 <memset+0x4>

08002720 <__errno>:
 8002720:	4b01      	ldr	r3, [pc, #4]	@ (8002728 <__errno+0x8>)
 8002722:	6818      	ldr	r0, [r3, #0]
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	2000000c 	.word	0x2000000c

0800272c <__libc_init_array>:
 800272c:	b570      	push	{r4, r5, r6, lr}
 800272e:	4d0d      	ldr	r5, [pc, #52]	@ (8002764 <__libc_init_array+0x38>)
 8002730:	4c0d      	ldr	r4, [pc, #52]	@ (8002768 <__libc_init_array+0x3c>)
 8002732:	1b64      	subs	r4, r4, r5
 8002734:	10a4      	asrs	r4, r4, #2
 8002736:	2600      	movs	r6, #0
 8002738:	42a6      	cmp	r6, r4
 800273a:	d109      	bne.n	8002750 <__libc_init_array+0x24>
 800273c:	4d0b      	ldr	r5, [pc, #44]	@ (800276c <__libc_init_array+0x40>)
 800273e:	4c0c      	ldr	r4, [pc, #48]	@ (8002770 <__libc_init_array+0x44>)
 8002740:	f000 fc66 	bl	8003010 <_init>
 8002744:	1b64      	subs	r4, r4, r5
 8002746:	10a4      	asrs	r4, r4, #2
 8002748:	2600      	movs	r6, #0
 800274a:	42a6      	cmp	r6, r4
 800274c:	d105      	bne.n	800275a <__libc_init_array+0x2e>
 800274e:	bd70      	pop	{r4, r5, r6, pc}
 8002750:	f855 3b04 	ldr.w	r3, [r5], #4
 8002754:	4798      	blx	r3
 8002756:	3601      	adds	r6, #1
 8002758:	e7ee      	b.n	8002738 <__libc_init_array+0xc>
 800275a:	f855 3b04 	ldr.w	r3, [r5], #4
 800275e:	4798      	blx	r3
 8002760:	3601      	adds	r6, #1
 8002762:	e7f2      	b.n	800274a <__libc_init_array+0x1e>
 8002764:	08003230 	.word	0x08003230
 8002768:	08003230 	.word	0x08003230
 800276c:	08003230 	.word	0x08003230
 8002770:	08003234 	.word	0x08003234

08002774 <__retarget_lock_acquire_recursive>:
 8002774:	4770      	bx	lr

08002776 <__retarget_lock_release_recursive>:
 8002776:	4770      	bx	lr

08002778 <_free_r>:
 8002778:	b538      	push	{r3, r4, r5, lr}
 800277a:	4605      	mov	r5, r0
 800277c:	2900      	cmp	r1, #0
 800277e:	d041      	beq.n	8002804 <_free_r+0x8c>
 8002780:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002784:	1f0c      	subs	r4, r1, #4
 8002786:	2b00      	cmp	r3, #0
 8002788:	bfb8      	it	lt
 800278a:	18e4      	addlt	r4, r4, r3
 800278c:	f000 f8e0 	bl	8002950 <__malloc_lock>
 8002790:	4a1d      	ldr	r2, [pc, #116]	@ (8002808 <_free_r+0x90>)
 8002792:	6813      	ldr	r3, [r2, #0]
 8002794:	b933      	cbnz	r3, 80027a4 <_free_r+0x2c>
 8002796:	6063      	str	r3, [r4, #4]
 8002798:	6014      	str	r4, [r2, #0]
 800279a:	4628      	mov	r0, r5
 800279c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027a0:	f000 b8dc 	b.w	800295c <__malloc_unlock>
 80027a4:	42a3      	cmp	r3, r4
 80027a6:	d908      	bls.n	80027ba <_free_r+0x42>
 80027a8:	6820      	ldr	r0, [r4, #0]
 80027aa:	1821      	adds	r1, r4, r0
 80027ac:	428b      	cmp	r3, r1
 80027ae:	bf01      	itttt	eq
 80027b0:	6819      	ldreq	r1, [r3, #0]
 80027b2:	685b      	ldreq	r3, [r3, #4]
 80027b4:	1809      	addeq	r1, r1, r0
 80027b6:	6021      	streq	r1, [r4, #0]
 80027b8:	e7ed      	b.n	8002796 <_free_r+0x1e>
 80027ba:	461a      	mov	r2, r3
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	b10b      	cbz	r3, 80027c4 <_free_r+0x4c>
 80027c0:	42a3      	cmp	r3, r4
 80027c2:	d9fa      	bls.n	80027ba <_free_r+0x42>
 80027c4:	6811      	ldr	r1, [r2, #0]
 80027c6:	1850      	adds	r0, r2, r1
 80027c8:	42a0      	cmp	r0, r4
 80027ca:	d10b      	bne.n	80027e4 <_free_r+0x6c>
 80027cc:	6820      	ldr	r0, [r4, #0]
 80027ce:	4401      	add	r1, r0
 80027d0:	1850      	adds	r0, r2, r1
 80027d2:	4283      	cmp	r3, r0
 80027d4:	6011      	str	r1, [r2, #0]
 80027d6:	d1e0      	bne.n	800279a <_free_r+0x22>
 80027d8:	6818      	ldr	r0, [r3, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	6053      	str	r3, [r2, #4]
 80027de:	4408      	add	r0, r1
 80027e0:	6010      	str	r0, [r2, #0]
 80027e2:	e7da      	b.n	800279a <_free_r+0x22>
 80027e4:	d902      	bls.n	80027ec <_free_r+0x74>
 80027e6:	230c      	movs	r3, #12
 80027e8:	602b      	str	r3, [r5, #0]
 80027ea:	e7d6      	b.n	800279a <_free_r+0x22>
 80027ec:	6820      	ldr	r0, [r4, #0]
 80027ee:	1821      	adds	r1, r4, r0
 80027f0:	428b      	cmp	r3, r1
 80027f2:	bf04      	itt	eq
 80027f4:	6819      	ldreq	r1, [r3, #0]
 80027f6:	685b      	ldreq	r3, [r3, #4]
 80027f8:	6063      	str	r3, [r4, #4]
 80027fa:	bf04      	itt	eq
 80027fc:	1809      	addeq	r1, r1, r0
 80027fe:	6021      	streq	r1, [r4, #0]
 8002800:	6054      	str	r4, [r2, #4]
 8002802:	e7ca      	b.n	800279a <_free_r+0x22>
 8002804:	bd38      	pop	{r3, r4, r5, pc}
 8002806:	bf00      	nop
 8002808:	20000210 	.word	0x20000210

0800280c <sbrk_aligned>:
 800280c:	b570      	push	{r4, r5, r6, lr}
 800280e:	4e0f      	ldr	r6, [pc, #60]	@ (800284c <sbrk_aligned+0x40>)
 8002810:	460c      	mov	r4, r1
 8002812:	6831      	ldr	r1, [r6, #0]
 8002814:	4605      	mov	r5, r0
 8002816:	b911      	cbnz	r1, 800281e <sbrk_aligned+0x12>
 8002818:	f000 fba6 	bl	8002f68 <_sbrk_r>
 800281c:	6030      	str	r0, [r6, #0]
 800281e:	4621      	mov	r1, r4
 8002820:	4628      	mov	r0, r5
 8002822:	f000 fba1 	bl	8002f68 <_sbrk_r>
 8002826:	1c43      	adds	r3, r0, #1
 8002828:	d103      	bne.n	8002832 <sbrk_aligned+0x26>
 800282a:	f04f 34ff 	mov.w	r4, #4294967295
 800282e:	4620      	mov	r0, r4
 8002830:	bd70      	pop	{r4, r5, r6, pc}
 8002832:	1cc4      	adds	r4, r0, #3
 8002834:	f024 0403 	bic.w	r4, r4, #3
 8002838:	42a0      	cmp	r0, r4
 800283a:	d0f8      	beq.n	800282e <sbrk_aligned+0x22>
 800283c:	1a21      	subs	r1, r4, r0
 800283e:	4628      	mov	r0, r5
 8002840:	f000 fb92 	bl	8002f68 <_sbrk_r>
 8002844:	3001      	adds	r0, #1
 8002846:	d1f2      	bne.n	800282e <sbrk_aligned+0x22>
 8002848:	e7ef      	b.n	800282a <sbrk_aligned+0x1e>
 800284a:	bf00      	nop
 800284c:	2000020c 	.word	0x2000020c

08002850 <_malloc_r>:
 8002850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002854:	1ccd      	adds	r5, r1, #3
 8002856:	f025 0503 	bic.w	r5, r5, #3
 800285a:	3508      	adds	r5, #8
 800285c:	2d0c      	cmp	r5, #12
 800285e:	bf38      	it	cc
 8002860:	250c      	movcc	r5, #12
 8002862:	2d00      	cmp	r5, #0
 8002864:	4606      	mov	r6, r0
 8002866:	db01      	blt.n	800286c <_malloc_r+0x1c>
 8002868:	42a9      	cmp	r1, r5
 800286a:	d904      	bls.n	8002876 <_malloc_r+0x26>
 800286c:	230c      	movs	r3, #12
 800286e:	6033      	str	r3, [r6, #0]
 8002870:	2000      	movs	r0, #0
 8002872:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002876:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800294c <_malloc_r+0xfc>
 800287a:	f000 f869 	bl	8002950 <__malloc_lock>
 800287e:	f8d8 3000 	ldr.w	r3, [r8]
 8002882:	461c      	mov	r4, r3
 8002884:	bb44      	cbnz	r4, 80028d8 <_malloc_r+0x88>
 8002886:	4629      	mov	r1, r5
 8002888:	4630      	mov	r0, r6
 800288a:	f7ff ffbf 	bl	800280c <sbrk_aligned>
 800288e:	1c43      	adds	r3, r0, #1
 8002890:	4604      	mov	r4, r0
 8002892:	d158      	bne.n	8002946 <_malloc_r+0xf6>
 8002894:	f8d8 4000 	ldr.w	r4, [r8]
 8002898:	4627      	mov	r7, r4
 800289a:	2f00      	cmp	r7, #0
 800289c:	d143      	bne.n	8002926 <_malloc_r+0xd6>
 800289e:	2c00      	cmp	r4, #0
 80028a0:	d04b      	beq.n	800293a <_malloc_r+0xea>
 80028a2:	6823      	ldr	r3, [r4, #0]
 80028a4:	4639      	mov	r1, r7
 80028a6:	4630      	mov	r0, r6
 80028a8:	eb04 0903 	add.w	r9, r4, r3
 80028ac:	f000 fb5c 	bl	8002f68 <_sbrk_r>
 80028b0:	4581      	cmp	r9, r0
 80028b2:	d142      	bne.n	800293a <_malloc_r+0xea>
 80028b4:	6821      	ldr	r1, [r4, #0]
 80028b6:	1a6d      	subs	r5, r5, r1
 80028b8:	4629      	mov	r1, r5
 80028ba:	4630      	mov	r0, r6
 80028bc:	f7ff ffa6 	bl	800280c <sbrk_aligned>
 80028c0:	3001      	adds	r0, #1
 80028c2:	d03a      	beq.n	800293a <_malloc_r+0xea>
 80028c4:	6823      	ldr	r3, [r4, #0]
 80028c6:	442b      	add	r3, r5
 80028c8:	6023      	str	r3, [r4, #0]
 80028ca:	f8d8 3000 	ldr.w	r3, [r8]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	bb62      	cbnz	r2, 800292c <_malloc_r+0xdc>
 80028d2:	f8c8 7000 	str.w	r7, [r8]
 80028d6:	e00f      	b.n	80028f8 <_malloc_r+0xa8>
 80028d8:	6822      	ldr	r2, [r4, #0]
 80028da:	1b52      	subs	r2, r2, r5
 80028dc:	d420      	bmi.n	8002920 <_malloc_r+0xd0>
 80028de:	2a0b      	cmp	r2, #11
 80028e0:	d917      	bls.n	8002912 <_malloc_r+0xc2>
 80028e2:	1961      	adds	r1, r4, r5
 80028e4:	42a3      	cmp	r3, r4
 80028e6:	6025      	str	r5, [r4, #0]
 80028e8:	bf18      	it	ne
 80028ea:	6059      	strne	r1, [r3, #4]
 80028ec:	6863      	ldr	r3, [r4, #4]
 80028ee:	bf08      	it	eq
 80028f0:	f8c8 1000 	streq.w	r1, [r8]
 80028f4:	5162      	str	r2, [r4, r5]
 80028f6:	604b      	str	r3, [r1, #4]
 80028f8:	4630      	mov	r0, r6
 80028fa:	f000 f82f 	bl	800295c <__malloc_unlock>
 80028fe:	f104 000b 	add.w	r0, r4, #11
 8002902:	1d23      	adds	r3, r4, #4
 8002904:	f020 0007 	bic.w	r0, r0, #7
 8002908:	1ac2      	subs	r2, r0, r3
 800290a:	bf1c      	itt	ne
 800290c:	1a1b      	subne	r3, r3, r0
 800290e:	50a3      	strne	r3, [r4, r2]
 8002910:	e7af      	b.n	8002872 <_malloc_r+0x22>
 8002912:	6862      	ldr	r2, [r4, #4]
 8002914:	42a3      	cmp	r3, r4
 8002916:	bf0c      	ite	eq
 8002918:	f8c8 2000 	streq.w	r2, [r8]
 800291c:	605a      	strne	r2, [r3, #4]
 800291e:	e7eb      	b.n	80028f8 <_malloc_r+0xa8>
 8002920:	4623      	mov	r3, r4
 8002922:	6864      	ldr	r4, [r4, #4]
 8002924:	e7ae      	b.n	8002884 <_malloc_r+0x34>
 8002926:	463c      	mov	r4, r7
 8002928:	687f      	ldr	r7, [r7, #4]
 800292a:	e7b6      	b.n	800289a <_malloc_r+0x4a>
 800292c:	461a      	mov	r2, r3
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	42a3      	cmp	r3, r4
 8002932:	d1fb      	bne.n	800292c <_malloc_r+0xdc>
 8002934:	2300      	movs	r3, #0
 8002936:	6053      	str	r3, [r2, #4]
 8002938:	e7de      	b.n	80028f8 <_malloc_r+0xa8>
 800293a:	230c      	movs	r3, #12
 800293c:	6033      	str	r3, [r6, #0]
 800293e:	4630      	mov	r0, r6
 8002940:	f000 f80c 	bl	800295c <__malloc_unlock>
 8002944:	e794      	b.n	8002870 <_malloc_r+0x20>
 8002946:	6005      	str	r5, [r0, #0]
 8002948:	e7d6      	b.n	80028f8 <_malloc_r+0xa8>
 800294a:	bf00      	nop
 800294c:	20000210 	.word	0x20000210

08002950 <__malloc_lock>:
 8002950:	4801      	ldr	r0, [pc, #4]	@ (8002958 <__malloc_lock+0x8>)
 8002952:	f7ff bf0f 	b.w	8002774 <__retarget_lock_acquire_recursive>
 8002956:	bf00      	nop
 8002958:	20000208 	.word	0x20000208

0800295c <__malloc_unlock>:
 800295c:	4801      	ldr	r0, [pc, #4]	@ (8002964 <__malloc_unlock+0x8>)
 800295e:	f7ff bf0a 	b.w	8002776 <__retarget_lock_release_recursive>
 8002962:	bf00      	nop
 8002964:	20000208 	.word	0x20000208

08002968 <__ssputs_r>:
 8002968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800296c:	688e      	ldr	r6, [r1, #8]
 800296e:	461f      	mov	r7, r3
 8002970:	42be      	cmp	r6, r7
 8002972:	680b      	ldr	r3, [r1, #0]
 8002974:	4682      	mov	sl, r0
 8002976:	460c      	mov	r4, r1
 8002978:	4690      	mov	r8, r2
 800297a:	d82d      	bhi.n	80029d8 <__ssputs_r+0x70>
 800297c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002980:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002984:	d026      	beq.n	80029d4 <__ssputs_r+0x6c>
 8002986:	6965      	ldr	r5, [r4, #20]
 8002988:	6909      	ldr	r1, [r1, #16]
 800298a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800298e:	eba3 0901 	sub.w	r9, r3, r1
 8002992:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002996:	1c7b      	adds	r3, r7, #1
 8002998:	444b      	add	r3, r9
 800299a:	106d      	asrs	r5, r5, #1
 800299c:	429d      	cmp	r5, r3
 800299e:	bf38      	it	cc
 80029a0:	461d      	movcc	r5, r3
 80029a2:	0553      	lsls	r3, r2, #21
 80029a4:	d527      	bpl.n	80029f6 <__ssputs_r+0x8e>
 80029a6:	4629      	mov	r1, r5
 80029a8:	f7ff ff52 	bl	8002850 <_malloc_r>
 80029ac:	4606      	mov	r6, r0
 80029ae:	b360      	cbz	r0, 8002a0a <__ssputs_r+0xa2>
 80029b0:	6921      	ldr	r1, [r4, #16]
 80029b2:	464a      	mov	r2, r9
 80029b4:	f000 fae8 	bl	8002f88 <memcpy>
 80029b8:	89a3      	ldrh	r3, [r4, #12]
 80029ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80029be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029c2:	81a3      	strh	r3, [r4, #12]
 80029c4:	6126      	str	r6, [r4, #16]
 80029c6:	6165      	str	r5, [r4, #20]
 80029c8:	444e      	add	r6, r9
 80029ca:	eba5 0509 	sub.w	r5, r5, r9
 80029ce:	6026      	str	r6, [r4, #0]
 80029d0:	60a5      	str	r5, [r4, #8]
 80029d2:	463e      	mov	r6, r7
 80029d4:	42be      	cmp	r6, r7
 80029d6:	d900      	bls.n	80029da <__ssputs_r+0x72>
 80029d8:	463e      	mov	r6, r7
 80029da:	6820      	ldr	r0, [r4, #0]
 80029dc:	4632      	mov	r2, r6
 80029de:	4641      	mov	r1, r8
 80029e0:	f000 faa8 	bl	8002f34 <memmove>
 80029e4:	68a3      	ldr	r3, [r4, #8]
 80029e6:	1b9b      	subs	r3, r3, r6
 80029e8:	60a3      	str	r3, [r4, #8]
 80029ea:	6823      	ldr	r3, [r4, #0]
 80029ec:	4433      	add	r3, r6
 80029ee:	6023      	str	r3, [r4, #0]
 80029f0:	2000      	movs	r0, #0
 80029f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029f6:	462a      	mov	r2, r5
 80029f8:	f000 fad4 	bl	8002fa4 <_realloc_r>
 80029fc:	4606      	mov	r6, r0
 80029fe:	2800      	cmp	r0, #0
 8002a00:	d1e0      	bne.n	80029c4 <__ssputs_r+0x5c>
 8002a02:	6921      	ldr	r1, [r4, #16]
 8002a04:	4650      	mov	r0, sl
 8002a06:	f7ff feb7 	bl	8002778 <_free_r>
 8002a0a:	230c      	movs	r3, #12
 8002a0c:	f8ca 3000 	str.w	r3, [sl]
 8002a10:	89a3      	ldrh	r3, [r4, #12]
 8002a12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002a16:	81a3      	strh	r3, [r4, #12]
 8002a18:	f04f 30ff 	mov.w	r0, #4294967295
 8002a1c:	e7e9      	b.n	80029f2 <__ssputs_r+0x8a>
	...

08002a20 <_svfiprintf_r>:
 8002a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a24:	4698      	mov	r8, r3
 8002a26:	898b      	ldrh	r3, [r1, #12]
 8002a28:	061b      	lsls	r3, r3, #24
 8002a2a:	b09d      	sub	sp, #116	@ 0x74
 8002a2c:	4607      	mov	r7, r0
 8002a2e:	460d      	mov	r5, r1
 8002a30:	4614      	mov	r4, r2
 8002a32:	d510      	bpl.n	8002a56 <_svfiprintf_r+0x36>
 8002a34:	690b      	ldr	r3, [r1, #16]
 8002a36:	b973      	cbnz	r3, 8002a56 <_svfiprintf_r+0x36>
 8002a38:	2140      	movs	r1, #64	@ 0x40
 8002a3a:	f7ff ff09 	bl	8002850 <_malloc_r>
 8002a3e:	6028      	str	r0, [r5, #0]
 8002a40:	6128      	str	r0, [r5, #16]
 8002a42:	b930      	cbnz	r0, 8002a52 <_svfiprintf_r+0x32>
 8002a44:	230c      	movs	r3, #12
 8002a46:	603b      	str	r3, [r7, #0]
 8002a48:	f04f 30ff 	mov.w	r0, #4294967295
 8002a4c:	b01d      	add	sp, #116	@ 0x74
 8002a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a52:	2340      	movs	r3, #64	@ 0x40
 8002a54:	616b      	str	r3, [r5, #20]
 8002a56:	2300      	movs	r3, #0
 8002a58:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a5a:	2320      	movs	r3, #32
 8002a5c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002a60:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a64:	2330      	movs	r3, #48	@ 0x30
 8002a66:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002c04 <_svfiprintf_r+0x1e4>
 8002a6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002a6e:	f04f 0901 	mov.w	r9, #1
 8002a72:	4623      	mov	r3, r4
 8002a74:	469a      	mov	sl, r3
 8002a76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a7a:	b10a      	cbz	r2, 8002a80 <_svfiprintf_r+0x60>
 8002a7c:	2a25      	cmp	r2, #37	@ 0x25
 8002a7e:	d1f9      	bne.n	8002a74 <_svfiprintf_r+0x54>
 8002a80:	ebba 0b04 	subs.w	fp, sl, r4
 8002a84:	d00b      	beq.n	8002a9e <_svfiprintf_r+0x7e>
 8002a86:	465b      	mov	r3, fp
 8002a88:	4622      	mov	r2, r4
 8002a8a:	4629      	mov	r1, r5
 8002a8c:	4638      	mov	r0, r7
 8002a8e:	f7ff ff6b 	bl	8002968 <__ssputs_r>
 8002a92:	3001      	adds	r0, #1
 8002a94:	f000 80a7 	beq.w	8002be6 <_svfiprintf_r+0x1c6>
 8002a98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002a9a:	445a      	add	r2, fp
 8002a9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8002a9e:	f89a 3000 	ldrb.w	r3, [sl]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	f000 809f 	beq.w	8002be6 <_svfiprintf_r+0x1c6>
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8002aae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ab2:	f10a 0a01 	add.w	sl, sl, #1
 8002ab6:	9304      	str	r3, [sp, #16]
 8002ab8:	9307      	str	r3, [sp, #28]
 8002aba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002abe:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ac0:	4654      	mov	r4, sl
 8002ac2:	2205      	movs	r2, #5
 8002ac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ac8:	484e      	ldr	r0, [pc, #312]	@ (8002c04 <_svfiprintf_r+0x1e4>)
 8002aca:	f7fd fb91 	bl	80001f0 <memchr>
 8002ace:	9a04      	ldr	r2, [sp, #16]
 8002ad0:	b9d8      	cbnz	r0, 8002b0a <_svfiprintf_r+0xea>
 8002ad2:	06d0      	lsls	r0, r2, #27
 8002ad4:	bf44      	itt	mi
 8002ad6:	2320      	movmi	r3, #32
 8002ad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002adc:	0711      	lsls	r1, r2, #28
 8002ade:	bf44      	itt	mi
 8002ae0:	232b      	movmi	r3, #43	@ 0x2b
 8002ae2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ae6:	f89a 3000 	ldrb.w	r3, [sl]
 8002aea:	2b2a      	cmp	r3, #42	@ 0x2a
 8002aec:	d015      	beq.n	8002b1a <_svfiprintf_r+0xfa>
 8002aee:	9a07      	ldr	r2, [sp, #28]
 8002af0:	4654      	mov	r4, sl
 8002af2:	2000      	movs	r0, #0
 8002af4:	f04f 0c0a 	mov.w	ip, #10
 8002af8:	4621      	mov	r1, r4
 8002afa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002afe:	3b30      	subs	r3, #48	@ 0x30
 8002b00:	2b09      	cmp	r3, #9
 8002b02:	d94b      	bls.n	8002b9c <_svfiprintf_r+0x17c>
 8002b04:	b1b0      	cbz	r0, 8002b34 <_svfiprintf_r+0x114>
 8002b06:	9207      	str	r2, [sp, #28]
 8002b08:	e014      	b.n	8002b34 <_svfiprintf_r+0x114>
 8002b0a:	eba0 0308 	sub.w	r3, r0, r8
 8002b0e:	fa09 f303 	lsl.w	r3, r9, r3
 8002b12:	4313      	orrs	r3, r2
 8002b14:	9304      	str	r3, [sp, #16]
 8002b16:	46a2      	mov	sl, r4
 8002b18:	e7d2      	b.n	8002ac0 <_svfiprintf_r+0xa0>
 8002b1a:	9b03      	ldr	r3, [sp, #12]
 8002b1c:	1d19      	adds	r1, r3, #4
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	9103      	str	r1, [sp, #12]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	bfbb      	ittet	lt
 8002b26:	425b      	neglt	r3, r3
 8002b28:	f042 0202 	orrlt.w	r2, r2, #2
 8002b2c:	9307      	strge	r3, [sp, #28]
 8002b2e:	9307      	strlt	r3, [sp, #28]
 8002b30:	bfb8      	it	lt
 8002b32:	9204      	strlt	r2, [sp, #16]
 8002b34:	7823      	ldrb	r3, [r4, #0]
 8002b36:	2b2e      	cmp	r3, #46	@ 0x2e
 8002b38:	d10a      	bne.n	8002b50 <_svfiprintf_r+0x130>
 8002b3a:	7863      	ldrb	r3, [r4, #1]
 8002b3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b3e:	d132      	bne.n	8002ba6 <_svfiprintf_r+0x186>
 8002b40:	9b03      	ldr	r3, [sp, #12]
 8002b42:	1d1a      	adds	r2, r3, #4
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	9203      	str	r2, [sp, #12]
 8002b48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002b4c:	3402      	adds	r4, #2
 8002b4e:	9305      	str	r3, [sp, #20]
 8002b50:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002c14 <_svfiprintf_r+0x1f4>
 8002b54:	7821      	ldrb	r1, [r4, #0]
 8002b56:	2203      	movs	r2, #3
 8002b58:	4650      	mov	r0, sl
 8002b5a:	f7fd fb49 	bl	80001f0 <memchr>
 8002b5e:	b138      	cbz	r0, 8002b70 <_svfiprintf_r+0x150>
 8002b60:	9b04      	ldr	r3, [sp, #16]
 8002b62:	eba0 000a 	sub.w	r0, r0, sl
 8002b66:	2240      	movs	r2, #64	@ 0x40
 8002b68:	4082      	lsls	r2, r0
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	3401      	adds	r4, #1
 8002b6e:	9304      	str	r3, [sp, #16]
 8002b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b74:	4824      	ldr	r0, [pc, #144]	@ (8002c08 <_svfiprintf_r+0x1e8>)
 8002b76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002b7a:	2206      	movs	r2, #6
 8002b7c:	f7fd fb38 	bl	80001f0 <memchr>
 8002b80:	2800      	cmp	r0, #0
 8002b82:	d036      	beq.n	8002bf2 <_svfiprintf_r+0x1d2>
 8002b84:	4b21      	ldr	r3, [pc, #132]	@ (8002c0c <_svfiprintf_r+0x1ec>)
 8002b86:	bb1b      	cbnz	r3, 8002bd0 <_svfiprintf_r+0x1b0>
 8002b88:	9b03      	ldr	r3, [sp, #12]
 8002b8a:	3307      	adds	r3, #7
 8002b8c:	f023 0307 	bic.w	r3, r3, #7
 8002b90:	3308      	adds	r3, #8
 8002b92:	9303      	str	r3, [sp, #12]
 8002b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b96:	4433      	add	r3, r6
 8002b98:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b9a:	e76a      	b.n	8002a72 <_svfiprintf_r+0x52>
 8002b9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002ba0:	460c      	mov	r4, r1
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	e7a8      	b.n	8002af8 <_svfiprintf_r+0xd8>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	3401      	adds	r4, #1
 8002baa:	9305      	str	r3, [sp, #20]
 8002bac:	4619      	mov	r1, r3
 8002bae:	f04f 0c0a 	mov.w	ip, #10
 8002bb2:	4620      	mov	r0, r4
 8002bb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bb8:	3a30      	subs	r2, #48	@ 0x30
 8002bba:	2a09      	cmp	r2, #9
 8002bbc:	d903      	bls.n	8002bc6 <_svfiprintf_r+0x1a6>
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0c6      	beq.n	8002b50 <_svfiprintf_r+0x130>
 8002bc2:	9105      	str	r1, [sp, #20]
 8002bc4:	e7c4      	b.n	8002b50 <_svfiprintf_r+0x130>
 8002bc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8002bca:	4604      	mov	r4, r0
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e7f0      	b.n	8002bb2 <_svfiprintf_r+0x192>
 8002bd0:	ab03      	add	r3, sp, #12
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	462a      	mov	r2, r5
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <_svfiprintf_r+0x1f0>)
 8002bd8:	a904      	add	r1, sp, #16
 8002bda:	4638      	mov	r0, r7
 8002bdc:	f3af 8000 	nop.w
 8002be0:	1c42      	adds	r2, r0, #1
 8002be2:	4606      	mov	r6, r0
 8002be4:	d1d6      	bne.n	8002b94 <_svfiprintf_r+0x174>
 8002be6:	89ab      	ldrh	r3, [r5, #12]
 8002be8:	065b      	lsls	r3, r3, #25
 8002bea:	f53f af2d 	bmi.w	8002a48 <_svfiprintf_r+0x28>
 8002bee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002bf0:	e72c      	b.n	8002a4c <_svfiprintf_r+0x2c>
 8002bf2:	ab03      	add	r3, sp, #12
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	462a      	mov	r2, r5
 8002bf8:	4b05      	ldr	r3, [pc, #20]	@ (8002c10 <_svfiprintf_r+0x1f0>)
 8002bfa:	a904      	add	r1, sp, #16
 8002bfc:	4638      	mov	r0, r7
 8002bfe:	f000 f879 	bl	8002cf4 <_printf_i>
 8002c02:	e7ed      	b.n	8002be0 <_svfiprintf_r+0x1c0>
 8002c04:	080031f4 	.word	0x080031f4
 8002c08:	080031fe 	.word	0x080031fe
 8002c0c:	00000000 	.word	0x00000000
 8002c10:	08002969 	.word	0x08002969
 8002c14:	080031fa 	.word	0x080031fa

08002c18 <_printf_common>:
 8002c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c1c:	4616      	mov	r6, r2
 8002c1e:	4698      	mov	r8, r3
 8002c20:	688a      	ldr	r2, [r1, #8]
 8002c22:	690b      	ldr	r3, [r1, #16]
 8002c24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	bfb8      	it	lt
 8002c2c:	4613      	movlt	r3, r2
 8002c2e:	6033      	str	r3, [r6, #0]
 8002c30:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002c34:	4607      	mov	r7, r0
 8002c36:	460c      	mov	r4, r1
 8002c38:	b10a      	cbz	r2, 8002c3e <_printf_common+0x26>
 8002c3a:	3301      	adds	r3, #1
 8002c3c:	6033      	str	r3, [r6, #0]
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	0699      	lsls	r1, r3, #26
 8002c42:	bf42      	ittt	mi
 8002c44:	6833      	ldrmi	r3, [r6, #0]
 8002c46:	3302      	addmi	r3, #2
 8002c48:	6033      	strmi	r3, [r6, #0]
 8002c4a:	6825      	ldr	r5, [r4, #0]
 8002c4c:	f015 0506 	ands.w	r5, r5, #6
 8002c50:	d106      	bne.n	8002c60 <_printf_common+0x48>
 8002c52:	f104 0a19 	add.w	sl, r4, #25
 8002c56:	68e3      	ldr	r3, [r4, #12]
 8002c58:	6832      	ldr	r2, [r6, #0]
 8002c5a:	1a9b      	subs	r3, r3, r2
 8002c5c:	42ab      	cmp	r3, r5
 8002c5e:	dc26      	bgt.n	8002cae <_printf_common+0x96>
 8002c60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002c64:	6822      	ldr	r2, [r4, #0]
 8002c66:	3b00      	subs	r3, #0
 8002c68:	bf18      	it	ne
 8002c6a:	2301      	movne	r3, #1
 8002c6c:	0692      	lsls	r2, r2, #26
 8002c6e:	d42b      	bmi.n	8002cc8 <_printf_common+0xb0>
 8002c70:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002c74:	4641      	mov	r1, r8
 8002c76:	4638      	mov	r0, r7
 8002c78:	47c8      	blx	r9
 8002c7a:	3001      	adds	r0, #1
 8002c7c:	d01e      	beq.n	8002cbc <_printf_common+0xa4>
 8002c7e:	6823      	ldr	r3, [r4, #0]
 8002c80:	6922      	ldr	r2, [r4, #16]
 8002c82:	f003 0306 	and.w	r3, r3, #6
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	bf02      	ittt	eq
 8002c8a:	68e5      	ldreq	r5, [r4, #12]
 8002c8c:	6833      	ldreq	r3, [r6, #0]
 8002c8e:	1aed      	subeq	r5, r5, r3
 8002c90:	68a3      	ldr	r3, [r4, #8]
 8002c92:	bf0c      	ite	eq
 8002c94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c98:	2500      	movne	r5, #0
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	bfc4      	itt	gt
 8002c9e:	1a9b      	subgt	r3, r3, r2
 8002ca0:	18ed      	addgt	r5, r5, r3
 8002ca2:	2600      	movs	r6, #0
 8002ca4:	341a      	adds	r4, #26
 8002ca6:	42b5      	cmp	r5, r6
 8002ca8:	d11a      	bne.n	8002ce0 <_printf_common+0xc8>
 8002caa:	2000      	movs	r0, #0
 8002cac:	e008      	b.n	8002cc0 <_printf_common+0xa8>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	4652      	mov	r2, sl
 8002cb2:	4641      	mov	r1, r8
 8002cb4:	4638      	mov	r0, r7
 8002cb6:	47c8      	blx	r9
 8002cb8:	3001      	adds	r0, #1
 8002cba:	d103      	bne.n	8002cc4 <_printf_common+0xac>
 8002cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8002cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cc4:	3501      	adds	r5, #1
 8002cc6:	e7c6      	b.n	8002c56 <_printf_common+0x3e>
 8002cc8:	18e1      	adds	r1, r4, r3
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	2030      	movs	r0, #48	@ 0x30
 8002cce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002cd2:	4422      	add	r2, r4
 8002cd4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002cd8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002cdc:	3302      	adds	r3, #2
 8002cde:	e7c7      	b.n	8002c70 <_printf_common+0x58>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	4622      	mov	r2, r4
 8002ce4:	4641      	mov	r1, r8
 8002ce6:	4638      	mov	r0, r7
 8002ce8:	47c8      	blx	r9
 8002cea:	3001      	adds	r0, #1
 8002cec:	d0e6      	beq.n	8002cbc <_printf_common+0xa4>
 8002cee:	3601      	adds	r6, #1
 8002cf0:	e7d9      	b.n	8002ca6 <_printf_common+0x8e>
	...

08002cf4 <_printf_i>:
 8002cf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cf8:	7e0f      	ldrb	r7, [r1, #24]
 8002cfa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002cfc:	2f78      	cmp	r7, #120	@ 0x78
 8002cfe:	4691      	mov	r9, r2
 8002d00:	4680      	mov	r8, r0
 8002d02:	460c      	mov	r4, r1
 8002d04:	469a      	mov	sl, r3
 8002d06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002d0a:	d807      	bhi.n	8002d1c <_printf_i+0x28>
 8002d0c:	2f62      	cmp	r7, #98	@ 0x62
 8002d0e:	d80a      	bhi.n	8002d26 <_printf_i+0x32>
 8002d10:	2f00      	cmp	r7, #0
 8002d12:	f000 80d2 	beq.w	8002eba <_printf_i+0x1c6>
 8002d16:	2f58      	cmp	r7, #88	@ 0x58
 8002d18:	f000 80b9 	beq.w	8002e8e <_printf_i+0x19a>
 8002d1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002d24:	e03a      	b.n	8002d9c <_printf_i+0xa8>
 8002d26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002d2a:	2b15      	cmp	r3, #21
 8002d2c:	d8f6      	bhi.n	8002d1c <_printf_i+0x28>
 8002d2e:	a101      	add	r1, pc, #4	@ (adr r1, 8002d34 <_printf_i+0x40>)
 8002d30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002d34:	08002d8d 	.word	0x08002d8d
 8002d38:	08002da1 	.word	0x08002da1
 8002d3c:	08002d1d 	.word	0x08002d1d
 8002d40:	08002d1d 	.word	0x08002d1d
 8002d44:	08002d1d 	.word	0x08002d1d
 8002d48:	08002d1d 	.word	0x08002d1d
 8002d4c:	08002da1 	.word	0x08002da1
 8002d50:	08002d1d 	.word	0x08002d1d
 8002d54:	08002d1d 	.word	0x08002d1d
 8002d58:	08002d1d 	.word	0x08002d1d
 8002d5c:	08002d1d 	.word	0x08002d1d
 8002d60:	08002ea1 	.word	0x08002ea1
 8002d64:	08002dcb 	.word	0x08002dcb
 8002d68:	08002e5b 	.word	0x08002e5b
 8002d6c:	08002d1d 	.word	0x08002d1d
 8002d70:	08002d1d 	.word	0x08002d1d
 8002d74:	08002ec3 	.word	0x08002ec3
 8002d78:	08002d1d 	.word	0x08002d1d
 8002d7c:	08002dcb 	.word	0x08002dcb
 8002d80:	08002d1d 	.word	0x08002d1d
 8002d84:	08002d1d 	.word	0x08002d1d
 8002d88:	08002e63 	.word	0x08002e63
 8002d8c:	6833      	ldr	r3, [r6, #0]
 8002d8e:	1d1a      	adds	r2, r3, #4
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	6032      	str	r2, [r6, #0]
 8002d94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	e09d      	b.n	8002edc <_printf_i+0x1e8>
 8002da0:	6833      	ldr	r3, [r6, #0]
 8002da2:	6820      	ldr	r0, [r4, #0]
 8002da4:	1d19      	adds	r1, r3, #4
 8002da6:	6031      	str	r1, [r6, #0]
 8002da8:	0606      	lsls	r6, r0, #24
 8002daa:	d501      	bpl.n	8002db0 <_printf_i+0xbc>
 8002dac:	681d      	ldr	r5, [r3, #0]
 8002dae:	e003      	b.n	8002db8 <_printf_i+0xc4>
 8002db0:	0645      	lsls	r5, r0, #25
 8002db2:	d5fb      	bpl.n	8002dac <_printf_i+0xb8>
 8002db4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002db8:	2d00      	cmp	r5, #0
 8002dba:	da03      	bge.n	8002dc4 <_printf_i+0xd0>
 8002dbc:	232d      	movs	r3, #45	@ 0x2d
 8002dbe:	426d      	negs	r5, r5
 8002dc0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002dc4:	4859      	ldr	r0, [pc, #356]	@ (8002f2c <_printf_i+0x238>)
 8002dc6:	230a      	movs	r3, #10
 8002dc8:	e011      	b.n	8002dee <_printf_i+0xfa>
 8002dca:	6821      	ldr	r1, [r4, #0]
 8002dcc:	6833      	ldr	r3, [r6, #0]
 8002dce:	0608      	lsls	r0, r1, #24
 8002dd0:	f853 5b04 	ldr.w	r5, [r3], #4
 8002dd4:	d402      	bmi.n	8002ddc <_printf_i+0xe8>
 8002dd6:	0649      	lsls	r1, r1, #25
 8002dd8:	bf48      	it	mi
 8002dda:	b2ad      	uxthmi	r5, r5
 8002ddc:	2f6f      	cmp	r7, #111	@ 0x6f
 8002dde:	4853      	ldr	r0, [pc, #332]	@ (8002f2c <_printf_i+0x238>)
 8002de0:	6033      	str	r3, [r6, #0]
 8002de2:	bf14      	ite	ne
 8002de4:	230a      	movne	r3, #10
 8002de6:	2308      	moveq	r3, #8
 8002de8:	2100      	movs	r1, #0
 8002dea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002dee:	6866      	ldr	r6, [r4, #4]
 8002df0:	60a6      	str	r6, [r4, #8]
 8002df2:	2e00      	cmp	r6, #0
 8002df4:	bfa2      	ittt	ge
 8002df6:	6821      	ldrge	r1, [r4, #0]
 8002df8:	f021 0104 	bicge.w	r1, r1, #4
 8002dfc:	6021      	strge	r1, [r4, #0]
 8002dfe:	b90d      	cbnz	r5, 8002e04 <_printf_i+0x110>
 8002e00:	2e00      	cmp	r6, #0
 8002e02:	d04b      	beq.n	8002e9c <_printf_i+0x1a8>
 8002e04:	4616      	mov	r6, r2
 8002e06:	fbb5 f1f3 	udiv	r1, r5, r3
 8002e0a:	fb03 5711 	mls	r7, r3, r1, r5
 8002e0e:	5dc7      	ldrb	r7, [r0, r7]
 8002e10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002e14:	462f      	mov	r7, r5
 8002e16:	42bb      	cmp	r3, r7
 8002e18:	460d      	mov	r5, r1
 8002e1a:	d9f4      	bls.n	8002e06 <_printf_i+0x112>
 8002e1c:	2b08      	cmp	r3, #8
 8002e1e:	d10b      	bne.n	8002e38 <_printf_i+0x144>
 8002e20:	6823      	ldr	r3, [r4, #0]
 8002e22:	07df      	lsls	r7, r3, #31
 8002e24:	d508      	bpl.n	8002e38 <_printf_i+0x144>
 8002e26:	6923      	ldr	r3, [r4, #16]
 8002e28:	6861      	ldr	r1, [r4, #4]
 8002e2a:	4299      	cmp	r1, r3
 8002e2c:	bfde      	ittt	le
 8002e2e:	2330      	movle	r3, #48	@ 0x30
 8002e30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002e34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002e38:	1b92      	subs	r2, r2, r6
 8002e3a:	6122      	str	r2, [r4, #16]
 8002e3c:	f8cd a000 	str.w	sl, [sp]
 8002e40:	464b      	mov	r3, r9
 8002e42:	aa03      	add	r2, sp, #12
 8002e44:	4621      	mov	r1, r4
 8002e46:	4640      	mov	r0, r8
 8002e48:	f7ff fee6 	bl	8002c18 <_printf_common>
 8002e4c:	3001      	adds	r0, #1
 8002e4e:	d14a      	bne.n	8002ee6 <_printf_i+0x1f2>
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295
 8002e54:	b004      	add	sp, #16
 8002e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e5a:	6823      	ldr	r3, [r4, #0]
 8002e5c:	f043 0320 	orr.w	r3, r3, #32
 8002e60:	6023      	str	r3, [r4, #0]
 8002e62:	4833      	ldr	r0, [pc, #204]	@ (8002f30 <_printf_i+0x23c>)
 8002e64:	2778      	movs	r7, #120	@ 0x78
 8002e66:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002e6a:	6823      	ldr	r3, [r4, #0]
 8002e6c:	6831      	ldr	r1, [r6, #0]
 8002e6e:	061f      	lsls	r7, r3, #24
 8002e70:	f851 5b04 	ldr.w	r5, [r1], #4
 8002e74:	d402      	bmi.n	8002e7c <_printf_i+0x188>
 8002e76:	065f      	lsls	r7, r3, #25
 8002e78:	bf48      	it	mi
 8002e7a:	b2ad      	uxthmi	r5, r5
 8002e7c:	6031      	str	r1, [r6, #0]
 8002e7e:	07d9      	lsls	r1, r3, #31
 8002e80:	bf44      	itt	mi
 8002e82:	f043 0320 	orrmi.w	r3, r3, #32
 8002e86:	6023      	strmi	r3, [r4, #0]
 8002e88:	b11d      	cbz	r5, 8002e92 <_printf_i+0x19e>
 8002e8a:	2310      	movs	r3, #16
 8002e8c:	e7ac      	b.n	8002de8 <_printf_i+0xf4>
 8002e8e:	4827      	ldr	r0, [pc, #156]	@ (8002f2c <_printf_i+0x238>)
 8002e90:	e7e9      	b.n	8002e66 <_printf_i+0x172>
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	f023 0320 	bic.w	r3, r3, #32
 8002e98:	6023      	str	r3, [r4, #0]
 8002e9a:	e7f6      	b.n	8002e8a <_printf_i+0x196>
 8002e9c:	4616      	mov	r6, r2
 8002e9e:	e7bd      	b.n	8002e1c <_printf_i+0x128>
 8002ea0:	6833      	ldr	r3, [r6, #0]
 8002ea2:	6825      	ldr	r5, [r4, #0]
 8002ea4:	6961      	ldr	r1, [r4, #20]
 8002ea6:	1d18      	adds	r0, r3, #4
 8002ea8:	6030      	str	r0, [r6, #0]
 8002eaa:	062e      	lsls	r6, r5, #24
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	d501      	bpl.n	8002eb4 <_printf_i+0x1c0>
 8002eb0:	6019      	str	r1, [r3, #0]
 8002eb2:	e002      	b.n	8002eba <_printf_i+0x1c6>
 8002eb4:	0668      	lsls	r0, r5, #25
 8002eb6:	d5fb      	bpl.n	8002eb0 <_printf_i+0x1bc>
 8002eb8:	8019      	strh	r1, [r3, #0]
 8002eba:	2300      	movs	r3, #0
 8002ebc:	6123      	str	r3, [r4, #16]
 8002ebe:	4616      	mov	r6, r2
 8002ec0:	e7bc      	b.n	8002e3c <_printf_i+0x148>
 8002ec2:	6833      	ldr	r3, [r6, #0]
 8002ec4:	1d1a      	adds	r2, r3, #4
 8002ec6:	6032      	str	r2, [r6, #0]
 8002ec8:	681e      	ldr	r6, [r3, #0]
 8002eca:	6862      	ldr	r2, [r4, #4]
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4630      	mov	r0, r6
 8002ed0:	f7fd f98e 	bl	80001f0 <memchr>
 8002ed4:	b108      	cbz	r0, 8002eda <_printf_i+0x1e6>
 8002ed6:	1b80      	subs	r0, r0, r6
 8002ed8:	6060      	str	r0, [r4, #4]
 8002eda:	6863      	ldr	r3, [r4, #4]
 8002edc:	6123      	str	r3, [r4, #16]
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ee4:	e7aa      	b.n	8002e3c <_printf_i+0x148>
 8002ee6:	6923      	ldr	r3, [r4, #16]
 8002ee8:	4632      	mov	r2, r6
 8002eea:	4649      	mov	r1, r9
 8002eec:	4640      	mov	r0, r8
 8002eee:	47d0      	blx	sl
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	d0ad      	beq.n	8002e50 <_printf_i+0x15c>
 8002ef4:	6823      	ldr	r3, [r4, #0]
 8002ef6:	079b      	lsls	r3, r3, #30
 8002ef8:	d413      	bmi.n	8002f22 <_printf_i+0x22e>
 8002efa:	68e0      	ldr	r0, [r4, #12]
 8002efc:	9b03      	ldr	r3, [sp, #12]
 8002efe:	4298      	cmp	r0, r3
 8002f00:	bfb8      	it	lt
 8002f02:	4618      	movlt	r0, r3
 8002f04:	e7a6      	b.n	8002e54 <_printf_i+0x160>
 8002f06:	2301      	movs	r3, #1
 8002f08:	4632      	mov	r2, r6
 8002f0a:	4649      	mov	r1, r9
 8002f0c:	4640      	mov	r0, r8
 8002f0e:	47d0      	blx	sl
 8002f10:	3001      	adds	r0, #1
 8002f12:	d09d      	beq.n	8002e50 <_printf_i+0x15c>
 8002f14:	3501      	adds	r5, #1
 8002f16:	68e3      	ldr	r3, [r4, #12]
 8002f18:	9903      	ldr	r1, [sp, #12]
 8002f1a:	1a5b      	subs	r3, r3, r1
 8002f1c:	42ab      	cmp	r3, r5
 8002f1e:	dcf2      	bgt.n	8002f06 <_printf_i+0x212>
 8002f20:	e7eb      	b.n	8002efa <_printf_i+0x206>
 8002f22:	2500      	movs	r5, #0
 8002f24:	f104 0619 	add.w	r6, r4, #25
 8002f28:	e7f5      	b.n	8002f16 <_printf_i+0x222>
 8002f2a:	bf00      	nop
 8002f2c:	08003205 	.word	0x08003205
 8002f30:	08003216 	.word	0x08003216

08002f34 <memmove>:
 8002f34:	4288      	cmp	r0, r1
 8002f36:	b510      	push	{r4, lr}
 8002f38:	eb01 0402 	add.w	r4, r1, r2
 8002f3c:	d902      	bls.n	8002f44 <memmove+0x10>
 8002f3e:	4284      	cmp	r4, r0
 8002f40:	4623      	mov	r3, r4
 8002f42:	d807      	bhi.n	8002f54 <memmove+0x20>
 8002f44:	1e43      	subs	r3, r0, #1
 8002f46:	42a1      	cmp	r1, r4
 8002f48:	d008      	beq.n	8002f5c <memmove+0x28>
 8002f4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f52:	e7f8      	b.n	8002f46 <memmove+0x12>
 8002f54:	4402      	add	r2, r0
 8002f56:	4601      	mov	r1, r0
 8002f58:	428a      	cmp	r2, r1
 8002f5a:	d100      	bne.n	8002f5e <memmove+0x2a>
 8002f5c:	bd10      	pop	{r4, pc}
 8002f5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f66:	e7f7      	b.n	8002f58 <memmove+0x24>

08002f68 <_sbrk_r>:
 8002f68:	b538      	push	{r3, r4, r5, lr}
 8002f6a:	4d06      	ldr	r5, [pc, #24]	@ (8002f84 <_sbrk_r+0x1c>)
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	4604      	mov	r4, r0
 8002f70:	4608      	mov	r0, r1
 8002f72:	602b      	str	r3, [r5, #0]
 8002f74:	f7fd fd04 	bl	8000980 <_sbrk>
 8002f78:	1c43      	adds	r3, r0, #1
 8002f7a:	d102      	bne.n	8002f82 <_sbrk_r+0x1a>
 8002f7c:	682b      	ldr	r3, [r5, #0]
 8002f7e:	b103      	cbz	r3, 8002f82 <_sbrk_r+0x1a>
 8002f80:	6023      	str	r3, [r4, #0]
 8002f82:	bd38      	pop	{r3, r4, r5, pc}
 8002f84:	20000204 	.word	0x20000204

08002f88 <memcpy>:
 8002f88:	440a      	add	r2, r1
 8002f8a:	4291      	cmp	r1, r2
 8002f8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f90:	d100      	bne.n	8002f94 <memcpy+0xc>
 8002f92:	4770      	bx	lr
 8002f94:	b510      	push	{r4, lr}
 8002f96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f9e:	4291      	cmp	r1, r2
 8002fa0:	d1f9      	bne.n	8002f96 <memcpy+0xe>
 8002fa2:	bd10      	pop	{r4, pc}

08002fa4 <_realloc_r>:
 8002fa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa8:	4680      	mov	r8, r0
 8002faa:	4615      	mov	r5, r2
 8002fac:	460c      	mov	r4, r1
 8002fae:	b921      	cbnz	r1, 8002fba <_realloc_r+0x16>
 8002fb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fb4:	4611      	mov	r1, r2
 8002fb6:	f7ff bc4b 	b.w	8002850 <_malloc_r>
 8002fba:	b92a      	cbnz	r2, 8002fc8 <_realloc_r+0x24>
 8002fbc:	f7ff fbdc 	bl	8002778 <_free_r>
 8002fc0:	2400      	movs	r4, #0
 8002fc2:	4620      	mov	r0, r4
 8002fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fc8:	f000 f81a 	bl	8003000 <_malloc_usable_size_r>
 8002fcc:	4285      	cmp	r5, r0
 8002fce:	4606      	mov	r6, r0
 8002fd0:	d802      	bhi.n	8002fd8 <_realloc_r+0x34>
 8002fd2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002fd6:	d8f4      	bhi.n	8002fc2 <_realloc_r+0x1e>
 8002fd8:	4629      	mov	r1, r5
 8002fda:	4640      	mov	r0, r8
 8002fdc:	f7ff fc38 	bl	8002850 <_malloc_r>
 8002fe0:	4607      	mov	r7, r0
 8002fe2:	2800      	cmp	r0, #0
 8002fe4:	d0ec      	beq.n	8002fc0 <_realloc_r+0x1c>
 8002fe6:	42b5      	cmp	r5, r6
 8002fe8:	462a      	mov	r2, r5
 8002fea:	4621      	mov	r1, r4
 8002fec:	bf28      	it	cs
 8002fee:	4632      	movcs	r2, r6
 8002ff0:	f7ff ffca 	bl	8002f88 <memcpy>
 8002ff4:	4621      	mov	r1, r4
 8002ff6:	4640      	mov	r0, r8
 8002ff8:	f7ff fbbe 	bl	8002778 <_free_r>
 8002ffc:	463c      	mov	r4, r7
 8002ffe:	e7e0      	b.n	8002fc2 <_realloc_r+0x1e>

08003000 <_malloc_usable_size_r>:
 8003000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003004:	1f18      	subs	r0, r3, #4
 8003006:	2b00      	cmp	r3, #0
 8003008:	bfbc      	itt	lt
 800300a:	580b      	ldrlt	r3, [r1, r0]
 800300c:	18c0      	addlt	r0, r0, r3
 800300e:	4770      	bx	lr

08003010 <_init>:
 8003010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003012:	bf00      	nop
 8003014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003016:	bc08      	pop	{r3}
 8003018:	469e      	mov	lr, r3
 800301a:	4770      	bx	lr

0800301c <_fini>:
 800301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301e:	bf00      	nop
 8003020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003022:	bc08      	pop	{r3}
 8003024:	469e      	mov	lr, r3
 8003026:	4770      	bx	lr
