# Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture
It is my MTech Thesis Dissertation Topic 
