<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-orion5x › addr-map.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>addr-map.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-orion5x/addr-map.c</span>
<span class="cm"> *</span>
<span class="cm"> * Address map functions for Marvell Orion 5x SoCs</span>
<span class="cm"> *</span>
<span class="cm"> * Maintainer: Tzachi Perelstein &lt;tzachi@marvell.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2.  This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/mbus.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;plat/addr-map.h&gt;</span>
<span class="cp">#include &quot;common.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * The Orion has fully programmable address map. There&#39;s a separate address</span>
<span class="cm"> * map for each of the device _master_ interfaces, e.g. CPU, PCI, PCIe, USB,</span>
<span class="cm"> * Gigabit Ethernet, DMA/XOR engines, etc. Each interface has its own</span>
<span class="cm"> * address decode windows that allow it to access any of the Orion resources.</span>
<span class="cm"> *</span>
<span class="cm"> * CPU address decoding --</span>
<span class="cm"> * Linux assumes that it is the boot loader that already setup the access to</span>
<span class="cm"> * DDR and internal registers.</span>
<span class="cm"> * Setup access to PCI and PCIe IO/MEM space is issued by this file.</span>
<span class="cm"> * Setup access to various devices located on the device bus interface (e.g.</span>
<span class="cm"> * flashes, RTC, etc) should be issued by machine-setup.c according to</span>
<span class="cm"> * specific board population (by using orion5x_setup_*_win()).</span>
<span class="cm"> *</span>
<span class="cm"> * Non-CPU Masters address decoding --</span>
<span class="cm"> * Unlike the CPU, we setup the access from Orion&#39;s master interfaces to DDR</span>
<span class="cm"> * banks only (the typical use case).</span>
<span class="cm"> * Setup access for each master to DDR is issued by platform device setup.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Generic Address Decode Windows bit settings</span>
<span class="cm"> */</span>
<span class="cp">#define TARGET_DEV_BUS		1</span>
<span class="cp">#define TARGET_PCI		3</span>
<span class="cp">#define TARGET_PCIE		4</span>
<span class="cp">#define TARGET_SRAM		9</span>
<span class="cp">#define ATTR_PCIE_MEM		0x59</span>
<span class="cp">#define ATTR_PCIE_IO		0x51</span>
<span class="cp">#define ATTR_PCIE_WA		0x79</span>
<span class="cp">#define ATTR_PCI_MEM		0x59</span>
<span class="cp">#define ATTR_PCI_IO		0x51</span>
<span class="cp">#define ATTR_DEV_CS0		0x1e</span>
<span class="cp">#define ATTR_DEV_CS1		0x1d</span>
<span class="cp">#define ATTR_DEV_CS2		0x1b</span>
<span class="cp">#define ATTR_DEV_BOOT		0xf</span>
<span class="cp">#define ATTR_SRAM		0x0</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__initdata</span> <span class="n">win_alloc_count</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cpu_win_can_remap</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">orion_addr_map_cfg</span> <span class="o">*</span><span class="n">cfg</span><span class="p">,</span>
		  <span class="k">const</span> <span class="kt">int</span> <span class="n">win</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">dev</span><span class="p">,</span> <span class="n">rev</span><span class="p">;</span>

	<span class="n">orion5x_pcie_id</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev</span> <span class="o">==</span> <span class="n">MV88F5281_DEV_ID</span> <span class="o">&amp;&amp;</span> <span class="n">win</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
	    <span class="o">||</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="n">MV88F5182_DEV_ID</span> <span class="o">&amp;&amp;</span> <span class="n">win</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
	    <span class="o">||</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="n">MV88F5181_DEV_ID</span> <span class="o">&amp;&amp;</span> <span class="n">win</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
	    <span class="o">||</span> <span class="p">(</span><span class="n">dev</span> <span class="o">==</span> <span class="n">MV88F6183_DEV_ID</span> <span class="o">&amp;&amp;</span> <span class="n">win</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Description of the windows needed by the platform code</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">orion_addr_map_cfg</span> <span class="n">addr_map_cfg</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num_wins</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_win_can_remap</span> <span class="o">=</span> <span class="n">cpu_win_can_remap</span><span class="p">,</span>
	<span class="p">.</span><span class="n">bridge_virt_base</span> <span class="o">=</span> <span class="n">ORION5X_BRIDGE_VIRT_BASE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">__initdata</span> <span class="n">orion_addr_map_info</span> <span class="n">addr_map_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Setup windows for PCI+PCIe IO+MEM space.</span>
<span class="cm">	 */</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ORION5X_PCIE_IO_PHYS_BASE</span><span class="p">,</span> <span class="n">ORION5X_PCIE_IO_SIZE</span><span class="p">,</span>
	  <span class="n">TARGET_PCIE</span><span class="p">,</span> <span class="n">ATTR_PCIE_IO</span><span class="p">,</span> <span class="n">ORION5X_PCIE_IO_BUS_BASE</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="n">ORION5X_PCI_IO_PHYS_BASE</span><span class="p">,</span> <span class="n">ORION5X_PCI_IO_SIZE</span><span class="p">,</span>
	  <span class="n">TARGET_PCI</span><span class="p">,</span> <span class="n">ATTR_PCI_IO</span><span class="p">,</span> <span class="n">ORION5X_PCI_IO_BUS_BASE</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="n">ORION5X_PCIE_MEM_PHYS_BASE</span><span class="p">,</span> <span class="n">ORION5X_PCIE_MEM_SIZE</span><span class="p">,</span>
	  <span class="n">TARGET_PCIE</span><span class="p">,</span> <span class="n">ATTR_PCIE_MEM</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="n">ORION5X_PCI_MEM_PHYS_BASE</span><span class="p">,</span> <span class="n">ORION5X_PCI_MEM_SIZE</span><span class="p">,</span>
	  <span class="n">TARGET_PCI</span><span class="p">,</span> <span class="n">ATTR_PCI_MEM</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>
	<span class="p">},</span>
	<span class="cm">/* End marker */</span>
	<span class="p">{</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_cpu_mbus_bridge</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Disable, clear and configure windows.</span>
<span class="cm">	 */</span>
	<span class="n">orion_config_wins</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">addr_map_info</span><span class="p">);</span>
	<span class="n">win_alloc_count</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup MBUS dram target info.</span>
<span class="cm">	 */</span>
	<span class="n">orion_setup_cpu_mbus_target</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">ORION5X_DDR_WINDOW_CPU_BASE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_dev_boot_win</span><span class="p">(</span><span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">win_alloc_count</span><span class="o">++</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_DEV_BUS</span><span class="p">,</span> <span class="n">ATTR_DEV_BOOT</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_dev0_win</span><span class="p">(</span><span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">win_alloc_count</span><span class="o">++</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_DEV_BUS</span><span class="p">,</span> <span class="n">ATTR_DEV_CS0</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_dev1_win</span><span class="p">(</span><span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">win_alloc_count</span><span class="o">++</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_DEV_BUS</span><span class="p">,</span> <span class="n">ATTR_DEV_CS1</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_dev2_win</span><span class="p">(</span><span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">win_alloc_count</span><span class="o">++</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_DEV_BUS</span><span class="p">,</span> <span class="n">ATTR_DEV_CS2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_pcie_wa_win</span><span class="p">(</span><span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">u32</span> <span class="n">size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">win_alloc_count</span><span class="o">++</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
			    <span class="n">TARGET_PCIE</span><span class="p">,</span> <span class="n">ATTR_PCIE_WA</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">orion5x_setup_sram_win</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">orion_setup_cpu_win</span><span class="p">(</span><span class="o">&amp;</span><span class="n">addr_map_cfg</span><span class="p">,</span> <span class="n">win_alloc_count</span><span class="o">++</span><span class="p">,</span>
			    <span class="n">ORION5X_SRAM_PHYS_BASE</span><span class="p">,</span> <span class="n">ORION5X_SRAM_SIZE</span><span class="p">,</span>
			    <span class="n">TARGET_SRAM</span><span class="p">,</span> <span class="n">ATTR_SRAM</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
