---
layout: archive
title: "Professional Experience"
permalink: /experience/
author_profile: true
---

{% include base_path %}
* **Cadence Design Systems, Inc.**, Austin TX. U.S.
  * Software Intern: C++ buffer insertion engine runtime and result improvement, May '19 - Aug '19
    * Improved 40%-60% runtime on commercial benchmarks with speed-up techniques including library caching & pruning, memory pool, data structure and program flow refactoring
    * Developed Python quality-of-result (QoR) analyzer for algorithmic guidance

* **Nvidia Corporation**, Austin TX. U.S.
  * Research Intern: highlevel synthesis (HLS) for design space exploration, May '16 - Aug '16
    * Studied C++ writing style for highlevel synthesis QoR
    * Implemented ALU units using C++ template metaprogramming
    * Tested and debugged commercial HLS software, verified on ALU and commercial benchmarks


* **University of Texas at Austin, Austin, U.S.**
  * Research Assistant: EDA and ML for Photonic Integrated Circuits, ECE department, University of Texas at Austin, Sep 2015 - Present
    * Developed C++ optical logic synthesizer and achieved 27X optical power efficiency by binary decision diagram transformation and polynomial programming approximation based on Gurobi Solver [Zhao+, ASPDAC '18]
    * Improved utility by 30% by hypergraph partitioning based on hMETIS hypergraph package and min-cost max-flow modeling based on LEMON graph library [Zhao+, DATE '19]
    * Proposed hardware-software co-design for slimmed optical neuromorphic computing architecture based on TensorFlow
    * Reduced 40% utility and enhanced robustness [Zhao+, ASPDAC '19; Arm Invited Talk '19]

* **Shanghai Jiao Tong Univeristy**, Shanghai, China
  * Research Assistant, ECE department, Shanghai Jiao Tong University, Sep 2012 - May 2015
    * Developed C logic synthesizer for SET array and stochastic computing [Zhao+, ICCAD '15; DATE '16]


