PERIPHERAL ${BASE} RESET

REG ${BASE} RCON CLR SET INV
BIT 27      BCFGERR
BIT 26      BCFGFAIL
BIT 9       CMR
BIT 7       EXTR
BIT 6       SWR
BIT 5       DMTO
BIT 4       WDTO
BIT 3       SLEEP
BIT 2       IDLE
BIT 1       BOR
BIT 0       POR

REG +{${BASE},10} RSWRST CLR SET INV
BIT 1       SWRST

REG +{${BASE},20} RNMICON CLR SET INV
BIT 25      DMTO
BIT 24      WDTO
BIT 23      SWNMI
BIT 19      GNMI
BIT 17      CF
BIT 16      WDTS
BIT 15-0    NMICNT

REG +{${BASE},30} PWRCON CLR SET INV
BIT 0       VREGS
