#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 22 13:06:29 2022
# Process ID: 13900
# Current directory: C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.runs/synth_1
# Command line: vivado.exe -log ddr.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ddr.tcl
# Log file: C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.runs/synth_1/ddr.vds
# Journal file: C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.runs/synth_1\vivado.jou
# Running On: DESKTOP-O7O3FO6, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 8363 MB
#-----------------------------------------------------------
source ddr.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 385.543 ; gain = 59.848
Command: synth_design -top ddr -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 822.805 ; gain = 412.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddr' [C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.srcs/sources_1/new/lorenz.v:4]
INFO: [Synth 8-6157] synthesizing module 'signed_mult' [C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.srcs/sources_1/new/lorenz.v:60]
INFO: [Synth 8-6155] done synthesizing module 'signed_mult' (0#1) [C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.srcs/sources_1/new/lorenz.v:60]
INFO: [Synth 8-6157] synthesizing module 'integrator' [C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.srcs/sources_1/new/lorenz.v:38]
INFO: [Synth 8-6155] done synthesizing module 'integrator' (0#1) [C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.srcs/sources_1/new/lorenz.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ddr' (0#1) [C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.srcs/sources_1/new/lorenz.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 912.188 ; gain = 501.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 912.188 ; gain = 501.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 912.188 ; gain = 501.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 912.188 ; gain = 501.754
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP bz/mult_out, operation Mode is: A*B2.
DSP Report: register bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: Generating DSP bz/mult_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: Generating DSP bz/mult_out, operation Mode is: A2*B.
DSP Report: register bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: Generating DSP bz/mult_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: operator bz/mult_out is absorbed into DSP bz/mult_out.
DSP Report: Generating DSP s1/mult_out, operation Mode is: A*B.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: Generating DSP s1/mult_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: Generating DSP s1/mult_out, operation Mode is: A*B.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: Generating DSP s1/mult_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: operator s1/mult_out is absorbed into DSP s1/mult_out.
DSP Report: Generating DSP xy/mult_out, operation Mode is: A2*B2.
DSP Report: register int1/v1_reg is absorbed into DSP xy/mult_out.
DSP Report: register xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: Generating DSP xy/mult_out, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: register int1/v1_reg is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: Generating DSP xy/mult_out, operation Mode is: A2*B2.
DSP Report: register xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: register xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: Generating DSP xy/mult_out, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: register xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: operator xy/mult_out is absorbed into DSP xy/mult_out.
DSP Report: Generating DSP s2/mult_out, operation Mode is: A*B2.
DSP Report: register s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: Generating DSP s2/mult_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: Generating DSP s2/mult_out, operation Mode is: A2*B.
DSP Report: register s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: Generating DSP s2/mult_out, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
DSP Report: operator s2/mult_out is absorbed into DSP s2/mult_out.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1114.047 ; gain = 703.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ddr         | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 47     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A2*B2            | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | (PCIN>>17)+A2*B2 | 15     | 15     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 47     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1114.945 ; gain = 704.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ddr         | A*B'           | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | PCIN>>17+A'*B  | 30     | 18     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | PCIN>>17+A*B   | 0      | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | A*B            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | PCIN>>17+A*B   | 30     | 18     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|signed_mult | PCIN>>17+A*B   | 0      | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A*B'           | 17     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | PCIN>>17+A'*B  | 30     | 18     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | PCIN>>17+A'*B  | 17     | 18     | -      | -      | 47     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|ddr         | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | PCIN>>17+A'*B' | 30     | 18     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|ddr         | PCIN>>17+A'*B' | 17     | 18     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   127|
|3     |DSP48E1 |    16|
|4     |LUT1    |     1|
|5     |LUT2    |   577|
|6     |LUT3    |    96|
|7     |FDRE    |    96|
|8     |IBUF    |    98|
|9     |OBUF    |    96|
+------+--------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  1108|
|2     |  bz     |signed_mult   |    63|
|3     |  int1   |integrator    |   104|
|4     |  int2   |integrator_0  |   201|
|5     |  int3   |integrator_1  |   207|
|6     |  s1     |signed_mult_2 |   134|
|7     |  s2     |signed_mult_3 |   101|
|8     |  xy     |signed_mult_4 |   103|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1115.129 ; gain = 704.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1128.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1230.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 68c1acf
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1230.062 ; gain = 844.520
INFO: [Common 17-1381] The checkpoint 'C:/Users/gagan/Desktop/Vivstuff/Lorenz/Lorenz.runs/synth_1/ddr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ddr_utilization_synth.rpt -pb ddr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 22 13:07:09 2022...
