git clone --depth 1 --no-tags https://github.com/wswslzp/SpinalFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266553235
git clone --depth 1 --no-tags https://github.com/elllusion/cpu_gs232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272272772
git clone --depth 1 --no-tags https://github.com/racerxdl/fpga-serial-hello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272142184
git clone --depth 1 --no-tags https://github.com/arashsm79/Verilog-HDL-FSM-ATM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274866649
git clone --depth 1 --no-tags https://github.com/adityatripathiiit/RISCV_Three_Stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272503985
git clone --depth 1 --no-tags https://github.com/gabrielganzer/DLX-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271039626
git clone --depth 1 --no-tags https://github.com/zqy1018/project_EI332.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266832702
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/verilog-fx3slvfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268293648
git clone --depth 1 --no-tags https://github.com/mist-devel/gameboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267942186
git clone --depth 1 --no-tags https://github.com/Hassan313/Approximate-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273056406
git clone --depth 1 --no-tags https://github.com/FilipRegenczuk/RNS_converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271484628
git clone --depth 1 --no-tags https://github.com/YujiaZhao/mipsCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269295328
git clone --depth 1 --no-tags https://github.com/ARF1939261764/ov5640_hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274361285
git clone --depth 1 --no-tags https://github.com/RuidongWu/FPGA-based-accelerator-for-CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274565084
git clone --depth 1 --no-tags https://github.com/bespoke-silicon-group/bsg_motherboards.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273603324
git clone --depth 1 --no-tags https://github.com/mist-devel/c16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267931426
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/verilog-rmii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271220253
git clone --depth 1 --no-tags https://github.com/a-vegetable-dog/QIAN-Kun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271680789
git clone --depth 1 --no-tags https://github.com/tanzelin430/USTC-COD-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266809351
git clone --depth 1 --no-tags https://github.com/acmert/mcm-on-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268286015
git clone --depth 1 --no-tags https://github.com/mostafaaboseif/DMA-8237-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272820319
git clone --depth 1 --no-tags https://github.com/IObundle/iob-eth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268336665
git clone --depth 1 --no-tags https://github.com/MrX-8B/MiSTer-Arcade-PenguinKunWars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267395712
git clone --depth 1 --no-tags https://github.com/kunalg123/sta_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273177405
git clone --depth 1 --no-tags https://github.com/kevinchang73/108-2DSD_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271148163
git clone --depth 1 --no-tags https://github.com/charmerkai/perceptron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269272870
git clone --depth 1 --no-tags https://github.com/qazwsxedcrfvtg14/RNN-verilog-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267804793
git clone --depth 1 --no-tags https://github.com/jasonpilbrough/LEIA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274872617
git clone --depth 1 --no-tags https://github.com/Dj-Polyester/CENG232Midterm2Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266506450
git clone --depth 1 --no-tags https://github.com/melodychn/CS-M152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272883842
git clone --depth 1 --no-tags https://github.com/growly/fpga_benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273349209
git clone --depth 1 --no-tags https://github.com/IObundle/iob-div.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268472563
git clone --depth 1 --no-tags https://github.com/osamamagdy/SPI-Verilog-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268064016
git clone --depth 1 --no-tags https://github.com/isuckatdrifting/verilog-mii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268509004
git clone --depth 1 --no-tags https://github.com/josh-macfie/Verilog_Servo_Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268395065
git clone --depth 1 --no-tags https://github.com/ranjan-yadav/I2C-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268704045
git clone --depth 1 --no-tags https://github.com/hexuustc/ustccoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272987079
git clone --depth 1 --no-tags https://github.com/GregorKonzett/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273730909
git clone --depth 1 --no-tags https://github.com/amaslov86/openofdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270561129
git clone --depth 1 --no-tags https://github.com/doctormin/MIPS-simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266314662
git clone --depth 1 --no-tags https://github.com/ashmanskas/mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/275004007
git clone --depth 1 --no-tags https://github.com/mshah12/GraphicsProcessingUnit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267666591
git clone --depth 1 --no-tags https://github.com/Giako68/TiledScreen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268563466
git clone --depth 1 --no-tags https://github.com/dev-board-tech/arduFPGA-game-console-arduboy-emulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273320878
git clone --depth 1 --no-tags https://github.com/gargdoppler/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271834891
git clone --depth 1 --no-tags https://github.com/hoglet67/HDLTutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269674174
git clone --depth 1 --no-tags https://github.com/ben-marshall/aes-sboxes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270633349
git clone --depth 1 --no-tags https://github.com/vaithak/LDPC-Code-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272186831
git clone --depth 1 --no-tags https://github.com/yanggui19891007/CNN-On-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272308039
git clone --depth 1 --no-tags https://github.com/furrtek/ChannelF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273766674
git clone --depth 1 --no-tags https://github.com/ept221/tinySoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269136588
git clone --depth 1 --no-tags https://github.com/mist-devel/archimedes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267936236
git clone --depth 1 --no-tags https://github.com/harpArk614/LDPC-Code-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272377901
git clone --depth 1 --no-tags https://github.com/SunicYosen/soc-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266447716
git clone --depth 1 --no-tags https://github.com/alireza-shirzad/Scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272928665
git clone --depth 1 --no-tags https://github.com/vikas7268/integrated_round_robin_arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266230782
git clone --depth 1 --no-tags https://github.com/amaslov86/adi-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270562842
git clone --depth 1 --no-tags https://github.com/mhhai/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268269531
git clone --depth 1 --no-tags https://github.com/VasanthSadhasivan/Feed-Forward-Neural-Network-Hardware-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266666324
git clone --depth 1 --no-tags https://github.com/jai1215/verilog-utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268536346
git clone --depth 1 --no-tags https://github.com/ahmedgamal77/DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274202790
git clone --depth 1 --no-tags https://github.com/megora/emmc_plugin_firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272730327
git clone --depth 1 --no-tags https://github.com/BugenZhao/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266357003
git clone --depth 1 --no-tags https://github.com/nieyanshuo/verilog-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268542480
git clone --depth 1 --no-tags https://github.com/losfair/mips-x.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266103093
git clone --depth 1 --no-tags https://github.com/KAIST-ITC/beamforming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270594302
git clone --depth 1 --no-tags https://github.com/bhagyam2000/BP-mode-encoder-for-an-ECG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267287883
git clone --depth 1 --no-tags https://github.com/The-OpenROAD-Project-Attic/PartClusManager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266853413
git clone --depth 1 --no-tags https://github.com/Campo87/Matrix-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268979240
git clone --depth 1 --no-tags https://github.com/reggiehsu111/RISC-V-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268780261
git clone --depth 1 --no-tags https://github.com/amaslov86/openwifi-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270556013
git clone --depth 1 --no-tags https://github.com/Evolutionior/CoreBench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269413735
git clone --depth 1 --no-tags https://github.com/SLAM-Lab/LACPo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268854215
git clone --depth 1 --no-tags https://github.com/myl7/COD-2020-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273254888
git clone --depth 1 --no-tags https://github.com/DevMajed/Digital-Logic_and-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271986219
git clone --depth 1 --no-tags https://github.com/bhupeshnihal/Instruction-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274094587
git clone --depth 1 --no-tags https://github.com/giorgosvyronos/gcv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266215177
git clone --depth 1 --no-tags https://github.com/WANGSSSSSSS/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270150699
git clone --depth 1 --no-tags https://github.com/dhaivat7/CLA_4_bit_addr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272874648
git clone --depth 1 --no-tags https://github.com/smaslovski/verilog-bk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271870805
git clone --depth 1 --no-tags https://github.com/Mekrab/Sobel-X.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270092150
git clone --depth 1 --no-tags https://github.com/VanThanhDuong/RISCV_32_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273237347
git clone --depth 1 --no-tags https://github.com/DBasoco/HDL-Intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/272810436
git clone --depth 1 --no-tags https://github.com/AhmedMostafa98/pipeline_dadda_8x8multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274198072
git clone --depth 1 --no-tags https://github.com/NavidAG/Logic-Circuits-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/267571685
git clone --depth 1 --no-tags https://github.com/jiayu1011/CPU_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273145372
git clone --depth 1 --no-tags https://github.com/Rapidnack/Fx2DeviceServer3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/269463128
git clone --depth 1 --no-tags https://github.com/XuetongZhou/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/270697302
git clone --depth 1 --no-tags https://github.com/krishna-beemanapalli/rv32i-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266625350
git clone --depth 1 --no-tags https://github.com/SiciliaLeco/Step_intoMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268530783
git clone --depth 1 --no-tags https://github.com/CharlotteGore/hello-world-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273482980
git clone --depth 1 --no-tags https://github.com/Kiran760043/Frequency-Divider-by-Even-Number.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/273539184
git clone --depth 1 --no-tags https://github.com/lyhsieh/NTHU_EE223000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266717991
git clone --depth 1 --no-tags https://github.com/Ayushsrivastava2/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/271197923
git clone --depth 1 --no-tags https://github.com/LDMDS/FPGA-Saxo-Xylo-SerialRxTx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/274449845
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/Verilog-_i2c_simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/266551574
git clone --depth 1 --no-tags https://github.com/icekang/UndertaleBasys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/268624661
