<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>NMSIS-Core: 64-bit Addition &amp; Subtraction Instructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">64-bit Addition &amp; Subtraction Instructions<div class="ingroups"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__PROFILE.html">64-bit Profile Instructions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>64-bit Addition &amp; Subtraction Instructions  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga886e1cf9d61d72c7b6028f2e58ad9f5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned <br class="typebreak"/>
long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#ga886e1cf9d61d72c7b6028f2e58ad9f5d">__RV_ADD64</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga886e1cf9d61d72c7b6028f2e58ad9f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADD64 (64-bit Addition)  <a href="#ga886e1cf9d61d72c7b6028f2e58ad9f5d">More...</a><br/></td></tr>
<tr class="separator:ga886e1cf9d61d72c7b6028f2e58ad9f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8675089dafa59f5ba9114232ffe31d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#gace8675089dafa59f5ba9114232ffe31d">__RV_KADD64</a> (long long a, long long b)</td></tr>
<tr class="memdesc:gace8675089dafa59f5ba9114232ffe31d"><td class="mdescLeft">&#160;</td><td class="mdescRight">KADD64 (64-bit Signed Saturating Addition)  <a href="#gace8675089dafa59f5ba9114232ffe31d">More...</a><br/></td></tr>
<tr class="separator:gace8675089dafa59f5ba9114232ffe31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad703720a47f05b3e322caffbcc45298a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#gad703720a47f05b3e322caffbcc45298a">__RV_KSUB64</a> (long long a, long long b)</td></tr>
<tr class="memdesc:gad703720a47f05b3e322caffbcc45298a"><td class="mdescLeft">&#160;</td><td class="mdescRight">KSUB64 (64-bit Signed Saturating Subtraction)  <a href="#gad703720a47f05b3e322caffbcc45298a">More...</a><br/></td></tr>
<tr class="separator:gad703720a47f05b3e322caffbcc45298a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152f18d1ef922b3104cc763d00611511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#ga152f18d1ef922b3104cc763d00611511">__RV_RADD64</a> (long long a, long long b)</td></tr>
<tr class="memdesc:ga152f18d1ef922b3104cc763d00611511"><td class="mdescLeft">&#160;</td><td class="mdescRight">RADD64 (64-bit Signed Halving Addition)  <a href="#ga152f18d1ef922b3104cc763d00611511">More...</a><br/></td></tr>
<tr class="separator:ga152f18d1ef922b3104cc763d00611511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5f4bf4b712ae2559a30356fc9773a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#gafc5f4bf4b712ae2559a30356fc9773a8">__RV_RSUB64</a> (long long a, long long b)</td></tr>
<tr class="memdesc:gafc5f4bf4b712ae2559a30356fc9773a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSUB64 (64-bit Signed Halving Subtraction)  <a href="#gafc5f4bf4b712ae2559a30356fc9773a8">More...</a><br/></td></tr>
<tr class="separator:gafc5f4bf4b712ae2559a30356fc9773a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ed3c841b85e58d5a40d78fa2f5519f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned <br class="typebreak"/>
long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#ga02ed3c841b85e58d5a40d78fa2f5519f">__RV_SUB64</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga02ed3c841b85e58d5a40d78fa2f5519f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SUB64 (64-bit Subtraction)  <a href="#ga02ed3c841b85e58d5a40d78fa2f5519f">More...</a><br/></td></tr>
<tr class="separator:ga02ed3c841b85e58d5a40d78fa2f5519f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5a5ff9c41c49dfe0d7981c2e5ab139"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned <br class="typebreak"/>
long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#ga8f5a5ff9c41c49dfe0d7981c2e5ab139">__RV_UKADD64</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga8f5a5ff9c41c49dfe0d7981c2e5ab139"><td class="mdescLeft">&#160;</td><td class="mdescRight">UKADD64 (64-bit Unsigned Saturating Addition)  <a href="#ga8f5a5ff9c41c49dfe0d7981c2e5ab139">More...</a><br/></td></tr>
<tr class="separator:ga8f5a5ff9c41c49dfe0d7981c2e5ab139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c38b38409eba3d05396b9d09c1b8382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned <br class="typebreak"/>
long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#ga8c38b38409eba3d05396b9d09c1b8382">__RV_UKSUB64</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga8c38b38409eba3d05396b9d09c1b8382"><td class="mdescLeft">&#160;</td><td class="mdescRight">UKSUB64 (64-bit Unsigned Saturating Subtraction)  <a href="#ga8c38b38409eba3d05396b9d09c1b8382">More...</a><br/></td></tr>
<tr class="separator:ga8c38b38409eba3d05396b9d09c1b8382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8458d1a5a3564b122ebe6b84115877e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned <br class="typebreak"/>
long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#ga8458d1a5a3564b122ebe6b84115877e1">__RV_URADD64</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:ga8458d1a5a3564b122ebe6b84115877e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">URADD64 (64-bit Unsigned Halving Addition)  <a href="#ga8458d1a5a3564b122ebe6b84115877e1">More...</a><br/></td></tr>
<tr class="separator:ga8458d1a5a3564b122ebe6b84115877e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe20856e2f82d33c17ce4963ee2db286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned <br class="typebreak"/>
long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__64B__ADDSUB.html#gabe20856e2f82d33c17ce4963ee2db286">__RV_URSUB64</a> (unsigned long long a, unsigned long long b)</td></tr>
<tr class="memdesc:gabe20856e2f82d33c17ce4963ee2db286"><td class="mdescLeft">&#160;</td><td class="mdescRight">URSUB64 (64-bit Unsigned Halving Subtraction)  <a href="#gabe20856e2f82d33c17ce4963ee2db286">More...</a><br/></td></tr>
<tr class="separator:gabe20856e2f82d33c17ce4963ee2db286"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>64-bit Addition &amp; Subtraction Instructions </p>
<p>there are 10 64-bit Addition &amp; Subtraction Instructions. </p>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga886e1cf9d61d72c7b6028f2e58ad9f5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_ADD64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADD64 (64-bit Addition) </p>
<p><b>Type</b>: 64-bit Profile</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">ADD64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Add two 64-bit signed or unsigned integers.</p>
<p><b>RV32 Description</b>:<br/>
This instruction adds the 64-bit integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit integer of an even/odd pair of registers specified by Rs2(4,1), and then writes the 64-bit result to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction has the same behavior as the ADD instruction in RV64I.</p>
<p><b>Note</b>:<br/>
This instruction can be used for either signed or unsigned addition.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line"> t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line"> a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line"> b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line"> R[t_H].R[t_L] = R[a_H].R[a_L] + R[b_H].R[b_L];</div>
<div class="line">RV64:</div>
<div class="line"> Rd = Rs1 + Rs2;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l00454">454</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;{</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;add64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gace8675089dafa59f5ba9114232ffe31d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_KADD64 </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>KADD64 (64-bit Signed Saturating Addition) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">KADD64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Add two 64-bit signed integers. The result is saturated to the Q63 range.</p>
<p><b>RV32 Description</b>:<br/>
This instruction adds the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1). If the 64-bit result is beyond the Q63 number range (-2^63 &lt;= Q63 &lt;= 2^63-1), it is saturated to the range and the OV bit is set to 1. The saturated result is written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction adds the 64-bit signed integer in Rs1 with the 64-bit signed integer in Rs2. If the result is beyond the Q63 number range (-2^63 &lt;= Q63 &lt;= 2^63-1), it is saturated to the range and the OV bit is set to 1. The saturated result is written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line"> t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line"> a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line"> b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line"> result = R[a_H].R[a_L] + R[b_H].R[b_L];</div>
<div class="line"> <span class="keywordflow">if</span> (result &gt; (2^63)-1) {</div>
<div class="line">   result = (2^63)-1; OV = 1;</div>
<div class="line"> } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (result &lt; -2^63) {</div>
<div class="line">   result = -2^63; OV = 1;</div>
<div class="line"> }</div>
<div class="line"> R[t_H].R[t_L] = result;</div>
<div class="line">RV64:</div>
<div class="line"> result = Rs1 + Rs2;</div>
<div class="line"> <span class="keywordflow">if</span> (result &gt; (2^63)-1) {</div>
<div class="line">   result = (2^63)-1; OV = 1;</div>
<div class="line"> } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (result &lt; -2^63) {</div>
<div class="line">   result = -2^63; OV = 1;</div>
<div class="line"> }</div>
<div class="line"> Rd = result;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l01574">1574</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;{</div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;kadd64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gad703720a47f05b3e322caffbcc45298a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_KSUB64 </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>KSUB64 (64-bit Signed Saturating Subtraction) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">KSUB64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Perform a 64-bit signed integer subtraction. The result is saturated to the Q63 range.</p>
<p><b>RV32 Description</b>:<br/>
This instruction subtracts the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1). If the 64-bit result is beyond the Q63 number range (-2^63 &lt;= Q63 &lt;= 2^63-1), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
This instruction subtracts the 64-bit signed integer of Rs2 from the 64-bit signed integer of Rs1. If the 64-bit result is beyond the Q63 number range (-2^63 &lt;= Q63 &lt;= 2^63-1), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line">result = R[a_H].R[a_L] - R[b_H].R[b_L];</div>
<div class="line"><span class="keywordflow">if</span> (result &gt; (2^63)-1) {</div>
<div class="line">  result = (2^63)-1; OV = 1;</div>
<div class="line">} <span class="keywordflow">else</span> <span class="keywordflow">if</span> (result &lt; -2^63) {</div>
<div class="line">  result = -2^63; OV = 1;</div>
<div class="line">}</div>
<div class="line">R[t_H].R[t_L] = result;</div>
<div class="line">RV64:</div>
<div class="line">result = Rs1 - Rs2;</div>
<div class="line"><span class="keywordflow">if</span> (result &gt; (2^63)-1) {</div>
<div class="line">  result = (2^63)-1; OV = 1;</div>
<div class="line">} <span class="keywordflow">else</span> <span class="keywordflow">if</span> (result &lt; -2^63) {</div>
<div class="line">  result = -2^63; OV = 1;</div>
<div class="line">}</div>
<div class="line">Rd = result;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05401">5401</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;{</div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ksub64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga152f18d1ef922b3104cc763d00611511"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_RADD64 </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RADD64 (64-bit Signed Halving Addition) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">RADD64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Add two 64-bit signed integers. The result is halved to avoid overflow or saturation.</p>
<p><b>RV32 Description</b>:<br/>
This instruction adds the 64-bit signed integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit signed integer of an even/odd pair of registers specified by Rs2(4,1). The 64-bit addition result is first arithmetically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction adds the 64-bit signed integer in Rs1 with the 64-bit signed integer in Rs2. The 64-bit addition result is first arithmetically right-shifted by 1 bit and then written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line">R[t_H].R[t_L] = (R[a_H].R[a_L] + R[b_H].R[b_L]) s&gt;&gt; 1;</div>
<div class="line">RV64:</div>
<div class="line">Rd = (Rs1 + Rs2) s&gt;&gt; 1;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l06306">6306</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;{</div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;radd64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gafc5f4bf4b712ae2559a30356fc9773a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_RSUB64 </td>
          <td>(</td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RSUB64 (64-bit Signed Halving Subtraction) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">RSUB64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Perform a 64-bit signed integer subtraction. The result is halved to avoid overflow or saturation.</p>
<p><b>RV32 Description</b>:<br/>
This instruction subtracts the 64-bit signed integer of an even/odd pair of registers specified by Rb(4,1) from the 64-bit signed integer of an even/odd pair of registers specified by Ra(4,1). The subtraction result is first arithmetically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rt(4,1). Rx(4,1), i.e., value d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction subtracts the 64-bit signed integer in Rs2 from the 64-bit signed integer in Rs1. The 64-bit subtraction result is first arithmetically right-shifted by 1 bit and then written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">RV32:</div>
<div class="line">t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line">R[t_H].R[t_L] = (R[a_H].R[a_L] - R[b_H].R[b_L]) s&gt;&gt; 1;</div>
<div class="line">RV64:</div>
<div class="line">Rd = (Rs1 - Rs2) s&gt;&gt; 1;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l06725">6725</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;{</div>
<div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;    <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l06728"></a><span class="lineno"> 6728</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;rsub64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l06729"></a><span class="lineno"> 6729</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l06730"></a><span class="lineno"> 6730</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga02ed3c841b85e58d5a40d78fa2f5519f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_SUB64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SUB64 (64-bit Subtraction) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">SUB64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Perform a 64-bit signed or unsigned integer subtraction.</p>
<p><b>RV32 Description</b>:<br/>
This instruction subtracts the 64-bit integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit integer of an even/odd pair of registers specified by Rs1(4,1), and then writes the 64-bit result to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
This instruction subtracts the 64-bit integer of Rs2 from the 64-bit integer of Rs1, and then writes the 64-bit result to Rd.</p>
<p><b>Note</b>:<br/>
This instruction can be used for either signed or unsigned subtraction.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line">R[t_H].R[t_L] = R[a_H].R[a_L] - R[b_H].R[b_L];</div>
<div class="line">* RV64:</div>
<div class="line">Rd = Rs1 - Rs2;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l10654">10654</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l10655"></a><span class="lineno">10655</span>&#160;{</div>
<div class="line"><a name="l10656"></a><span class="lineno">10656</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l10657"></a><span class="lineno">10657</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;sub64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l10658"></a><span class="lineno">10658</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l10659"></a><span class="lineno">10659</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8f5a5ff9c41c49dfe0d7981c2e5ab139"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_UKADD64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UKADD64 (64-bit Unsigned Saturating Addition) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">UKADD64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Add two 64-bit unsigned integers. The result is saturated to the U64 range.</p>
<p><b>RV32 Description</b>:<br/>
This instruction adds the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1). If the 64-bit result is beyond the U64 number range (0 &lt;= U64 &lt;= 2^64-1), it is saturated to the range and the OV bit is set to 1. The saturated result is written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction adds the 64-bit unsigned integer in Rs1 with the 64-bit unsigned integer in Rs2. If the 64-bit result is beyond the U64 number range (0 &lt;= U64 &lt;= 2^64-1), it is saturated to the range and the OV bit is set to 1. The saturated result is written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">t_L = CONCAT(Rt(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rt(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Ra(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Ra(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rb(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rb(4,1),1&#39;</span>b1);</div>
<div class="line">result = R[a_H].R[a_L] + R[b_H].R[b_L];</div>
<div class="line"><span class="keywordflow">if</span> (result &gt; (2^64)-1) {</div>
<div class="line">  result = (2^64)-1; OV = 1;</div>
<div class="line">}</div>
<div class="line">R[t_H].R[t_L] = result;</div>
<div class="line">* RV64:</div>
<div class="line">result = Rs1 + Rs2;</div>
<div class="line"><span class="keywordflow">if</span> (result &gt; (2^64)-1) {</div>
<div class="line">  result = (2^64)-1; OV = 1;</div>
<div class="line">}</div>
<div class="line">Rd = result;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l11412">11412</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l11413"></a><span class="lineno">11413</span>&#160;{</div>
<div class="line"><a name="l11414"></a><span class="lineno">11414</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l11415"></a><span class="lineno">11415</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ukadd64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l11416"></a><span class="lineno">11416</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l11417"></a><span class="lineno">11417</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8c38b38409eba3d05396b9d09c1b8382"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_UKSUB64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UKSUB64 (64-bit Unsigned Saturating Subtraction) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">UKSUB64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Perform a 64-bit signed integer subtraction. The result is saturated to the U64 range.</p>
<p><b>RV32 Description</b>:<br/>
This instruction subtracts the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1). If the 64-bit result is beyond the U64 number range (0 &lt;= U64 &lt;= 2^64-1), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the operand and the even <code>2d</code> register of the pair contains the low 32-bit of the operand.</p>
<p><b>RV64 Description</b>:<br/>
This instruction subtracts the 64-bit unsigned integer of Rs2 from the 64-bit unsigned integer of an even/odd pair of Rs1. If the 64-bit result is beyond the U64 number range (0 &lt;= U64 &lt;= 2^64-1), it is saturated to the range and the OV bit is set to 1. The saturated result is then written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">t_L = CONCAT(Rd(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rd(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Rs1(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Rs1(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rs2(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rs2(4,1),1&#39;</span>b1);</div>
<div class="line">result = R[a_H].R[a_L] - R[b_H].R[b_L];</div>
<div class="line"><span class="keywordflow">if</span> (result &lt; 0) {</div>
<div class="line">  result = 0; OV = 1;</div>
<div class="line">}</div>
<div class="line">R[t_H].R[t_L] = result;</div>
<div class="line">* RV64</div>
<div class="line">result = Rs1 - Rs2;</div>
<div class="line"><span class="keywordflow">if</span> (result &lt; 0) {</div>
<div class="line">  result = 0; OV = 1;</div>
<div class="line">}</div>
<div class="line">Rd = result;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l12001">12001</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;{</div>
<div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;uksub64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l12006"></a><span class="lineno">12006</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga8458d1a5a3564b122ebe6b84115877e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_URADD64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>URADD64 (64-bit Unsigned Halving Addition) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">URADD64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Add two 64-bit unsigned integers. The result is halved to avoid overflow or saturation.</p>
<p><b>RV32 Description</b>:<br/>
This instruction adds the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1) with the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1). The 64-bit addition result is first logically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction adds the 64-bit unsigned integer in Rs1 with the 64-bit unsigned integer Rs2. The 64-bit addition result is first logically right-shifted by 1 bit and then written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">t_L = CONCAT(Rt(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rt(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Ra(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Ra(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rb(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rb(4,1),1&#39;</span>b1);</div>
<div class="line">R[t_H].R[t_L] = (R[a_H].R[a_L] + R[b_H].R[b_L]) u&gt;&gt; 1;</div>
<div class="line">* RV64:</div>
<div class="line">Rd = (Rs1 + Rs2) u&gt;&gt; 1;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l12881">12881</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l12882"></a><span class="lineno">12882</span>&#160;{</div>
<div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;uradd64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="gabe20856e2f82d33c17ce4963ee2db286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_URSUB64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>URSUB64 (64-bit Unsigned Halving Subtraction) </p>
<p><b>Type</b>: DSP (64-bit Profile)</p>
<p><b>Syntax</b>:<br/>
</p>
<div class="fragment"><div class="line">URSUB64 Rd, Rs1, Rs2</div>
</div><!-- fragment --><p><b>Purpose</b>:<br/>
Perform a 64-bit unsigned integer subtraction. The result is halved to avoid overflow or saturation.</p>
<p><b>RV32 Description</b>:<br/>
This instruction subtracts the 64-bit unsigned integer of an even/odd pair of registers specified by Rs2(4,1) from the 64-bit unsigned integer of an even/odd pair of registers specified by Rs1(4,1). The subtraction result is first logically right-shifted by 1 bit and then written to an even/odd pair of registers specified by Rd(4,1). Rx(4,1), i.e., d, determines the even/odd pair group of two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result.</p>
<p><b>RV64 Description</b>:<br/>
This instruction subtracts the 64-bit unsigned integer in Rs2 from the 64-bit unsigned integer in Rs1. The subtraction result is first logically right-shifted by 1 bit and then written to Rd.</p>
<p><b>Operations</b>:<br/>
</p>
<div class="fragment"><div class="line">* RV32:</div>
<div class="line">t_L = CONCAT(Rt(4,1),1<span class="stringliteral">&#39;b0); t_H = CONCAT(Rt(4,1),1&#39;</span>b1);</div>
<div class="line">a_L = CONCAT(Ra(4,1),1<span class="stringliteral">&#39;b0); a_H = CONCAT(Ra(4,1),1&#39;</span>b1);</div>
<div class="line">b_L = CONCAT(Rb(4,1),1<span class="stringliteral">&#39;b0); b_H = CONCAT(Rb(4,1),1&#39;</span>b1);</div>
<div class="line">R[t_H].R[t_L] = (R[a_H].R[a_L] - R[b_H].R[b_L]) u&gt;&gt; 1;</div>
<div class="line">* RV64:</div>
<div class="line">Rd = (Rs1 - Rs2) u&gt;&gt; 1;</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td></td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>

<p>Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l13273">13273</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p>References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l13274"></a><span class="lineno">13274</span>&#160;{</div>
<div class="line"><a name="l13275"></a><span class="lineno">13275</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div>
<div class="line"><a name="l13276"></a><span class="lineno">13276</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ursub64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div>
<div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;    <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l13278"></a><span class="lineno">13278</span>&#160;}</div>
<div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Sun Jan 19 2020 08:11:05 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
