<?xml version="1.0" encoding="utf-8"?> 
<!-- 
  Synopsys, Inc.
  Version L-2016.09L+ice40
  Project file C:\Users\Michal\Documents\Magisterka\Magisterka dokumenty wyjsciowe\FPGA\PROGRAM\CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL\ICE40UP5K_PROGRAM_Implmnt\syntmp\run_option.xml
  Written on Fri Nov 29 16:48:50 2024


--> 
<project_attribute_list name="Project Settings"> 
     <option name="project_name" display_name="Project Name">ICE40UP5K_PROGRAM_syn</option>
     <option name="impl_name" display_name="Implementation Name">ICE40UP5K_PROGRAM_Implmnt</option>
     <option name="top_module" display_name="Top Module">MAIN</option>
     <option name="pipe" display_name="Pipelining">1</option>
     <option name="retiming" display_name="Retiming">0</option>
     <option name="resource_sharing" display_name="Resource Sharing">1</option>
     <option name="maxfan" display_name="Fanout Guide">10000</option>
     <option name="disable_io_insertion" display_name="Disable I/O Insertion">0</option>
     <option name="no_sequential_opt" display_name="Disable Sequential Optimizations">0</option>
     <option name="fix_gated_and_generated_clocks" display_name="Clock Conversion">1</option>
     <option name="symbolic_fsm_compiler" display_name="FSM Compiler">1</option>
</project_attribute_list>

