--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_clk_pin = PERIOD TIMEGRP "i_clk_pin" 24 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clk_pin = PERIOD TIMEGRP "i_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen_i/DMC/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen_i/DMC/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen_i/DMC/dcm_sp_inst/CLKFX
  Logical resource: clk_gen_i/DMC/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen_i/DMC/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP 
"clk_gen_i_DMC_clkfx" TS_i_clk_pin *         2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1462 paths analyzed, 224 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.439ns.
--------------------------------------------------------------------------------

Paths for end point timer_fsm_i/current_state_FSM_FFd2 (SLICE_X58Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          timer_fsm_i/current_state_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.702 - 0.712)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to timer_fsm_i/current_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.AQ      Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X51Y73.D4      net (fanout=1)        2.055   clk_gen_i/dff_out_r
    SLICE_X51Y73.D       Tilo                  0.259   clk_counter_i/counter_r<10>
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X58Y58.SR      net (fanout=13)       2.022   rst_locked_s
    SLICE_X58Y58.CLK     Trck                  0.233   timer_fsm_i/current_state_FSM_FFd2_1
                                                       timer_fsm_i/current_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (1.017ns logic, 4.077ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point timer_fsm_i/current_state_FSM_FFd1 (SLICE_X58Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          timer_fsm_i/current_state_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.702 - 0.712)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to timer_fsm_i/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.AQ      Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X51Y73.D4      net (fanout=1)        2.055   clk_gen_i/dff_out_r
    SLICE_X51Y73.D       Tilo                  0.259   clk_counter_i/counter_r<10>
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X58Y58.SR      net (fanout=13)       2.022   rst_locked_s
    SLICE_X58Y58.CLK     Trck                  0.222   timer_fsm_i/current_state_FSM_FFd2_1
                                                       timer_fsm_i/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      5.083ns (1.006ns logic, 4.077ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point timer_fsm_i/current_state_FSM_FFd2_1 (SLICE_X58Y58.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen_i/dff (FF)
  Destination:          timer_fsm_i/current_state_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.060ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.702 - 0.712)
  Source Clock:         clk_50MHz_s rising at 0.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen_i/dff to timer_fsm_i/current_state_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y89.AQ      Tcko                  0.525   clk_gen_i/dff_out_r
                                                       clk_gen_i/dff
    SLICE_X51Y73.D4      net (fanout=1)        2.055   clk_gen_i/dff_out_r
    SLICE_X51Y73.D       Tilo                  0.259   clk_counter_i/counter_r<10>
                                                       clk_gen_i/reset_o1_INV_0
    SLICE_X58Y58.SR      net (fanout=13)       2.022   rst_locked_s
    SLICE_X58Y58.CLK     Trck                  0.199   timer_fsm_i/current_state_FSM_FFd2_1
                                                       timer_fsm_i/current_state_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      5.060ns (0.983ns logic, 4.077ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP "clk_gen_i_DMC_clkfx" TS_i_clk_pin *
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_fsm_i/current_state_FSM_FFd1 (SLICE_X58Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_fsm_i/current_state_FSM_FFd1 (FF)
  Destination:          timer_fsm_i/current_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_fsm_i/current_state_FSM_FFd1 to timer_fsm_i/current_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y58.AQ      Tcko                  0.200   timer_fsm_i/current_state_FSM_FFd2_1
                                                       timer_fsm_i/current_state_FSM_FFd1
    SLICE_X58Y58.A6      net (fanout=34)       0.041   timer_fsm_i/current_state_FSM_FFd1
    SLICE_X58Y58.CLK     Tah         (-Th)    -0.190   timer_fsm_i/current_state_FSM_FFd2_1
                                                       timer_fsm_i/current_state_FSM_FFd1-In1
                                                       timer_fsm_i/current_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.390ns logic, 0.041ns route)
                                                       (90.5% logic, 9.5% route)

--------------------------------------------------------------------------------

Paths for end point timer_counter_i/counter_value_r_5 (SLICE_X53Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_counter_i/counter_value_r_5 (FF)
  Destination:          timer_counter_i/counter_value_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_counter_i/counter_value_r_5 to timer_counter_i/counter_value_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y75.AQ      Tcko                  0.198   timer_counter_i/counter_value_r<6>
                                                       timer_counter_i/counter_value_r_5
    SLICE_X53Y75.A6      net (fanout=4)        0.042   timer_counter_i/counter_value_r<5>
    SLICE_X53Y75.CLK     Tah         (-Th)    -0.215   timer_counter_i/counter_value_r<6>
                                                       timer_counter_i/Mmux_mux2_signal6
                                                       timer_counter_i/counter_value_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point timer_counter_i/counter_value_r_4 (SLICE_X52Y77.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_counter_i/counter_value_r_4 (FF)
  Destination:          timer_counter_i/counter_value_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50MHz_s rising at 20.000ns
  Destination Clock:    clk_50MHz_s rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: timer_counter_i/counter_value_r_4 to timer_counter_i/counter_value_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y77.DQ      Tcko                  0.234   timer_counter_i/counter_value_r<4>
                                                       timer_counter_i/counter_value_r_4
    SLICE_X52Y77.D6      net (fanout=5)        0.042   timer_counter_i/counter_value_r<4>
    SLICE_X52Y77.CLK     Tah         (-Th)    -0.197   timer_counter_i/counter_value_r<4>
                                                       timer_counter_i/Mmux_mux2_signal5
                                                       timer_counter_i/counter_value_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.431ns logic, 0.042ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_i_DMC_clkfx = PERIOD TIMEGRP "clk_gen_i_DMC_clkfx" TS_i_clk_pin *
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen_i/DMC/clkout1_buf/I0
  Logical resource: clk_gen_i/DMC/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen_i/DMC/clkfx
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: clk_gen_i/dff_out_r/CLK
  Logical resource: clk_gen_i/shift_reg16/SRL16E/CLK
  Location pin: SLICE_X38Y89.CLK
  Clock network: clk_50MHz_s
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: clk_gen_i/dff_out_r/CLK
  Logical resource: clk_gen_i/dff/CK
  Location pin: SLICE_X38Y89.CLK
  Clock network: clk_50MHz_s
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_clk_pin                   |     41.667ns|     32.000ns|     11.331ns|            0|            0|            0|         1462|
| TS_clk_gen_i_DMC_clkfx        |     20.000ns|      5.439ns|          N/A|            0|            0|         1462|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    5.439|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1462 paths, 0 nets, and 300 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 28 12:10:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



