# My Xilinx ISE projects

## DIP MD2
- Create frequency division schematic, so that 50MHz is lowered to 0.5 Hz
- Target device: XC3S500E (Spartan3E family)

## DIP MD3
- Create 8-bit adder schematic with carry out and overflow flags (must not use ripple-carry)
- Target device: XC3S500E (Spartan3E family)