{
    "options": {
        "ghdl_analysis": [
            "--workdir=work",
            "-Pwork"
        ]
    },
    "files": [
        { "file": "src/alu.vhdl",                "library": "Src" },
        { "file": "src/register_bank.vhdl",      "library": "Src" },
        { "file": "tests/clock.vhdl",            "library": "Tests" },
        { "file": "tests/alu_tb.vhdl",           "library": "Tests" },
        { "file": "tests/register_bank_tb.vhdl", "library": "Tests" }
    ]
}
