// Seed: 4029007992
module module_0 ();
  assign id_1 = -1;
  logic [7:0][1] id_2 (
      id_1 ? id_1 : -1,
      -1,
      id_1
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1
);
  wire id_3, id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  genvar id_10;
  wire id_11;
  always id_1 <= id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1;
endmodule
