<summary>["AVX512F"]</summary><p>
 
  * [x] [`_mm512_abs_epi32`]
  * [x] [`_mm512_mask_abs_epi32`]
  * [x] [`_mm512_maskz_abs_epi32`]
  * [x] [`_mm_mask_abs_epi32`]
  * [x] [`_mm_maskz_abs_epi32`]
  * [x] [`_mm256_mask_abs_epi32`]
  * [x] [`_mm256_maskz_abs_epi32`]
  * [x] [`_mm512_abs_epi64`]
  * [x] [`_mm512_mask_abs_epi64`]
  * [x] [`_mm512_maskz_abs_epi64`]
  * [x] [`_mm_abs_epi64`]
  * [x] [`_mm_mask_abs_epi64`]
  * [x] [`_mm_maskz_abs_epi64`]
  * [x] [`_mm256_abs_epi64`]
  * [x] [`_mm256_mask_abs_epi64`]
  * [x] [`_mm256_maskz_abs_epi64`]
  * [x] [`_mm512_abs_pd`]
  * [x] [`_mm512_mask_abs_pd`]
  * [x] [`_mm512_abs_ps`]
  * [x] [`_mm512_mask_abs_ps`]
  * [x] [`_mm512_add_epi32`]
  * [x] [`_mm512_mask_add_epi32`]
  * [x] [`_mm512_maskz_add_epi32`]
  * [x] [`_mm_mask_add_epi32`]
  * [x] [`_mm_maskz_add_epi32`]
  * [x] [`_mm256_mask_add_epi32`]
  * [x] [`_mm256_maskz_add_epi32`]
  * [x] [`_mm512_add_epi64`]
  * [x] [`_mm512_mask_add_epi64`]
  * [x] [`_mm512_maskz_add_epi64`]
  * [x] [`_mm_mask_add_epi64`]
  * [x] [`_mm_maskz_add_epi64`]
  * [x] [`_mm256_mask_add_epi64`]
  * [x] [`_mm256_maskz_add_epi64`]
  * [x] [`_mm512_add_ps`]
  * [x] [`_mm512_mask_add_ps`]
  * [x] [`_mm512_maskz_add_ps`]
  * [x] [`_mm_mask_add_ps`]
  * [x] [`_mm_maskz_add_ps`]
  * [x] [`_mm256_mask_add_ps`]
  * [x] [`_mm256_maskz_add_ps`]
  * [x] [`_mm512_add_pd`]
  * [x] [`_mm512_mask_add_pd`]
  * [x] [`_mm512_maskz_add_pd`]
  * [x] [`_mm_mask_add_pd`]
  * [x] [`_mm_maskz_add_pd`]
  * [x] [`_mm256_mask_add_pd`]
  * [x] [`_mm256_maskz_add_pd`]
  * [x] [`_mm512_add_round_ps`]
  * [x] [`_mm512_mask_add_round_ps`]
  * [x] [`_mm512_maskz_add_round_ps`]
  * [x] [`_mm512_add_round_pd`]
  * [x] [`_mm512_mask_add_round_pd`]
  * [x] [`_mm512_maskz_add_round_pd`]
  * [x] [`_mm512_sub_epi32`]
  * [x] [`_mm512_mask_sub_epi32`]
  * [x] [`_mm512_maskz_sub_epi32`]
  * [x] [`_mm_mask_sub_epi32`]
  * [x] [`_mm_maskz_sub_epi32`]
  * [x] [`_mm256_mask_sub_epi32`]
  * [x] [`_mm256_maskz_sub_epi32`]
  * [x] [`_mm512_sub_epi64`]
  * [x] [`_mm512_mask_sub_epi64`]
  * [x] [`_mm512_maskz_sub_epi64`]
  * [x] [`_mm_mask_sub_epi64`]
  * [x] [`_mm_maskz_sub_epi64`]
  * [x] [`_mm256_mask_sub_epi64`]
  * [x] [`_mm256_maskz_sub_epi64`]
  * [x] [`_mm512_sub_ps`]
  * [x] [`_mm512_mask_sub_ps`]
  * [x] [`_mm512_maskz_sub_ps`]
  * [x] [`_mm_mask_sub_ps`]
  * [x] [`_mm_maskz_sub_ps`]
  * [x] [`_mm256_mask_sub_ps`]
  * [x] [`_mm256_maskz_sub_ps`]
  * [x] [`_mm512_sub_pd`]
  * [x] [`_mm512_mask_sub_pd`]
  * [x] [`_mm512_maskz_sub_pd`]
  * [x] [`_mm_mask_sub_pd`]
  * [x] [`_mm_maskz_sub_pd`]
  * [x] [`_mm256_mask_sub_pd`]
  * [x] [`_mm256_maskz_sub_pd`]
  * [x] [`_mm512_sub_round_ps`]
  * [x] [`_mm512_mask_sub_round_ps`]
  * [x] [`_mm512_maskz_sub_round_ps`]
  * [x] [`_mm512_sub_round_pd`]
  * [x] [`_mm512_mask_sub_round_pd`]
  * [x] [`_mm512_maskz_sub_round_pd`]
  * [x] [`_mm512_mul_epi32`]
  * [x] [`_mm512_mask_mul_epi32`]
  * [x] [`_mm512_maskz_mul_epi32`]
  * [x] [`_mm_mask_mul_epi32`]
  * [x] [`_mm_maskz_mul_epi32`]
  * [x] [`_mm256_mask_mul_epi32`]
  * [x] [`_mm256_maskz_mul_epi32`]
  * [x] [`_mm512_mul_epu32`]
  * [x] [`_mm512_mask_mul_epu32`]
  * [x] [`_mm512_maskz_mul_epu32`]
  * [x] [`_mm_mask_mul_epu32`]
  * [x] [`_mm_maskz_mul_epu32`]
  * [x] [`_mm256_mask_mul_epu32`]
  * [x] [`_mm256_maskz_mul_epu32`]
  * [x] [`_mm512_mul_ps`]
  * [x] [`_mm512_mask_mul_ps`]
  * [x] [`_mm512_maskz_mul_ps`]
  * [x] [`_mm_mask_mul_ps`]
  * [x] [`_mm_maskz_mul_ps`]
  * [x] [`_mm256_mask_mul_ps`]
  * [x] [`_mm256_maskz_mul_ps`]
  * [x] [`_mm512_mul_pd`]
  * [x] [`_mm512_mask_mul_pd`]
  * [x] [`_mm512_maskz_mul_pd`]
  * [x] [`_mm_mask_mul_pd`]
  * [x] [`_mm_maskz_mul_pd`]
  * [x] [`_mm256_mask_mul_pd`]
  * [x] [`_mm256_maskz_mul_pd`]
  * [x] [`_mm512_mul_round_ps`]
  * [x] [`_mm512_mask_mul_round_ps`]
  * [x] [`_mm512_maskz_mul_round_ps`]
  * [x] [`_mm512_mul_round_pd`]
  * [x] [`_mm512_mask_mul_round_pd`]
  * [x] [`_mm512_maskz_mul_round_pd`]
  * [x] [`_mm512_mullo_epi32`]
  * [x] [`_mm512_mask_mullo_epi32`]
  * [x] [`_mm512_maskz_mullo_epi32`]
  * [x] [`_mm_mask_mullo_epi32`]
  * [x] [`_mm_maskz_mullo_epi32`]
  * [x] [`_mm256_mask_mullo_epi32`]
  * [x] [`_mm256_maskz_mullo_epi32`]
  * [x] [`_mm512_mullox_epi64`]
  * [x] [`_mm512_mask_mullox_epi64`]
  * [x] [`_mm512_div_ps`]
  * [x] [`_mm512_mask_div_ps`]
  * [x] [`_mm512_maskz_div_ps`]
  * [x] [`_mm_mask_div_ps`]
  * [x] [`_mm_maskz_div_ps`]
  * [x] [`_mm256_mask_div_ps`]
  * [x] [`_mm256_maskz_div_ps`]
  * [x] [`_mm512_div_pd`]
  * [x] [`_mm512_mask_div_pd`]
  * [x] [`_mm512_maskz_div_pd`]
  * [x] [`_mm_mask_div_pd`]
  * [x] [`_mm_maskz_div_pd`]
  * [x] [`_mm256_mask_div_pd`]
  * [x] [`_mm256_maskz_div_pd`]
  * [x] [`_mm512_div_round_ps`]
  * [x] [`_mm512_mask_div_round_ps`]
  * [x] [`_mm512_maskz_div_round_ps`]
  * [x] [`_mm512_div_round_pd`]
  * [x] [`_mm512_mask_div_round_pd`]
  * [x] [`_mm512_maskz_div_round_pd`]
  * [x] [`_mm512_max_epi32`]
  * [x] [`_mm512_mask_max_epi32`]
  * [x] [`_mm512_maskz_max_epi32`]
  * [x] [`_mm_mask_max_epi32`]
  * [x] [`_mm_maskz_max_epi32`]
  * [x] [`_mm256_mask_max_epi32`]
  * [x] [`_mm256_maskz_max_epi32`]
  * [x] [`_mm512_max_epu32`]
  * [x] [`_mm512_mask_max_epu32`]
  * [x] [`_mm512_maskz_max_epu32`]
  * [x] [`_mm_mask_max_epu32`]
  * [x] [`_mm_maskz_max_epu32`]
  * [x] [`_mm256_mask_max_epu32`]
  * [x] [`_mm256_maskz_max_epu32`]
  * [x] [`_mm512_max_epi64`]
  * [x] [`_mm512_mask_max_epi64`]
  * [x] [`_mm512_maskz_max_epi64`]
  * [x] [`_mm_mask_max_epi64`]
  * [x] [`_mm_maskz_max_epi64`]
  * [x] [`_mm_max_epi64`]
  * [x] [`_mm256_mask_max_epi64`]
  * [x] [`_mm256_maskz_max_epi64`]
  * [x] [`_mm256_max_epi64`]
  * [x] [`_mm512_max_epu64`]
  * [x] [`_mm512_mask_max_epu64`]
  * [x] [`_mm512_maskz_max_epu64`]
  * [x] [`_mm_mask_max_epu64`]
  * [x] [`_mm_maskz_max_epu64`]
  * [x] [`_mm_max_epu64`]
  * [x] [`_mm256_mask_max_epu64`]
  * [x] [`_mm256_maskz_max_epu64`]
  * [x] [`_mm256_max_epu64`]
  * [x] [`_mm512_max_ps`]
  * [x] [`_mm512_mask_max_ps`]
  * [x] [`_mm512_maskz_max_ps`]
  * [x] [`_mm_mask_max_ps`]
  * [x] [`_mm_maskz_max_ps`]
  * [x] [`_mm256_mask_max_ps`]
  * [x] [`_mm256_maskz_max_ps`]
  * [x] [`_mm512_max_pd`]
  * [x] [`_mm512_mask_max_pd`]
  * [x] [`_mm512_maskz_max_pd`]
  * [x] [`_mm_mask_max_pd`]
  * [x] [`_mm_maskz_max_pd`]
  * [x] [`_mm256_mask_max_pd`]
  * [x] [`_mm256_maskz_max_pd`]
  * [x] [`_mm512_max_round_ps`]
  * [x] [`_mm512_mask_max_round_ps`]
  * [x] [`_mm512_maskz_max_round_ps`]
  * [x] [`_mm512_max_round_pd`]
  * [x] [`_mm512_mask_max_round_pd`]
  * [x] [`_mm512_maskz_max_round_pd`]
  * [x] [`_mm512_min_epi32`]
  * [x] [`_mm512_mask_min_epi32`]
  * [x] [`_mm512_maskz_min_epi32`]
  * [x] [`_mm_mask_min_epi32`]
  * [x] [`_mm_maskz_min_epi32`]
  * [x] [`_mm256_mask_min_epi32`]
  * [x] [`_mm256_maskz_min_epi32`]
  * [x] [`_mm512_min_epi64`]
  * [x] [`_mm512_mask_min_epi64`]
  * [x] [`_mm512_maskz_min_epi64`]
  * [x] [`_mm_mask_min_epi64`]
  * [x] [`_mm_maskz_min_epi64`]
  * [x] [`_mm_min_epi64`]
  * [x] [`_mm256_mask_min_epi64`]
  * [x] [`_mm256_maskz_min_epi64`]
  * [x] [`_mm256_min_epi64`]
  * [x] [`_mm512_min_epu32`]
  * [x] [`_mm512_mask_min_epu32`]
  * [x] [`_mm512_maskz_min_epu32`]
  * [x] [`_mm_mask_min_epu32`]
  * [x] [`_mm_maskz_min_epu32`]
  * [x] [`_mm256_mask_min_epu32`]
  * [x] [`_mm256_maskz_min_epu32`]
  * [x] [`_mm512_min_epu64`]
  * [x] [`_mm512_mask_min_epu64`]
  * [x] [`_mm512_maskz_min_epu64`]
  * [x] [`_mm_mask_min_epu64`]
  * [x] [`_mm_maskz_min_epu64`]
  * [x] [`_mm_min_epu64`]
  * [x] [`_mm256_mask_min_epu64`]
  * [x] [`_mm256_maskz_min_epu64`]
  * [x] [`_mm256_min_epu64`]
  * [x] [`_mm512_min_ps`]
  * [x] [`_mm512_mask_min_ps`]
  * [x] [`_mm512_maskz_min_ps`]
  * [x] [`_mm_mask_min_ps`]
  * [x] [`_mm_maskz_min_ps`]
  * [x] [`_mm256_mask_min_ps`]
  * [x] [`_mm256_maskz_min_ps`]
  * [x] [`_mm512_min_pd`]
  * [x] [`_mm512_mask_min_pd`]
  * [x] [`_mm512_maskz_min_pd`]
  * [x] [`_mm_mask_min_pd`]
  * [x] [`_mm_maskz_min_pd`]
  * [x] [`_mm256_mask_min_pd`]
  * [x] [`_mm256_maskz_min_pd`]
  * [x] [`_mm512_min_round_ps`]
  * [x] [`_mm512_mask_min_round_ps`]
  * [x] [`_mm512_maskz_min_round_ps`]
  * [x] [`_mm512_min_round_pd`]
  * [x] [`_mm512_mask_min_round_pd`]
  * [x] [`_mm512_maskz_min_round_pd`]
  * [x] [`_mm512_sqrt_ps`]
  * [x] [`_mm512_mask_sqrt_ps`]
  * [x] [`_mm512_maskz_sqrt_ps`]
  * [x] [`_mm_mask_sqrt_ps`]
  * [x] [`_mm_maskz_sqrt_ps`]
  * [x] [`_mm256_mask_sqrt_ps`]
  * [x] [`_mm256_maskz_sqrt_ps`]
  * [x] [`_mm512_sqrt_pd`]
  * [x] [`_mm512_mask_sqrt_pd`]
  * [x] [`_mm512_maskz_sqrt_pd`]
  * [x] [`_mm_mask_sqrt_pd`]
  * [x] [`_mm_maskz_sqrt_pd`]
  * [x] [`_mm256_mask_sqrt_pd`]
  * [x] [`_mm256_maskz_sqrt_pd`]
  * [x] [`_mm512_sqrt_round_ps`]
  * [x] [`_mm512_mask_sqrt_round_ps`]
  * [x] [`_mm512_maskz_sqrt_round_ps`]
  * [x] [`_mm512_sqrt_round_pd`]
  * [x] [`_mm512_mask_sqrt_round_pd`]
  * [x] [`_mm512_maskz_sqrt_round_pd`]
  * [x] [`_mm512_rsqrt14_ps`]
  * [x] [`_mm512_mask_rsqrt14_ps`]
  * [x] [`_mm512_maskz_rsqrt14_ps`]
  * [x] [`_mm_mask_rsqrt14_ps`]
  * [x] [`_mm_maskz_rsqrt14_ps`]
  * [x] [`_mm256_mask_rsqrt14_ps`]
  * [x] [`_mm256_maskz_rsqrt14_ps`]
  * [x] [`_mm512_rsqrt14_pd`]
  * [x] [`_mm512_mask_rsqrt14_pd`]
  * [x] [`_mm512_maskz_rsqrt14_pd`]
  * [x] [`_mm_mask_rsqrt14_pd`]
  * [x] [`_mm_maskz_rsqrt14_pd`]
  * [x] [`_mm256_mask_rsqrt14_pd`]
  * [x] [`_mm256_maskz_rsqrt14_pd`]
  * [x] [`_mm512_rcp14_ps`]
  * [x] [`_mm512_mask_rcp14_ps`]
  * [x] [`_mm512_maskz_rcp14_ps`]
  * [x] [`_mm_mask_rcp14_ps`]
  * [x] [`_mm_maskz_rcp14_ps`]
  * [x] [`_mm_rcp14_ps`]
  * [x] [`_mm256_mask_rcp14_ps`]
  * [x] [`_mm256_maskz_rcp14_ps`]
  * [x] [`_mm256_rcp14_ps`]
  * [x] [`_mm512_rcp14_pd`]
  * [x] [`_mm512_mask_rcp14_pd`]
  * [x] [`_mm512_maskz_rcp14_pd`]
  * [x] [`_mm_mask_rcp14_pd`]
  * [x] [`_mm_maskz_rcp14_pd`]
  * [x] [`_mm_rcp14_pd`]
  * [x] [`_mm256_mask_rcp14_pd`]
  * [x] [`_mm256_maskz_rcp14_pd`]
  * [x] [`_mm256_rcp14_pd`]
  * [x] [`_mm512_getexp_ps`]
  * [x] [`_mm512_mask_getexp_ps`]
  * [x] [`_mm512_maskz_getexp_ps`]
  * [x] [`_mm_getexp_ps`]
  * [x] [`_mm_mask_getexp_ps`]
  * [x] [`_mm_maskz_getexp_ps`]
  * [x] [`_mm256_getexp_ps`]
  * [x] [`_mm256_mask_getexp_ps`]
  * [x] [`_mm256_maskz_getexp_ps`]
  * [x] [`_mm512_getexp_pd`]
  * [x] [`_mm512_mask_getexp_pd`]
  * [x] [`_mm512_maskz_getexp_pd`]
  * [x] [`_mm_getexp_pd`]
  * [x] [`_mm_mask_getexp_pd`]
  * [x] [`_mm_maskz_getexp_pd`]
  * [x] [`_mm256_getexp_pd`]
  * [x] [`_mm256_mask_getexp_pd`]
  * [x] [`_mm256_maskz_getexp_pd`]
  * [x] [`_mm512_getexp_round_ps`]
  * [x] [`_mm512_mask_getexp_round_ps`]
  * [x] [`_mm512_maskz_getexp_round_ps`]
  * [x] [`_mm512_getexp_round_pd`]
  * [x] [`_mm512_mask_getexp_round_pd`]
  * [x] [`_mm512_maskz_getexp_round_pd`]
  * [x] [`_mm512_getmant_ps`]
  * [x] [`_mm512_mask_getmant_ps`]
  * [x] [`_mm512_maskz_getmant_ps`]
  * [x] [`_mm_getmant_ps`]
  * [x] [`_mm_mask_getmant_ps`]
  * [x] [`_mm_maskz_getmant_ps`]
  * [x] [`_mm256_getmant_ps`]
  * [x] [`_mm256_mask_getmant_ps`]
  * [x] [`_mm256_maskz_getmant_ps`]
  * [x] [`_mm512_getmant_pd`]
  * [x] [`_mm512_mask_getmant_pd`]
  * [x] [`_mm512_maskz_getmant_pd`]
  * [x] [`_mm_getmant_pd`]
  * [x] [`_mm_mask_getmant_pd`]
  * [x] [`_mm_maskz_getmant_pd`]
  * [x] [`_mm256_getmant_pd`]
  * [x] [`_mm256_mask_getmant_pd`]
  * [x] [`_mm256_maskz_getmant_pd`]
  * [x] [`_mm512_getmant_round_ps`]
  * [x] [`_mm512_mask_getmant_round_ps`]
  * [x] [`_mm512_maskz_getmant_round_ps`]
  * [x] [`_mm512_getmant_round_pd`]
  * [x] [`_mm512_mask_getmant_round_pd`]
  * [x] [`_mm512_maskz_getmant_round_pd`]
  * [x] [`_mm512_roundscale_ps`]
  * [x] [`_mm512_mask_roundscale_ps`]
  * [x] [`_mm512_maskz_roundscale_ps`]
  * [x] [`_mm_mask_roundscale_ps`]
  * [x] [`_mm_maskz_roundscale_ps`]
  * [x] [`_mm_roundscale_ps`]
  * [x] [`_mm256_mask_roundscale_ps`]
  * [x] [`_mm256_maskz_roundscale_ps`]
  * [x] [`_mm256_roundscale_ps`]
  * [x] [`_mm512_roundscale_pd`]
  * [x] [`_mm512_mask_roundscale_pd`]
  * [x] [`_mm512_maskz_roundscale_pd`]
  * [x] [`_mm_mask_roundscale_pd`]
  * [x] [`_mm_maskz_roundscale_pd`]
  * [x] [`_mm_roundscale_pd`]
  * [x] [`_mm256_mask_roundscale_pd`]
  * [x] [`_mm256_maskz_roundscale_pd`]
  * [x] [`_mm256_roundscale_pd`]
  * [x] [`_mm512_roundscale_round_ps`]
  * [x] [`_mm512_mask_roundscale_round_ps`]
  * [x] [`_mm512_maskz_roundscale_round_ps`]
  * [x] [`_mm512_roundscale_round_pd`]
  * [x] [`_mm512_mask_roundscale_round_pd`]
  * [x] [`_mm512_maskz_roundscale_round_pd`]
  * [x] [`_mm512_scalef_ps`]
  * [x] [`_mm512_mask_scalef_ps`]
  * [x] [`_mm512_maskz_scalef_ps`]
  * [x] [`_mm_mask_scalef_ps`]
  * [x] [`_mm_maskz_scalef_ps`]
  * [x] [`_mm_scalef_ps`]
  * [x] [`_mm256_mask_scalef_ps`]
  * [x] [`_mm256_maskz_scalef_ps`]
  * [x] [`_mm256_scalef_ps`]
  * [x] [`_mm512_scalef_pd`]
  * [x] [`_mm512_mask_scalef_pd`]
  * [x] [`_mm512_maskz_scalef_pd`]
  * [x] [`_mm_mask_scalef_pd`]
  * [x] [`_mm_maskz_scalef_pd`]
  * [x] [`_mm_scalef_pd`]
  * [x] [`_mm256_mask_scalef_pd`]
  * [x] [`_mm256_maskz_scalef_pd`]
  * [x] [`_mm256_scalef_pd`]
  * [x] [`_mm512_scalef_round_ps`]
  * [x] [`_mm512_mask_scalef_round_ps`]
  * [x] [`_mm512_maskz_scalef_round_ps`]
  * [x] [`_mm512_scalef_round_pd`]
  * [x] [`_mm512_mask_scalef_round_pd`]
  * [x] [`_mm512_maskz_scalef_round_pd`]
  * [x] [`_mm512_fixupimm_ps`]
  * [x] [`_mm512_mask_fixupimm_ps`]
  * [x] [`_mm512_maskz_fixupimm_ps`]
  * [x] [`_mm_fixupimm_ps`]
  * [x] [`_mm_mask_fixupimm_ps`]
  * [x] [`_mm_maskz_fixupimm_ps`]
  * [x] [`_mm256_fixupimm_ps`]
  * [x] [`_mm256_mask_fixupimm_ps`]
  * [x] [`_mm256_maskz_fixupimm_ps`]
  * [x] [`_mm512_fixupimm_pd`]
  * [x] [`_mm512_mask_fixupimm_pd`]
  * [x] [`_mm512_maskz_fixupimm_pd`]
  * [x] [`_mm_fixupimm_pd`]
  * [x] [`_mm_mask_fixupimm_pd`]
  * [x] [`_mm_maskz_fixupimm_pd`]
  * [x] [`_mm256_fixupimm_pd`]
  * [x] [`_mm256_mask_fixupimm_pd`]
  * [x] [`_mm256_maskz_fixupimm_pd`]
  * [x] [`_mm512_fixupimm_round_ps`]
  * [x] [`_mm512_mask_fixupimm_round_ps`]
  * [x] [`_mm512_maskz_fixupimm_round_ps`]
  * [x] [`_mm512_fixupimm_round_pd`]
  * [x] [`_mm512_mask_fixupimm_round_pd`]
  * [x] [`_mm512_maskz_fixupimm_round_pd`]
  * [x] [`_mm512_fmadd_ps`]
  * [x] [`_mm512_mask_fmadd_ps`]
  * [x] [`_mm512_maskz_fmadd_ps`]
  * [x] [`_mm512_mask3_fmadd_ps`]
  * [x] [`_mm_mask_fmadd_ps`]
  * [x] [`_mm_mask3_fmadd_ps`]
  * [x] [`_mm_maskz_fmadd_ps`]
  * [x] [`_mm256_mask_fmadd_ps`]
  * [x] [`_mm256_mask3_fmadd_ps`]
  * [x] [`_mm256_maskz_fmadd_ps`]
  * [x] [`_mm512_fmadd_pd`]
  * [x] [`_mm512_mask_fmadd_pd`]
  * [x] [`_mm512_maskz_fmadd_pd`]
  * [x] [`_mm512_mask3_fmadd_pd`]
  * [x] [`_mm_mask_fmadd_pd`]
  * [x] [`_mm_mask3_fmadd_pd`]
  * [x] [`_mm_maskz_fmadd_pd`]
  * [x] [`_mm256_mask_fmadd_pd`]
  * [x] [`_mm256_mask3_fmadd_pd`]
  * [x] [`_mm256_maskz_fmadd_pd`]
  * [x] [`_mm512_fmadd_round_ps`]
  * [x] [`_mm512_mask_fmadd_round_ps`]
  * [x] [`_mm512_maskz_fmadd_round_ps`]
  * [x] [`_mm512_mask3_fmadd_round_ps`]
  * [x] [`_mm512_fmadd_round_pd`]
  * [x] [`_mm512_mask_fmadd_round_pd`]
  * [x] [`_mm512_maskz_fmadd_round_pd`]
  * [x] [`_mm512_mask3_fmadd_round_pd`]
  * [x] [`_mm512_fmsub_ps`]
  * [x] [`_mm512_mask_fmsub_ps`]
  * [x] [`_mm512_maskz_fmsub_ps`]
  * [x] [`_mm512_mask3_fmsub_ps`]
  * [x] [`_mm_mask_fmsub_ps`]
  * [x] [`_mm_mask3_fmsub_ps`]
  * [x] [`_mm_maskz_fmsub_ps`]
  * [x] [`_mm256_mask_fmsub_ps`]
  * [x] [`_mm256_mask3_fmsub_ps`]
  * [x] [`_mm256_maskz_fmsub_ps`]
  * [x] [`_mm512_fmsub_pd`]
  * [x] [`_mm512_mask_fmsub_pd`]
  * [x] [`_mm512_maskz_fmsub_pd`]
  * [x] [`_mm512_mask3_fmsub_pd`]
  * [x] [`_mm_mask_fmsub_pd`]
  * [x] [`_mm_mask3_fmsub_pd`]
  * [x] [`_mm_maskz_fmsub_pd`]
  * [x] [`_mm256_mask_fmsub_pd`]
  * [x] [`_mm256_mask3_fmsub_pd`]
  * [x] [`_mm256_maskz_fmsub_pd`]
  * [x] [`_mm512_fmsub_round_ps`]
  * [x] [`_mm512_mask_fmsub_round_ps`]
  * [x] [`_mm512_maskz_fmsub_round_ps`]
  * [x] [`_mm512_mask3_fmsub_round_ps`]
  * [x] [`_mm512_fmsub_round_pd`]
  * [x] [`_mm512_mask_fmsub_round_pd`]
  * [x] [`_mm512_maskz_fmsub_round_pd`]
  * [x] [`_mm512_mask3_fmsub_round_pd`]
  * [x] [`_mm512_fmaddsub_ps`]
  * [x] [`_mm512_mask_fmaddsub_ps`]
  * [x] [`_mm512_maskz_fmaddsub_ps`]
  * [x] [`_mm512_mask3_fmaddsub_ps`]
  * [x] [`_mm_mask_fmaddsub_ps`]
  * [x] [`_mm_mask3_fmaddsub_ps`]
  * [x] [`_mm_maskz_fmaddsub_ps`]
  * [x] [`_mm256_mask_fmaddsub_ps`]
  * [x] [`_mm256_mask3_fmaddsub_ps`]
  * [x] [`_mm256_maskz_fmaddsub_ps`]
  * [x] [`_mm512_fmaddsub_pd`]
  * [x] [`_mm512_mask_fmaddsub_pd`]
  * [x] [`_mm512_maskz_fmaddsub_pd`]
  * [x] [`_mm512_mask3_fmaddsub_pd`]
  * [x] [`_mm_mask_fmaddsub_pd`]
  * [x] [`_mm_mask3_fmaddsub_pd`]
  * [x] [`_mm_maskz_fmaddsub_pd`]
  * [x] [`_mm256_mask_fmaddsub_pd`]
  * [x] [`_mm256_mask3_fmaddsub_pd`]
  * [x] [`_mm256_maskz_fmaddsub_pd`]
  * [x] [`_mm512_fmaddsub_round_ps`]
  * [x] [`_mm512_mask_fmaddsub_round_ps`]
  * [x] [`_mm512_maskz_fmaddsub_round_ps`]
  * [x] [`_mm512_mask3_fmaddsub_round_ps`]
  * [x] [`_mm512_fmaddsub_round_pd`]
  * [x] [`_mm512_mask_fmaddsub_round_pd`]
  * [x] [`_mm512_maskz_fmaddsub_round_pd`]
  * [x] [`_mm512_mask3_fmaddsub_round_pd`]
  * [x] [`_mm512_fmsubadd_ps`]
  * [x] [`_mm512_mask_fmsubadd_ps`]
  * [x] [`_mm512_maskz_fmsubadd_ps`]
  * [x] [`_mm512_mask3_fmsubadd_ps`]
  * [x] [`_mm_mask_fmsubadd_ps`]
  * [x] [`_mm_mask3_fmsubadd_ps`]
  * [x] [`_mm_maskz_fmsubadd_ps`]
  * [x] [`_mm256_mask_fmsubadd_ps`]
  * [x] [`_mm256_mask3_fmsubadd_ps`]
  * [x] [`_mm256_maskz_fmsubadd_ps`]
  * [x] [`_mm512_fmsubadd_pd`]
  * [x] [`_mm512_mask_fmsubadd_pd`]
  * [x] [`_mm512_maskz_fmsubadd_pd`]
  * [x] [`_mm512_mask3_fmsubadd_pd`]
  * [x] [`_mm_mask_fmsubadd_pd`]
  * [x] [`_mm_mask3_fmsubadd_pd`]
  * [x] [`_mm_maskz_fmsubadd_pd`]
  * [x] [`_mm256_mask_fmsubadd_pd`]
  * [x] [`_mm256_mask3_fmsubadd_pd`]
  * [x] [`_mm256_maskz_fmsubadd_pd`]
  * [x] [`_mm512_fmsubadd_round_ps`]
  * [x] [`_mm512_mask_fmsubadd_round_ps`]
  * [x] [`_mm512_maskz_fmsubadd_round_ps`]
  * [x] [`_mm512_mask3_fmsubadd_round_ps`]
  * [x] [`_mm512_fmsubadd_round_pd`]
  * [x] [`_mm512_mask_fmsubadd_round_pd`]
  * [x] [`_mm512_maskz_fmsubadd_round_pd`]
  * [x] [`_mm512_mask3_fmsubadd_round_pd`]
  * [x] [`_mm512_fnmadd_ps`]
  * [x] [`_mm512_mask_fnmadd_ps`]
  * [x] [`_mm512_maskz_fnmadd_ps`]
  * [x] [`_mm512_mask3_fnmadd_ps`]
  * [x] [`_mm_mask_fnmadd_ps`]
  * [x] [`_mm_mask3_fnmadd_ps`]
  * [x] [`_mm_maskz_fnmadd_ps`]
  * [x] [`_mm256_mask_fnmadd_ps`]
  * [x] [`_mm256_mask3_fnmadd_ps`]
  * [x] [`_mm256_maskz_fnmadd_ps`]
  * [x] [`_mm512_fnmadd_pd`]
  * [x] [`_mm512_mask_fnmadd_pd`]
  * [x] [`_mm512_maskz_fnmadd_pd`]
  * [x] [`_mm512_mask3_fnmadd_pd`]
  * [x] [`_mm_mask_fnmadd_pd`]
  * [x] [`_mm_mask3_fnmadd_pd`]
  * [x] [`_mm_maskz_fnmadd_pd`]
  * [x] [`_mm256_mask_fnmadd_pd`]
  * [x] [`_mm256_mask3_fnmadd_pd`]
  * [x] [`_mm256_maskz_fnmadd_pd`]
  * [x] [`_mm512_fnmadd_round_ps`]
  * [x] [`_mm512_mask_fnmadd_round_ps`]
  * [x] [`_mm512_maskz_fnmadd_round_ps`]
  * [x] [`_mm512_mask3_fnmadd_round_ps`]
  * [x] [`_mm512_fnmadd_round_pd`]
  * [x] [`_mm512_mask_fnmadd_round_pd`]
  * [x] [`_mm512_maskz_fnmadd_round_pd`]
  * [x] [`_mm512_mask3_fnmadd_round_pd`]
  * [x] [`_mm512_fnmsub_ps`]
  * [x] [`_mm512_mask_fnmsub_ps`]
  * [x] [`_mm512_maskz_fnmsub_ps`]
  * [x] [`_mm512_mask3_fnmsub_ps`]
  * [x] [`_mm_mask_fnmsub_ps`]
  * [x] [`_mm_mask3_fnmsub_ps`]
  * [x] [`_mm_maskz_fnmsub_ps`]
  * [x] [`_mm256_mask_fnmsub_ps`]
  * [x] [`_mm256_mask3_fnmsub_ps`]
  * [x] [`_mm256_maskz_fnmsub_ps`]
  * [x] [`_mm512_fnmsub_pd`]
  * [x] [`_mm512_mask_fnmsub_pd`]
  * [x] [`_mm512_maskz_fnmsub_pd`]
  * [x] [`_mm512_mask3_fnmsub_pd`]
  * [x] [`_mm_mask_fnmsub_pd`]
  * [x] [`_mm_mask3_fnmsub_pd`]
  * [x] [`_mm_maskz_fnmsub_pd`]
  * [x] [`_mm256_mask_fnmsub_pd`]
  * [x] [`_mm256_mask3_fnmsub_pd`]
  * [x] [`_mm256_maskz_fnmsub_pd`]
  * [x] [`_mm512_fnmsub_round_ps`]
  * [x] [`_mm512_mask_fnmsub_round_ps`]
  * [x] [`_mm512_maskz_fnmsub_round_ps`]
  * [x] [`_mm512_mask3_fnmsub_round_ps`]
  * [x] [`_mm512_fnmsub_round_pd`]
  * [x] [`_mm512_mask_fnmsub_round_pd`]
  * [x] [`_mm512_maskz_fnmsub_round_pd`]
  * [x] [`_mm512_mask3_fnmsub_round_pd`]
  * [x] [`_mm512_cmp_epi32_mask`]
  * [x] [`_mm512_mask_cmp_epi32_mask`]
  * [x] [`_mm_cmp_epi32_mask`]
  * [x] [`_mm_mask_cmp_epi32_mask`]
  * [x] [`_mm256_cmp_epi32_mask`]
  * [x] [`_mm256_mask_cmp_epi32_mask`]
  * [x] [`_mm512_cmp_epi64_mask`]
  * [x] [`_mm512_mask_cmp_epi64_mask`]
  * [x] [`_mm_cmp_epi64_mask`]
  * [x] [`_mm_mask_cmp_epi64_mask`]
  * [x] [`_mm256_cmp_epi64_mask`]
  * [x] [`_mm256_mask_cmp_epi64_mask`]
  * [x] [`_mm512_cmp_epu32_mask`]
  * [x] [`_mm512_mask_cmp_epu32_mask`]
  * [x] [`_mm_cmp_epu32_mask`]
  * [x] [`_mm_mask_cmp_epu32_mask`]
  * [x] [`_mm256_cmp_epu32_mask`]
  * [x] [`_mm256_mask_cmp_epu32_mask`]
  * [x] [`_mm512_cmp_epu64_mask`]
  * [x] [`_mm512_mask_cmp_epu64_mask`]
  * [x] [`_mm_cmp_epu64_mask`]
  * [x] [`_mm_mask_cmp_epu64_mask`]
  * [x] [`_mm256_cmp_epu64_mask`]
  * [x] [`_mm256_mask_cmp_epu64_mask`]
  * [x] [`_mm512_cmp_ps_mask`]
  * [x] [`_mm512_mask_cmp_ps_mask`]
  * [x] [`_mm_cmp_ps_mask`]
  * [x] [`_mm_mask_cmp_ps_mask`]
  * [x] [`_mm256_cmp_ps_mask`]
  * [x] [`_mm256_mask_cmp_ps_mask`]
  * [x] [`_mm512_cmp_round_ps_mask`]
  * [x] [`_mm512_mask_cmp_round_ps_mask`]
  * [x] [`_mm512_cmp_pd_mask`]
  * [x] [`_mm512_mask_cmp_pd_mask`]
  * [x] [`_mm_cmp_pd_mask`]
  * [x] [`_mm_mask_cmp_pd_mask`]
  * [x] [`_mm256_cmp_pd_mask`]
  * [x] [`_mm256_mask_cmp_pd_mask`]
  * [x] [`_mm512_cmp_round_pd_mask`]
  * [x] [`_mm512_mask_cmp_round_pd_mask`]
  * [x] [`_mm512_cmpeq_epi32_mask`]
  * [x] [`_mm512_mask_cmpeq_epi32_mask`]
  * [x] [`_mm_cmpeq_epi32_mask`]
  * [x] [`_mm_mask_cmpeq_epi32_mask`]
  * [x] [`_mm256_cmpeq_epi32_mask`]
  * [x] [`_mm256_mask_cmpeq_epi32_mask`]
  * [x] [`_mm512_cmpeq_epi64_mask`]
  * [x] [`_mm512_mask_cmpeq_epi64_mask`]
  * [x] [`_mm_cmpeq_epi64_mask`]
  * [x] [`_mm_mask_cmpeq_epi64_mask`]
  * [x] [`_mm256_cmpeq_epi64_mask`]
  * [x] [`_mm256_mask_cmpeq_epi64_mask`]
  * [x] [`_mm512_cmpeq_epu32_mask`]
  * [x] [`_mm512_mask_cmpeq_epu32_mask`]
  * [x] [`_mm_cmpeq_epu32_mask`]
  * [x] [`_mm_mask_cmpeq_epu32_mask`]
  * [x] [`_mm256_cmpeq_epu32_mask`]
  * [x] [`_mm256_mask_cmpeq_epu32_mask`]
  * [x] [`_mm512_cmpeq_epu64_mask`]
  * [x] [`_mm512_mask_cmpeq_epu64_mask`]
  * [x] [`_mm_cmpeq_epu64_mask`]
  * [x] [`_mm_mask_cmpeq_epu64_mask`]
  * [x] [`_mm256_cmpeq_epu64_mask`]
  * [x] [`_mm256_mask_cmpeq_epu64_mask`]
  * [x] [`_mm512_cmpneq_epi32_mask`]
  * [x] [`_mm512_mask_cmpneq_epi32_mask`]
  * [x] [`_mm_cmpneq_epi32_mask`]
  * [x] [`_mm_mask_cmpneq_epi32_mask`]
  * [x] [`_mm256_cmpneq_epi32_mask`]
  * [x] [`_mm256_mask_cmpneq_epi32_mask`]
  * [x] [`_mm512_cmpneq_epi64_mask`]
  * [x] [`_mm512_mask_cmpneq_epi64_mask`]
  * [x] [`_mm_cmpneq_epi64_mask`]
  * [x] [`_mm_mask_cmpneq_epi64_mask`]
  * [x] [`_mm256_cmpneq_epi64_mask`]
  * [x] [`_mm256_mask_cmpneq_epi64_mask`]
  * [x] [`_mm512_cmpneq_epu32_mask`]
  * [x] [`_mm512_mask_cmpneq_epu32_mask`]
  * [x] [`_mm_cmpneq_epu32_mask`]
  * [x] [`_mm_mask_cmpneq_epu32_mask`]
  * [x] [`_mm256_cmpneq_epu32_mask`]
  * [x] [`_mm256_mask_cmpneq_epu32_mask`]
  * [x] [`_mm512_cmpneq_epu64_mask`]
  * [x] [`_mm512_mask_cmpneq_epu64_mask`]
  * [x] [`_mm_cmpneq_epu64_mask`]
  * [x] [`_mm_mask_cmpneq_epu64_mask`]
  * [x] [`_mm256_cmpneq_epu64_mask`]
  * [x] [`_mm256_mask_cmpneq_epu64_mask`]
  * [x] [`_mm512_cmpge_epi32_mask`]
  * [x] [`_mm512_mask_cmpge_epi32_mask`]
  * [x] [`_mm_cmpge_epi32_mask`]
  * [x] [`_mm_mask_cmpge_epi32_mask`]
  * [x] [`_mm256_cmpge_epi32_mask`]
  * [x] [`_mm256_mask_cmpge_epi32_mask`]
  * [x] [`_mm512_cmpge_epi64_mask`]
  * [x] [`_mm512_mask_cmpge_epi64_mask`]
  * [x] [`_mm_cmpge_epi64_mask`]
  * [x] [`_mm_mask_cmpge_epi64_mask`]
  * [x] [`_mm256_cmpge_epi64_mask`]
  * [x] [`_mm256_mask_cmpge_epi64_mask`]
  * [x] [`_mm512_cmpge_epu32_mask`]
  * [x] [`_mm512_mask_cmpge_epu32_mask`]
  * [x] [`_mm_cmpge_epu32_mask`]
  * [x] [`_mm_mask_cmpge_epu32_mask`]
  * [x] [`_mm256_cmpge_epu32_mask`]
  * [x] [`_mm256_mask_cmpge_epu32_mask`]
  * [x] [`_mm512_cmpge_epu64_mask`]
  * [x] [`_mm512_mask_cmpge_epu64_mask`]
  * [x] [`_mm_cmpge_epu64_mask`]
  * [x] [`_mm_mask_cmpge_epu64_mask`]
  * [x] [`_mm256_cmpge_epu64_mask`]
  * [x] [`_mm256_mask_cmpge_epu64_mask`]
  * [x] [`_mm512_cmpgt_epi32_mask`]
  * [x] [`_mm512_mask_cmpgt_epi32_mask`]
  * [x] [`_mm_cmpgt_epi32_mask`]
  * [x] [`_mm_mask_cmpgt_epi32_mask`]
  * [x] [`_mm256_cmpgt_epi32_mask`]
  * [x] [`_mm256_mask_cmpgt_epi32_mask`]
  * [x] [`_mm512_cmpgt_epi64_mask`]
  * [x] [`_mm512_mask_cmpgt_epi64_mask`]
  * [x] [`_mm_cmpgt_epi64_mask`]
  * [x] [`_mm_mask_cmpgt_epi64_mask`]
  * [x] [`_mm256_cmpgt_epi64_mask`]
  * [x] [`_mm256_mask_cmpgt_epi64_mask`]
  * [x] [`_mm512_cmpgt_epu32_mask`]
  * [x] [`_mm512_mask_cmpgt_epu32_mask`]
  * [x] [`_mm_cmpgt_epu32_mask`]
  * [x] [`_mm_mask_cmpgt_epu32_mask`]
  * [x] [`_mm256_cmpgt_epu32_mask`]
  * [x] [`_mm256_mask_cmpgt_epu32_mask`]
  * [x] [`_mm512_cmpgt_epu64_mask`]
  * [x] [`_mm512_mask_cmpgt_epu64_mask`]
  * [x] [`_mm_cmpgt_epu64_mask`]
  * [x] [`_mm_mask_cmpgt_epu64_mask`]
  * [x] [`_mm256_cmpgt_epu64_mask`]
  * [x] [`_mm256_mask_cmpgt_epu64_mask`]
  * [x] [`_mm512_cmple_epi32_mask`]
  * [x] [`_mm512_mask_cmple_epi32_mask`]
  * [x] [`_mm_cmple_epi32_mask`]
  * [x] [`_mm_mask_cmple_epi32_mask`]
  * [x] [`_mm256_cmple_epi32_mask`]
  * [x] [`_mm256_mask_cmple_epi32_mask`]
  * [x] [`_mm512_cmple_epi64_mask`]
  * [x] [`_mm512_mask_cmple_epi64_mask`]
  * [x] [`_mm_cmple_epi64_mask`]
  * [x] [`_mm_mask_cmple_epi64_mask`]
  * [x] [`_mm256_cmple_epi64_mask`]
  * [x] [`_mm256_mask_cmple_epi64_mask`]
  * [x] [`_mm512_cmple_epu32_mask`]
  * [x] [`_mm512_mask_cmple_epu32_mask`]
  * [x] [`_mm_cmple_epu32_mask`]
  * [x] [`_mm_mask_cmple_epu32_mask`]
  * [x] [`_mm256_cmple_epu32_mask`]
  * [x] [`_mm256_mask_cmple_epu32_mask`]
  * [x] [`_mm512_cmple_epu64_mask`]
  * [x] [`_mm512_mask_cmple_epu64_mask`]
  * [x] [`_mm_cmple_epu64_mask`]
  * [x] [`_mm_mask_cmple_epu64_mask`]
  * [x] [`_mm256_cmple_epu64_mask`]
  * [x] [`_mm256_mask_cmple_epu64_mask`]
  * [x] [`_mm512_cmplt_epi32_mask`]
  * [x] [`_mm512_mask_cmplt_epi32_mask`]
  * [x] [`_mm_cmplt_epi32_mask`]
  * [x] [`_mm_mask_cmplt_epi32_mask`]
  * [x] [`_mm256_cmplt_epi32_mask`]
  * [x] [`_mm256_mask_cmplt_epi32_mask`]
  * [x] [`_mm512_cmplt_epi64_mask`]
  * [x] [`_mm512_mask_cmplt_epi64_mask`]
  * [x] [`_mm_cmplt_epi64_mask`]
  * [x] [`_mm_mask_cmplt_epi64_mask`]
  * [x] [`_mm256_cmplt_epi64_mask`]
  * [x] [`_mm256_mask_cmplt_epi64_mask`]
  * [x] [`_mm512_cmplt_epu32_mask`]
  * [x] [`_mm512_mask_cmplt_epu32_mask`]
  * [x] [`_mm_cmplt_epu32_mask`]
  * [x] [`_mm_mask_cmplt_epu32_mask`]
  * [x] [`_mm256_cmplt_epu32_mask`]
  * [x] [`_mm256_mask_cmplt_epu32_mask`]
  * [x] [`_mm512_cmplt_epu64_mask`]
  * [x] [`_mm512_mask_cmplt_epu64_mask`]
  * [x] [`_mm_cmplt_epu64_mask`]
  * [x] [`_mm_mask_cmplt_epu64_mask`]
  * [x] [`_mm256_cmplt_epu64_mask`]
  * [x] [`_mm256_mask_cmplt_epu64_mask`]
  * [x] [`_mm512_cmpeq_ps_mask`]
  * [x] [`_mm512_mask_cmpeq_ps_mask`]
  * [x] [`_mm512_cmpeq_pd_mask`]
  * [x] [`_mm512_mask_cmpeq_pd_mask`]
  * [x] [`_mm512_cmpneq_ps_mask`]
  * [x] [`_mm512_mask_cmpneq_ps_mask`]
  * [x] [`_mm512_cmpneq_pd_mask`]
  * [x] [`_mm512_mask_cmpneq_pd_mask`]
  * [x] [`_mm512_cmple_ps_mask`]
  * [x] [`_mm512_mask_cmple_ps_mask`]
  * [x] [`_mm512_cmple_pd_mask`]
  * [x] [`_mm512_mask_cmple_pd_mask`]
  * [x] [`_mm512_cmplt_ps_mask`]
  * [x] [`_mm512_mask_cmplt_ps_mask`]
  * [x] [`_mm512_cmplt_pd_mask`]
  * [x] [`_mm512_mask_cmplt_pd_mask`]
  * [x] [`_mm512_cmpnle_ps_mask`]
  * [x] [`_mm512_mask_cmpnle_ps_mask`]
  * [x] [`_mm512_cmpnle_pd_mask`]
  * [x] [`_mm512_mask_cmpnle_pd_mask`]
  * [x] [`_mm512_cmpnlt_ps_mask`]
  * [x] [`_mm512_mask_cmpnlt_ps_mask`]
  * [x] [`_mm512_cmpnlt_pd_mask`]
  * [x] [`_mm512_mask_cmpnlt_pd_mask`]
  * [x] [`_mm512_cmpord_ps_mask`]
  * [x] [`_mm512_mask_cmpord_ps_mask`]
  * [x] [`_mm512_cmpord_pd_mask`]
  * [x] [`_mm512_mask_cmpord_pd_mask`]
  * [x] [`_mm512_cmpunord_ps_mask`]
  * [x] [`_mm512_mask_cmpunord_ps_mask`]
  * [x] [`_mm512_cmpunord_pd_mask`]
  * [x] [`_mm512_mask_cmpunord_pd_mask`]
  * [x] [`_mm512_reduce_add_epi32`]
  * [x] [`_mm512_mask_reduce_add_epi32`]
  * [x] [`_mm512_reduce_add_epi64`]
  * [x] [`_mm512_mask_reduce_add_epi64`]
  * [x] [`_mm512_reduce_add_ps`]
  * [x] [`_mm512_mask_reduce_add_ps`]
  * [x] [`_mm512_reduce_add_pd`]
  * [x] [`_mm512_mask_reduce_add_pd`]
  * [x] [`_mm512_reduce_and_epi32`]
  * [x] [`_mm512_mask_reduce_and_epi32`]
  * [x] [`_mm512_reduce_and_epi64`]
  * [x] [`_mm512_mask_reduce_and_epi64`]
  * [x] [`_mm512_reduce_max_epi32`]
  * [x] [`_mm512_mask_reduce_max_epi32`]
  * [x] [`_mm512_reduce_max_epi64`]
  * [x] [`_mm512_mask_reduce_max_epi64`]
  * [x] [`_mm512_reduce_max_epu32`]
  * [x] [`_mm512_mask_reduce_max_epu32`]
  * [x] [`_mm512_reduce_max_epu64`]
  * [x] [`_mm512_mask_reduce_max_epu64`]
  * [x] [`_mm512_reduce_max_ps`]
  * [x] [`_mm512_mask_reduce_max_ps`]
  * [x] [`_mm512_reduce_max_pd`]
  * [x] [`_mm512_mask_reduce_max_pd`]
  * [x] [`_mm512_reduce_min_epi32`]
  * [x] [`_mm512_mask_reduce_min_epi32`]
  * [x] [`_mm512_reduce_min_epi64`]
  * [x] [`_mm512_mask_reduce_min_epi64`]
  * [x] [`_mm512_reduce_min_epu32`]
  * [x] [`_mm512_mask_reduce_min_epu32`]
  * [x] [`_mm512_reduce_min_epu64`]
  * [x] [`_mm512_mask_reduce_min_epu64`]
  * [x] [`_mm512_reduce_min_ps`]
  * [x] [`_mm512_mask_reduce_min_ps`]
  * [x] [`_mm512_reduce_min_pd`]
  * [x] [`_mm512_mask_reduce_min_pd`]
  * [x] [`_mm512_reduce_mul_epi32`]
  * [x] [`_mm512_mask_reduce_mul_epi32`]
  * [x] [`_mm512_reduce_mul_epi64`]
  * [x] [`_mm512_mask_reduce_mul_epi64`]
  * [x] [`_mm512_reduce_mul_ps`]
  * [x] [`_mm512_mask_reduce_mul_ps`]
  * [x] [`_mm512_reduce_mul_pd`]
  * [x] [`_mm512_mask_reduce_mul_pd`]
  * [x] [`_mm512_reduce_or_epi32`]
  * [x] [`_mm512_mask_reduce_or_epi32`]
  * [x] [`_mm512_reduce_or_epi64`]
  * [x] [`_mm512_mask_reduce_or_epi64`]
  * [x] [`_mm512_rol_epi32`]
  * [x] [`_mm512_mask_rol_epi32`]
  * [x] [`_mm512_maskz_rol_epi32`]
  * [x] [`_mm_mask_rol_epi32`]
  * [x] [`_mm_maskz_rol_epi32`]
  * [x] [`_mm_rol_epi32`]
  * [x] [`_mm256_mask_rol_epi32`]
  * [x] [`_mm256_maskz_rol_epi32`]
  * [x] [`_mm256_rol_epi32`]
  * [x] [`_mm512_rol_epi64`]
  * [x] [`_mm512_mask_rol_epi64`]
  * [x] [`_mm512_maskz_rol_epi64`]
  * [x] [`_mm_mask_rol_epi64`]
  * [x] [`_mm_maskz_rol_epi64`]
  * [x] [`_mm_rol_epi64`]
  * [x] [`_mm256_mask_rol_epi64`]
  * [x] [`_mm256_maskz_rol_epi64`]
  * [x] [`_mm256_rol_epi64`]
  * [x] [`_mm512_rolv_epi32`]
  * [x] [`_mm512_mask_rolv_epi32`]
  * [x] [`_mm512_maskz_rolv_epi32`]
  * [x] [`_mm_mask_rolv_epi32`]
  * [x] [`_mm_maskz_rolv_epi32`]
  * [x] [`_mm_rolv_epi32`]
  * [x] [`_mm256_mask_rolv_epi32`]
  * [x] [`_mm256_maskz_rolv_epi32`]
  * [x] [`_mm256_rolv_epi32`]
  * [x] [`_mm512_rolv_epi64`]
  * [x] [`_mm512_mask_rolv_epi64`]
  * [x] [`_mm512_maskz_rolv_epi64`]
  * [x] [`_mm_mask_rolv_epi64`]
  * [x] [`_mm_maskz_rolv_epi64`]
  * [x] [`_mm_rolv_epi64`]
  * [x] [`_mm256_mask_rolv_epi64`]
  * [x] [`_mm256_maskz_rolv_epi64`]
  * [x] [`_mm256_rolv_epi64`]
  * [x] [`_mm512_ror_epi32`]
  * [x] [`_mm512_mask_ror_epi32`]
  * [x] [`_mm512_maskz_ror_epi32`]
  * [x] [`_mm_mask_ror_epi32`]
  * [x] [`_mm_maskz_ror_epi32`]
  * [x] [`_mm_ror_epi32`]
  * [x] [`_mm256_mask_ror_epi32`]
  * [x] [`_mm256_maskz_ror_epi32`]
  * [x] [`_mm256_ror_epi32`]
  * [x] [`_mm512_ror_epi64`]
  * [x] [`_mm512_mask_ror_epi64`]
  * [x] [`_mm512_maskz_ror_epi64`]
  * [x] [`_mm_mask_ror_epi64`]
  * [x] [`_mm_maskz_ror_epi64`]
  * [x] [`_mm_ror_epi64`]
  * [x] [`_mm256_mask_ror_epi64`]
  * [x] [`_mm256_maskz_ror_epi64`]
  * [x] [`_mm256_ror_epi64`]
  * [x] [`_mm512_rorv_epi32`]
  * [x] [`_mm512_mask_rorv_epi32`]
  * [x] [`_mm512_maskz_rorv_epi32`]
  * [x] [`_mm_mask_rorv_epi32`]
  * [x] [`_mm_maskz_rorv_epi32`]
  * [x] [`_mm_rorv_epi32`]
  * [x] [`_mm256_mask_rorv_epi32`]
  * [x] [`_mm256_maskz_rorv_epi32`]
  * [x] [`_mm256_rorv_epi32`]
  * [x] [`_mm512_rorv_epi64`]
  * [x] [`_mm512_mask_rorv_epi64`]
  * [x] [`_mm512_maskz_rorv_epi64`]
  * [x] [`_mm_mask_rorv_epi64`]
  * [x] [`_mm_maskz_rorv_epi64`]
  * [x] [`_mm_rorv_epi64`]
  * [x] [`_mm256_mask_rorv_epi64`]
  * [x] [`_mm256_maskz_rorv_epi64`]
  * [x] [`_mm256_rorv_epi64`]
  * [x] [`_mm512_sll_epi32`]
  * [x] [`_mm512_mask_sll_epi32`]
  * [x] [`_mm512_maskz_sll_epi32`]
  * [x] [`_mm_mask_sll_epi32`]
  * [x] [`_mm_maskz_sll_epi32`]
  * [x] [`_mm256_mask_sll_epi32`]
  * [x] [`_mm256_maskz_sll_epi32`]
  * [x] [`_mm512_sll_epi64`]
  * [x] [`_mm512_mask_sll_epi64`]
  * [x] [`_mm512_maskz_sll_epi64`]
  * [x] [`_mm_mask_sll_epi64`]
  * [x] [`_mm_maskz_sll_epi64`]
  * [x] [`_mm256_mask_sll_epi64`]
  * [x] [`_mm256_maskz_sll_epi64`]
  * [x] [`_mm512_slli_epi32`]
  * [x] [`_mm512_mask_slli_epi32`]
  * [x] [`_mm512_maskz_slli_epi32`]
  * [x] [`_mm_mask_slli_epi32`]
  * [x] [`_mm_maskz_slli_epi32`]
  * [x] [`_mm256_mask_slli_epi32`]
  * [x] [`_mm256_maskz_slli_epi32`]
  * [x] [`_mm512_slli_epi64`]
  * [x] [`_mm512_mask_slli_epi64`]
  * [x] [`_mm512_maskz_slli_epi64`]
  * [x] [`_mm_mask_slli_epi64`]
  * [x] [`_mm_maskz_slli_epi64`]
  * [x] [`_mm256_mask_slli_epi64`]
  * [x] [`_mm256_maskz_slli_epi64`]
  * [x] [`_mm512_sllv_epi32`]
  * [x] [`_mm512_mask_sllv_epi32`]
  * [x] [`_mm512_maskz_sllv_epi32`]
  * [x] [`_mm_mask_sllv_epi32`]
  * [x] [`_mm_maskz_sllv_epi32`]
  * [x] [`_mm256_mask_sllv_epi32`]
  * [x] [`_mm256_maskz_sllv_epi32`]
  * [x] [`_mm512_sllv_epi64`]
  * [x] [`_mm512_mask_sllv_epi64`]
  * [x] [`_mm512_maskz_sllv_epi64`]
  * [x] [`_mm_mask_sllv_epi64`]
  * [x] [`_mm_maskz_sllv_epi64`]
  * [x] [`_mm256_mask_sllv_epi64`]
  * [x] [`_mm256_maskz_sllv_epi64`]
  * [x] [`_mm512_sra_epi32`]
  * [x] [`_mm512_mask_sra_epi32`]
  * [x] [`_mm512_maskz_sra_epi32`]
  * [x] [`_mm_mask_sra_epi32`]
  * [x] [`_mm_maskz_sra_epi32`]
  * [x] [`_mm256_mask_sra_epi32`]
  * [x] [`_mm256_maskz_sra_epi32`]
  * [x] [`_mm512_sra_epi64`]
  * [x] [`_mm512_mask_sra_epi64`]
  * [x] [`_mm512_maskz_sra_epi64`]
  * [x] [`_mm_mask_sra_epi64`]
  * [x] [`_mm_maskz_sra_epi64`]
  * [x] [`_mm_sra_epi64`]
  * [x] [`_mm256_mask_sra_epi64`]
  * [x] [`_mm256_maskz_sra_epi64`]
  * [x] [`_mm256_sra_epi64`]
  * [x] [`_mm512_srai_epi32`]
  * [x] [`_mm512_mask_srai_epi32`]
  * [x] [`_mm512_maskz_srai_epi32`]
  * [x] [`_mm_mask_srai_epi32`]
  * [x] [`_mm_maskz_srai_epi32`]
  * [x] [`_mm256_mask_srai_epi32`]
  * [x] [`_mm256_maskz_srai_epi32`]
  * [x] [`_mm512_srai_epi64`]
  * [x] [`_mm512_mask_srai_epi64`]
  * [x] [`_mm512_maskz_srai_epi64`]
  * [x] [`_mm_mask_srai_epi64`]
  * [x] [`_mm_maskz_srai_epi64`]
  * [x] [`_mm_srai_epi64`]
  * [x] [`_mm256_mask_srai_epi64`]
  * [x] [`_mm256_maskz_srai_epi64`]
  * [x] [`_mm256_srai_epi64`]
  * [x] [`_mm512_srav_epi32`]
  * [x] [`_mm512_mask_srav_epi32`]
  * [x] [`_mm512_maskz_srav_epi32`]
  * [x] [`_mm_mask_srav_epi32`]
  * [x] [`_mm_maskz_srav_epi32`]
  * [x] [`_mm256_mask_srav_epi32`]
  * [x] [`_mm256_maskz_srav_epi32`]
  * [x] [`_mm512_srav_epi64`]
  * [x] [`_mm512_mask_srav_epi64`]
  * [x] [`_mm512_maskz_srav_epi64`]
  * [x] [`_mm_mask_srav_epi64`]
  * [x] [`_mm_maskz_srav_epi64`]
  * [x] [`_mm_srav_epi64`]
  * [x] [`_mm256_mask_srav_epi64`]
  * [x] [`_mm256_maskz_srav_epi64`]
  * [x] [`_mm256_srav_epi64`]
  * [x] [`_mm512_srl_epi32`]
  * [x] [`_mm512_mask_srl_epi32`]
  * [x] [`_mm512_maskz_srl_epi32`]
  * [x] [`_mm_mask_srl_epi32`]
  * [x] [`_mm_maskz_srl_epi32`]
  * [x] [`_mm256_mask_srl_epi32`]
  * [x] [`_mm256_maskz_srl_epi32`]
  * [x] [`_mm512_srl_epi64`]
  * [x] [`_mm512_mask_srl_epi64`]
  * [x] [`_mm512_maskz_srl_epi64`]
  * [x] [`_mm_mask_srl_epi64`]
  * [x] [`_mm_maskz_srl_epi64`]
  * [x] [`_mm256_mask_srl_epi64`]
  * [x] [`_mm256_maskz_srl_epi64`]
  * [x] [`_mm512_srli_epi32`]
  * [x] [`_mm512_mask_srli_epi32`]
  * [x] [`_mm512_maskz_srli_epi32`]
  * [x] [`_mm_mask_srli_epi32`]
  * [x] [`_mm_maskz_srli_epi32`]
  * [x] [`_mm256_mask_srli_epi32`]
  * [x] [`_mm256_maskz_srli_epi32`]
  * [x] [`_mm512_srli_epi64`]
  * [x] [`_mm512_mask_srli_epi64`]
  * [x] [`_mm512_maskz_srli_epi64`]
  * [x] [`_mm_mask_srli_epi64`]
  * [x] [`_mm_maskz_srli_epi64`]
  * [x] [`_mm256_mask_srli_epi64`]
  * [x] [`_mm256_maskz_srli_epi64`]
  * [x] [`_mm512_srlv_epi32`]
  * [x] [`_mm512_mask_srlv_epi32`]
  * [x] [`_mm512_maskz_srlv_epi32`]
  * [x] [`_mm_mask_srlv_epi32`]
  * [x] [`_mm_maskz_srlv_epi32`]
  * [x] [`_mm256_mask_srlv_epi32`]
  * [x] [`_mm256_maskz_srlv_epi32`]
  * [x] [`_mm512_srlv_epi64`]
  * [x] [`_mm512_mask_srlv_epi64`]
  * [x] [`_mm512_maskz_srlv_epi64`]
  * [x] [`_mm_mask_srlv_epi64`]
  * [x] [`_mm_maskz_srlv_epi64`]
  * [x] [`_mm256_mask_srlv_epi64`]
  * [x] [`_mm256_maskz_srlv_epi64`]
  * [x] [`_mm512_mask_mov_epi32`]
  * [x] [`_mm512_maskz_mov_epi32`]
  * [x] [`_mm_mask_mov_epi32`]
  * [x] [`_mm_maskz_mov_epi32`]
  * [x] [`_mm256_mask_mov_epi32`]
  * [x] [`_mm256_maskz_mov_epi32`]
  * [x] [`_mm512_mask_mov_epi64`]
  * [x] [`_mm512_maskz_mov_epi64`]
  * [x] [`_mm_mask_mov_epi64`]
  * [x] [`_mm_maskz_mov_epi64`]
  * [x] [`_mm256_mask_mov_epi64`]
  * [x] [`_mm256_maskz_mov_epi64`]
  * [x] [`_mm512_mask_mov_ps`]
  * [x] [`_mm512_maskz_mov_ps`]
  * [x] [`_mm_mask_mov_ps`]
  * [x] [`_mm_maskz_mov_ps`]
  * [x] [`_mm256_mask_mov_ps`]
  * [x] [`_mm256_maskz_mov_ps`]
  * [x] [`_mm512_mask_mov_pd`]
  * [x] [`_mm512_maskz_mov_pd`]
  * [x] [`_mm_mask_mov_pd`]
  * [x] [`_mm_maskz_mov_pd`]
  * [x] [`_mm256_mask_mov_pd`]
  * [x] [`_mm256_maskz_mov_pd`]
  * [x] [`_mm512_movehdup_ps`]
  * [x] [`_mm512_mask_movehdup_ps`]
  * [x] [`_mm512_maskz_movehdup_ps`]
  * [x] [`_mm_mask_movehdup_ps`]
  * [x] [`_mm_maskz_movehdup_ps`]
  * [x] [`_mm256_mask_movehdup_ps`]
  * [x] [`_mm256_maskz_movehdup_ps`]
  * [x] [`_mm512_moveldup_ps`]
  * [x] [`_mm512_mask_moveldup_ps`]
  * [x] [`_mm512_maskz_moveldup_ps`]
  * [x] [`_mm_mask_moveldup_ps`]
  * [x] [`_mm_maskz_moveldup_ps`]
  * [x] [`_mm256_mask_moveldup_ps`]
  * [x] [`_mm256_maskz_moveldup_ps`]
  * [x] [`_mm512_movedup_pd`]
  * [x] [`_mm512_mask_movedup_pd`]
  * [x] [`_mm512_maskz_movedup_pd`]
  * [x] [`_mm_mask_movedup_pd`]
  * [x] [`_mm_maskz_movedup_pd`]
  * [x] [`_mm256_mask_movedup_pd`]
  * [x] [`_mm256_maskz_movedup_pd`]
  * [x] [`_mm512_or_epi32`]
  * [x] [`_mm512_mask_or_epi32`]
  * [x] [`_mm512_maskz_or_epi32`]
  * [x] [`_mm_mask_or_epi32`]
  * [x] [`_mm_maskz_or_epi32`]
  * [x] [`_mm_or_epi32`]
  * [x] [`_mm256_mask_or_epi32`]
  * [x] [`_mm256_maskz_or_epi32`]
  * [x] [`_mm256_or_epi32`]
  * [x] [`_mm512_or_epi64`]
  * [x] [`_mm512_mask_or_epi64`]
  * [x] [`_mm512_maskz_or_epi64`]
  * [x] [`_mm_mask_or_epi64`]
  * [x] [`_mm_maskz_or_epi64`]
  * [x] [`_mm_or_epi64`]
  * [x] [`_mm256_mask_or_epi64`]
  * [x] [`_mm256_maskz_or_epi64`]
  * [x] [`_mm256_or_epi64`]
  * [x] [`_mm512_or_si512`]
  * [x] [`_mm512_and_epi32`]
  * [x] [`_mm512_mask_and_epi32`]
  * [x] [`_mm512_maskz_and_epi32`]
  * [x] [`_mm_mask_and_epi32`]
  * [x] [`_mm_maskz_and_epi32`]
  * [x] [`_mm256_mask_and_epi32`]
  * [x] [`_mm256_maskz_and_epi32`]
  * [x] [`_mm512_and_epi64`]
  * [x] [`_mm512_mask_and_epi64`]
  * [x] [`_mm512_maskz_and_epi64`]
  * [x] [`_mm_mask_and_epi64`]
  * [x] [`_mm_maskz_and_epi64`]
  * [x] [`_mm256_mask_and_epi64`]
  * [x] [`_mm256_maskz_and_epi64`]
  * [x] [`_mm512_and_si512`]
  * [x] [`_mm512_xor_epi32`]
  * [x] [`_mm512_mask_xor_epi32`]
  * [x] [`_mm512_maskz_xor_epi32`]
  * [x] [`_mm_mask_xor_epi32`]
  * [x] [`_mm_maskz_xor_epi32`]
  * [x] [`_mm_xor_epi32`]
  * [x] [`_mm256_mask_xor_epi32`]
  * [x] [`_mm256_maskz_xor_epi32`]
  * [x] [`_mm256_xor_epi32`]
  * [x] [`_mm512_xor_epi64`]
  * [x] [`_mm512_mask_xor_epi64`]
  * [x] [`_mm512_maskz_xor_epi64`]
  * [x] [`_mm_mask_xor_epi64`]
  * [x] [`_mm_maskz_xor_epi64`]
  * [x] [`_mm_xor_epi64`]
  * [x] [`_mm256_mask_xor_epi64`]
  * [x] [`_mm256_maskz_xor_epi64`]
  * [x] [`_mm256_xor_epi64`]
  * [x] [`_mm512_xor_si512`]
  * [x] [`_mm512_andnot_epi32`]
  * [x] [`_mm512_mask_andnot_epi32`]
  * [x] [`_mm512_maskz_andnot_epi32`]
  * [x] [`_mm_mask_andnot_epi32`]
  * [x] [`_mm_maskz_andnot_epi32`]
  * [x] [`_mm256_mask_andnot_epi32`]
  * [x] [`_mm256_maskz_andnot_epi32`]
  * [x] [`_mm512_andnot_epi64`]
  * [x] [`_mm512_mask_andnot_epi64`]
  * [x] [`_mm512_maskz_andnot_epi64`]
  * [x] [`_mm_mask_andnot_epi64`]
  * [x] [`_mm_maskz_andnot_epi64`]
  * [x] [`_mm256_mask_andnot_epi64`]
  * [x] [`_mm256_maskz_andnot_epi64`]
  * [x] [`_mm512_andnot_si512`]
  * [x] [`_mm512_unpackhi_epi32`]
  * [x] [`_mm512_mask_unpackhi_epi32`]
  * [x] [`_mm512_maskz_unpackhi_epi32`]
  * [x] [`_mm_mask_unpackhi_epi32`]
  * [x] [`_mm_maskz_unpackhi_epi32`]
  * [x] [`_mm256_mask_unpackhi_epi32`]
  * [x] [`_mm256_maskz_unpackhi_epi32`]
  * [x] [`_mm512_unpackhi_epi64`]
  * [x] [`_mm512_mask_unpackhi_epi64`]
  * [x] [`_mm512_maskz_unpackhi_epi64`]
  * [x] [`_mm_mask_unpackhi_epi64`]
  * [x] [`_mm_maskz_unpackhi_epi64`]
  * [x] [`_mm256_mask_unpackhi_epi64`]
  * [x] [`_mm256_maskz_unpackhi_epi64`]
  * [x] [`_mm512_unpackhi_ps`]
  * [x] [`_mm512_mask_unpackhi_ps`]
  * [x] [`_mm512_maskz_unpackhi_ps`]
  * [x] [`_mm_mask_unpackhi_ps`]
  * [x] [`_mm_maskz_unpackhi_ps`]
  * [x] [`_mm256_mask_unpackhi_ps`]
  * [x] [`_mm256_maskz_unpackhi_ps`]
  * [x] [`_mm512_unpackhi_pd`]
  * [x] [`_mm512_mask_unpackhi_pd`]
  * [x] [`_mm512_maskz_unpackhi_pd`]
  * [x] [`_mm_mask_unpackhi_pd`]
  * [x] [`_mm_maskz_unpackhi_pd`]
  * [x] [`_mm256_mask_unpackhi_pd`]
  * [x] [`_mm256_maskz_unpackhi_pd`]
  * [x] [`_mm512_unpacklo_epi32`]
  * [x] [`_mm512_mask_unpacklo_epi32`]
  * [x] [`_mm512_maskz_unpacklo_epi32`]
  * [x] [`_mm_mask_unpacklo_epi32`]
  * [x] [`_mm_maskz_unpacklo_epi32`]
  * [x] [`_mm256_mask_unpacklo_epi32`]
  * [x] [`_mm256_maskz_unpacklo_epi32`]
  * [x] [`_mm512_unpacklo_epi64`]
  * [x] [`_mm512_mask_unpacklo_epi64`]
  * [x] [`_mm512_maskz_unpacklo_epi64`]
  * [x] [`_mm_mask_unpacklo_epi64`]
  * [x] [`_mm_maskz_unpacklo_epi64`]
  * [x] [`_mm256_mask_unpacklo_epi64`]
  * [x] [`_mm256_maskz_unpacklo_epi64`]
  * [x] [`_mm512_unpacklo_ps`]
  * [x] [`_mm512_mask_unpacklo_ps`]
  * [x] [`_mm512_maskz_unpacklo_ps`]
  * [x] [`_mm_mask_unpacklo_ps`]
  * [x] [`_mm_maskz_unpacklo_ps`]
  * [x] [`_mm256_mask_unpacklo_ps`]
  * [x] [`_mm256_maskz_unpacklo_ps`]
  * [x] [`_mm512_unpacklo_pd`]
  * [x] [`_mm512_mask_unpacklo_pd`]
  * [x] [`_mm512_maskz_unpacklo_pd`]
  * [x] [`_mm_mask_unpacklo_pd`]
  * [x] [`_mm_maskz_unpacklo_pd`]
  * [x] [`_mm256_mask_unpacklo_pd`]
  * [x] [`_mm256_maskz_unpacklo_pd`]
  * [x] [`_mm512_mask_blend_epi32`]
  * [x] [`_mm_mask_blend_epi32`]
  * [x] [`_mm256_mask_blend_epi32`]
  * [x] [`_mm512_mask_blend_epi64`]
  * [x] [`_mm_mask_blend_epi64`]
  * [x] [`_mm256_mask_blend_epi64`]
  * [x] [`_mm512_mask_blend_ps`]
  * [x] [`_mm_mask_blend_ps`]
  * [x] [`_mm256_mask_blend_ps`]
  * [x] [`_mm512_mask_blend_pd`]
  * [x] [`_mm_mask_blend_pd`]
  * [x] [`_mm256_mask_blend_pd`]
  * [x] [`_mm512_broadcast_f32x4`]
  * [x] [`_mm512_mask_broadcast_f32x4`]
  * [x] [`_mm512_maskz_broadcast_f32x4`]
  * [x] [`_mm256_broadcast_f32x4`]
  * [x] [`_mm256_mask_broadcast_f32x4`]
  * [x] [`_mm256_maskz_broadcast_f32x4`]
  * [x] [`_mm512_broadcast_f64x4`]
  * [x] [`_mm512_mask_broadcast_f64x4`]
  * [x] [`_mm512_maskz_broadcast_f64x4`]
  * [x] [`_mm512_broadcast_i32x4`]
  * [x] [`_mm512_mask_broadcast_i32x4`]
  * [x] [`_mm512_maskz_broadcast_i32x4`]
  * [x] [`_mm256_broadcast_i32x4`]
  * [x] [`_mm256_mask_broadcast_i32x4`]
  * [x] [`_mm256_maskz_broadcast_i32x4`]
  * [x] [`_mm512_broadcast_i64x4`]
  * [x] [`_mm512_mask_broadcast_i64x4`]
  * [x] [`_mm512_maskz_broadcast_i64x4`]
  * [x] [`_mm512_broadcastd_epi32`]
  * [x] [`_mm512_mask_broadcastd_epi32`]
  * [x] [`_mm512_maskz_broadcastd_epi32`]
  * [x] [`_mm_mask_broadcastd_epi32`]
  * [x] [`_mm_maskz_broadcastd_epi32`]
  * [x] [`_mm256_mask_broadcastd_epi32`]
  * [x] [`_mm256_maskz_broadcastd_epi32`]
  * [x] [`_mm512_broadcastq_epi64`]
  * [x] [`_mm512_mask_broadcastq_epi64`]
  * [x] [`_mm512_maskz_broadcastq_epi64`]
  * [x] [`_mm_mask_broadcastq_epi64`]
  * [x] [`_mm_maskz_broadcastq_epi64`]
  * [x] [`_mm256_mask_broadcastq_epi64`]
  * [x] [`_mm256_maskz_broadcastq_epi64`]
  * [x] [`_mm512_broadcastss_ps`]
  * [x] [`_mm512_mask_broadcastss_ps`]
  * [x] [`_mm512_maskz_broadcastss_ps`]
  * [x] [`_mm_mask_broadcastss_ps`]
  * [x] [`_mm_maskz_broadcastss_ps`]
  * [x] [`_mm256_mask_broadcastss_ps`]
  * [x] [`_mm256_maskz_broadcastss_ps`]
  * [x] [`_mm512_broadcastsd_pd`]
  * [x] [`_mm512_mask_broadcastsd_pd`]
  * [x] [`_mm512_maskz_broadcastsd_pd`]
  * [x] [`_mm256_mask_broadcastsd_pd`]
  * [x] [`_mm256_maskz_broadcastsd_pd`]
  * [x] [`_mm512_shuffle_epi32`]
  * [x] [`_mm512_mask_shuffle_epi32`]
  * [x] [`_mm512_maskz_shuffle_epi32`]
  * [x] [`_mm_mask_shuffle_epi32`]
  * [x] [`_mm_maskz_shuffle_epi32`]
  * [x] [`_mm256_mask_shuffle_epi32`]
  * [x] [`_mm256_maskz_shuffle_epi32`]
  * [x] [`_mm512_shuffle_ps`]
  * [x] [`_mm512_mask_shuffle_ps`]
  * [x] [`_mm512_maskz_shuffle_ps`]
  * [x] [`_mm_mask_shuffle_ps`]
  * [x] [`_mm_maskz_shuffle_ps`]
  * [x] [`_mm256_mask_shuffle_ps`]
  * [x] [`_mm256_maskz_shuffle_ps`]
  * [x] [`_mm512_shuffle_pd`]
  * [x] [`_mm512_mask_shuffle_pd`]
  * [x] [`_mm512_maskz_shuffle_pd`]
  * [x] [`_mm_mask_shuffle_pd`]
  * [x] [`_mm_maskz_shuffle_pd`]
  * [x] [`_mm256_mask_shuffle_pd`]
  * [x] [`_mm256_maskz_shuffle_pd`]
  * [x] [`_mm512_shuffle_i32x4`]
  * [x] [`_mm512_mask_shuffle_i32x4`]
  * [x] [`_mm512_maskz_shuffle_i32x4`]
  * [x] [`_mm256_mask_shuffle_i32x4`]
  * [x] [`_mm256_maskz_shuffle_i32x4`]
  * [x] [`_mm256_shuffle_i32x4`]
  * [x] [`_mm512_shuffle_i64x2`]
  * [x] [`_mm512_mask_shuffle_i64x2`]
  * [x] [`_mm512_maskz_shuffle_i64x2`]
  * [x] [`_mm256_mask_shuffle_i64x2`]
  * [x] [`_mm256_maskz_shuffle_i64x2`]
  * [x] [`_mm256_shuffle_i64x2`]
  * [x] [`_mm512_shuffle_f32x4`]
  * [x] [`_mm512_mask_shuffle_f32x4`]
  * [x] [`_mm512_maskz_shuffle_f32x4`]
  * [x] [`_mm256_mask_shuffle_f32x4`]
  * [x] [`_mm256_maskz_shuffle_f32x4`]
  * [x] [`_mm256_shuffle_f32x4`]
  * [x] [`_mm512_shuffle_f64x2`]
  * [x] [`_mm512_mask_shuffle_f64x2`]
  * [x] [`_mm512_maskz_shuffle_f64x2`]
  * [x] [`_mm256_mask_shuffle_f64x2`]
  * [x] [`_mm256_maskz_shuffle_f64x2`]
  * [x] [`_mm256_shuffle_f64x2`]
  * [x] [`_mm512_alignr_epi32`]
  * [x] [`_mm512_mask_alignr_epi32`]
  * [x] [`_mm512_maskz_alignr_epi32`]
  * [x] [`_mm_alignr_epi32`]
  * [x] [`_mm_mask_alignr_epi32`]
  * [x] [`_mm_maskz_alignr_epi32`]
  * [x] [`_mm256_alignr_epi32`]
  * [x] [`_mm256_mask_alignr_epi32`]
  * [x] [`_mm256_maskz_alignr_epi32`]
  * [x] [`_mm512_alignr_epi64`]
  * [x] [`_mm512_mask_alignr_epi64`]
  * [x] [`_mm512_maskz_alignr_epi64`]
  * [x] [`_mm_alignr_epi64`]
  * [x] [`_mm_mask_alignr_epi64`]
  * [x] [`_mm_maskz_alignr_epi64`]
  * [x] [`_mm256_alignr_epi64`]
  * [x] [`_mm256_mask_alignr_epi64`]
  * [x] [`_mm256_maskz_alignr_epi64`]
  * [x] [`_mm512_permute_ps`]
  * [x] [`_mm512_mask_permute_ps`]
  * [x] [`_mm512_maskz_permute_ps`]

  * [x] [`_mm512_permute_pd`]
  * [x] [`_mm512_mask_permute_pd`]
  * [x] [`_mm512_maskz_permute_pd`]

  * [x] [`_mm512_permutevar_epi32`]
  * [x] [`_mm512_mask_permutevar_epi32`]

  * [x] [`_mm512_permutevar_ps`]
  * [x] [`_mm512_mask_permutevar_ps`]
  * [x] [`_mm512_maskz_permutevar_ps`]

  * [x] [`_mm512_permutevar_pd`]
  * [x] [`_mm512_mask_permutevar_pd`]
  * [x] [`_mm512_maskz_permutevar_pd`]

  * [x] [`_mm512_permutex2var_epi32`]
  * [x] [`_mm512_mask_permutex2var_epi32`]
  * [x] [`_mm512_maskz_permutex2var_epi32`]
  * [x] [`_mm512_mask2_permutex2var_epi32`]

  * [x] [`_mm512_permutex2var_epi64`]
  * [x] [`_mm512_mask_permutex2var_epi64`]
  * [x] [`_mm512_maskz_permutex2var_epi64`]
  * [x] [`_mm512_mask2_permutex2var_epi64`]

  * [x] [`_mm512_permutex2var_ps`]
  * [x] [`_mm512_mask_permutex2var_ps`]
  * [x] [`_mm512_maskz_permutex2var_ps`]
  * [x] [`_mm512_mask2_permutex2var_ps`]

  * [x] [`_mm512_permutex2var_pd`]
  * [x] [`_mm512_mask_permutex2var_pd`]
  * [x] [`_mm512_maskz_permutex2var_pd`]
  * [x] [`_mm512_mask2_permutex2var_pd`]

  * [x] [`_mm512_permutex_epi64`]
  * [x] [`_mm512_mask_permutex_epi64`]
  * [x] [`_mm512_maskz_permutex_epi64`]

  * [x] [`_mm512_permutex_pd`]
  * [x] [`_mm512_mask_permutex_pd`]
  * [x] [`_mm512_maskz_permutex_pd`]

  * [x] [`_mm512_permutexvar_epi32`]
  * [x] [`_mm512_mask_permutexvar_epi32`]
  * [x] [`_mm512_maskz_permutexvar_epi32`]

  * [x] [`_mm512_permutexvar_epi64`]
  * [x] [`_mm512_mask_permutexvar_epi64`]
  * [x] [`_mm512_maskz_permutexvar_epi64`]

  * [x] [`_mm512_permutexvar_ps`]
  * [x] [`_mm512_mask_permutexvar_ps`]
  * [x] [`_mm512_maskz_permutexvar_ps`]

  * [x] [`_mm512_permutexvar_pd`]
  * [x] [`_mm512_mask_permutexvar_pd`]
  * [x] [`_mm512_maskz_permutexvar_pd`]

  * [x] [`_mm512_castpd128_pd512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd128_pd512&expand=5236)
  * [x] [`_mm512_castpd256_pd512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd256_pd512&expand=5236)
  * [x] [`_mm512_castpd512_pd128`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd512_pd128&expand=5236)
  * [x] [`_mm512_castpd512_pd256`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd512_pd256&expand=5236)
  * [x] [`_mm512_castpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd_ps&expand=5236)
  * [x] [`_mm512_castpd_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castpd_si512&expand=5236)
  * [x] [`_mm512_castps128_ps512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps128_ps512&expand=5236)
  * [x] [`_mm512_castps256_ps512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps256_ps512&expand=5236)
  * [x] [`_mm512_castps512_ps128`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps512_ps128&expand=5236)
  * [x] [`_mm512_castps512_ps256`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps512_ps256&expand=5236)
  * [x] [`_mm512_castps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps_pd&expand=5236)
  * [x] [`_mm512_castps_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castps_si512&expand=5236)
  * [x] [`_mm512_castsi128_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi128_si512&expand=5236)
  * [x] [`_mm512_castsi256_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi256_si512&expand=5236)
  * [x] [`_mm512_castsi512_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi512_pd&expand=5236)
  * [x] [`_mm512_castsi512_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi512_ps&expand=5236)
  * [x] [`_mm512_castsi512_si128`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi512_si128&expand=5236)
  * [x] [`_mm512_castsi512_si256`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_castsi512_si256&expand=5236)
  * [x] [`_mm512_cvt_roundepi32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepi32_ps&expand=5236)
  * [x] [`_mm512_cvt_roundepu32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundepu32_ps&expand=5236)
  * [x] [`_mm512_cvt_roundpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_epi32&expand=5236)
  * [x] [`_mm512_cvt_roundpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_epu32&expand=5236)
  * [x] [`_mm512_cvt_roundpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundpd_ps&expand=5236)
  * [x] [`_mm512_cvt_roundph_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundph_ps&expand=5236)
  * [x] [`_mm512_cvt_roundps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_epi32&expand=5236)
  * [x] [`_mm512_cvt_roundps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_epu32&expand=5236)
  * [x] [`_mm512_cvt_roundps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_pd&expand=5236)
  * [x] [`_mm512_cvt_roundps_ph`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvt_roundps_ph&expand=5236)
  * [x] [`_mm512_cvtepi16_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi16_epi32&expand=5236)
  * [x] [`_mm512_cvtepi16_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi16_epi64&expand=5236)
  * [x] [`_mm512_cvtepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_epi16&expand=5236)
  * [x] [`_mm512_cvtepi32_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_epi64&expand=5236)
  * [x] [`_mm512_cvtepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_epi8&expand=5236)
  * [x] [`_mm512_cvtepi32_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_pd&expand=5236)
  * [x] [`_mm512_cvtepi32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32_ps&expand=5236)
  * [x] [`_mm512_cvtepi32lo_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi32lo_pd&expand=5236)
  * [x] [`_mm512_cvtepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_epi16&expand=5236)
  * [x] [`_mm512_cvtepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_epi32&expand=5236)
  * [x] [`_mm512_cvtepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi64_epi8&expand=5236)
  * [x] [`_mm512_cvtepi8_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi8_epi32&expand=5236)
  * [x] [`_mm512_cvtepi8_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepi8_epi64&expand=5236)
  * [x] [`_mm512_cvtepu16_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu16_epi32&expand=5236)
  * [x] [`_mm512_cvtepu16_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu16_epi64&expand=5236)
  * [x] [`_mm512_cvtepu32_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32_epi64&expand=5236)
  * [x] [`_mm512_cvtepu32_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32_pd&expand=5236)
  * [x] [`_mm512_cvtepu32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32_ps&expand=5236)
  * [x] [`_mm512_cvtepu32lo_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu32lo_pd&expand=5236)
  * [x] [`_mm512_cvtepu8_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu8_epi32&expand=5236)
  * [x] [`_mm512_cvtepu8_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtepu8_epi64&expand=5236)
  * [x] [`_mm512_cvtpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_epi32&expand=5236)
  * [x] [`_mm512_cvtpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_epu32&expand=5236)
  * [x] [`_mm512_cvtpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_ps&expand=5236)
  * [x] [`_mm512_cvtpd_pslo`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpd_pslo&expand=5236)
  * [x] [`_mm512_cvtph_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtph_ps&expand=5236)
  * [x] [`_mm512_cvtps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_epi32&expand=5236)
  * [x] [`_mm512_cvtps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_epu32&expand=5236)
  * [x] [`_mm512_cvtps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_pd&expand=5236)
  * [x] [`_mm512_cvtps_ph`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtps_ph&expand=5236)
  * [x] [`_mm512_cvtpslo_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtpslo_pd&expand=5236)
  * [x] [`_mm512_cvtsepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi32_epi16&expand=5236)
  * [x] [`_mm512_cvtsepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi32_epi8&expand=5236)
  * [x] [`_mm512_cvtsepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi64_epi16&expand=5236)
  * [x] [`_mm512_cvtsepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi64_epi32&expand=5236)
  * [x] [`_mm512_cvtsepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtsepi64_epi8&expand=5236)
  * [x] [`_mm512_cvtt_roundpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundpd_epi32&expand=5236)
  * [x] [`_mm512_cvtt_roundpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundpd_epu32&expand=5236)
  * [x] [`_mm512_cvtt_roundps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundps_epi32&expand=5236)
  * [x] [`_mm512_cvtt_roundps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtt_roundps_epu32&expand=5236)
  * [x] [`_mm512_cvttpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttpd_epi32&expand=5236)
  * [x] [`_mm512_cvttpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttpd_epu32&expand=5236)
  * [x] [`_mm512_cvttps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttps_epi32&expand=5236)
  * [x] [`_mm512_cvttps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvttps_epu32&expand=5236)
  * [x] [`_mm512_cvtusepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi32_epi16&expand=5236)
  * [x] [`_mm512_cvtusepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi32_epi8&expand=5236)
  * [x] [`_mm512_cvtusepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi64_epi16&expand=5236)
  * [x] [`_mm512_cvtusepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi64_epi32&expand=5236)
  * [x] [`_mm512_cvtusepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_cvtusepi64_epi8&expand=5236)
  * [x] [`_mm512_extractf32x4_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extractf32x4_ps&expand=5236)
  * [x] [`_mm512_extractf64x4_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extractf64x4_pd&expand=5236)
  * [x] [`_mm512_extracti32x4_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extracti32x4_epi32&expand=5236)
  * [x] [`_mm512_extracti64x4_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_extracti64x4_epi64&expand=5236)
  * [ ] [`_mm512_i32extgather_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32extgather_epi32&expand=5236)
  * [ ] [`_mm512_i32extgather_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32extgather_ps&expand=5236)
  * [ ] [`_mm512_i32extscatter_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32extscatter_epi32&expand=5236)
  * [ ] [`_mm512_i32extscatter_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32extscatter_ps&expand=5236)
  * [x] [`_mm512_i32gather_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_epi32&expand=5236)
  * [x] [`_mm512_i32gather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_epi64&expand=5236)
  * [x] [`_mm512_i32gather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_pd&expand=5236)
  * [x] [`_mm512_i32gather_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32gather_ps&expand=5236)
  * [ ] [`_mm512_i32loextgather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32loextgather_epi64&expand=5236)
  * [ ] [`_mm512_i32loextgather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32loextgather_pd&expand=5236)
  * [ ] [`_mm512_i32loextscatter_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32loextscatter_epi64&expand=5236)
  * [ ] [`_mm512_i32loextscatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32loextscatter_pd&expand=5236)
  * [ ] [`_mm512_i32logather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32logather_epi64&expand=5236)
  * [ ] [`_mm512_i32logather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32logather_pd&expand=5236)
  * [ ] [`_mm512_i32loscatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32loscatter_pd&expand=5236)
  * [x] [`_mm512_i32scatter_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32scatter_epi32&expand=5236)
  * [x] [`_mm512_i32scatter_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32scatter_epi64&expand=5236)
  * [x] [`_mm512_i32scatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32scatter_pd&expand=5236)
  * [x] [`_mm512_i32scatter_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i32scatter_ps&expand=5236)
  * [x] [`_mm512_i64gather_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_epi32&expand=5236)
  * [x] [`_mm512_i64gather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_epi64&expand=5236)
  * [x] [`_mm512_i64gather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_pd&expand=5236)
  * [x] [`_mm512_i64gather_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64gather_ps&expand=5236)
  * [x] [`_mm512_i64scatter_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_epi32&expand=5236)
  * [x] [`_mm512_i64scatter_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_epi64&expand=5236)
  * [x] [`_mm512_i64scatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_pd&expand=5236)
  * [x] [`_mm512_i64scatter_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_i64scatter_ps&expand=5236)
  * [x] [`_mm512_insertf32x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_insertf32x4&expand=5236)
  * [x] [`_mm512_insertf64x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_insertf64x4&expand=5236)
  * [x] [`_mm512_inserti32x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_inserti32x4&expand=5236)
  * [x] [`_mm512_inserti64x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_inserti64x4&expand=5236)
  * [x] [`_mm512_int2mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_int2mask&expand=5236)
  * [x] [`_mm512_kand`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kand&expand=5236)
  * [x] [`_mm512_kandn`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kandn&expand=5236)
  * [x] [`_mm512_kmov`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kmov&expand=5236)
  * [x] [`_mm512_knot`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_knot&expand=5236)
  * [x] [`_mm512_kor`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kor&expand=5236)
  * [x] [`_mm512_kortestc`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kortestc&expand=5236)
  * [ ] [`_mm512_kortestz`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kortestz&expand=5236)
  * [x] [`_mm512_kunpackb`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kunpackb&expand=5236)
  * [x] [`_mm512_kxnor`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kxnor&expand=5236)
  * [x] [`_mm512_kxor`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_kxor&expand=5236)
  * [x] [`_mm512_load_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_load_epi32&expand=5236)
  * [x] [`_mm512_load_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_load_epi64&expand=5236)
  * [x] [`_mm512_load_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_load_pd&expand=5236)
  * [x] [`_mm512_load_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_load_ps&expand=5236)
  * [x] [`_mm512_load_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_load_si512&expand=5236)
  * [x] [`_mm512_loadu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_pd&expand=5236)
  * [x] [`_mm512_loadu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_loadu_ps&expand=5236)
  * [x] [`_mm512_loadu_epi32`]
  * [x] [`_mm512_loadu_epi64`]
  * [x] [`_mm512_loadu_si512`]
  * [x] [`_mm512_mask2int`]
  * [x] [`_mm512_mask_compress_epi32`]
  * [x] [`_mm512_mask_compress_epi64`]
  * [x] [`_mm512_mask_compress_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_pd&expand=5236)
  * [x] [`_mm512_mask_compress_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compress_ps&expand=5236)
  * [ ] [`_mm512_mask_compressstoreu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_epi32&expand=5236)
  * [ ] [`_mm512_mask_compressstoreu_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_epi64&expand=5236)
  * [ ] [`_mm512_mask_compressstoreu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_pd&expand=5236)
  * [ ] [`_mm512_mask_compressstoreu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_compressstoreu_ps&expand=5236)
  * [x] [`_mm512_mask_cvt_roundepi32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepi32_ps&expand=5236)
  * [x] [`_mm512_mask_cvt_roundepu32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundepu32_ps&expand=5236)
  * [x] [`_mm512_mask_cvt_roundpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_epi32&expand=5236)
  * [x] [`_mm512_mask_cvt_roundpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_epu32&expand=5236)
  * [x] [`_mm512_mask_cvt_roundpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundpd_ps&expand=5236)
  * [x] [`_mm512_mask_cvt_roundph_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundph_ps&expand=5236)
  * [x] [`_mm512_mask_cvt_roundps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_epi32&expand=5236)
  * [x] [`_mm512_mask_cvt_roundps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_epu32&expand=5236)
  * [x] [`_mm512_mask_cvt_roundps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_pd&expand=5236)
  * [x] [`_mm512_mask_cvt_roundps_ph`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvt_roundps_ph&expand=5236)
  * [x] [`_mm512_mask_cvtepi16_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi16_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtepi16_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi16_epi64&expand=5236)
  * [x] [`_mm512_mask_cvtepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_epi16&expand=5236)
  * [x] [`_mm512_mask_cvtepi32_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_epi64&expand=5236)
  * [x] [`_mm512_mask_cvtepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_epi8&expand=5236)
  * [x] [`_mm512_mask_cvtepi32_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_pd&expand=5236)
  * [x] [`_mm512_mask_cvtepi32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_ps&expand=5236)
  * [ ] [`_mm512_mask_cvtepi32_storeu_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_storeu_epi16&expand=5236)
  * [ ] [`_mm512_mask_cvtepi32_storeu_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32_storeu_epi8&expand=5236)
  * [x] [`_mm512_mask_cvtepi32lo_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi32lo_pd&expand=5236)
  * [x] [`_mm512_mask_cvtepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_epi16&expand=5236)
  * [x] [`_mm512_mask_cvtepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_epi8&expand=5236)
  * [ ] [`_mm512_mask_cvtepi64_storeu_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_storeu_epi16&expand=5236)
  * [ ] [`_mm512_mask_cvtepi64_storeu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_storeu_epi32&expand=5236)
  * [ ] [`_mm512_mask_cvtepi64_storeu_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi64_storeu_epi8&expand=5236)
  * [x] [`_mm512_mask_cvtepi8_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi8_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtepi8_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepi8_epi64&expand=5236)
  * [x] [`_mm512_mask_cvtepu16_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu16_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtepu16_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu16_epi64&expand=5236)
  * [x] [`_mm512_mask_cvtepu32_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32_epi64&expand=5236)
  * [x] [`_mm512_mask_cvtepu32_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32_pd&expand=5236)
  * [x] [`_mm512_mask_cvtepu32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32_ps&expand=5236)
  * [x] [`_mm512_mask_cvtepu32lo_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu32lo_pd&expand=5236)
  * [x] [`_mm512_mask_cvtepu8_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu8_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtepu8_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtepu8_epi64&expand=5236)
  * [x] [`_mm512_mask_cvtpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_epu32&expand=5236)
  * [x] [`_mm512_mask_cvtpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_ps&expand=5236)
  * [x] [`_mm512_mask_cvtpd_pslo`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpd_pslo&expand=5236)
  * [x] [`_mm512_mask_cvtph_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtph_ps&expand=5236)
  * [x] [`_mm512_mask_cvtps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_epu32&expand=5236)
  * [x] [`_mm512_mask_cvtps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_pd&expand=5236)
  * [x] [`_mm512_mask_cvtps_ph`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtps_ph&expand=5236)
  * [x] [`_mm512_mask_cvtpslo_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtpslo_pd&expand=5236)
  * [x] [`_mm512_mask_cvtsepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_epi16&expand=5236)
  * [x] [`_mm512_mask_cvtsepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_epi8&expand=5236)
  * [ ] [`_mm512_mask_cvtsepi32_storeu_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_storeu_epi16&expand=5236)
  * [ ] [`_mm512_mask_cvtsepi32_storeu_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi32_storeu_epi8&expand=5236)
  * [x] [`_mm512_mask_cvtsepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_epi16&expand=5236)
  * [x] [`_mm512_mask_cvtsepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtsepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_epi8&expand=5236)
  * [ ] [`_mm512_mask_cvtsepi64_storeu_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_storeu_epi16&expand=5236)
  * [ ] [`_mm512_mask_cvtsepi64_storeu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_storeu_epi32&expand=5236)
  * [ ] [`_mm512_mask_cvtsepi64_storeu_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtsepi64_storeu_epi8&expand=5236)
  * [x] [`_mm512_mask_cvtt_roundpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundpd_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtt_roundpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundpd_epu32&expand=5236)
  * [x] [`_mm512_mask_cvtt_roundps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundps_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtt_roundps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtt_roundps_epu32&expand=5236)
  * [x] [`_mm512_mask_cvttpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttpd_epi32&expand=5236)
  * [x] [`_mm512_mask_cvttpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttpd_epu32&expand=5236)
  * [x] [`_mm512_mask_cvttps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttps_epi32&expand=5236)
  * [x] [`_mm512_mask_cvttps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvttps_epu32&expand=5236)
  * [x] [`_mm512_mask_cvtusepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_epi16&expand=5236)
  * [x] [`_mm512_mask_cvtusepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_epi8&expand=5236)
  * [ ] [`_mm512_mask_cvtusepi32_storeu_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_storeu_epi16&expand=5236)
  * [ ] [`_mm512_mask_cvtusepi32_storeu_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi32_storeu_epi8&expand=5236)
  * [x] [`_mm512_mask_cvtusepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_epi16&expand=5236)
  * [x] [`_mm512_mask_cvtusepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_epi32&expand=5236)
  * [x] [`_mm512_mask_cvtusepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_epi8&expand=5236)
  * [ ] [`_mm512_mask_cvtusepi64_storeu_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_storeu_epi16&expand=5236)
  * [ ] [`_mm512_mask_cvtusepi64_storeu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_storeu_epi32&expand=5236)
  * [ ] [`_mm512_mask_cvtusepi64_storeu_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtusepi64_storeu_epi8&expand=5236)
  * [x] [`_mm512_mask_expand_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_epi32&expand=5236)
  * [x] [`_mm512_mask_expand_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_epi64&expand=5236)
  * [x] [`_mm512_mask_expand_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_pd&expand=5236)
  * [x] [`_mm512_mask_expand_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expand_ps&expand=5236)
  * [ ] [`_mm512_mask_expandloadu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_epi32&expand=5236)
  * [ ] [`_mm512_mask_expandloadu_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_epi64&expand=5236)
  * [ ] [`_mm512_mask_expandloadu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_pd&expand=5236)
  * [ ] [`_mm512_mask_expandloadu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_expandloadu_ps&expand=5236)
  * [x] [`_mm512_mask_extractf32x4_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extractf32x4_ps&expand=5236)
  * [x] [`_mm512_mask_extractf64x4_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extractf64x4_pd&expand=5236)
  * [x] [`_mm512_mask_extracti32x4_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extracti32x4_epi32&expand=5236)
  * [x] [`_mm512_mask_extracti64x4_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_extracti64x4_epi64&expand=5236)
  * [ ] [`_mm512_mask_i32extgather_epi32`]
  * [ ] [`_mm512_mask_i32extgather_ps`]
  * [ ] [`_mm512_mask_i32extscatter_epi32`]
  * [ ] [`_mm512_mask_i32extscatter_ps`]
  * [x] [`_mm512_mask_i32gather_epi32`]
  * [x] [`_mm512_mask_i32gather_epi64`]
  * [x] [`_mm512_mask_i32gather_pd`]
  * [x] [`_mm512_mask_i32gather_ps`]
  * [ ] [`_mm512_mask_i32loextgather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32loextgather_epi64&expand=5236)
  * [ ] [`_mm512_mask_i32loextgather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32loextgather_pd&expand=5236)
  * [ ] [`_mm512_mask_i32loextscatter_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32loextscatter_epi64&expand=5236)
  * [ ] [`_mm512_mask_i32loextscatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32loextscatter_pd&expand=5236)
  * [ ] [`_mm512_mask_i32logather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32logather_epi64&expand=5236)
  * [ ] [`_mm512_mask_i32logather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32logather_pd&expand=5236)
  * [ ] [`_mm512_mask_i32loscatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32loscatter_pd&expand=5236)
  * [x] [`_mm512_mask_i32scatter_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32scatter_epi32&expand=5236)
  * [x] [`_mm512_mask_i32scatter_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32scatter_epi64&expand=5236)
  * [x] [`_mm512_mask_i32scatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32scatter_pd&expand=5236)
  * [x] [`_mm512_mask_i32scatter_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32scatter_ps&expand=5236)
  * [x] [`_mm512_mask_i64gather_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_epi32&expand=5236)
  * [x] [`_mm512_mask_i64gather_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_epi64&expand=5236)
  * [x] [`_mm512_mask_i64gather_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_pd&expand=5236)
  * [x] [`_mm512_mask_i64gather_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64gather_ps&expand=5236)
  * [x] [`_mm512_mask_i64scatter_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_epi32&expand=5236)
  * [x] [`_mm512_mask_i64scatter_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_epi64&expand=5236)
  * [x] [`_mm512_mask_i64scatter_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_pd&expand=5236)
  * [x] [`_mm512_mask_i64scatter_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i64scatter_ps&expand=5236)
  * [x] [`_mm512_mask_insertf32x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_insertf32x4&expand=5236)
  * [x] [`_mm512_mask_insertf64x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_insertf64x4&expand=5236)
  * [x] [`_mm512_mask_inserti32x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_inserti32x4&expand=5236)
  * [x] [`_mm512_mask_inserti64x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_inserti64x4&expand=5236)
  * [ ] [`_mm512_mask_load_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_load_epi32&expand=5236)
  * [ ] [`_mm512_mask_load_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_load_epi64&expand=5236)
  * [ ] [`_mm512_mask_load_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_load_pd&expand=5236)
  * [ ] [`_mm512_mask_load_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_load_ps&expand=5236)
  * [ ] [`_mm512_mask_loadu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_epi32&expand=5236)
  * [ ] [`_mm512_mask_loadu_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_epi64&expand=5236)
  * [ ] [`_mm512_mask_loadu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_pd&expand=5236)
  * [ ] [`_mm512_mask_loadu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_loadu_ps&expand=5236)
  * [x] [`_mm512_mask_set1_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_set1_epi32&expand=5236)
  * [x] [`_mm512_mask_set1_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_set1_epi64&expand=5236)
  * [ ] [`_mm512_mask_store_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_store_epi32&expand=5236)
  * [ ] [`_mm512_mask_store_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_store_epi64&expand=5236)
  * [ ] [`_mm512_mask_store_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_store_pd&expand=5236)
  * [ ] [`_mm512_mask_store_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_store_ps&expand=5236)
  * [ ] [`_mm512_mask_storeu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_epi32&expand=5236)
  * [ ] [`_mm512_mask_storeu_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_epi64&expand=5236)
  * [ ] [`_mm512_mask_storeu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_pd&expand=5236)
  * [ ] [`_mm512_mask_storeu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_storeu_ps&expand=5236)
  * [x] [`_mm512_mask_ternarylogic_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_ternarylogic_epi32&expand=5236)
  * [x] [`_mm512_mask_ternarylogic_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_ternarylogic_epi64&expand=5236)
  * [x] [`_mm512_mask_test_epi32_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_test_epi32_mask&expand=5236)
  * [x] [`_mm512_mask_test_epi64_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_test_epi64_mask&expand=5236)
  * [x] [`_mm512_mask_testn_epi32_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_testn_epi32_mask&expand=5236)
  * [x] [`_mm512_mask_testn_epi64_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_testn_epi64_mask&expand=5236)
  * [x] [`_mm512_maskz_compress_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_epi32&expand=5236)
  * [x] [`_mm512_maskz_compress_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_epi64&expand=5236)
  * [x] [`_mm512_maskz_compress_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_pd&expand=5236)
  * [x] [`_mm512_maskz_compress_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_compress_ps&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundepi32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepi32_ps&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundepu32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundepu32_ps&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundpd_ps&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundph_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundph_ps&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_pd&expand=5236)
  * [x] [`_mm512_maskz_cvt_roundps_ph`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvt_roundps_ph&expand=5236)
  * [x] [`_mm512_maskz_cvtepi16_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi16_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtepi16_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi16_epi64&expand=5236)
  * [x] [`_mm512_maskz_cvtepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_epi16&expand=5236)
  * [x] [`_mm512_maskz_cvtepi32_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_epi64&expand=5236)
  * [x] [`_mm512_maskz_cvtepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_epi8&expand=5236)
  * [x] [`_mm512_maskz_cvtepi32_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_pd&expand=5236)
  * [x] [`_mm512_maskz_cvtepi32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi32_ps&expand=5236)
  * [x] [`_mm512_maskz_cvtepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_epi16&expand=5236)
  * [x] [`_mm512_maskz_cvtepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi64_epi8&expand=5236)
  * [x] [`_mm512_maskz_cvtepi8_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi8_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtepi8_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepi8_epi64&expand=5236)
  * [x] [`_mm512_maskz_cvtepu16_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu16_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtepu16_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu16_epi64&expand=5236)
  * [x] [`_mm512_maskz_cvtepu32_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu32_epi64&expand=5236)
  * [x] [`_mm512_maskz_cvtepu32_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu32_pd&expand=5236)
  * [x] [`_mm512_maskz_cvtepu32_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu32_ps&expand=5236)
  * [x] [`_mm512_maskz_cvtepu8_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu8_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtepu8_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtepu8_epi64&expand=5236)
  * [x] [`_mm512_maskz_cvtpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvtpd_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtpd_ps&expand=5236)
  * [x] [`_mm512_maskz_cvtph_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtph_ps&expand=5236)
  * [x] [`_mm512_maskz_cvtps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvtps_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_pd&expand=5236)
  * [x] [`_mm512_maskz_cvtps_ph`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtps_ph&expand=5236)
  * [x] [`_mm512_maskz_cvtsepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi32_epi16&expand=5236)
  * [x] [`_mm512_maskz_cvtsepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi32_epi8&expand=5236)
  * [x] [`_mm512_maskz_cvtsepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi64_epi16&expand=5236)
  * [x] [`_mm512_maskz_cvtsepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi64_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtsepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtsepi64_epi8&expand=5236)
  * [x] [`_mm512_maskz_cvtt_roundpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundpd_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtt_roundpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundpd_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvtt_roundps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundps_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtt_roundps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtt_roundps_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvttpd_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttpd_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvttpd_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttpd_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvttps_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttps_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvttps_epu32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvttps_epu32&expand=5236)
  * [x] [`_mm512_maskz_cvtusepi32_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi32_epi16&expand=5236)
  * [x] [`_mm512_maskz_cvtusepi32_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi32_epi8&expand=5236)
  * [x] [`_mm512_maskz_cvtusepi64_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi64_epi16&expand=5236)
  * [x] [`_mm512_maskz_cvtusepi64_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi64_epi32&expand=5236)
  * [x] [`_mm512_maskz_cvtusepi64_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_cvtusepi64_epi8&expand=5236)
  * [x] [`_mm512_maskz_expand_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_epi32&expand=5236)
  * [x] [`_mm512_maskz_expand_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_epi64&expand=5236)
  * [x] [`_mm512_maskz_expand_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_pd&expand=5236)
  * [x] [`_mm512_maskz_expand_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expand_ps&expand=5236)
  * [ ] [`_mm512_maskz_expandloadu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_epi32&expand=5236)
  * [ ] [`_mm512_maskz_expandloadu_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_epi64&expand=5236)
  * [ ] [`_mm512_maskz_expandloadu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_pd&expand=5236)
  * [ ] [`_mm512_maskz_expandloadu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_expandloadu_ps&expand=5236)
  * [x] [`_mm512_maskz_extractf32x4_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extractf32x4_ps&expand=5236)
  * [x] [`_mm512_maskz_extractf64x4_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extractf64x4_pd&expand=5236)
  * [x] [`_mm512_maskz_extracti32x4_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extracti32x4_epi32&expand=5236)
  * [x] [`_mm512_maskz_extracti64x4_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_extracti64x4_epi64&expand=5236)
  * [x] [`_mm512_maskz_insertf32x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_insertf32x4&expand=5236)
  * [x] [`_mm512_maskz_insertf64x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_insertf64x4&expand=5236)
  * [x] [`_mm512_maskz_inserti32x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_inserti32x4&expand=5236)
  * [x] [`_mm512_maskz_inserti64x4`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_inserti64x4&expand=5236)
  * [ ] [`_mm512_maskz_load_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_epi32&expand=5236)
  * [ ] [`_mm512_maskz_load_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_epi64&expand=5236)
  * [ ] [`_mm512_maskz_load_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_pd&expand=5236)
  * [ ] [`_mm512_maskz_load_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_load_ps&expand=5236)
  * [ ] [`_mm512_maskz_loadu_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_epi32&expand=5236)
  * [ ] [`_mm512_maskz_loadu_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_epi64&expand=5236)
  * [ ] [`_mm512_maskz_loadu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_pd&expand=5236)
  * [ ] [`_mm512_maskz_loadu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_loadu_ps&expand=5236)
  * [x] [`_mm512_maskz_set1_epi32`]
  * [x] [`_mm512_maskz_set1_epi64`]
  * [x] [`_mm512_maskz_ternarylogic_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_ternarylogic_epi32&expand=5236)
  * [x] [`_mm512_maskz_ternarylogic_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_maskz_ternarylogic_epi64&expand=5236)
  * [x] [`_mm512_set1_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi16&expand=5236)
  * [x] [`_mm512_set1_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi32&expand=5236)
  * [x] [`_mm512_set1_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi64&expand=5236)
  * [x] [`_mm512_set1_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_epi8&expand=5236)
  * [x] [`_mm512_set1_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_pd&expand=5236)
  * [x] [`_mm512_set1_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set1_ps&expand=5236)
  * [x] [`_mm512_set4_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_epi32&expand=5236)
  * [x] [`_mm512_set4_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_epi64&expand=5236)
  * [x] [`_mm512_set4_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_pd&expand=5236)
  * [x] [`_mm512_set4_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set4_ps&expand=5236)
  * [x] [`_mm512_set_epi16`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi16&expand=5236)
  * [x] [`_mm512_set_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi32&expand=5236)
  * [x] [`_mm512_set_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi64&expand=5236)
  * [x] [`_mm512_set_epi8`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_epi8&expand=5236)
  * [x] [`_mm512_set_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_pd&expand=5236)
  * [x] [`_mm512_set_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_set_ps&expand=5236)
  * [x] [`_mm512_setr4_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_epi32&expand=5236)
  * [x] [`_mm512_setr4_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_epi64&expand=5236)
  * [x] [`_mm512_setr4_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_pd&expand=5236)
  * [x] [`_mm512_setr4_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_setr4_ps&expand=5236)
  * [x] [`_mm512_setr_epi32`]
  * [x] [`_mm512_setr_epi64`]
  * [x] [`_mm512_setr_pd`]
  * [x] [`_mm512_setr_ps`]
  * [x] [`_mm512_setzero_epi32`]
  * [x] [`_mm512_setzero_pd`]
  * [x] [`_mm512_setzero_ps`]
  * [x] [`_mm512_setzero_si512`]
  * [x] [`_mm512_setzero`]
  * [x] [`_mm512_store_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_store_epi32&expand=5236)
  * [x] [`_mm512_store_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_store_epi64&expand=5236)
  * [x] [`_mm512_store_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_store_pd&expand=5236)
  * [x] [`_mm512_store_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_store_ps&expand=5236)
  * [x] [`_mm512_store_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_store_si512&expand=5236)
  * [x] [`_mm512_storeu_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_pd&expand=5236)
  * [x] [`_mm512_storeu_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_ps&expand=5236)
  * [x] [`_mm512_storeu_epi32`]
  * [x] [`_mm512_storeu_epi64`]
  * [x] [`_mm512_storeu_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_storeu_si512&expand=5236)
  * [ ] [`_mm512_stream_load_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_load_si512&expand=5236)
  * [x] [`_mm512_stream_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_pd&expand=5236)
  * [x] [`_mm512_stream_ps`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_ps&expand=5236)
  * [x] [`_mm512_stream_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_stream_si512&expand=5236)
  * [ ] [`_mm512_svml_round_pd`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_svml_round_pd&expand=5236)
  * [x] [`_mm512_ternarylogic_epi32`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_ternarylogic_epi32&expand=5236)
  * [x] [`_mm512_ternarylogic_epi64`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_ternarylogic_epi64&expand=5236)
  * [x] [`_mm512_test_epi32_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_test_epi32_mask&expand=5236)
  * [x] [`_mm512_test_epi64_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_test_epi64_mask&expand=5236)
  * [x] [`_mm512_testn_epi32_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_testn_epi32_mask&expand=5236)
  * [x] [`_mm512_testn_epi64_mask`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_testn_epi64_mask&expand=5236)
  * [x] [`_mm512_undefined_epi32`]
  * [x] [`_mm512_undefined_pd`]
  * [x] [`_mm512_undefined_ps`]
  * [x] [`_mm512_undefined`]
  * [x] [`_mm512_zextpd128_pd512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextpd128_pd512&expand=5236)
  * [x] [`_mm512_zextpd256_pd512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextpd256_pd512&expand=5236)
  * [x] [`_mm512_zextps128_ps512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextps128_ps512&expand=5236)
  * [x] [`_mm512_zextps256_ps512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextps256_ps512&expand=5236)
  * [x] [`_mm512_zextsi128_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextsi128_si512&expand=5236)
  * [x] [`_mm512_zextsi256_si512`](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_zextsi256_si512&expand=5236)
  * [x] [`_mm_add_round_sd`]
  * [x] [`_mm_add_round_ss`]
  * [x] [`_mm_cmp_round_sd_mask`]
  * [x] [`_mm_cmp_round_ss_mask`]
  * [x] [`_mm_cmp_sd_mask`]
  * [x] [`_mm_cmp_ss_mask`]
  * [x] [`_mm_comi_round_sd`]
  * [x] [`_mm_comi_round_ss`]
  * [x] [`_mm_cvt_roundi32_ss`]
  * [ ] [`_mm_cvt_roundi64_sd`]
  * [ ] [`_mm_cvt_roundi64_ss`]
  * [x] [`_mm_cvt_roundsd_i32`]
  * [ ] [`_mm_cvt_roundsd_i64`]
  * [x] [`_mm_cvt_roundsd_si32`]
  * [ ] [`_mm_cvt_roundsd_si64`]
  * [x] [`_mm_cvt_roundsd_ss`]
  * [x] [`_mm_cvt_roundsd_u32`]
  * [ ] [`_mm_cvt_roundsd_u64`]
  * [x] [`_mm_cvt_roundsi32_ss`]
  * [ ] [`_mm_cvt_roundsi64_sd`]
  * [ ] [`_mm_cvt_roundsi64_ss`]
  * [x] [`_mm_cvt_roundss_i32`]
  * [ ] [`_mm_cvt_roundss_i64`]
  * [x] [`_mm_cvt_roundss_sd`]
  * [x] [`_mm_cvt_roundss_si32`]
  * [ ] [`_mm_cvt_roundss_si64`]
  * [x] [`_mm_cvt_roundss_u32`]
  * [ ] [`_mm_cvt_roundss_u64`]
  * [x] [`_mm_cvt_roundu32_ss`]
  * [ ] [`_mm_cvt_roundu64_sd`]
  * [ ] [`_mm_cvt_roundu64_ss`]
  * [x] [`_mm_cvti32_sd`]
  * [x] [`_mm_cvti32_ss`]
  * [ ] [`_mm_cvti64_sd`]
  * [ ] [`_mm_cvti64_ss`]
  * [x] [`_mm_cvtsd_i32`]
  * [ ] [`_mm_cvtsd_i64`]
  * [x] [`_mm_cvtsd_u32`]
  * [ ] [`_mm_cvtsd_u64`]
  * [x] [`_mm_cvtss_i32`]
  * [ ] [`_mm_cvtss_i64`]
  * [x] [`_mm_cvtss_u32`]
  * [ ] [`_mm_cvtss_u64`]
  * [x] [`_mm_cvtt_roundsd_i32`]
  * [x] [`_mm_cvtt_roundsd_i64`]
  * [x] [`_mm_cvtt_roundsd_si32`]
  * [ ] [`_mm_cvtt_roundsd_si64`]
  * [x] [`_mm_cvtt_roundsd_u32`]
  * [ ] [`_mm_cvtt_roundsd_u64`]
  * [x] [`_mm_cvtt_roundss_i32`]
  * [ ] [`_mm_cvtt_roundss_i64`]
  * [x] [`_mm_cvtt_roundss_si32`]
  * [ ] [`_mm_cvtt_roundss_si64`]
  * [x] [`_mm_cvtt_roundss_u32`]
  * [ ] [`_mm_cvtt_roundss_u64`]
  * [x] [`_mm_cvttsd_i32`]
  * [ ] [`_mm_cvttsd_i64`]
  * [x] [`_mm_cvttsd_u32`]
  * [ ] [`_mm_cvttsd_u64`]
  * [x] [`_mm_cvttss_i32`]
  * [ ] [`_mm_cvttss_i64`]
  * [x] [`_mm_cvttss_u32`]
  * [ ] [`_mm_cvttss_u64`]
  * [x] [`_mm_cvtu32_sd`]
  * [x] [`_mm_cvtu32_ss`]
  * [x] [`_mm_cvtu64_sd`]
  * [x] [`_mm_cvtu64_ss`]
  * [x] [`_mm_div_round_sd`]
  * [x] [`_mm_div_round_ss`]
  * [x] [`_mm_fixupimm_round_sd`]
  * [x] [`_mm_fixupimm_round_ss`]
  * [x] [`_mm_fixupimm_sd`]
  * [x] [`_mm_fixupimm_ss`]
  * [x] [`_mm_fmadd_round_sd`]
  * [x] [`_mm_fmadd_round_ss`]
  * [x] [`_mm_fmsub_round_sd`]
  * [x] [`_mm_fmsub_round_ss`]
  * [x] [`_mm_fnmadd_round_sd`]
  * [x] [`_mm_fnmadd_round_ss`]
  * [x] [`_mm_fnmsub_round_sd`]
  * [x] [`_mm_fnmsub_round_ss`]
  * [x] [`_mm_getexp_round_sd`]
  * [x] [`_mm_getexp_round_ss`]
  * [x] [`_mm_getexp_sd`]
  * [x] [`_mm_getexp_ss`]
  * [x] [`_mm_getmant_round_sd`]
  * [x] [`_mm_getmant_round_ss`]
  * [x] [`_mm_getmant_sd`]
  * [x] [`_mm_getmant_ss`]
  * [x] [`_mm_mask3_fmadd_round_sd`]
  * [x] [`_mm_mask3_fmadd_round_ss`]
  * [x] [`_mm_mask3_fmadd_sd`]
  * [x] [`_mm_mask3_fmadd_ss`]
  * [x] [`_mm_mask3_fmsub_round_sd`]
  * [x] [`_mm_mask3_fmsub_round_ss`]
  * [x] [`_mm_mask3_fmsub_sd`]
  * [x] [`_mm_mask3_fmsub_ss`]
  * [x] [`_mm_mask3_fnmadd_round_sd`]
  * [x] [`_mm_mask3_fnmadd_round_ss`]
  * [x] [`_mm_mask3_fnmadd_sd`]
  * [x] [`_mm_mask3_fnmadd_ss`]
  * [x] [`_mm_mask3_fnmsub_round_sd`]
  * [x] [`_mm_mask3_fnmsub_round_ss`]
  * [x] [`_mm_mask3_fnmsub_sd`]
  * [x] [`_mm_mask3_fnmsub_ss`]
  * [x] [`_mm_mask_add_round_sd`]
  * [x] [`_mm_mask_add_round_ss`]
  * [x] [`_mm_mask_add_sd`]
  * [x] [`_mm_mask_add_ss`]
  * [x] [`_mm_mask_cmp_round_sd_mask`]
  * [x] [`_mm_mask_cmp_round_ss_mask`]
  * [x] [`_mm_mask_cmp_sd_mask`]
  * [x] [`_mm_mask_cmp_ss_mask`]
  * [x] [`_mm_mask_cvt_roundsd_ss`]
  * [x] [`_mm_mask_cvt_roundss_sd`]
  * [x] [`_mm_mask_cvtsd_ss`]
  * [x] [`_mm_mask_cvtss_sd`]
  * [x] [`_mm_mask_div_round_sd`]
  * [x] [`_mm_mask_div_round_ss`]
  * [x] [`_mm_mask_div_sd`]
  * [x] [`_mm_mask_div_ss`]
  * [x] [`_mm_mask_fixupimm_round_sd`]
  * [x] [`_mm_mask_fixupimm_round_ss`]
  * [x] [`_mm_mask_fixupimm_sd`]
  * [x] [`_mm_mask_fixupimm_ss`]
  * [x] [`_mm_mask_fmadd_round_sd`]
  * [x] [`_mm_mask_fmadd_round_ss`]
  * [x] [`_mm_mask_fmadd_sd`]
  * [x] [`_mm_mask_fmadd_ss`]
  * [x] [`_mm_mask_fmsub_round_sd`]
  * [x] [`_mm_mask_fmsub_round_ss`]
  * [x] [`_mm_mask_fmsub_sd`]
  * [x] [`_mm_mask_fmsub_ss`]
  * [x] [`_mm_mask_fnmadd_round_sd`]
  * [x] [`_mm_mask_fnmadd_round_ss`]
  * [x] [`_mm_mask_fnmadd_sd`]
  * [x] [`_mm_mask_fnmadd_ss`]
  * [x] [`_mm_mask_fnmsub_round_sd`]
  * [x] [`_mm_mask_fnmsub_round_ss`]
  * [x] [`_mm_mask_fnmsub_sd`]
  * [x] [`_mm_mask_fnmsub_ss`]
  * [x] [`_mm_mask_getexp_round_sd`]
  * [x] [`_mm_mask_getexp_round_ss`]
  * [x] [`_mm_mask_getexp_sd`]
  * [x] [`_mm_mask_getexp_ss`]
  * [x] [`_mm_mask_getmant_round_sd`]
  * [x] [`_mm_mask_getmant_round_ss`]
  * [x] [`_mm_mask_getmant_sd`]
  * [x] [`_mm_mask_getmant_ss`]
  * [ ] [`_mm_mask_load_sd`]
  * [ ] [`_mm_mask_load_ss`]
  * [x] [`_mm_mask_max_round_sd`]
  * [x] [`_mm_mask_max_round_ss`]
  * [x] [`_mm_mask_max_sd`]
  * [x] [`_mm_mask_max_ss`]
  * [x] [`_mm_mask_min_round_sd`]
  * [x] [`_mm_mask_min_round_ss`]
  * [x] [`_mm_mask_min_sd`]
  * [x] [`_mm_mask_min_ss`]
  * [x] [`_mm_mask_move_sd`]
  * [x] [`_mm_mask_move_ss`]
  * [x] [`_mm_mask_mul_round_sd`]
  * [x] [`_mm_mask_mul_round_ss`]
  * [x] [`_mm_mask_mul_sd`]
  * [x] [`_mm_mask_mul_ss`]
  * [x] [`_mm_mask_rcp14_sd`]
  * [x] [`_mm_mask_rcp14_ss`]
  * [x] [`_mm_mask_roundscale_round_sd`]
  * [x] [`_mm_mask_roundscale_round_ss`]
  * [x] [`_mm_mask_roundscale_sd`]
  * [x] [`_mm_mask_roundscale_ss`]
  * [x] [`_mm_mask_rsqrt14_sd`]
  * [x] [`_mm_mask_rsqrt14_ss`]
  * [x] [`_mm_mask_scalef_round_sd`]
  * [x] [`_mm_mask_scalef_round_ss`]
  * [x] [`_mm_mask_scalef_sd`]
  * [x] [`_mm_mask_scalef_ss`]
  * [x] [`_mm_mask_sqrt_round_sd`]
  * [x] [`_mm_mask_sqrt_round_ss`]
  * [x] [`_mm_mask_sqrt_sd`]
  * [x] [`_mm_mask_sqrt_ss`]
  * [ ] [`_mm_mask_store_sd`]
  * [ ] [`_mm_mask_store_ss`]
  * [x] [`_mm_mask_sub_round_sd`]
  * [x] [`_mm_mask_sub_round_ss`]
  * [x] [`_mm_mask_sub_sd`]
  * [x] [`_mm_mask_sub_ss`]
  * [x] [`_mm_maskz_add_round_sd`]
  * [x] [`_mm_maskz_add_round_ss`]
  * [x] [`_mm_maskz_add_sd`]
  * [x] [`_mm_maskz_add_ss`]
  * [x] [`_mm_maskz_cvt_roundsd_ss`]
  * [x] [`_mm_maskz_cvt_roundss_sd`]
  * [x] [`_mm_maskz_cvtsd_ss`]
  * [x] [`_mm_maskz_cvtss_sd`]
  * [x] [`_mm_maskz_div_round_sd`]
  * [x] [`_mm_maskz_div_round_ss`]
  * [x] [`_mm_maskz_div_sd`]
  * [x] [`_mm_maskz_div_ss`]
  * [x] [`_mm_maskz_fixupimm_round_sd`]
  * [x] [`_mm_maskz_fixupimm_round_ss`]
  * [x] [`_mm_maskz_fixupimm_sd`]
  * [x] [`_mm_maskz_fixupimm_ss`]
  * [x] [`_mm_maskz_fmadd_round_sd`]
  * [x] [`_mm_maskz_fmadd_round_ss`]
  * [x] [`_mm_maskz_fmadd_sd`]
  * [x] [`_mm_maskz_fmadd_ss`]
  * [x] [`_mm_maskz_fmsub_round_sd`]
  * [x] [`_mm_maskz_fmsub_round_ss`]
  * [x] [`_mm_maskz_fmsub_sd`]
  * [x] [`_mm_maskz_fmsub_ss`]
  * [x] [`_mm_maskz_fnmadd_round_sd`]
  * [x] [`_mm_maskz_fnmadd_round_ss`]
  * [x] [`_mm_maskz_fnmadd_sd`]
  * [x] [`_mm_maskz_fnmadd_ss`]
  * [x] [`_mm_maskz_fnmsub_round_sd`]
  * [x] [`_mm_maskz_fnmsub_round_ss`]
  * [x] [`_mm_maskz_fnmsub_sd`]
  * [x] [`_mm_maskz_fnmsub_ss`]
  * [x] [`_mm_maskz_getexp_round_sd`]
  * [x] [`_mm_maskz_getexp_round_ss`]
  * [x] [`_mm_maskz_getexp_sd`]
  * [x] [`_mm_maskz_getexp_ss`]
  * [x] [`_mm_maskz_getmant_round_sd`]
  * [x] [`_mm_maskz_getmant_round_ss`]
  * [x] [`_mm_maskz_getmant_sd`]
  * [x] [`_mm_maskz_getmant_ss`]
  * [ ] [`_mm_maskz_load_sd`]
  * [ ] [`_mm_maskz_load_ss`]
  * [x] [`_mm_maskz_max_round_sd`]
  * [x] [`_mm_maskz_max_round_ss`]
  * [x] [`_mm_maskz_max_sd`]
  * [x] [`_mm_maskz_max_ss`]
  * [x] [`_mm_maskz_min_round_sd`]
  * [x] [`_mm_maskz_min_round_ss`]
  * [x] [`_mm_maskz_min_sd`]
  * [x] [`_mm_maskz_min_ss`]
  * [x] [`_mm_maskz_move_sd`]
  * [x] [`_mm_maskz_move_ss`]
  * [x] [`_mm_maskz_mul_round_sd`]
  * [x] [`_mm_maskz_mul_round_ss`]
  * [x] [`_mm_maskz_mul_sd`]
  * [x] [`_mm_maskz_mul_ss`]
  * [x] [`_mm_maskz_rcp14_sd`]
  * [x] [`_mm_maskz_rcp14_ss`]
  * [x] [`_mm_maskz_roundscale_round_sd`]
  * [x] [`_mm_maskz_roundscale_round_ss`]
  * [x] [`_mm_maskz_roundscale_sd`]
  * [x] [`_mm_maskz_roundscale_ss`]
  * [x] [`_mm_maskz_rsqrt14_sd`]
  * [x] [`_mm_maskz_rsqrt14_ss`]
  * [x] [`_mm_maskz_scalef_round_sd`]
  * [x] [`_mm_maskz_scalef_round_ss`]
  * [x] [`_mm_maskz_scalef_sd`]
  * [x] [`_mm_maskz_scalef_ss`]
  * [x] [`_mm_maskz_sqrt_round_sd`]
  * [x] [`_mm_maskz_sqrt_round_ss`]
  * [x] [`_mm_maskz_sqrt_sd`]
  * [x] [`_mm_maskz_sqrt_ss`]
  * [x] [`_mm_maskz_sub_round_sd`]
  * [x] [`_mm_maskz_sub_round_ss`]
  * [x] [`_mm_maskz_sub_sd`]
  * [x] [`_mm_maskz_sub_ss`]
  * [x] [`_mm_max_round_sd`]
  * [x] [`_mm_max_round_ss`]
  * [x] [`_mm_min_round_sd`]
  * [x] [`_mm_min_round_ss`]
  * [x] [`_mm_mul_round_sd`]
  * [x] [`_mm_mul_round_ss`]
  * [x] [`_mm_rcp14_sd`]
  * [x] [`_mm_rcp14_ss`]
  * [x] [`_mm_roundscale_round_sd`]
  * [x] [`_mm_roundscale_round_ss`]
  * [x] [`_mm_roundscale_sd`]
  * [x] [`_mm_roundscale_ss`]
  * [x] [`_mm_rsqrt14_sd`]
  * [x] [`_mm_rsqrt14_ss`]
  * [x] [`_mm_scalef_round_sd`]
  * [x] [`_mm_scalef_round_ss`]
  * [x] [`_mm_scalef_sd`]
  * [x] [`_mm_scalef_ss`]
  * [x] [`_mm_sqrt_round_sd`]
  * [x] [`_mm_sqrt_round_ss`]
  * [x] [`_mm_sub_round_sd`]
  * [x] [`_mm_sub_round_ss`]
</p>
