# Reading pref.tcl
# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib v_jtag
# vmap v_jtag v_jtag
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap v_jtag v_jtag 
# Modifying modelsim.ini
# vcom -93 -work v_jtag {E:/EE214/lab/prob01/v_jtag/synthesis/v_jtag.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work v_jtag E:/EE214/lab/prob01/v_jtag/synthesis/v_jtag.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity v_jtag
# -- Compiling architecture rtl of v_jtag
# End time: 16:38:58 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/TopLevel.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/TopLevel.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TopLevel
# -- Compiling architecture Struct of TopLevel
# End time: 16:38:58 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 16:38:58 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 16:38:58 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/XOR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/XOR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity XOR_GATE
# -- Compiling architecture Struct of XOR_GATE
# End time: 16:38:58 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/ADDER_SUBTRACTOR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/ADDER_SUBTRACTOR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity ADDER_SUBTRACTOR
# -- Compiling architecture Struct of ADDER_SUBTRACTOR
# End time: 16:38:58 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/FULL_ADDER.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:58 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/FULL_ADDER.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity FULL_ADDER
# -- Compiling architecture Struct of FULL_ADDER
# End time: 16:38:59 on Sep 01,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/EE214/lab/prob01/MULTIPLIER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:59 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/MULTIPLIER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity MULTIPLIER
# -- Compiling architecture Struct of MULTIPLIER
# End time: 16:38:59 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {E:/EE214/lab/prob01/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:38:59 on Sep 01,2022
# vcom -reportprogress 300 -93 -work work E:/EE214/lab/prob01/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 16:38:59 on Sep 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L v_jtag -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -L v_jtag -voptargs=""+acc"" Testbench 
# Start time: 16:38:59 on Sep 01,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading work.gates
# Loading work.multiplier(struct)
# Loading work.and_2(equations)
# Loading work.adder_subtractor(struct)
# Loading work.xor_gate(struct)
# Loading work.nand_2(equations)
# Loading work.full_adder(struct)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
#    Time: 2432 ns  Iteration: 0  Instance: /testbench
# End time: 16:41:34 on Sep 01,2022, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
