

================================================================
== Vivado HLS Report for 'generate_exh_512_s'
================================================================
* Date:           Mon Mar  1 13:03:38 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.438|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ge_state_load = load i2* @ge_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1282]   --->   Operation 3 'load' 'ge_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%meta_op_code_8_load = load i5* @meta_op_code_8, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1336]   --->   Operation 4 'load' 'meta_op_code_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%metaWritten_4_load = load i1* @metaWritten_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1358]   --->   Operation 5 'load' 'metaWritten_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.72ns)   --->   "switch i2 %ge_state_load, label %"generate_exh<512>.exit" [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %4
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1282]   --->   Operation 6 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 7 [1/1] (0.78ns)   --->   "switch i5 %meta_op_code_8_load, label %._crit_edge26.i [
    i5 10, label %._crit_edge11.i_ifconv
    i5 6, label %._crit_edge11.i_ifconv
    i5 -8, label %._crit_edge11.i_ifconv
    i5 -7, label %._crit_edge11.i_ifconv
    i5 7, label %._crit_edge15.i
    i5 8, label %._crit_edge15.i
    i5 -6, label %._crit_edge15.i
    i5 -5, label %._crit_edge15.i
    i5 12, label %._crit_edge17.i_ifconv
    i5 -3, label %._crit_edge17.i_ifconv
    i5 -16, label %._crit_edge20.i_ifconv
    i5 13, label %._crit_edge20.i_ifconv
    i5 15, label %._crit_edge20.i_ifconv
    i5 14, label %._crit_edge26.critedge295.i
    i5 -15, label %_ifconv
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1336]   --->   Operation 7 'switch' <Predicate = (ge_state_load == 2)> <Delay = 0.78>
ST_1 : Operation 8 [1/1] (0.67ns)   --->   "store i2 0, i2* @ge_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1548]   --->   Operation 8 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %metaWritten_4_load, label %._crit_edge25.i, label %5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1425]   --->   Operation 9 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1450]   --->   Operation 10 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 0.65>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "store i2 0, i2* @ge_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1409]   --->   Operation 11 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 0.67>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %metaWritten_4_load, label %._crit_edge21.i, label %._crit_edge24.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1358]   --->   Operation 12 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%icmp_ln1373 = icmp eq i5 %meta_op_code_8_load, 6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1373]   --->   Operation 13 'icmp' 'icmp_ln1373' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "%icmp_ln1373_1 = icmp eq i5 %meta_op_code_8_load, -7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1373]   --->   Operation 14 'icmp' 'icmp_ln1373_1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "store i1 true, i1* @metaWritten_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1386]   --->   Operation 15 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.65>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "store i2 0, i2* @ge_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1592]   --->   Operation 16 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17) | (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16) | (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12) | (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.67>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i56P(i56* @msnTable2txExh_rsp_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1319]   --->   Operation 17 'nbreadreq' 'tmp_91' <Predicate = (ge_state_load == 1)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_91, label %3, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1319]   --->   Operation 18 'br' <Predicate = (ge_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%tmp_1 = call i56 @_ssdm_op_Read.ap_fifo.volatile.i56P(i56* @msnTable2txExh_rsp_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323]   --->   Operation 19 'read' 'tmp_1' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i56 %tmp_1 to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:59->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323]   --->   Operation 20 'trunc' 'trunc_ln321' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_r_key_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %tmp_1, i32 24, i32 55) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:59->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323]   --->   Operation 21 'partselect' 'tmp_r_key_V_load_new' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "store i2 -2, i2* @ge_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1330]   --->   Operation 22 'store' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 0.67>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i135P(i135* @tx_exhMetaFifo_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1285]   --->   Operation 23 'nbreadreq' 'tmp' <Predicate = (ge_state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1285]   --->   Operation 24 'br' <Predicate = (ge_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%tmp256 = call i135 @_ssdm_op_Read.ap_fifo.volatile.i135P(i135* @tx_exhMetaFifo_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 25 'read' 'tmp256' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln211 = trunc i135 %tmp256 to i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 26 'trunc' 'trunc_ln211' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i5 %trunc_ln211, i5* @meta_op_code_8, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 27 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_qpn_V_load_new_i = call i24 @_ssdm_op_PartSelect.i24.i135.i32.i32(i135 %tmp256, i32 5, i32 28) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 28 'partselect' 'tmp_qpn_V_load_new_i' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "store i24 %tmp_qpn_V_load_new_i, i24* @meta_qpn_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 29 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%this_assign_load_74_s = call i48 @_ssdm_op_PartSelect.i48.i135.i32.i32(i135 %tmp256, i32 29, i32 76) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 30 'partselect' 'this_assign_load_74_s' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_length_V_load_ne = call i32 @_ssdm_op_PartSelect.i32.i135.i32.i32(i135 %tmp256, i32 77, i32 108) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 31 'partselect' 'tmp_length_V_load_ne' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_psn_V_load_new_i = call i24 @_ssdm_op_PartSelect.i24.i135.i32.i32(i135 %tmp256, i32 109, i32 132) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 32 'partselect' 'tmp_psn_V_load_new_i' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i24 %tmp_psn_V_load_new_i, i24* @meta_psn_V_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 33 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i135.i32(i135 %tmp256, i32 134)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 34 'bitselect' 'tmp_92' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "store i1 false, i1* @metaWritten_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1293]   --->   Operation 35 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.65>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_PartSelect.i16.i135.i32.i32(i135 %tmp256, i32 5, i32 20) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1296]   --->   Operation 36 'partselect' 'tmp_V' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "store i2 1, i2* @ge_state, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1297]   --->   Operation 37 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.43>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* @msnTable2txExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @txExh2msnTable_req_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_exh2payFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_exh2payFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_exh2payFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i135* @tx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_lengthFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i3* @tx_packetInfoFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* @tx_readReqTable_upd_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1263]   --->   Operation 47 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%rdmaHeader_idx_1_loa = load i16* @rdmaHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 48 'load' 'rdmaHeader_idx_1_loa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ackHeader_idx_1_load = load i16* @ackHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 49 'load' 'ackHeader_idx_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%meta_load = load i48* @meta_addr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 50 'load' 'meta_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%payloadLen_V = load i32* @meta_length_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1345]   --->   Operation 51 'load' 'payloadLen_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%meta_isNak_load = load i1* @meta_isNak, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1554]   --->   Operation 52 'load' 'meta_isNak_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_67 = load i24* @msnMeta_msn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 53 'load' 'p_Val2_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_64 = load i32* @msnMeta_r_key_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 54 'load' 'p_Val2_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%info_hasPayload_1 = icmp ne i32 %payloadLen_V, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1362]   --->   Operation 55 'icmp' 'info_hasPayload_1' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.39ns)   --->   "%select_ln1554 = select i1 %meta_isNak_load, i8 96, i8 31" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1554]   --->   Operation 56 'select' 'select_ln1554' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_126_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_67, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1563]   --->   Operation 57 'partselect' 'p_Result_126_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_67, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1563]   --->   Operation 58 'partselect' 'p_Result_126_1_i_i_5' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln647_27 = trunc i24 %p_Val2_67 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1563]   --->   Operation 59 'trunc' 'trunc_ln647_27' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_98 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %trunc_ln647_27, i8 %p_Result_126_1_i_i_5, i8 %p_Result_126_i_i, i8 %select_ln1554)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1563]   --->   Operation 60 'bitconcatenate' 'p_Result_98' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.65ns)   --->   "store i32 %p_Result_98, i32* @ackHeader_header_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1563]   --->   Operation 61 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.65>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_102 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_1_load, i4 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 62 'bitconcatenate' 'tmp_102' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.07ns)   --->   "%icmp_ln84_3 = icmp eq i20 %tmp_102, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 63 'icmp' 'icmp_ln84_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_103 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_1_load, i4 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 64 'bitconcatenate' 'tmp_103' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln647_7 = zext i20 %tmp_103 to i27" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 65 'zext' 'zext_ln647_7' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.07ns)   --->   "%icmp_ln647_3 = icmp ne i27 %zext_ln647_7, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 66 'icmp' 'icmp_ln647_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Result_99)   --->   "%trunc_ln647_28 = trunc i8 %select_ln1554 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 67 'trunc' 'trunc_ln647_28' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Result_99)   --->   "%tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_67, i32 7)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 68 'bitselect' 'tmp_104' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_99)   --->   "%select_ln647_15 = select i1 %icmp_ln647_3, i1 %trunc_ln647_28, i1 %tmp_104" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 69 'select' 'select_ln647_15' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Result_99)   --->   "%zext_ln647_8 = zext i1 %select_ln647_15 to i32" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 70 'zext' 'zext_ln647_8' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Result_99)   --->   "%select_ln647_16 = select i1 %icmp_ln647_3, i32 %zext_ln647_8, i32 %p_Result_98" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 71 'select' 'select_ln647_16' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_Result_99)   --->   "%select_ln647_17 = select i1 %icmp_ln647_3, i32 undef, i32 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 72 'select' 'select_ln647_17' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Result_99 = and i32 %select_ln647_16, %select_ln647_17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 73 'and' 'p_Result_99' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_100 = call i512 @llvm.part.set.i512.i32(i512 undef, i32 %p_Result_99, i32 0, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 74 'partset' 'p_Result_100' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.85ns)   --->   "%add_ln87_3 = add i16 1, %ackHeader_idx_1_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 75 'add' 'add_ln87_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.35ns)   --->   "%select_ln84_6 = select i1 %icmp_ln84_3, i16 %add_ln87_3, i16 %ackHeader_idx_1_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 76 'select' 'select_ln84_6' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "store i16 %select_ln84_6, i16* @ackHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1565]   --->   Operation 77 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.67>
ST_2 : Operation 78 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V, i3 3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1570]   --->   Operation 78 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2payFifo_V_dat, i64* @tx_exh2payFifo_V_kee, i1* @tx_exh2payFifo_V_las, i512 %p_Result_100, i64 15, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1579]   --->   Operation 79 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 80 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V, i16 20) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1582]   --->   Operation 80 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 81 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %info_hasPayload_1, i2 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1544]   --->   Operation 82 'bitconcatenate' 'tmp_7' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V, i3 %tmp_7) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1544]   --->   Operation 83 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = trunc i32 %payloadLen_V to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1546]   --->   Operation 84 'trunc' 'trunc_ln214_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.85ns)   --->   "%udpLen_V_3 = add i16 16, %trunc_ln214_2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1546]   --->   Operation 85 'add' 'udpLen_V_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V, i16 %udpLen_V_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1547]   --->   Operation 86 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "br label %._crit_edge26.i"   --->   Operation 87 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 14)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_126_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_67, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 88 'partselect' 'p_Result_126_i_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_126_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_67, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 89 'partselect' 'p_Result_126_1_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln647_26 = trunc i24 %p_Val2_67 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 90 'trunc' 'trunc_ln647_26' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_95 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %trunc_ln647_26, i8 %p_Result_126_1_i_i, i8 %p_Result_126_i_i_i, i8 31)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 91 'bitconcatenate' 'p_Result_95' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.65ns)   --->   "store i32 %p_Result_95, i32* @ackHeader_header_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:498->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1514]   --->   Operation 92 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.65>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_99 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_1_load, i4 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 93 'bitconcatenate' 'tmp_99' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.07ns)   --->   "%icmp_ln84_2 = icmp eq i20 %tmp_99, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 94 'icmp' 'icmp_ln84_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_100 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %ackHeader_idx_1_load, i4 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 95 'bitconcatenate' 'tmp_100' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln647_5 = zext i20 %tmp_100 to i27" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 96 'zext' 'zext_ln647_5' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.07ns)   --->   "%icmp_ln647_2 = icmp ne i27 %zext_ln647_5, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 97 'icmp' 'icmp_ln647_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node p_Result_96)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %p_Val2_67, i32 7)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 98 'bitselect' 'tmp_101' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node p_Result_96)   --->   "%select_ln647_12 = select i1 %icmp_ln647_2, i1 true, i1 %tmp_101" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 99 'select' 'select_ln647_12' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node p_Result_96)   --->   "%zext_ln647_6 = zext i1 %select_ln647_12 to i32" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 100 'zext' 'zext_ln647_6' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node p_Result_96)   --->   "%select_ln647_13 = select i1 %icmp_ln647_2, i32 %zext_ln647_6, i32 %p_Result_95" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 101 'select' 'select_ln647_13' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Result_96)   --->   "%select_ln647_14 = select i1 %icmp_ln647_2, i32 undef, i32 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 102 'select' 'select_ln647_14' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Result_96 = and i32 %select_ln647_13, %select_ln647_14" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 103 'and' 'p_Result_96' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_97 = call i512 @llvm.part.set.i512.i32(i512 undef, i32 %p_Result_96, i32 0, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 104 'partset' 'p_Result_97' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln87_2 = add i16 %ackHeader_idx_1_load, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 105 'add' 'add_ln87_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.35ns)   --->   "%select_ln84_5 = select i1 %icmp_ln84_2, i16 %add_ln87_2, i16 %ackHeader_idx_1_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 106 'select' 'select_ln84_5' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.67ns)   --->   "store i16 %select_ln84_5, i16* @ackHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1516]   --->   Operation 107 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.67>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %info_hasPayload_1, i2 -1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1521]   --->   Operation 108 'bitconcatenate' 'tmp_6' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V, i3 %tmp_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1521]   --->   Operation 109 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2payFifo_V_dat, i64* @tx_exh2payFifo_V_kee, i1* @tx_exh2payFifo_V_las, i512 %p_Result_97, i64 15, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1530]   --->   Operation 110 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i32 %payloadLen_V to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1533]   --->   Operation 111 'trunc' 'trunc_ln214_1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.85ns)   --->   "%udpLen_V_2 = add i16 %trunc_ln214_1, 20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1533]   --->   Operation 112 'add' 'udpLen_V_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V, i16 %udpLen_V_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1535]   --->   Operation 113 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 114 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_122_2_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 40, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1415]   --->   Operation 115 'partselect' 'p_Result_122_2_i_i_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_122_3_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 32, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1415]   --->   Operation 116 'partselect' 'p_Result_122_3_i_i_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_122_4_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1415]   --->   Operation 117 'partselect' 'p_Result_122_4_i_i_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_122_5_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1415]   --->   Operation 118 'partselect' 'p_Result_122_5_i_i_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_122_6_i_i_3 = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1415]   --->   Operation 119 'partselect' 'p_Result_122_6_i_i_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%trunc_ln647_23 = trunc i48 %meta_load to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1415]   --->   Operation 120 'trunc' 'trunc_ln647_23' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_124_i_i1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %payloadLen_V, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1416]   --->   Operation 121 'partselect' 'p_Result_124_i_i1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_124_1_i_i_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %payloadLen_V, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1416]   --->   Operation 122 'partselect' 'p_Result_124_1_i_i_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_124_2_i_i_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %payloadLen_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1416]   --->   Operation 123 'partselect' 'p_Result_124_2_i_i_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%trunc_ln647_24 = trunc i32 %payloadLen_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1416]   --->   Operation 124 'trunc' 'trunc_ln647_24' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_124_i_i2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1417]   --->   Operation 125 'partselect' 'p_Result_124_i_i2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_124_1_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1417]   --->   Operation 126 'partselect' 'p_Result_124_1_i_i_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_124_2_i_i_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1417]   --->   Operation 127 'partselect' 'p_Result_124_2_i_i_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%trunc_ln647_25 = trunc i32 %p_Val2_64 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1417]   --->   Operation 128 'trunc' 'trunc_ln647_25' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%p_Result_92 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i16(i8 %trunc_ln647_24, i8 %p_Result_124_2_i_i_3, i8 %p_Result_124_1_i_i_3, i8 %p_Result_124_i_i1, i8 %trunc_ln647_25, i8 %p_Result_124_2_i_i_4, i8 %p_Result_124_1_i_i_4, i8 %p_Result_124_i_i2, i8 %trunc_ln647_23, i8 %p_Result_122_6_i_i_3, i8 %p_Result_122_5_i_i_4, i8 %p_Result_122_4_i_i_4, i8 %p_Result_122_3_i_i_4, i8 %p_Result_122_2_i_i_4, i16 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1417]   --->   Operation 129 'bitconcatenate' 'p_Result_92' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_96 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_1_loa, i2 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 130 'bitconcatenate' 'tmp_96' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.08ns)   --->   "%icmp_ln84_1 = icmp eq i18 %tmp_96, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 131 'icmp' 'icmp_ln84_1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_97 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_1_loa, i2 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 132 'bitconcatenate' 'tmp_97' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln647_3 = zext i18 %tmp_97 to i25" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 133 'zext' 'zext_ln647_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.08ns)   --->   "%icmp_ln647_1 = icmp ne i25 %zext_ln647_3, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 134 'icmp' 'icmp_ln647_1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %payloadLen_V, i32 7)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 135 'bitselect' 'tmp_98' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%select_ln647_9 = select i1 %icmp_ln647_1, i1 false, i1 %tmp_98" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 136 'select' 'select_ln647_9' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%zext_ln647_4 = zext i1 %select_ln647_9 to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 137 'zext' 'zext_ln647_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%select_ln647_10 = select i1 %icmp_ln647_1, i128 %zext_ln647_4, i128 %p_Result_92" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 138 'select' 'select_ln647_10' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Result_93)   --->   "%select_ln647_11 = select i1 %icmp_ln647_1, i128 undef, i128 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 139 'select' 'select_ln647_11' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.51ns) (out node of the LUT)   --->   "%p_Result_93 = and i128 %select_ln647_10, %select_ln647_11" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 140 'and' 'p_Result_93' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_94 = call i512 @llvm.part.set.i512.i128(i512 undef, i128 %p_Result_93, i32 0, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 141 'partset' 'p_Result_94' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.85ns)   --->   "%add_ln87_1 = add i16 %rdmaHeader_idx_1_loa, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 142 'add' 'add_ln87_1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.35ns)   --->   "%select_ln84_4 = select i1 %icmp_ln84_1, i16 %add_ln87_1, i16 %rdmaHeader_idx_1_loa" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 143 'select' 'select_ln84_4' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.67ns)   --->   "store i16 %select_ln84_4, i16* @rdmaHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418]   --->   Operation 144 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.67>
ST_2 : Operation 145 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2payFifo_V_dat, i64* @tx_exh2payFifo_V_kee, i1* @tx_exh2payFifo_V_las, i512 %p_Result_94, i64 -1, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1424]   --->   Operation 145 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 146 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V, i3 2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1430]   --->   Operation 146 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 147 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V, i16 32) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1439]   --->   Operation 147 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%meta_qpn_V_1_load = load i24* @meta_qpn_V_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 148 'load' 'meta_qpn_V_1_load' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_qpn_V = trunc i24 %meta_qpn_V_1_load to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 149 'trunc' 'tmp_qpn_V' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_max_fwd_readreq_s = load i24* @meta_psn_V_3, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 150 'load' 'tmp_max_fwd_readreq_s' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_5 = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %tmp_max_fwd_readreq_s, i16 %tmp_qpn_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 151 'bitconcatenate' 'tmp_5' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i40P(i40* @tx_readReqTable_upd_s_0, i40 %tmp_5) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1442]   --->   Operation 152 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge25.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1451]   --->   Operation 153 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 12 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1452]   --->   Operation 154 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %info_hasPayload_1, i2 0) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1398]   --->   Operation 155 'bitconcatenate' 'tmp_3' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V, i3 %tmp_3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1398]   --->   Operation 156 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i32 %payloadLen_V to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1400]   --->   Operation 157 'trunc' 'trunc_ln214' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.85ns)   --->   "%udpLen_V_1 = add i16 16, %trunc_ln214" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1400]   --->   Operation 158 'add' 'udpLen_V_1' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V, i16 %udpLen_V_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1401]   --->   Operation 159 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "br label %._crit_edge26.i"   --->   Operation 160 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 27) | (ge_state_load == 2 & meta_op_code_8_load == 26) | (ge_state_load == 2 & meta_op_code_8_load == 8) | (ge_state_load == 2 & meta_op_code_8_load == 7)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_122_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 40, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 161 'partselect' 'p_Result_122_2_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_122_3_i_i = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 32, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 162 'partselect' 'p_Result_122_3_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_122_4_i_i = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 163 'partselect' 'p_Result_122_4_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_122_5_i_i = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 164 'partselect' 'p_Result_122_5_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_122_6_i_i = call i8 @_ssdm_op_PartSelect.i8.i48.i32.i32(i48 %meta_load, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 165 'partselect' 'p_Result_122_6_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%trunc_ln647 = trunc i48 %meta_load to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:450->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1344]   --->   Operation 166 'trunc' 'trunc_ln647' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_124_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %payloadLen_V, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1345]   --->   Operation 167 'partselect' 'p_Result_124_i_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_124_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %payloadLen_V, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1345]   --->   Operation 168 'partselect' 'p_Result_124_1_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_124_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %payloadLen_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1345]   --->   Operation 169 'partselect' 'p_Result_124_2_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%trunc_ln647_21 = trunc i32 %payloadLen_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:466->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1345]   --->   Operation 170 'trunc' 'trunc_ln647_21' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_124_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 171 'partselect' 'p_Result_124_i_i' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_124_1_i_i_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 172 'partselect' 'p_Result_124_1_i_i_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_124_2_i_i_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_64, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 173 'partselect' 'p_Result_124_2_i_i_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%trunc_ln647_22 = trunc i32 %p_Val2_64 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 174 'trunc' 'trunc_ln647_22' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i16(i8 %trunc_ln647_21, i8 %p_Result_124_2_i_i, i8 %p_Result_124_1_i_i, i8 %p_Result_124_i_i_i, i8 %trunc_ln647_22, i8 %p_Result_124_2_i_i_2, i8 %p_Result_124_1_i_i_2, i8 %p_Result_124_i_i, i8 %trunc_ln647, i8 %p_Result_122_6_i_i, i8 %p_Result_122_5_i_i, i8 %p_Result_122_4_i_i, i8 %p_Result_122_3_i_i, i8 %p_Result_122_2_i_i, i16 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:458->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1346]   --->   Operation 175 'bitconcatenate' 'p_Result_s' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_93 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_1_loa, i2 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 176 'bitconcatenate' 'tmp_93' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.08ns)   --->   "%icmp_ln84 = icmp eq i18 %tmp_93, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 177 'icmp' 'icmp_ln84' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_94 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %rdmaHeader_idx_1_loa, i2 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 178 'bitconcatenate' 'tmp_94' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i18 %tmp_94 to i25" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 179 'zext' 'zext_ln647' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.08ns)   --->   "%icmp_ln647 = icmp ne i25 %zext_ln647, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 180 'icmp' 'icmp_ln647' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %payloadLen_V, i32 7)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 181 'bitselect' 'tmp_95' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%select_ln647 = select i1 %icmp_ln647, i1 false, i1 %tmp_95" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 182 'select' 'select_ln647' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%zext_ln647_2 = zext i1 %select_ln647 to i128" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 183 'zext' 'zext_ln647_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%select_ln647_7 = select i1 %icmp_ln647, i128 %zext_ln647_2, i128 %p_Result_s" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 184 'select' 'select_ln647_7' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Result_90)   --->   "%select_ln647_8 = select i1 %icmp_ln647, i128 undef, i128 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 185 'select' 'select_ln647_8' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.51ns) (out node of the LUT)   --->   "%p_Result_90 = and i128 %select_ln647_7, %select_ln647_8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 186 'and' 'p_Result_90' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.51> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_91 = call i512 @llvm.part.set.i512.i128(i512 undef, i128 %p_Result_90, i32 0, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 187 'partset' 'p_Result_91' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.85ns)   --->   "%add_ln87 = add i16 %rdmaHeader_idx_1_loa, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 188 'add' 'add_ln87' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.35ns)   --->   "%select_ln84 = select i1 %icmp_ln84, i16 %add_ln87, i16 %rdmaHeader_idx_1_loa" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 189 'select' 'select_ln84' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.67ns)   --->   "store i16 %select_ln84, i16* @rdmaHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347]   --->   Operation 190 'store' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.67>
ST_2 : Operation 191 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_exh2payFifo_V_dat, i64* @tx_exh2payFifo_V_kee, i1* @tx_exh2payFifo_V_las, i512 %p_Result_91, i64 -1, i1 true) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1353]   --->   Operation 191 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_2 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %info_hasPayload_1, i2 -2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1363]   --->   Operation 192 'bitconcatenate' 'tmp_2' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i3P(i3* @tx_packetInfoFifo_V, i3 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1363]   --->   Operation 193 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node udpLen_V)   --->   "%or_ln1373 = or i1 %icmp_ln1373, %icmp_ln1373_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1373]   --->   Operation 194 'or' 'or_ln1373' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln1373 = trunc i32 %payloadLen_V to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1373]   --->   Operation 195 'trunc' 'trunc_ln1373' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.85ns)   --->   "%add_ln214 = add i16 32, %trunc_ln1373" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1377]   --->   Operation 196 'add' 'add_ln214' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.35ns) (out node of the LUT)   --->   "%udpLen_V = select i1 %or_ln1373, i16 1056, i16 %add_ln214" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1377]   --->   Operation 197 'select' 'udpLen_V' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V, i16 %udpLen_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1378]   --->   Operation 198 'write' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "br label %._crit_edge21.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1387]   --->   Operation 199 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 24 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 6 & !metaWritten_4_load) | (ge_state_load == 2 & meta_op_code_8_load == 10 & !metaWritten_4_load)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1388]   --->   Operation 200 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "br label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1590]   --->   Operation 201 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12) | (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "br label %._crit_edge26.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1593]   --->   Operation 202 'br' <Predicate = (ge_state_load == 2 & meta_op_code_8_load == 17) | (ge_state_load == 2 & meta_op_code_8_load == 15) | (ge_state_load == 2 & meta_op_code_8_load == 13) | (ge_state_load == 2 & meta_op_code_8_load == 16) | (ge_state_load == 2 & meta_op_code_8_load == 29) | (ge_state_load == 2 & meta_op_code_8_load == 12) | (ge_state_load == 2 & meta_op_code_8_load == 25) | (ge_state_load == 2 & meta_op_code_8_load == 24) | (ge_state_load == 2 & meta_op_code_8_load == 6) | (ge_state_load == 2 & meta_op_code_8_load == 10)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "br label %"generate_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1594]   --->   Operation 203 'br' <Predicate = (ge_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "store i24 %trunc_ln321, i24* @msnMeta_msn_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:59->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323]   --->   Operation 204 'store' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "store i32 %tmp_r_key_V_load_new, i32* @msnMeta_r_key_V, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:59->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323]   --->   Operation 205 'store' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1331]   --->   Operation 206 'br' <Predicate = (ge_state_load == 1 & tmp_91)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "br label %"generate_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1332]   --->   Operation 207 'br' <Predicate = (ge_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.67ns)   --->   "store i16 0, i16* @rdmaHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1287]   --->   Operation 208 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.67>
ST_2 : Operation 209 [1/1] (0.67ns)   --->   "store i16 0, i16* @ackHeader_idx_1, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1288]   --->   Operation 209 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.67>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "store i48 %this_assign_load_74_s, i48* @meta_addr_V, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 210 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "store i32 %tmp_length_V_load_ne, i32* @meta_length_V_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 211 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "store i1 %tmp_92, i1* @meta_isNak, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.hpp:211->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1292]   --->   Operation 212 'store' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @txExh2msnTable_req_V, i16 %tmp_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1296]   --->   Operation 213 'write' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1313]   --->   Operation 214 'br' <Predicate = (ge_state_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "br label %"generate_exh<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1314]   --->   Operation 215 'br' <Predicate = (ge_state_load == 0)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 216 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'msnTable2txExh_rsp_V' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1323) [221]  (1.84 ns)

 <State 2>: 3.44ns
The critical path consists of the following:
	'load' operation ('packetHeader<512, 128>.idx', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1347) on static variable 'rdmaHeader_idx_1' [34]  (0 ns)
	'icmp' operation ('icmp_ln647_1', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418) [130]  (1.09 ns)
	'select' operation ('select_ln647_11', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418) [135]  (0 ns)
	'and' operation ('__Result__', /home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1418) [136]  (0.512 ns)
	fifo write on port 'tx_exh2payFifo_V_dat' (/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:1424) [141]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
