0.6
2019.1
May 24 2019
15:06:07
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/decoder/decoder.v,1696173067,verilog,,C:/FPGA/FPGA_Transceiver/FPGA_transceiver/tb/decoder/decoder_tb.v,,decoder,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/bpsk_modulator.v,1696176790,verilog,,C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/mux.v,,bpsk_modulator,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/mux.v,1696176921,verilog,,C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/neg_sin_gen.v,,mux,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/neg_sin_gen.v,1696174477,verilog,,C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/sin_gen.v,,neg_sin_gen,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/modules/modulator/sin_gen.v,1696176236,verilog,,C:/FPGA/FPGA_Transceiver/FPGA_transceiver/tb/modulator/bpsk_modulator_tb.v,,sin_gen,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/syn/transceiver.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/tb/decoder/decoder_tb.v,1696171086,verilog,,,,decoder_tb,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/tb/modulator/bpsk_modulator_tb.v,1696171482,verilog,,,,bpsk_modulator_tb,,,,,,,,
C:/FPGA/FPGA_Transceiver/FPGA_transceiver/tb/modulator/sin_gen_tb.v,1696176141,verilog,,,,sin_gen_tb,,,,,,,,
