$comment
	File created using the following command:
		vcd file MI-CircuitosDigitais-Problema-2.msim.vcd -direction
$end
$date
	Wed Oct 25 16:55:05 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module modulo_clear_and_reset_AC_vlg_vec_tst $end
$var reg 2 ! Q [1:0] $end
$var reg 2 " STA [1:0] $end
$var wire 1 # AC [3] $end
$var wire 1 $ AC [2] $end
$var wire 1 % AC [1] $end
$var wire 1 & AC [0] $end
$var wire 1 ' CLR_RESET $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . gate_1|WideOr0~0_combout $end
$var wire 1 / gate_5|WideOr0~0_combout $end
$var wire 1 0 gate_4|WideOr0~combout $end
$var wire 1 1 gate_3|WideOr0~0_combout $end
$var wire 1 2 STA~combout [1] $end
$var wire 1 3 STA~combout [0] $end
$var wire 1 4 Q~combout [1] $end
$var wire 1 5 Q~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
1&
1%
1$
0#
1'
0(
1)
x*
1+
1,
1-
0.
1/
10
01
03
02
05
04
$end
#10000
b1 !
15
11
1#
#20000
b11 !
b10 !
05
14
#30000
b11 !
15
#40000
b1 "
b1 !
b0 !
05
04
13
01
0#
#50000
b1 !
15
11
1#
#60000
b11 !
b10 !
05
14
#70000
b11 !
15
#80000
b11 "
b10 "
b1 !
b0 !
05
04
03
12
01
1.
0#
0'
#90000
b1 !
15
11
00
1#
0$
#100000
b11 !
b10 !
05
14
10
0/
0.
1$
0%
1'
#110000
b11 !
15
1/
1%
#120000
b11 "
b1 !
b0 !
05
04
13
#130000
b1 !
15
#140000
b11 !
b10 !
05
14
#150000
b11 !
15
#160000
b1 "
b0 "
b1 !
b0 !
05
04
03
02
01
0#
#1000000
