Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a40ed525b007431fa7de086c12a2df2b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_Controller_behav xil_defaultlib.sim_Controller xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 6 for port ALUOp [D:/Desktop/experiment/Controller/Controller.srcs/sources_1/new/Controller.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MainDec
Compiling module xil_defaultlib.ALUDec
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.sim_Controller
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_Controller_behav
