/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Sep 15 10:12:20 2014
 *                 Full Compile MD5 Checksum  ef22086ebd4065e4fea50dbc64f17e5e
 *                     (minus title and desc)
 *                 MD5 Checksum               39fcae49037a6337517df43bfc24b21f
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14796
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_INTR_LOC_B_A_H__
#define BCHP_WOD_INTR_LOC_B_A_H__

/***************************************************************************
 *WOD_INTR_LOC_B_A - WOD Local Interrupt B Control Registers
 ***************************************************************************/
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS        0x02354040 /* [RO] HOST interrupt Status Register */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET           0x02354044 /* [WO] HOST interrupt Set Register */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR         0x02354048 /* [WO] HOST interrupt Clear Register */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS   0x0235404c /* [RO] HOST interrupt Mask Status Register */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET      0x02354050 /* [WO] HOST interrupt Mask Set Register */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR    0x02354054 /* [WO] HOST interrupt Mask Clear Register */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS         0x02354058 /* [RO] PCI interrupt Status Register */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET            0x0235405c /* [WO] PCI interrupt Set Register */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR          0x02354060 /* [WO] PCI interrupt Clear Register */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS    0x02354064 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET       0x02354068 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR     0x0235406c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *HOST_STATUS - HOST interrupt Status Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: HOST_STATUS :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_reserved0_MASK           0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_reserved0_SHIFT          27

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_FFT_IN_START_MASK        0x02000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_FFT_IN_START_SHIFT       25
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_FFT_IN_START_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_FFT_OUT_START_MASK       0x01000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_FFT_OUT_START_SHIFT      24
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_FFT_OUT_START_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_GUARD_START_MASK         0x00800000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_GUARD_START_SHIFT        23
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_GUARD_START_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TIMER1_INTR_MASK         0x00400000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TIMER1_INTR_SHIFT        22
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TIMER1_INTR_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TIMER0_INTR_MASK         0x00200000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TIMER0_INTR_SHIFT        21
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TIMER0_INTR_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_EQ_DONE_INTR_MASK        0x00100000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_EQ_DONE_INTR_SHIFT       20
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_EQ_DONE_INTR_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TI_DONE_INTR_MASK        0x00080000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TI_DONE_INTR_SHIFT       19
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_TI_DONE_INTR_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_STATUS :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_HOST_STATUS_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HOST_SET - HOST interrupt Set Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: HOST_SET :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_reserved0_MASK              0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_reserved0_SHIFT             27

/* WOD_INTR_LOC_B_A :: HOST_SET :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_FFT_IN_START_MASK           0x02000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_FFT_IN_START_SHIFT          25
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_FFT_IN_START_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_FFT_OUT_START_MASK          0x01000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_FFT_OUT_START_SHIFT         24
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_FFT_OUT_START_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_GUARD_START_MASK            0x00800000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_GUARD_START_SHIFT           23
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_GUARD_START_DEFAULT         0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TIMER1_INTR_MASK            0x00400000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TIMER1_INTR_SHIFT           22
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TIMER1_INTR_DEFAULT         0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TIMER0_INTR_MASK            0x00200000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TIMER0_INTR_SHIFT           21
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TIMER0_INTR_DEFAULT         0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_EQ_DONE_INTR_MASK           0x00100000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_EQ_DONE_INTR_SHIFT          20
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_EQ_DONE_INTR_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TI_DONE_INTR_MASK           0x00080000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TI_DONE_INTR_SHIFT          19
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_TI_DONE_INTR_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC15_DONE_INTR_MASK   0x00008000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC15_DONE_INTR_SHIFT  15
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC14_DONE_INTR_MASK   0x00004000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC14_DONE_INTR_SHIFT  14
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC13_DONE_INTR_MASK   0x00002000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC13_DONE_INTR_SHIFT  13
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC12_DONE_INTR_MASK   0x00001000
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC12_DONE_INTR_SHIFT  12
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC11_DONE_INTR_MASK   0x00000800
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC11_DONE_INTR_SHIFT  11
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC10_DONE_INTR_MASK   0x00000400
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC10_DONE_INTR_SHIFT  10
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC9_DONE_INTR_MASK    0x00000200
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC9_DONE_INTR_SHIFT   9
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC8_DONE_INTR_MASK    0x00000100
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC8_DONE_INTR_SHIFT   8
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC7_DONE_INTR_MASK    0x00000080
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC7_DONE_INTR_SHIFT   7
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC6_DONE_INTR_MASK    0x00000040
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC6_DONE_INTR_SHIFT   6
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC5_DONE_INTR_MASK    0x00000020
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC5_DONE_INTR_SHIFT   5
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC4_DONE_INTR_MASK    0x00000010
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC4_DONE_INTR_SHIFT   4
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC3_DONE_INTR_MASK    0x00000008
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC3_DONE_INTR_SHIFT   3
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC2_DONE_INTR_MASK    0x00000004
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC2_DONE_INTR_SHIFT   2
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC1_DONE_INTR_MASK    0x00000002
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC1_DONE_INTR_SHIFT   1
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_SET :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC0_DONE_INTR_MASK    0x00000001
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC0_DONE_INTR_SHIFT   0
#define BCHP_WOD_INTR_LOC_B_A_HOST_SET_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HOST_CLEAR - HOST interrupt Clear Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_reserved0_MASK            0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_reserved0_SHIFT           27

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_FFT_IN_START_MASK         0x02000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_FFT_IN_START_SHIFT        25
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_FFT_IN_START_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_FFT_OUT_START_MASK        0x01000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_FFT_OUT_START_SHIFT       24
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_FFT_OUT_START_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_GUARD_START_MASK          0x00800000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_GUARD_START_SHIFT         23
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_GUARD_START_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TIMER1_INTR_MASK          0x00400000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TIMER1_INTR_SHIFT         22
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TIMER1_INTR_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TIMER0_INTR_MASK          0x00200000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TIMER0_INTR_SHIFT         21
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TIMER0_INTR_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_EQ_DONE_INTR_MASK         0x00100000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_EQ_DONE_INTR_SHIFT        20
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_EQ_DONE_INTR_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TI_DONE_INTR_MASK         0x00080000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TI_DONE_INTR_SHIFT        19
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_TI_DONE_INTR_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC9_DONE_INTR_MASK  0x00000200
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC8_DONE_INTR_MASK  0x00000100
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC7_DONE_INTR_MASK  0x00000080
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC6_DONE_INTR_MASK  0x00000040
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC5_DONE_INTR_MASK  0x00000020
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC4_DONE_INTR_MASK  0x00000010
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC3_DONE_INTR_MASK  0x00000008
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC2_DONE_INTR_MASK  0x00000004
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC1_DONE_INTR_MASK  0x00000002
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_CLEAR :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC0_DONE_INTR_MASK  0x00000001
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_HOST_CLEAR_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_STATUS - HOST interrupt Mask Status Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_reserved0_MASK      0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_reserved0_SHIFT     27

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_FFT_IN_START_MASK   0x02000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_FFT_IN_START_SHIFT  25
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_FFT_IN_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_FFT_OUT_START_MASK  0x01000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_FFT_OUT_START_SHIFT 24
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_FFT_OUT_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_GUARD_START_MASK    0x00800000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_GUARD_START_SHIFT   23
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_GUARD_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TIMER1_INTR_MASK    0x00400000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TIMER1_INTR_SHIFT   22
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TIMER1_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TIMER0_INTR_MASK    0x00200000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TIMER0_INTR_SHIFT   21
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TIMER0_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_EQ_DONE_INTR_MASK   0x00100000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_EQ_DONE_INTR_SHIFT  20
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_EQ_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TI_DONE_INTR_MASK   0x00080000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TI_DONE_INTR_SHIFT  19
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_TI_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_STATUS :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_STATUS_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_SET - HOST interrupt Mask Set Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_reserved0_MASK         0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_reserved0_SHIFT        27

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_FFT_IN_START_MASK      0x02000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_FFT_IN_START_SHIFT     25
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_FFT_IN_START_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_FFT_OUT_START_MASK     0x01000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_FFT_OUT_START_SHIFT    24
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_FFT_OUT_START_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_GUARD_START_MASK       0x00800000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_GUARD_START_SHIFT      23
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_GUARD_START_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TIMER1_INTR_MASK       0x00400000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TIMER1_INTR_SHIFT      22
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TIMER1_INTR_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TIMER0_INTR_MASK       0x00200000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TIMER0_INTR_SHIFT      21
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TIMER0_INTR_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_EQ_DONE_INTR_MASK      0x00100000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_EQ_DONE_INTR_SHIFT     20
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_EQ_DONE_INTR_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TI_DONE_INTR_MASK      0x00080000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TI_DONE_INTR_SHIFT     19
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_TI_DONE_INTR_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_SET :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_SET_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *HOST_MASK_CLEAR - HOST interrupt Mask Clear Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_reserved0_MASK       0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_reserved0_SHIFT      27

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_FFT_IN_START_MASK    0x02000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_FFT_IN_START_SHIFT   25
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_FFT_IN_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_FFT_OUT_START_MASK   0x01000000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_FFT_OUT_START_SHIFT  24
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_FFT_OUT_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_GUARD_START_MASK     0x00800000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_GUARD_START_SHIFT    23
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_GUARD_START_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TIMER1_INTR_MASK     0x00400000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TIMER1_INTR_SHIFT    22
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TIMER1_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TIMER0_INTR_MASK     0x00200000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TIMER0_INTR_SHIFT    21
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TIMER0_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_EQ_DONE_INTR_MASK    0x00100000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_EQ_DONE_INTR_SHIFT   20
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_EQ_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TI_DONE_INTR_MASK    0x00080000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TI_DONE_INTR_SHIFT   19
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_TI_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: HOST_MASK_CLEAR :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_HOST_MASK_CLEAR_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: PCI_STATUS :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_reserved0_MASK            0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_reserved0_SHIFT           27

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_FFT_IN_START_MASK         0x02000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_FFT_IN_START_SHIFT        25
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_FFT_IN_START_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_FFT_OUT_START_MASK        0x01000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_FFT_OUT_START_SHIFT       24
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_FFT_OUT_START_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_GUARD_START_MASK          0x00800000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_GUARD_START_SHIFT         23
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_GUARD_START_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TIMER1_INTR_MASK          0x00400000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TIMER1_INTR_SHIFT         22
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TIMER1_INTR_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TIMER0_INTR_MASK          0x00200000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TIMER0_INTR_SHIFT         21
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TIMER0_INTR_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_EQ_DONE_INTR_MASK         0x00100000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_EQ_DONE_INTR_SHIFT        20
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_EQ_DONE_INTR_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TI_DONE_INTR_MASK         0x00080000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TI_DONE_INTR_SHIFT        19
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_TI_DONE_INTR_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC9_DONE_INTR_MASK  0x00000200
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC8_DONE_INTR_MASK  0x00000100
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC7_DONE_INTR_MASK  0x00000080
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC6_DONE_INTR_MASK  0x00000040
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC5_DONE_INTR_MASK  0x00000020
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC4_DONE_INTR_MASK  0x00000010
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC3_DONE_INTR_MASK  0x00000008
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC2_DONE_INTR_MASK  0x00000004
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC1_DONE_INTR_MASK  0x00000002
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_STATUS :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC0_DONE_INTR_MASK  0x00000001
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_PCI_STATUS_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: PCI_SET :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_reserved0_MASK               0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_reserved0_SHIFT              27

/* WOD_INTR_LOC_B_A :: PCI_SET :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_FFT_IN_START_MASK            0x02000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_FFT_IN_START_SHIFT           25
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_FFT_IN_START_DEFAULT         0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_FFT_OUT_START_MASK           0x01000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_FFT_OUT_START_SHIFT          24
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_FFT_OUT_START_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_GUARD_START_MASK             0x00800000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_GUARD_START_SHIFT            23
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_GUARD_START_DEFAULT          0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TIMER1_INTR_MASK             0x00400000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TIMER1_INTR_SHIFT            22
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TIMER1_INTR_DEFAULT          0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TIMER0_INTR_MASK             0x00200000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TIMER0_INTR_SHIFT            21
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TIMER0_INTR_DEFAULT          0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_EQ_DONE_INTR_MASK            0x00100000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_EQ_DONE_INTR_SHIFT           20
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_EQ_DONE_INTR_DEFAULT         0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TI_DONE_INTR_MASK            0x00080000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TI_DONE_INTR_SHIFT           19
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_TI_DONE_INTR_DEFAULT         0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_PHASE_DONE_INTR_MASK  0x00020000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC15_DONE_INTR_MASK    0x00008000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC15_DONE_INTR_SHIFT   15
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC14_DONE_INTR_MASK    0x00004000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC14_DONE_INTR_SHIFT   14
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC13_DONE_INTR_MASK    0x00002000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC13_DONE_INTR_SHIFT   13
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC12_DONE_INTR_MASK    0x00001000
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC12_DONE_INTR_SHIFT   12
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC11_DONE_INTR_MASK    0x00000800
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC11_DONE_INTR_SHIFT   11
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC10_DONE_INTR_MASK    0x00000400
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC10_DONE_INTR_SHIFT   10
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC9_DONE_INTR_MASK     0x00000200
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC9_DONE_INTR_SHIFT    9
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC9_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC8_DONE_INTR_MASK     0x00000100
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC8_DONE_INTR_SHIFT    8
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC8_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC7_DONE_INTR_MASK     0x00000080
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC7_DONE_INTR_SHIFT    7
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC7_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC6_DONE_INTR_MASK     0x00000040
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC6_DONE_INTR_SHIFT    6
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC6_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC5_DONE_INTR_MASK     0x00000020
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC5_DONE_INTR_SHIFT    5
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC5_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC4_DONE_INTR_MASK     0x00000010
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC4_DONE_INTR_SHIFT    4
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC4_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC3_DONE_INTR_MASK     0x00000008
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC3_DONE_INTR_SHIFT    3
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC3_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC2_DONE_INTR_MASK     0x00000004
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC2_DONE_INTR_SHIFT    2
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC2_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC1_DONE_INTR_MASK     0x00000002
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC1_DONE_INTR_SHIFT    1
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC1_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_SET :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC0_DONE_INTR_MASK     0x00000001
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC0_DONE_INTR_SHIFT    0
#define BCHP_WOD_INTR_LOC_B_A_PCI_SET_MEM_PROC0_DONE_INTR_DEFAULT  0x00000001

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_reserved0_MASK             0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_reserved0_SHIFT            27

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_FFT_IN_START_MASK          0x02000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_FFT_IN_START_SHIFT         25
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_FFT_IN_START_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_FFT_OUT_START_MASK         0x01000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_FFT_OUT_START_SHIFT        24
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_FFT_OUT_START_DEFAULT      0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_GUARD_START_MASK           0x00800000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_GUARD_START_SHIFT          23
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_GUARD_START_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TIMER1_INTR_MASK           0x00400000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TIMER1_INTR_SHIFT          22
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TIMER1_INTR_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TIMER0_INTR_MASK           0x00200000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TIMER0_INTR_SHIFT          21
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TIMER0_INTR_DEFAULT        0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_EQ_DONE_INTR_MASK          0x00100000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_EQ_DONE_INTR_SHIFT         20
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_EQ_DONE_INTR_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TI_DONE_INTR_MASK          0x00080000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TI_DONE_INTR_SHIFT         19
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_TI_DONE_INTR_DEFAULT       0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC15_DONE_INTR_MASK  0x00008000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC14_DONE_INTR_MASK  0x00004000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC13_DONE_INTR_MASK  0x00002000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC12_DONE_INTR_MASK  0x00001000
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC11_DONE_INTR_MASK  0x00000800
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC10_DONE_INTR_MASK  0x00000400
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC9_DONE_INTR_MASK   0x00000200
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC9_DONE_INTR_SHIFT  9
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC8_DONE_INTR_MASK   0x00000100
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC8_DONE_INTR_SHIFT  8
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC7_DONE_INTR_MASK   0x00000080
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC7_DONE_INTR_SHIFT  7
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC6_DONE_INTR_MASK   0x00000040
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC6_DONE_INTR_SHIFT  6
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC5_DONE_INTR_MASK   0x00000020
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC5_DONE_INTR_SHIFT  5
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC4_DONE_INTR_MASK   0x00000010
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC4_DONE_INTR_SHIFT  4
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC3_DONE_INTR_MASK   0x00000008
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC3_DONE_INTR_SHIFT  3
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC2_DONE_INTR_MASK   0x00000004
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC2_DONE_INTR_SHIFT  2
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC1_DONE_INTR_MASK   0x00000002
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC1_DONE_INTR_SHIFT  1
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_CLEAR :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC0_DONE_INTR_MASK   0x00000001
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC0_DONE_INTR_SHIFT  0
#define BCHP_WOD_INTR_LOC_B_A_PCI_CLEAR_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_reserved0_MASK       0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_reserved0_SHIFT      27

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_FFT_IN_START_MASK    0x02000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_FFT_IN_START_SHIFT   25
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_FFT_IN_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_FFT_OUT_START_MASK   0x01000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_FFT_OUT_START_SHIFT  24
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_FFT_OUT_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_GUARD_START_MASK     0x00800000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_GUARD_START_SHIFT    23
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_GUARD_START_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TIMER1_INTR_MASK     0x00400000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TIMER1_INTR_SHIFT    22
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TIMER1_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TIMER0_INTR_MASK     0x00200000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TIMER0_INTR_SHIFT    21
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TIMER0_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_EQ_DONE_INTR_MASK    0x00100000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_EQ_DONE_INTR_SHIFT   20
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_EQ_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TI_DONE_INTR_MASK    0x00080000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TI_DONE_INTR_SHIFT   19
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_TI_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_STATUS :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_STATUS_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_reserved0_MASK          0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_reserved0_SHIFT         27

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_FFT_IN_START_MASK       0x02000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_FFT_IN_START_SHIFT      25
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_FFT_IN_START_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_FFT_OUT_START_MASK      0x01000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_FFT_OUT_START_SHIFT     24
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_FFT_OUT_START_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_GUARD_START_MASK        0x00800000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_GUARD_START_SHIFT       23
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_GUARD_START_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TIMER1_INTR_MASK        0x00400000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TIMER1_INTR_SHIFT       22
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TIMER1_INTR_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TIMER0_INTR_MASK        0x00200000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TIMER0_INTR_SHIFT       21
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TIMER0_INTR_DEFAULT     0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_EQ_DONE_INTR_MASK       0x00100000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_EQ_DONE_INTR_SHIFT      20
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_EQ_DONE_INTR_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TI_DONE_INTR_MASK       0x00080000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TI_DONE_INTR_SHIFT      19
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_TI_DONE_INTR_DEFAULT    0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_SET :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_SET_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: reserved0 [31:27] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_reserved0_MASK        0xf8000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_reserved0_SHIFT       27

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: PP_TRK_CPOTPO_DONE_INTR [26:26] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CPOTPO_DONE_INTR_MASK 0x04000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CPOTPO_DONE_INTR_SHIFT 26
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CPOTPO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: FFT_IN_START [25:25] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_FFT_IN_START_MASK     0x02000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_FFT_IN_START_SHIFT    25
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_FFT_IN_START_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: FFT_OUT_START [24:24] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_FFT_OUT_START_MASK    0x01000000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_FFT_OUT_START_SHIFT   24
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_FFT_OUT_START_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: GUARD_START [23:23] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_GUARD_START_MASK      0x00800000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_GUARD_START_SHIFT     23
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_GUARD_START_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: TIMER1_INTR [22:22] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TIMER1_INTR_MASK      0x00400000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TIMER1_INTR_SHIFT     22
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TIMER1_INTR_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: TIMER0_INTR [21:21] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TIMER0_INTR_MASK      0x00200000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TIMER0_INTR_SHIFT     21
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TIMER0_INTR_DEFAULT   0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: EQ_DONE_INTR [20:20] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_EQ_DONE_INTR_MASK     0x00100000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_EQ_DONE_INTR_SHIFT    20
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_EQ_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: TI_DONE_INTR [19:19] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TI_DONE_INTR_MASK     0x00080000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TI_DONE_INTR_SHIFT    19
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_TI_DONE_INTR_DEFAULT  0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: PP_TRK_CFOTFO_DONE_INTR [18:18] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CFOTFO_DONE_INTR_MASK 0x00040000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CFOTFO_DONE_INTR_SHIFT 18
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CFOTFO_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: PP_TRK_PHASE_DONE_INTR [17:17] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_PHASE_DONE_INTR_MASK 0x00020000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_PHASE_DONE_INTR_SHIFT 17
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_PHASE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: PP_TRK_CPECGE_DONE_INTR [16:16] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CPECGE_DONE_INTR_MASK 0x00010000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CPECGE_DONE_INTR_SHIFT 16
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_PP_TRK_CPECGE_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC15_DONE_INTR [15:15] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC15_DONE_INTR_MASK 0x00008000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC15_DONE_INTR_SHIFT 15
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC15_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC14_DONE_INTR [14:14] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC14_DONE_INTR_MASK 0x00004000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC14_DONE_INTR_SHIFT 14
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC14_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC13_DONE_INTR [13:13] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC13_DONE_INTR_MASK 0x00002000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC13_DONE_INTR_SHIFT 13
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC13_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC12_DONE_INTR [12:12] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC12_DONE_INTR_MASK 0x00001000
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC12_DONE_INTR_SHIFT 12
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC12_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC11_DONE_INTR [11:11] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC11_DONE_INTR_MASK 0x00000800
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC11_DONE_INTR_SHIFT 11
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC11_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC10_DONE_INTR [10:10] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC10_DONE_INTR_MASK 0x00000400
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC10_DONE_INTR_SHIFT 10
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC10_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC9_DONE_INTR [09:09] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC9_DONE_INTR_MASK 0x00000200
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC9_DONE_INTR_SHIFT 9
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC9_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC8_DONE_INTR [08:08] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC8_DONE_INTR_MASK 0x00000100
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC8_DONE_INTR_SHIFT 8
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC8_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC7_DONE_INTR [07:07] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC7_DONE_INTR_MASK 0x00000080
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC7_DONE_INTR_SHIFT 7
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC7_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC6_DONE_INTR [06:06] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC6_DONE_INTR_MASK 0x00000040
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC6_DONE_INTR_SHIFT 6
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC6_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC5_DONE_INTR [05:05] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC5_DONE_INTR_MASK 0x00000020
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC5_DONE_INTR_SHIFT 5
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC5_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC4_DONE_INTR [04:04] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC4_DONE_INTR_MASK 0x00000010
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC4_DONE_INTR_SHIFT 4
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC4_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC3_DONE_INTR [03:03] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC3_DONE_INTR_MASK 0x00000008
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC3_DONE_INTR_SHIFT 3
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC3_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC2_DONE_INTR [02:02] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC2_DONE_INTR_MASK 0x00000004
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC2_DONE_INTR_SHIFT 2
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC2_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC1_DONE_INTR [01:01] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC1_DONE_INTR_MASK 0x00000002
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC1_DONE_INTR_SHIFT 1
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC1_DONE_INTR_DEFAULT 0x00000001

/* WOD_INTR_LOC_B_A :: PCI_MASK_CLEAR :: MEM_PROC0_DONE_INTR [00:00] */
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC0_DONE_INTR_MASK 0x00000001
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC0_DONE_INTR_SHIFT 0
#define BCHP_WOD_INTR_LOC_B_A_PCI_MASK_CLEAR_MEM_PROC0_DONE_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_WOD_INTR_LOC_B_A_H__ */

/* End of File */
