{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554405737507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554405737509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr  4 15:22:17 2019 " "Processing started: Thu Apr  4 15:22:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554405737509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405737509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405737509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554405737955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554405737955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part1/reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part1/reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-description " "Found design unit 1: reset_circuit-description" {  } { { "Lab6/part1/reset_circuit.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748432 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "Lab6/part1/reset_circuit.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "/home/student1/vshreeka/coe608/pc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748435 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student1/vshreeka/coe608/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/UZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/UZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UZE-behv " "Found design unit 1: UZE-behv" {  } { { "Lab6/part2/UZE.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/UZE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748437 ""} { "Info" "ISGN_ENTITY_NAME" "1 UZE " "Found entity 1: UZE" {  } { { "Lab6/part2/UZE.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/UZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748437 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"system_memory_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" system_memory_inst.vhd(1) " "VHDL syntax error at system_memory_inst.vhd(1) near text \"system_memory_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Lab6/part2/system_memory_inst.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/system_memory_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/system_memory_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Lab6/part2/system_memory_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "Lab6/part2/system_memory.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/system_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748442 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "Lab6/part2/system_memory.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/system_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748442 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/student1/vshreeka/coe608/Lab6/part2/reset_circuit.vhd /home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd " "File \"/home/student1/vshreeka/coe608/Lab6/part2/reset_circuit.vhd\" is a duplicate of already analyzed file \"/home/student1/vshreeka/coe608/Lab6/part1/reset_circuit.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1554405748444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/reset_circuit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Lab6/part2/reset_circuit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-description " "Found design unit 1: reg32-description" {  } { { "Lab6/part2/reg32.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/reg32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748446 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "Lab6/part2/reg32.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/reg32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-description " "Found design unit 1: reg1-description" {  } { { "Lab6/part2/reg1.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/reg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748448 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "Lab6/part2/reg1.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/reg1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/RED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/RED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RED-behaviour " "Found design unit 1: RED-behaviour" {  } { { "Lab6/part2/RED.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/RED.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748451 ""} { "Info" "ISGN_ENTITY_NAME" "1 RED " "Found entity 1: RED" {  } { { "Lab6/part2/RED.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/RED.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748451 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "pc work pc.vhd(5) " "VHDL Primary Unit Declaration error at pc.vhd(5): primary unit \"pc\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Lab6/part2/pc.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/pc.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1554405748453 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "pc pc.vhd(5) " "HDL error at pc.vhd(5): see declaration for object \"pc\"" {  } { { "pc.vhd" "" { Text "/home/student1/vshreeka/coe608/pc.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554405748453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/pc.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Lab6/part2/pc.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/MUX_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/MUX_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3-description " "Found design unit 1: MUX_3-description" {  } { { "Lab6/part2/MUX_3.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/MUX_3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748456 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "Lab6/part2/MUX_3.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/MUX_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/MUX_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/MUX_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-description " "Found design unit 1: MUX_2-description" {  } { { "Lab6/part2/MUX_2.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/MUX_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748458 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "Lab6/part2/MUX_2.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/MUX_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/LZE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/LZE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-behv " "Found design unit 1: LZE-behv" {  } { { "Lab6/part2/LZE.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/LZE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748461 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "Lab6/part2/LZE.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/LZE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "Lab6/part2/datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/datapath.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748463 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Lab6/part2/datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "Lab6/part2/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/data_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748465 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Lab6/part2/data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/data_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/CPU_TEST_Sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/CPU_TEST_Sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_TEST_Sim-behavior " "Found design unit 1: CPU_TEST_Sim-behavior" {  } { { "Lab6/part2/CPU_TEST_Sim.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/CPU_TEST_Sim.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748468 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_TEST_Sim " "Found entity 1: CPU_TEST_Sim" {  } { { "Lab6/part2/CPU_TEST_Sim.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/CPU_TEST_Sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-behavior " "Found design unit 1: cpu1-behavior" {  } { { "Lab6/part2/cpu1.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/cpu1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748470 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "Lab6/part2/cpu1.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/cpu1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-description " "Found design unit 1: control-description" {  } { { "Lab6/part2/control.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/control.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748474 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Lab6/part2/control.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/control.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab6/part2/alu32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab6/part2/alu32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu32-description " "Found design unit 1: alu32-description" {  } { { "Lab6/part2/alu32.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/alu32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "Lab6/part2/alu32.vhd" "" { Text "/home/student1/vshreeka/coe608/Lab6/part2/alu32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554405748476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748476 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554405748705 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr  4 15:22:28 2019 " "Processing ended: Thu Apr  4 15:22:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554405748705 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554405748705 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554405748705 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554405748705 ""}
