

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        1 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_Lk9e6D
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_VLVlb2"
Running: cat _ptx_VLVlb2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TwCaiq
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TwCaiq --output-file  /dev/null 2> _ptx_VLVlb2info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_VLVlb2 _ptx2_TwCaiq _ptx_VLVlb2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Thu Apr 12 15:53:51 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=76085 (inst/sec) elapsed = 0:0:00:03 / Thu Apr 12 15:53:52 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(6,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 469664 (ipc=313.1) sim_rate=117416 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 15:53:53 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,4,0) tid=(15,5,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,5,0) tid=(15,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(5,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 795816 (ipc=397.9) sim_rate=159163 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 15:53:54 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,2,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 902264 (ipc=360.9) sim_rate=150377 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 15:53:55 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,1,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1018000 (ipc=339.3) sim_rate=145428 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 15:53:56 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(6,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,5,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1336912 (ipc=382.0) sim_rate=167114 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 15:53:57 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(7,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,1,0) tid=(15,15,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(1,7,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1612016 (ipc=403.0) sim_rate=179112 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 15:53:58 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(5,2,0) tid=(15,13,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,5,0) tid=(15,3,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,5,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1883996 (ipc=418.7) sim_rate=188399 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 15:53:59 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(7,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2045380 (ipc=409.1) sim_rate=185943 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 15:54:00 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,1,0) tid=(2,1,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,2,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2257984 (ipc=410.5) sim_rate=188165 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 15:54:01 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,7,0) tid=(12,2,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,3,0) tid=(12,8,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2466062 (ipc=411.0) sim_rate=189697 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 15:54:02 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,1,0) tid=(14,10,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2626771 (ipc=404.1) sim_rate=187626 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 15:54:03 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(3,12,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,6,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2832438 (ipc=404.6) sim_rate=177027 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 15:54:05 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(6,4,0) tid=(4,11,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(6,3,0) tid=(7,9,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,3,0) tid=(11,13,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(5,5,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3129844 (ipc=417.3) sim_rate=184108 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 15:54:06 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,0,0) tid=(11,15,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,1,0) tid=(4,11,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,0,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3446340 (ipc=430.8) sim_rate=191463 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 15:54:07 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,4,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3687646 (ipc=433.8) sim_rate=194086 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 15:54:08 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(1,5,0) tid=(9,7,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,0,0) tid=(6,11,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,3,0) tid=(11,2,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,2,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 3994594 (ipc=443.8) sim_rate=190218 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 15:54:10 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(1,2,0) tid=(9,2,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4234471 (ipc=445.7) sim_rate=192475 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 15:54:11 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(5,1,0) tid=(15,12,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4465462 (ipc=446.5) sim_rate=194150 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 15:54:12 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(3,2,0) tid=(1,4,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,7,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4716017 (ipc=449.1) sim_rate=196500 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 15:54:13 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(3,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(1,0,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4970399 (ipc=451.9) sim_rate=198815 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 15:54:14 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,0,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5186980 (ipc=451.0) sim_rate=199499 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 15:54:15 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,0,0) tid=(9,3,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,3,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5431202 (ipc=452.6) sim_rate=193971 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 15:54:17 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(3,2,0) tid=(0,8,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5565433 (ipc=445.2) sim_rate=191911 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 15:54:18 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,5,0) tid=(10,14,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(3,3,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5801041 (ipc=446.2) sim_rate=193368 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 15:54:19 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,7,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13258,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13259,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13264,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(13265,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13270,0), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(13271,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13277,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(13278,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13282,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13290,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13299,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13300,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13325,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13325,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13336,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13338,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13338,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 5999713 (ipc=444.4) sim_rate=193539 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 15:54:20 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(3,5,0) tid=(4,8,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13797,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13836,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13848,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13920,0), 2 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13951,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13965,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13969,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13982,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13993,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6264325 (ipc=447.5) sim_rate=189828 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 15:54:22 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14020,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14048,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14057,0), 3 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(0,5,0) tid=(14,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14092,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14093,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14099,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,4,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6496048 (ipc=448.0) sim_rate=191060 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 15:54:23 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,5,0) tid=(10,11,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,4,0) tid=(13,12,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6694848 (ipc=446.3) sim_rate=191281 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 15:54:24 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(3,7,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6893997 (ipc=444.8) sim_rate=191499 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 15:54:25 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(6,5,0) tid=(8,4,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(1,5,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15886,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15889,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15914,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15981,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15992,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7083310 (ipc=442.7) sim_rate=191440 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 15:54:26 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,6,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16081,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16085,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16110,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16177,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16211,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16263,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16333,0), 2 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(6,6,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16414,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16480,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7236198 (ipc=438.6) sim_rate=190426 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 15:54:27 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16616,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7348582 (ipc=432.3) sim_rate=188425 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 15:54:28 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(0,6,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17328,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17432,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7451572 (ipc=425.8) sim_rate=186289 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 15:54:29 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17642,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17768,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17794,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,7,0) tid=(11,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18166,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18202,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18355,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7552164 (ipc=408.2) sim_rate=184199 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 15:54:30 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18553,0), 1 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,7,0) tid=(5,6,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,7,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7699119 (ipc=366.6) sim_rate=183312 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 15:54:31 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21028,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21069,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21077,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21083,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 1: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 21084
gpu_sim_insn = 7699119
gpu_ipc =     365.1641
gpu_tot_sim_cycle = 21084
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     365.1641
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 5805
gpu_stall_icnt2sh    = 7469
gpu_total_sim_rate=183312

========= Core RFC stats =========
	Total RFC Accesses     = 716816
	Total RFC Misses       = 543711
	Total RFC Read Misses  = 263737
	Total RFC Write Misses = 279974
	Total RFC Evictions    = 283008

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5984
	L1I_total_cache_miss_rate = 0.0320
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 164, Miss = 60, Miss_rate = 0.366, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 167, Miss = 58, Miss_rate = 0.347, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 162, Miss = 58, Miss_rate = 0.358, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 56, Miss_rate = 0.389, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 168, Miss = 59, Miss_rate = 0.351, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 863
	L1D_total_cache_miss_rate = 0.3868
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 856
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 180852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5984
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 856
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:58803	W0_Idle:52310	W0_Scoreboard:92859	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6848 {8:856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2136 {8:267,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116416 {136:856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36312 {136:267,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 325 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 21083 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	331 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	829 	257 	158 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	41 	500 	304 	26 	0 	0 	0 	0 	0 	0 	168 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6300      4046    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6310      3639    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4068      4793    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3278      5762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4151      6452    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3316      5684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27830 n_nop=27790 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.002156
n_activity=343 dram_eff=0.1749
bk0: 18a 27707i bk1: 12a 27759i bk2: 0a 27829i bk3: 0a 27829i bk4: 0a 27829i bk5: 0a 27829i bk6: 0a 27829i bk7: 0a 27829i bk8: 0a 27829i bk9: 0a 27830i bk10: 0a 27830i bk11: 0a 27831i bk12: 0a 27831i bk13: 0a 27831i bk14: 0a 27831i bk15: 0a 27831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00114984
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27830 n_nop=27796 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002012
n_activity=254 dram_eff=0.2205
bk0: 16a 27759i bk1: 12a 27755i bk2: 0a 27827i bk3: 0a 27829i bk4: 0a 27829i bk5: 0a 27829i bk6: 0a 27829i bk7: 0a 27829i bk8: 0a 27829i bk9: 0a 27830i bk10: 0a 27830i bk11: 0a 27831i bk12: 0a 27831i bk13: 0a 27831i bk14: 0a 27831i bk15: 0a 27832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00100611
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27830 n_nop=27798 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.001725
n_activity=261 dram_eff=0.1839
bk0: 14a 27740i bk1: 10a 27758i bk2: 0a 27829i bk3: 0a 27829i bk4: 0a 27829i bk5: 0a 27829i bk6: 0a 27829i bk7: 0a 27829i bk8: 0a 27830i bk9: 0a 27830i bk10: 0a 27831i bk11: 0a 27831i bk12: 0a 27831i bk13: 0a 27831i bk14: 0a 27831i bk15: 0a 27831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27830 n_nop=27802 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001725
n_activity=203 dram_eff=0.2365
bk0: 16a 27758i bk1: 8a 27796i bk2: 0a 27829i bk3: 0a 27829i bk4: 0a 27829i bk5: 0a 27829i bk6: 0a 27829i bk7: 0a 27830i bk8: 0a 27830i bk9: 0a 27830i bk10: 0a 27830i bk11: 0a 27831i bk12: 0a 27831i bk13: 0a 27831i bk14: 0a 27831i bk15: 0a 27831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000503054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27830 n_nop=27802 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.001725
n_activity=197 dram_eff=0.2437
bk0: 16a 27758i bk1: 8a 27796i bk2: 0a 27829i bk3: 0a 27829i bk4: 0a 27829i bk5: 0a 27829i bk6: 0a 27829i bk7: 0a 27830i bk8: 0a 27830i bk9: 0a 27830i bk10: 0a 27830i bk11: 0a 27831i bk12: 0a 27831i bk13: 0a 27831i bk14: 0a 27831i bk15: 0a 27831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00118577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27830 n_nop=27804 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.001581
n_activity=212 dram_eff=0.2075
bk0: 14a 27764i bk1: 8a 27799i bk2: 0a 27828i bk3: 0a 27829i bk4: 0a 27829i bk5: 0a 27829i bk6: 0a 27829i bk7: 0a 27829i bk8: 0a 27829i bk9: 0a 27831i bk10: 0a 27831i bk11: 0a 27831i bk12: 0a 27831i bk13: 0a 27831i bk14: 0a 27831i bk15: 0a 27831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000215595

========= L2 cache stats =========
L2_cache_bank[0]: Access = 173, Miss = 9, Miss_rate = 0.052, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 108, Miss = 6, Miss_rate = 0.056, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 106, Miss = 6, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 121, Miss = 7, Miss_rate = 0.058, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 94, Miss = 5, Miss_rate = 0.053, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 138, Miss = 8, Miss_rate = 0.058, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 115, Miss = 7, Miss_rate = 0.061, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 1377
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 199
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5899
icnt_total_pkts_simt_to_mem=1726
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.0065
	minimum = 6
	maximum = 324
Network latency average = 16.3297
	minimum = 6
	maximum = 324
Slowest packet = 594
Flit latency average = 13.959
	minimum = 6
	maximum = 324
Slowest flit = 924
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00483779
	minimum = 0.00365206 (at node 22)
	maximum = 0.00820527 (at node 15)
Accepted packet rate average = 0.00483779
	minimum = 0.00365206 (at node 22)
	maximum = 0.00820527 (at node 15)
Injected flit rate average = 0.0133944
	minimum = 0.00507494 (at node 0)
	maximum = 0.0331531 (at node 15)
Accepted flit rate average= 0.0133944
	minimum = 0.00483779 (at node 22)
	maximum = 0.0196832 (at node 2)
Injected packet length average = 2.7687
Accepted packet length average = 2.7687
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 183312 (inst/sec)
gpgpu_simulation_rate = 502 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,21084)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,21084)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,21084)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,21084)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,1,0) tid=(14,14,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(5,3,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 21584  inst.: 7902255 (ipc=406.3) sim_rate=183773 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 15:54:32 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,1,0) tid=(14,14,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,3,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 22084  inst.: 8150643 (ipc=451.5) sim_rate=185241 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 15:54:33 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,4,0) tid=(10,13,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(5,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 22584  inst.: 8503471 (ipc=536.2) sim_rate=188966 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 15:54:34 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,6,0) tid=(6,1,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(2,0,0) tid=(6,10,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(3,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,2,0) tid=(14,5,0)
GPGPU-Sim uArch: cycles simulated: 23084  inst.: 8895259 (ipc=598.1) sim_rate=189260 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 15:54:36 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,1,0) tid=(3,10,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(0,0,0) tid=(3,15,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 23584  inst.: 9255773 (ipc=622.7) sim_rate=188893 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 15:54:38 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,0,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 24084  inst.: 9529168 (ipc=610.0) sim_rate=190583 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 15:54:39 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(7,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,0,0) tid=(8,5,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,0,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 24584  inst.: 9855788 (ipc=616.2) sim_rate=189534 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 15:54:41 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,5,0) tid=(13,13,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 25084  inst.: 10166376 (ipc=616.8) sim_rate=191818 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 15:54:42 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(7,0,0) tid=(8,5,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,7,0) tid=(2,15,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,2,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 25584  inst.: 10486035 (ipc=619.3) sim_rate=190655 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 15:54:44 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(4,1,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 26084  inst.: 10706841 (ipc=601.5) sim_rate=191193 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 15:54:45 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,0,0) tid=(12,11,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(3,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 26584  inst.: 10993670 (ipc=599.0) sim_rate=192871 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 15:54:46 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(7,2,0) tid=(9,4,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 27084  inst.: 11227579 (ipc=588.1) sim_rate=190297 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 15:54:48 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(5,1,0) tid=(4,7,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 27584  inst.: 11463438 (ipc=579.1) sim_rate=191057 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 15:54:49 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(2,1,0) tid=(9,7,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,1,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 28084  inst.: 11685307 (ipc=569.5) sim_rate=191562 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 15:54:50 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(3,1,0) tid=(15,13,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(6,1,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 28584  inst.: 11907363 (ipc=561.1) sim_rate=189005 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 15:54:52 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(3,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,3,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 29084  inst.: 12179868 (ipc=560.1) sim_rate=190310 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 15:54:53 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8257,21084), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8258,21084)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8295,21084), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(8296,21084)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,7,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8339,21084), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8340,21084)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8371,21084), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8372,21084)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8375,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8394,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8395,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8444,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8460,21084), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 29584  inst.: 12437364 (ipc=557.4) sim_rate=188444 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 15:54:55 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,5,0) tid=(5,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8575,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8587,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8601,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8615,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8699,21084), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,3,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8772,21084), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(3,2,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 30084  inst.: 12701298 (ipc=555.8) sim_rate=189571 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 15:54:56 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(7,6,0) tid=(14,12,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(4,3,0) tid=(9,15,0)
GPGPU-Sim uArch: cycles simulated: 30584  inst.: 12949620 (ipc=552.7) sim_rate=187675 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 15:54:58 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(6,5,0) tid=(14,12,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,3,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9993,21084), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31084  inst.: 13187918 (ipc=548.9) sim_rate=185745 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 15:55:00 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10067,21084), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,6,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10108,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10139,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10180,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10194,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10228,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10242,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10253,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10261,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10278,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10298,21084), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(3,4,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10473,21084), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10499,21084), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31584  inst.: 13409300 (ipc=543.8) sim_rate=186240 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 15:55:01 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1,4,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10605,21084), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,7,0) tid=(7,14,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,6,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 32084  inst.: 13659717 (ipc=541.9) sim_rate=184590 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 15:55:03 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,4,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 32584  inst.: 13923056 (ipc=541.2) sim_rate=185640 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 15:55:04 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,6,0) tid=(6,12,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,4,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 33084  inst.: 14146062 (ipc=537.2) sim_rate=186132 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 15:55:05 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(6,6,0) tid=(6,8,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,4,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 33584  inst.: 14364123 (ipc=533.2) sim_rate=184155 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 15:55:07 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,7,0) tid=(13,6,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 34084  inst.: 14552282 (ipc=527.2) sim_rate=184206 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 15:55:08 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13043,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13068,21084), 1 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(7,6,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13082,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13088,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13105,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13254,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13369,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13376,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13382,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13382,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13386,21084), 2 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(5,5,0) tid=(8,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13395,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13439,21084), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13452,21084), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34584  inst.: 14717656 (ipc=519.9) sim_rate=183970 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 15:55:09 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,6,0) tid=(15,14,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 35084  inst.: 14878583 (ipc=512.8) sim_rate=181446 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 15:55:11 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14268,21084), 2 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1,7,0) tid=(11,13,0)
GPGPU-Sim uArch: cycles simulated: 35584  inst.: 15024975 (ipc=505.2) sim_rate=181023 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 15:55:12 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,6,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 36084  inst.: 15151385 (ipc=496.8) sim_rate=180373 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 15:55:13 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15105,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(5,5,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15117,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15135,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15147,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15180,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15235,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15305,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15308,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15560,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15591,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15664,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,7,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15976,21084), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37084  inst.: 15269491 (ipc=473.1) sim_rate=179641 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 15:55:14 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16490,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16508,21084), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16542,21084), 1 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(5,7,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 38584  inst.: 15377966 (ipc=438.8) sim_rate=178813 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 15:55:15 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18195,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18228,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18258,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18327,21084), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18328
gpu_sim_insn = 7699119
gpu_ipc =     420.0742
gpu_tot_sim_cycle = 39412
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     390.6992
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 5806
gpu_stall_icnt2sh    = 7608
gpu_total_sim_rate=179049

========= Core RFC stats =========
	Total RFC Accesses     = 1431029
	Total RFC Misses       = 1084136
	Total RFC Read Misses  = 525861
	Total RFC Write Misses = 558275
	Total RFC Evictions    = 563893

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6894
	L1I_total_cache_miss_rate = 0.0184
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 73, Miss_rate = 0.253, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[1]: Access = 302, Miss = 75, Miss_rate = 0.248, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[2]: Access = 307, Miss = 76, Miss_rate = 0.248, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 75, Miss_rate = 0.242, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[4]: Access = 304, Miss = 75, Miss_rate = 0.247, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[5]: Access = 310, Miss = 76, Miss_rate = 0.245, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[6]: Access = 331, Miss = 76, Miss_rate = 0.230, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[7]: Access = 312, Miss = 75, Miss_rate = 0.240, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[8]: Access = 282, Miss = 72, Miss_rate = 0.255, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[9]: Access = 290, Miss = 74, Miss_rate = 0.255, Pending_hits = 76, Reservation_fails = 0
	L1D_cache_core[10]: Access = 288, Miss = 75, Miss_rate = 0.260, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 74, Miss_rate = 0.257, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[12]: Access = 278, Miss = 71, Miss_rate = 0.255, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[13]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[14]: Access = 286, Miss = 72, Miss_rate = 0.252, Pending_hits = 78, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1111
	L1D_total_cache_miss_rate = 0.2490
	L1D_total_cache_pending_hits = 1138
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1096
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 366778
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6894
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1000, 1340, 1521, 1647, 1647, 1521, 1340, 1158, 1158, 1339, 1519, 1645, 1645, 1519, 1339, 1158, 1158, 1340, 1522, 1649, 1649, 1522, 1340, 1158, 1158, 1340, 1522, 1650, 1328, 1263, 1000, 1000, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1096
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:103325	W0_Idle:68746	W0_Scoreboard:165349	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8768 {8:1096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2840 {8:355,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149056 {136:1096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48280 {136:355,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 271 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 39411 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	810 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1348 	302 	161 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	196 	585 	304 	26 	0 	0 	0 	0 	0 	0 	168 	191 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       7368      4851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       7587      4419    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4887      5753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3904      6981    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4743      7648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4121      6900    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52022 n_nop=51982 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.001153
n_activity=343 dram_eff=0.1749
bk0: 18a 51899i bk1: 12a 51951i bk2: 0a 52021i bk3: 0a 52021i bk4: 0a 52021i bk5: 0a 52021i bk6: 0a 52021i bk7: 0a 52021i bk8: 0a 52021i bk9: 0a 52022i bk10: 0a 52022i bk11: 0a 52023i bk12: 0a 52023i bk13: 0a 52023i bk14: 0a 52023i bk15: 0a 52023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000615124
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52022 n_nop=51988 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.001076
n_activity=254 dram_eff=0.2205
bk0: 16a 51951i bk1: 12a 51947i bk2: 0a 52019i bk3: 0a 52021i bk4: 0a 52021i bk5: 0a 52021i bk6: 0a 52021i bk7: 0a 52021i bk8: 0a 52021i bk9: 0a 52022i bk10: 0a 52022i bk11: 0a 52023i bk12: 0a 52023i bk13: 0a 52023i bk14: 0a 52023i bk15: 0a 52024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000538234
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52022 n_nop=51990 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0009227
n_activity=261 dram_eff=0.1839
bk0: 14a 51932i bk1: 10a 51950i bk2: 0a 52021i bk3: 0a 52021i bk4: 0a 52021i bk5: 0a 52021i bk6: 0a 52021i bk7: 0a 52021i bk8: 0a 52022i bk9: 0a 52022i bk10: 0a 52023i bk11: 0a 52023i bk12: 0a 52023i bk13: 0a 52023i bk14: 0a 52023i bk15: 0a 52023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000961132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52022 n_nop=51994 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009227
n_activity=203 dram_eff=0.2365
bk0: 16a 51950i bk1: 8a 51988i bk2: 0a 52021i bk3: 0a 52021i bk4: 0a 52021i bk5: 0a 52021i bk6: 0a 52021i bk7: 0a 52022i bk8: 0a 52022i bk9: 0a 52022i bk10: 0a 52022i bk11: 0a 52023i bk12: 0a 52023i bk13: 0a 52023i bk14: 0a 52023i bk15: 0a 52023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000269117
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52022 n_nop=51994 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0009227
n_activity=197 dram_eff=0.2437
bk0: 16a 51950i bk1: 8a 51988i bk2: 0a 52021i bk3: 0a 52021i bk4: 0a 52021i bk5: 0a 52021i bk6: 0a 52021i bk7: 0a 52022i bk8: 0a 52022i bk9: 0a 52022i bk10: 0a 52022i bk11: 0a 52023i bk12: 0a 52023i bk13: 0a 52023i bk14: 0a 52023i bk15: 0a 52023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000634347
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52022 n_nop=51996 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0008458
n_activity=212 dram_eff=0.2075
bk0: 14a 51956i bk1: 8a 51991i bk2: 0a 52020i bk3: 0a 52021i bk4: 0a 52021i bk5: 0a 52021i bk6: 0a 52021i bk7: 0a 52021i bk8: 0a 52021i bk9: 0a 52023i bk10: 0a 52023i bk11: 0a 52023i bk12: 0a 52023i bk13: 0a 52023i bk14: 0a 52023i bk15: 0a 52023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000115336

========= L2 cache stats =========
L2_cache_bank[0]: Access = 259, Miss = 9, Miss_rate = 0.035, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 156, Miss = 6, Miss_rate = 0.038, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 222, Miss = 8, Miss_rate = 0.036, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 138, Miss = 6, Miss_rate = 0.043, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 177, Miss = 7, Miss_rate = 0.040, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 147, Miss = 5, Miss_rate = 0.034, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 188, Miss = 8, Miss_rate = 0.043, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 154, Miss = 7, Miss_rate = 0.045, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 111, Miss = 4, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 1944
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7778
icnt_total_pkts_simt_to_mem=2642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.07143
	minimum = 6
	maximum = 34
Network latency average = 8.55732
	minimum = 6
	maximum = 34
Slowest packet = 2758
Flit latency average = 7.37603
	minimum = 6
	maximum = 34
Slowest flit = 7629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00229158
	minimum = 0.00174596 (at node 18)
	maximum = 0.00469227 (at node 15)
Accepted packet rate average = 0.00229158
	minimum = 0.00174596 (at node 18)
	maximum = 0.00469227 (at node 15)
Injected flit rate average = 0.00564811
	minimum = 0.00300087 (at node 4)
	maximum = 0.016041 (at node 15)
Accepted flit rate average= 0.00564811
	minimum = 0.00305543 (at node 21)
	maximum = 0.00807508 (at node 5)
Injected packet length average = 2.46473
Accepted packet length average = 2.46473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 179049 (inst/sec)
gpgpu_simulation_rate = 458 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39412)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39412)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39412)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39412)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(4,0,0) tid=(13,7,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,5,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 39912  inst.: 15600222 (ipc=404.0) sim_rate=179312 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 15:55:16 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(7,2,0) tid=(13,13,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(3,0,0) tid=(13,7,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(7,2,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 40412  inst.: 15851554 (ipc=453.3) sim_rate=180131 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 15:55:17 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,3,0) tid=(5,14,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,2,0) tid=(1,10,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1,4,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 40912  inst.: 16208190 (ipc=540.0) sim_rate=180091 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 15:55:19 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(7,0,0) tid=(9,15,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1,1,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 41412  inst.: 16601878 (ipc=601.8) sim_rate=180455 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 15:55:21 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,2,0) tid=(9,9,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,2,0) tid=(9,7,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,3,0) tid=(12,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 41912  inst.: 16959753 (ipc=624.6) sim_rate=180422 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 15:55:23 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,2,0) tid=(2,8,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(7,5,0) tid=(11,3,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(0,5,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 42412  inst.: 17234780 (ipc=612.2) sim_rate=181418 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 15:55:24 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,0,0) tid=(8,8,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(5,1,0) tid=(8,6,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,3,0) tid=(11,10,0)
GPGPU-Sim uArch: cycles simulated: 42912  inst.: 17552215 (ipc=615.4) sim_rate=180950 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 15:55:26 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(0,3,0) tid=(8,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 43412  inst.: 17866825 (ipc=617.1) sim_rate=182314 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 15:55:27 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(4,1,0) tid=(4,12,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1,0,0) tid=(15,8,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(5,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 43912  inst.: 18186980 (ipc=619.7) sim_rate=181869 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 15:55:29 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(6,0,0) tid=(9,2,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,1,0) tid=(9,11,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,5,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 44412  inst.: 18405919 (ipc=601.5) sim_rate=182236 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 15:55:30 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,2,0) tid=(9,13,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(5,0,0) tid=(8,11,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,0,0) tid=(8,7,0)
GPGPU-Sim uArch: cycles simulated: 44912  inst.: 18698611 (ipc=600.1) sim_rate=181539 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 15:55:32 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(3,3,0) tid=(11,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,4,0) tid=(13,10,0)
GPGPU-Sim uArch: cycles simulated: 45412  inst.: 18930686 (ipc=588.7) sim_rate=182025 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 15:55:33 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,2,0) tid=(3,10,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 45912  inst.: 19163047 (ipc=579.2) sim_rate=182505 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 15:55:34 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,0,0) tid=(3,12,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,3,0) tid=(6,9,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(4,2,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 46412  inst.: 19391545 (ipc=570.5) sim_rate=182939 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 15:55:35 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(6,3,0) tid=(4,14,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(4,3,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 46912  inst.: 19614467 (ipc=562.2) sim_rate=181615 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 15:55:37 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(4,1,0) tid=(8,5,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(0,1,0) tid=(1,8,0)
GPGPU-Sim uArch: cycles simulated: 47412  inst.: 19888373 (ipc=561.3) sim_rate=182462 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 15:55:38 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,4,0) tid=(3,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8216,39412), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8217,39412)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,1,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8330,39412), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8331,39412)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8371,39412), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8372,39412)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8394,39412), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8395,39412)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8412,39412), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(5,2,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8458,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8460,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8462,39412), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47912  inst.: 20158638 (ipc=560.0) sim_rate=181609 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 15:55:40 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8526,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8534,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8555,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8576,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8604,39412), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,4,0) tid=(9,11,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8695,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8704,39412), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,2,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 48412  inst.: 20413195 (ipc=557.2) sim_rate=180647 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 15:55:42 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,5,0) tid=(8,12,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(2,3,0) tid=(8,10,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 48912  inst.: 20657454 (ipc=553.6) sim_rate=181205 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 15:55:43 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(6,3,0) tid=(12,4,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(5,5,0) tid=(11,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9965,39412), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49412  inst.: 20897840 (ipc=550.0) sim_rate=180153 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 15:55:45 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(5,6,0) tid=(8,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10063,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10074,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10081,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10101,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10166,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10192,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10194,39412), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(4,4,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10282,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10322,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10369,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10385,39412), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10429,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10453,39412), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(2,5,0) tid=(4,12,0)
GPGPU-Sim uArch: cycles simulated: 49912  inst.: 21111745 (ipc=544.1) sim_rate=180442 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 15:55:46 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(4,6,0) tid=(4,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10832,39412), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,6,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 50412  inst.: 21363981 (ipc=542.3) sim_rate=181050 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 15:55:47 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(7,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,4,0) tid=(8,15,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(5,5,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 50912  inst.: 21621339 (ipc=541.1) sim_rate=180177 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 15:55:49 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,4,0) tid=(6,10,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,4,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 51412  inst.: 21845745 (ipc=537.3) sim_rate=180543 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 15:55:50 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,6,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 51912  inst.: 22066901 (ipc=533.5) sim_rate=180876 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 15:55:51 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,4,0) tid=(9,8,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(0,7,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12971,39412), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52412  inst.: 22259551 (ipc=527.8) sim_rate=179512 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 15:55:53 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,6,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13122,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13123,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13129,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13141,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13207,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13210,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13300,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13329,39412), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,5,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13413,39412), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52912  inst.: 22425676 (ipc=520.6) sim_rate=179405 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 15:55:54 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13542,39412), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(5,6,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13648,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13764,39412), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,5,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 53412  inst.: 22577829 (ipc=512.8) sim_rate=179189 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 15:55:55 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14017,39412), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14148,39412), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(6,7,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 53912  inst.: 22726535 (ipc=505.4) sim_rate=178949 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 15:55:56 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 54412  inst.: 22845273 (ipc=496.5) sim_rate=178478 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 15:55:57 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15031,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(4,7,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15055,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15077,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15139,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15179,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15274,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15291,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15454,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54912  inst.: 22918236 (ipc=485.2) sim_rate=177660 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 15:55:58 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15536,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15572,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15579,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,7,0) tid=(8,12,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16086,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16156,39412), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16359,39412), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55912  inst.: 23003456 (ipc=460.9) sim_rate=176949 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 15:55:59 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16547,39412), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18181,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18231,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18284,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 57912  inst.: 23097357 (ipc=416.2) sim_rate=176315 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 15:56:00 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18564,39412), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 2.
Destroy streams for kernel 3: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18565
gpu_sim_insn = 7699119
gpu_ipc =     414.7115
gpu_tot_sim_cycle = 57977
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     398.3882
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 5807
gpu_stall_icnt2sh    = 7745
gpu_total_sim_rate=176315

========= Core RFC stats =========
	Total RFC Accesses     = 2145072
	Total RFC Misses       = 1624407
	Total RFC Read Misses  = 788039
	Total RFC Write Misses = 836368
	Total RFC Evictions    = 844608

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7834
	L1I_total_cache_miss_rate = 0.0140
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 434, Miss = 88, Miss_rate = 0.203, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[1]: Access = 446, Miss = 90, Miss_rate = 0.202, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[2]: Access = 477, Miss = 91, Miss_rate = 0.191, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[3]: Access = 448, Miss = 89, Miss_rate = 0.199, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[4]: Access = 444, Miss = 90, Miss_rate = 0.203, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[5]: Access = 474, Miss = 93, Miss_rate = 0.196, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[6]: Access = 473, Miss = 92, Miss_rate = 0.195, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[7]: Access = 454, Miss = 94, Miss_rate = 0.207, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[8]: Access = 449, Miss = 90, Miss_rate = 0.200, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[9]: Access = 436, Miss = 91, Miss_rate = 0.209, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[10]: Access = 430, Miss = 90, Miss_rate = 0.209, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[11]: Access = 432, Miss = 90, Miss_rate = 0.208, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[12]: Access = 442, Miss = 89, Miss_rate = 0.201, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[13]: Access = 428, Miss = 88, Miss_rate = 0.206, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[14]: Access = 426, Miss = 89, Miss_rate = 0.209, Pending_hits = 83, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1354
	L1D_total_cache_miss_rate = 0.2023
	L1D_total_cache_pending_hits = 1229
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1330
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552674
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7834
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1500, 2011, 2284, 2474, 2474, 2284, 2011, 1737, 1737, 2010, 2282, 2473, 2473, 2282, 2010, 1737, 1737, 2011, 2284, 2474, 2474, 2284, 2011, 1737, 1737, 2009, 2281, 2472, 2150, 2022, 1500, 1500, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1330
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:147757	W0_Idle:85223	W0_Scoreboard:238072	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10640 {8:1330,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3592 {8:449,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180880 {136:1330,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 61064 {136:449,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 242 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 57976 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1283 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1861 	353 	164 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	336 	679 	304 	26 	0 	0 	0 	0 	0 	0 	168 	191 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       8435      5651    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       8843      5195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5672      6729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4537      8204    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5340      8845    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4873      8117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76527 n_nop=76487 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.000784
n_activity=343 dram_eff=0.1749
bk0: 18a 76404i bk1: 12a 76456i bk2: 0a 76526i bk3: 0a 76526i bk4: 0a 76526i bk5: 0a 76526i bk6: 0a 76526i bk7: 0a 76526i bk8: 0a 76526i bk9: 0a 76527i bk10: 0a 76527i bk11: 0a 76528i bk12: 0a 76528i bk13: 0a 76528i bk14: 0a 76528i bk15: 0a 76528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000418153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76527 n_nop=76493 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007318
n_activity=254 dram_eff=0.2205
bk0: 16a 76456i bk1: 12a 76452i bk2: 0a 76524i bk3: 0a 76526i bk4: 0a 76526i bk5: 0a 76526i bk6: 0a 76526i bk7: 0a 76526i bk8: 0a 76526i bk9: 0a 76527i bk10: 0a 76527i bk11: 0a 76528i bk12: 0a 76528i bk13: 0a 76528i bk14: 0a 76528i bk15: 0a 76529i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000365884
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76527 n_nop=76495 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0006272
n_activity=261 dram_eff=0.1839
bk0: 14a 76437i bk1: 10a 76455i bk2: 0a 76526i bk3: 0a 76526i bk4: 0a 76526i bk5: 0a 76526i bk6: 0a 76526i bk7: 0a 76526i bk8: 0a 76527i bk9: 0a 76527i bk10: 0a 76528i bk11: 0a 76528i bk12: 0a 76528i bk13: 0a 76528i bk14: 0a 76528i bk15: 0a 76528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000653364
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76527 n_nop=76499 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006272
n_activity=203 dram_eff=0.2365
bk0: 16a 76455i bk1: 8a 76493i bk2: 0a 76526i bk3: 0a 76526i bk4: 0a 76526i bk5: 0a 76526i bk6: 0a 76526i bk7: 0a 76527i bk8: 0a 76527i bk9: 0a 76527i bk10: 0a 76527i bk11: 0a 76528i bk12: 0a 76528i bk13: 0a 76528i bk14: 0a 76528i bk15: 0a 76528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000182942
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76527 n_nop=76499 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0006272
n_activity=197 dram_eff=0.2437
bk0: 16a 76455i bk1: 8a 76493i bk2: 0a 76526i bk3: 0a 76526i bk4: 0a 76526i bk5: 0a 76526i bk6: 0a 76526i bk7: 0a 76527i bk8: 0a 76527i bk9: 0a 76527i bk10: 0a 76527i bk11: 0a 76528i bk12: 0a 76528i bk13: 0a 76528i bk14: 0a 76528i bk15: 0a 76528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00043122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76527 n_nop=76501 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.000575
n_activity=212 dram_eff=0.2075
bk0: 14a 76461i bk1: 8a 76496i bk2: 0a 76525i bk3: 0a 76526i bk4: 0a 76526i bk5: 0a 76526i bk6: 0a 76526i bk7: 0a 76526i bk8: 0a 76526i bk9: 0a 76528i bk10: 0a 76528i bk11: 0a 76528i bk12: 0a 76528i bk13: 0a 76528i bk14: 0a 76528i bk15: 0a 76528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.84037e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 346, Miss = 9, Miss_rate = 0.026, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 205, Miss = 6, Miss_rate = 0.029, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 289, Miss = 8, Miss_rate = 0.028, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 170, Miss = 6, Miss_rate = 0.035, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 234, Miss = 7, Miss_rate = 0.030, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 201, Miss = 5, Miss_rate = 0.025, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 238, Miss = 8, Miss_rate = 0.034, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 190, Miss = 7, Miss_rate = 0.037, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 145, Miss = 4, Miss_rate = 0.028, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 2511
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 381
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9657
icnt_total_pkts_simt_to_mem=3558
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.27425
	minimum = 6
	maximum = 34
Network latency average = 8.67637
	minimum = 6
	maximum = 34
Slowest packet = 3901
Flit latency average = 7.51771
	minimum = 6
	maximum = 34
Slowest flit = 10433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226232
	minimum = 0.00172367 (at node 18)
	maximum = 0.00468624 (at node 15)
Accepted packet rate average = 0.00226232
	minimum = 0.00172367 (at node 18)
	maximum = 0.00468624 (at node 15)
Injected flit rate average = 0.005576
	minimum = 0.0029087 (at node 4)
	maximum = 0.0161056 (at node 15)
Accepted flit rate average= 0.005576
	minimum = 0.00301643 (at node 21)
	maximum = 0.00851064 (at node 12)
Injected packet length average = 2.46473
Accepted packet length average = 2.46473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 176315 (inst/sec)
gpgpu_simulation_rate = 442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57977)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57977)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57977)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57977)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(6,0,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 58477  inst.: 23300013 (ipc=405.3) sim_rate=176515 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 15:56:01 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,0,0) tid=(8,11,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(3,4,0) tid=(12,9,0)
GPGPU-Sim uArch: cycles simulated: 58977  inst.: 23547021 (ipc=449.7) sim_rate=177045 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 15:56:02 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,2,0) tid=(12,1,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(3,5,0) tid=(12,11,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(5,5,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 59477  inst.: 23902833 (ipc=537.0) sim_rate=177058 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 15:56:04 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(0,5,0) tid=(8,11,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(6,1,0) tid=(0,8,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,1,0) tid=(8,15,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(2,0,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 59977  inst.: 24294097 (ipc=598.4) sim_rate=178633 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 15:56:05 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(4,1,0) tid=(5,10,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(5,5,0) tid=(10,8,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 60477  inst.: 24650754 (ipc=621.4) sim_rate=178628 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 15:56:07 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,2,0) tid=(1,14,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 60977  inst.: 24928545 (ipc=610.4) sim_rate=178061 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 15:56:09 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(4,2,0) tid=(8,13,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,0,0) tid=(13,11,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,4,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 61477  inst.: 25245816 (ipc=613.8) sim_rate=179048 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 15:56:10 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(6,1,0) tid=(8,2,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(7,4,0) tid=(10,7,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,1,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 61977  inst.: 25558817 (ipc=615.4) sim_rate=178732 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 15:56:12 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(7,3,0) tid=(11,6,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(4,5,0) tid=(11,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(7,1,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 62477  inst.: 25880931 (ipc=618.6) sim_rate=179728 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 15:56:13 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(4,3,0) tid=(9,10,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 62977  inst.: 26099467 (ipc=600.4) sim_rate=178763 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 15:56:15 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,3,0) tid=(13,2,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,3,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 63477  inst.: 26390792 (ipc=598.8) sim_rate=179529 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 15:56:16 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(7,1,0) tid=(12,12,0)
GPGPU-Sim uArch: cycles simulated: 63977  inst.: 26627229 (ipc=588.3) sim_rate=179913 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 15:56:17 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(6,5,0) tid=(9,11,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,1,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 64477  inst.: 26855821 (ipc=578.2) sim_rate=180240 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 15:56:18 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(1,3,0) tid=(6,10,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(1,1,0) tid=(6,10,0)
GPGPU-Sim uArch: cycles simulated: 64977  inst.: 27083251 (ipc=569.4) sim_rate=179359 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 15:56:20 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 65477  inst.: 27305010 (ipc=561.0) sim_rate=179638 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 15:56:21 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(1,6,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 65977  inst.: 27580738 (ipc=560.4) sim_rate=180266 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 15:56:22 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,6,0) tid=(15,9,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8225,57977), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8226,57977)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,1,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8328,57977), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8329,57977)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8362,57977), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8363,57977)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8395,57977), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8396,57977)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8410,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8413,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8416,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8439,57977), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,4,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8479,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8482,57977), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66477  inst.: 27840163 (ipc=558.0) sim_rate=179613 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 15:56:24 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8500,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8550,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8594,57977), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(2,5,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8685,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8697,57977), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(7,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 66977  inst.: 28107010 (ipc=556.6) sim_rate=180173 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 15:56:25 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(5,3,0) tid=(12,6,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,3,0) tid=(11,12,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(7,4,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 67477  inst.: 28350043 (ipc=552.9) sim_rate=179430 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 15:56:27 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(3,4,0) tid=(11,12,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(4,5,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 67977  inst.: 28597327 (ipc=550.0) sim_rate=179857 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 15:56:28 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10033,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10066,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10094,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10096,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10152,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10177,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10201,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10207,57977), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(6,5,0) tid=(3,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10238,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10274,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10341,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10395,57977), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10402,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10433,57977), 3 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,7,0) tid=(14,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10479,57977), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 68477  inst.: 28813324 (ipc=544.4) sim_rate=178964 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 15:56:30 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,7,0) tid=(12,5,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(1,5,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 68977  inst.: 29061465 (ipc=542.2) sim_rate=179391 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 15:56:31 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(1,5,0) tid=(11,6,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,4,0) tid=(14,3,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,5,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 69477  inst.: 29324890 (ipc=541.5) sim_rate=179907 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 15:56:32 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(4,4,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 69977  inst.: 29545565 (ipc=537.4) sim_rate=180155 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 15:56:33 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(4,6,0) tid=(12,1,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(3,6,0) tid=(10,4,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(6,6,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 70477  inst.: 29770002 (ipc=533.8) sim_rate=179337 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 15:56:35 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(6,4,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12963,57977), 1 CTAs running
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(6,5,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 70977  inst.: 29955438 (ipc=527.5) sim_rate=179373 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 15:56:36 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13039,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13104,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13138,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13164,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13199,57977), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,7,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13319,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13335,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13363,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13463,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13481,57977), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 71477  inst.: 30128842 (ipc=520.9) sim_rate=179338 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 15:56:37 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13533,57977), 2 CTAs running
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,6,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13637,57977), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13705,57977), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(5,5,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 71977  inst.: 30279847 (ipc=513.0) sim_rate=179170 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 15:56:38 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14131,57977), 2 CTAs running
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3,7,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 72477  inst.: 30429465 (ipc=505.7) sim_rate=178996 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 15:56:39 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(3,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 72977  inst.: 30553793 (ipc=497.1) sim_rate=178677 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 15:56:40 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15061,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15071,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15120,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15182,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15198,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15237,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15429,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15523,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15558,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(6,5,0) tid=(7,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15597,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15603,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15944,57977), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73977  inst.: 30676183 (ipc=473.7) sim_rate=178349 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 15:56:41 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16161,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16204,57977), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16459,57977), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 75977  inst.: 30795008 (ipc=427.6) sim_rate=178005 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 15:56:42 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18101,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18207,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18214,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18299,57977), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18300
gpu_sim_insn = 7699119
gpu_ipc =     420.7169
gpu_tot_sim_cycle = 76277
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     403.7452
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 5808
gpu_stall_icnt2sh    = 7871
gpu_total_sim_rate=178014

========= Core RFC stats =========
	Total RFC Accesses     = 2859247
	Total RFC Misses       = 2164635
	Total RFC Read Misses  = 1049999
	Total RFC Write Misses = 1114636
	Total RFC Evictions    = 1125455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8742
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 580, Miss = 105, Miss_rate = 0.181, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[1]: Access = 588, Miss = 106, Miss_rate = 0.180, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[2]: Access = 621, Miss = 107, Miss_rate = 0.172, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[3]: Access = 616, Miss = 105, Miss_rate = 0.170, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[4]: Access = 586, Miss = 103, Miss_rate = 0.176, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[5]: Access = 638, Miss = 108, Miss_rate = 0.169, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[6]: Access = 619, Miss = 107, Miss_rate = 0.173, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 598, Miss = 108, Miss_rate = 0.181, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[8]: Access = 595, Miss = 108, Miss_rate = 0.182, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[9]: Access = 574, Miss = 106, Miss_rate = 0.185, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[10]: Access = 570, Miss = 107, Miss_rate = 0.188, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[11]: Access = 574, Miss = 106, Miss_rate = 0.185, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[12]: Access = 606, Miss = 107, Miss_rate = 0.177, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[13]: Access = 570, Miss = 106, Miss_rate = 0.186, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[14]: Access = 589, Miss = 104, Miss_rate = 0.177, Pending_hits = 87, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1593
	L1D_total_cache_miss_rate = 0.1785
	L1D_total_cache_pending_hits = 1292
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738602
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8742
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2000, 2511, 2784, 3296, 3296, 3043, 2680, 2316, 2316, 2680, 3042, 3296, 3296, 3042, 2680, 2316, 2316, 2682, 3047, 3301, 3301, 3047, 2682, 2316, 2316, 2680, 3044, 3300, 2978, 2785, 2171, 2079, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1561
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192312	W0_Idle:101726	W0_Scoreboard:310552	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12488 {8:1561,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4296 {8:537,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212296 {136:1561,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73032 {136:537,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 224 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 76276 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1753 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2370 	399 	167 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	486 	758 	306 	26 	0 	0 	0 	0 	0 	0 	168 	191 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	80 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9503      6445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      10063      5965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6454      7695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5176      9425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5937     10048    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5572      9330    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100682 n_nop=100642 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0005959
n_activity=343 dram_eff=0.1749
bk0: 18a 100559i bk1: 12a 100611i bk2: 0a 100681i bk3: 0a 100681i bk4: 0a 100681i bk5: 0a 100681i bk6: 0a 100681i bk7: 0a 100681i bk8: 0a 100681i bk9: 0a 100682i bk10: 0a 100682i bk11: 0a 100683i bk12: 0a 100683i bk13: 0a 100683i bk14: 0a 100683i bk15: 0a 100683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000317832
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100682 n_nop=100648 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005562
n_activity=254 dram_eff=0.2205
bk0: 16a 100611i bk1: 12a 100607i bk2: 0a 100679i bk3: 0a 100681i bk4: 0a 100681i bk5: 0a 100681i bk6: 0a 100681i bk7: 0a 100681i bk8: 0a 100681i bk9: 0a 100682i bk10: 0a 100682i bk11: 0a 100683i bk12: 0a 100683i bk13: 0a 100683i bk14: 0a 100683i bk15: 0a 100684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000278103
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100682 n_nop=100650 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0004767
n_activity=261 dram_eff=0.1839
bk0: 14a 100592i bk1: 10a 100610i bk2: 0a 100681i bk3: 0a 100681i bk4: 0a 100681i bk5: 0a 100681i bk6: 0a 100681i bk7: 0a 100681i bk8: 0a 100682i bk9: 0a 100682i bk10: 0a 100683i bk11: 0a 100683i bk12: 0a 100683i bk13: 0a 100683i bk14: 0a 100683i bk15: 0a 100683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000496613
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100682 n_nop=100654 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004767
n_activity=203 dram_eff=0.2365
bk0: 16a 100610i bk1: 8a 100648i bk2: 0a 100681i bk3: 0a 100681i bk4: 0a 100681i bk5: 0a 100681i bk6: 0a 100681i bk7: 0a 100682i bk8: 0a 100682i bk9: 0a 100682i bk10: 0a 100682i bk11: 0a 100683i bk12: 0a 100683i bk13: 0a 100683i bk14: 0a 100683i bk15: 0a 100683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000139052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100682 n_nop=100654 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0004767
n_activity=197 dram_eff=0.2437
bk0: 16a 100610i bk1: 8a 100648i bk2: 0a 100681i bk3: 0a 100681i bk4: 0a 100681i bk5: 0a 100681i bk6: 0a 100681i bk7: 0a 100682i bk8: 0a 100682i bk9: 0a 100682i bk10: 0a 100682i bk11: 0a 100683i bk12: 0a 100683i bk13: 0a 100683i bk14: 0a 100683i bk15: 0a 100683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000327765
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100682 n_nop=100656 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.000437
n_activity=212 dram_eff=0.2075
bk0: 14a 100616i bk1: 8a 100651i bk2: 0a 100680i bk3: 0a 100681i bk4: 0a 100681i bk5: 0a 100681i bk6: 0a 100681i bk7: 0a 100681i bk8: 0a 100681i bk9: 0a 100683i bk10: 0a 100683i bk11: 0a 100683i bk12: 0a 100683i bk13: 0a 100683i bk14: 0a 100683i bk15: 0a 100683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.95936e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 432, Miss = 9, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 254, Miss = 6, Miss_rate = 0.024, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 355, Miss = 8, Miss_rate = 0.023, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 202, Miss = 6, Miss_rate = 0.030, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 290, Miss = 7, Miss_rate = 0.024, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 253, Miss = 5, Miss_rate = 0.020, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 286, Miss = 8, Miss_rate = 0.028, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 224, Miss = 7, Miss_rate = 0.031, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 3069
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0248
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 469
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11491
icnt_total_pkts_simt_to_mem=4465
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.12814
	minimum = 6
	maximum = 36
Network latency average = 8.5672
	minimum = 6
	maximum = 34
Slowest packet = 5024
Flit latency average = 7.4097
	minimum = 6
	maximum = 34
Slowest flit = 13217
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225865
	minimum = 0.00174863 (at node 18)
	maximum = 0.00469945 (at node 15)
Accepted packet rate average = 0.00225865
	minimum = 0.00174863 (at node 18)
	maximum = 0.00469945 (at node 15)
Injected flit rate average = 0.00554746
	minimum = 0.00295082 (at node 7)
	maximum = 0.0160656 (at node 15)
Accepted flit rate average= 0.00554746
	minimum = 0.00306011 (at node 21)
	maximum = 0.00770492 (at node 12)
Injected packet length average = 2.45609
Accepted packet length average = 2.45609
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 53 sec (173 sec)
gpgpu_simulation_rate = 178014 (inst/sec)
gpgpu_simulation_rate = 440 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76277)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76277)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76277)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76277)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(3,4,0) tid=(11,13,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(7,0,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 76777  inst.: 30999100 (ipc=405.2) sim_rate=178155 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 15:56:43 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(6,5,0) tid=(11,11,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,2,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 77277  inst.: 31251564 (ipc=455.1) sim_rate=178580 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 15:56:44 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(2,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,7,0) tid=(3,8,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(7,1,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 77777  inst.: 31600060 (ipc=535.7) sim_rate=178531 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 15:56:46 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(6,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(4,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(0,0,0) tid=(11,11,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(7,1,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 78277  inst.: 31992132 (ipc=597.8) sim_rate=178726 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 15:56:48 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(2,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(4,3,0) tid=(15,9,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(3,3,0) tid=(11,8,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,2,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 78777  inst.: 32353506 (ipc=622.8) sim_rate=179741 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 15:56:49 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(3,4,0) tid=(9,15,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,1,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 79277  inst.: 32626088 (ipc=609.9) sim_rate=179264 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 15:56:51 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(4,4,0) tid=(13,12,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,0,0) tid=(3,14,0)
GPGPU-Sim uArch: cycles simulated: 79777  inst.: 32945865 (ipc=614.1) sim_rate=180032 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 15:56:52 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,4,0) tid=(9,7,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,2,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 80277  inst.: 33258142 (ipc=615.4) sim_rate=179773 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 15:56:54 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(0,5,0) tid=(2,10,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(2,5,0) tid=(15,6,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,2,0) tid=(13,7,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(1,5,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 80777  inst.: 33583603 (ipc=619.4) sim_rate=180557 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 15:56:55 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(4,4,0) tid=(1,13,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 81277  inst.: 33801347 (ipc=601.0) sim_rate=179794 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 15:56:57 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(1,0,0) tid=(3,10,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(2,5,0) tid=(12,13,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(4,3,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 81777  inst.: 34094335 (ipc=599.6) sim_rate=180393 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 15:56:58 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(5,1,0) tid=(8,9,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(2,2,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 82277  inst.: 34326668 (ipc=588.4) sim_rate=179720 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 15:57:00 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(7,0,0) tid=(12,10,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 82777  inst.: 34561255 (ipc=579.2) sim_rate=180006 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 15:57:01 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(0,2,0) tid=(10,4,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(5,2,0) tid=(11,8,0)
GPGPU-Sim uArch: cycles simulated: 83277  inst.: 34790124 (ipc=570.5) sim_rate=180259 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 15:57:02 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(3,6,0) tid=(9,9,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,0,0) tid=(2,8,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(5,4,0) tid=(2,15,0)
GPGPU-Sim uArch: cycles simulated: 83777  inst.: 35026109 (ipc=564.0) sim_rate=179621 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 15:57:04 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(2,2,0) tid=(10,4,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(0,3,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 84277  inst.: 35289916 (ipc=561.7) sim_rate=180050 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 15:57:05 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,2,0) tid=(11,15,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(6,1,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8196,76277), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(8197,76277)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(7,6,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8412,76277), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8413,76277)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8479,76277), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8480,76277)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8497,76277), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(8498,76277)
GPGPU-Sim uArch: cycles simulated: 84777  inst.: 35558960 (ipc=560.3) sim_rate=179590 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 15:57:07 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8506,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8517,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8530,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8549,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8551,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8558,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8558,76277), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8592,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8617,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8628,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8726,76277), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(3,3,0) tid=(6,11,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,2,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 85277  inst.: 35808899 (ipc=556.9) sim_rate=179044 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 15:57:09 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,5,0) tid=(11,10,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(6,2,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 85777  inst.: 36055889 (ipc=553.6) sim_rate=179382 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 15:57:10 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(1,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(3,2,0) tid=(12,2,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 86277  inst.: 36294548 (ipc=549.8) sim_rate=178790 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 15:57:12 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10012,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10072,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10072,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10175,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10198,76277), 2 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(2,7,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10232,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10235,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10268,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10272,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10306,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10308,76277), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10344,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10394,76277), 3 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(4,5,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 86777  inst.: 36509217 (ipc=544.1) sim_rate=178966 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 15:57:13 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10502,76277), 2 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(7,4,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10728,76277), 3 CTAs running
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(6,6,0) tid=(11,10,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(2,7,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 87277  inst.: 36760263 (ipc=542.2) sim_rate=178447 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 15:57:15 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(3,5,0) tid=(12,1,0)
GPGPU-Sim uArch: cycles simulated: 87777  inst.: 37015843 (ipc=540.8) sim_rate=178820 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 15:57:16 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(1,6,0) tid=(8,6,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(5,6,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 88277  inst.: 37243192 (ipc=537.2) sim_rate=178197 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 15:57:18 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(3,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 88777  inst.: 37464226 (ipc=533.4) sim_rate=178401 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 15:57:19 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,4,0) tid=(11,12,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(6,3,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 89277  inst.: 37651889 (ipc=527.3) sim_rate=177603 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 15:57:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13029,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13087,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13099,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13119,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13121,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13127,76277), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(5,6,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13364,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13377,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13378,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13384,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13470,76277), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 89777  inst.: 37820715 (ipc=520.3) sim_rate=177562 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 15:57:22 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(4,6,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13594,76277), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13808,76277), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,7,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 90277  inst.: 37972341 (ipc=512.6) sim_rate=177440 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 15:57:23 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14017,76277), 2 CTAs running
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(2,7,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14249,76277), 2 CTAs running
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(7,7,0) tid=(3,12,0)
GPGPU-Sim uArch: cycles simulated: 90777  inst.: 38123823 (ipc=505.3) sim_rate=177320 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 15:57:24 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 91277  inst.: 38240778 (ipc=496.3) sim_rate=177040 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 15:57:25 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15030,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15057,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15109,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15202,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15240,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15265,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15312,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15430,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(1,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 91777  inst.: 38315758 (ipc=485.1) sim_rate=176570 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 15:57:26 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15505,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15521,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15645,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15805,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16181,76277), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16377,76277), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92777  inst.: 38400590 (ipc=460.9) sim_rate=176149 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 15:57:27 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16563,76277), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18194,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18320,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18355,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 94777  inst.: 38495595 (ipc=416.2) sim_rate=175778 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 15:57:28 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18554,76277), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 10.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18555
gpu_sim_insn = 7699119
gpu_ipc =     414.9350
gpu_tot_sim_cycle = 94832
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     405.9347
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 5809
gpu_stall_icnt2sh    = 7949
gpu_total_sim_rate=175778

========= Core RFC stats =========
	Total RFC Accesses     = 3573242
	Total RFC Misses       = 2705059
	Total RFC Read Misses  = 1312356
	Total RFC Write Misses = 1392703
	Total RFC Evictions    = 1406122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9664
	L1I_total_cache_miss_rate = 0.0103
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 722, Miss = 122, Miss_rate = 0.169, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[1]: Access = 755, Miss = 122, Miss_rate = 0.162, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[2]: Access = 767, Miss = 124, Miss_rate = 0.162, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[3]: Access = 758, Miss = 122, Miss_rate = 0.161, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[4]: Access = 730, Miss = 119, Miss_rate = 0.163, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[5]: Access = 782, Miss = 126, Miss_rate = 0.161, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[6]: Access = 783, Miss = 123, Miss_rate = 0.157, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[7]: Access = 738, Miss = 125, Miss_rate = 0.169, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[8]: Access = 741, Miss = 123, Miss_rate = 0.166, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[9]: Access = 718, Miss = 120, Miss_rate = 0.167, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[10]: Access = 740, Miss = 122, Miss_rate = 0.165, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[11]: Access = 712, Miss = 120, Miss_rate = 0.169, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[12]: Access = 766, Miss = 124, Miss_rate = 0.162, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[13]: Access = 712, Miss = 120, Miss_rate = 0.169, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[14]: Access = 731, Miss = 120, Miss_rate = 0.164, Pending_hits = 91, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1832
	L1D_total_cache_miss_rate = 0.1642
	L1D_total_cache_pending_hits = 1371
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1791
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924516
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2500, 3011, 3284, 4123, 4123, 3806, 3351, 2895, 2816, 3351, 3805, 4124, 4124, 3805, 3351, 2895, 2895, 3353, 3809, 4126, 4126, 3809, 3353, 2895, 2895, 3349, 3803, 4122, 3800, 3544, 2840, 2658, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1791
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:236956	W0_Idle:118284	W0_Scoreboard:383566	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14328 {8:1791,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5032 {8:629,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 243576 {136:1791,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85544 {136:629,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 211 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 94831 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2222 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2874 	452 	171 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	622 	852 	306 	26 	0 	0 	0 	0 	0 	0 	168 	191 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      10570      7243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      11288      6738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7202      8649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5808     10650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6535     11254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6287     10547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125174 n_nop=125134 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004793
n_activity=343 dram_eff=0.1749
bk0: 18a 125051i bk1: 12a 125103i bk2: 0a 125173i bk3: 0a 125173i bk4: 0a 125173i bk5: 0a 125173i bk6: 0a 125173i bk7: 0a 125173i bk8: 0a 125173i bk9: 0a 125174i bk10: 0a 125174i bk11: 0a 125175i bk12: 0a 125175i bk13: 0a 125175i bk14: 0a 125175i bk15: 0a 125175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000255644
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125174 n_nop=125140 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004474
n_activity=254 dram_eff=0.2205
bk0: 16a 125103i bk1: 12a 125099i bk2: 0a 125171i bk3: 0a 125173i bk4: 0a 125173i bk5: 0a 125173i bk6: 0a 125173i bk7: 0a 125173i bk8: 0a 125173i bk9: 0a 125174i bk10: 0a 125174i bk11: 0a 125175i bk12: 0a 125175i bk13: 0a 125175i bk14: 0a 125175i bk15: 0a 125176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000223689
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125174 n_nop=125142 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003835
n_activity=261 dram_eff=0.1839
bk0: 14a 125084i bk1: 10a 125102i bk2: 0a 125173i bk3: 0a 125173i bk4: 0a 125173i bk5: 0a 125173i bk6: 0a 125173i bk7: 0a 125173i bk8: 0a 125174i bk9: 0a 125174i bk10: 0a 125175i bk11: 0a 125175i bk12: 0a 125175i bk13: 0a 125175i bk14: 0a 125175i bk15: 0a 125175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000399444
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125174 n_nop=125146 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003835
n_activity=203 dram_eff=0.2365
bk0: 16a 125102i bk1: 8a 125140i bk2: 0a 125173i bk3: 0a 125173i bk4: 0a 125173i bk5: 0a 125173i bk6: 0a 125173i bk7: 0a 125174i bk8: 0a 125174i bk9: 0a 125174i bk10: 0a 125174i bk11: 0a 125175i bk12: 0a 125175i bk13: 0a 125175i bk14: 0a 125175i bk15: 0a 125175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000111844
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125174 n_nop=125146 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003835
n_activity=197 dram_eff=0.2437
bk0: 16a 125102i bk1: 8a 125140i bk2: 0a 125173i bk3: 0a 125173i bk4: 0a 125173i bk5: 0a 125173i bk6: 0a 125173i bk7: 0a 125174i bk8: 0a 125174i bk9: 0a 125174i bk10: 0a 125174i bk11: 0a 125175i bk12: 0a 125175i bk13: 0a 125175i bk14: 0a 125175i bk15: 0a 125175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000263633
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=125174 n_nop=125148 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0003515
n_activity=212 dram_eff=0.2075
bk0: 14a 125108i bk1: 8a 125143i bk2: 0a 125172i bk3: 0a 125173i bk4: 0a 125173i bk5: 0a 125173i bk6: 0a 125173i bk7: 0a 125173i bk8: 0a 125173i bk9: 0a 125175i bk10: 0a 125175i bk11: 0a 125175i bk12: 0a 125175i bk13: 0a 125175i bk14: 0a 125175i bk15: 0a 125175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.79333e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 518, Miss = 9, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 302, Miss = 6, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 422, Miss = 8, Miss_rate = 0.019, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 234, Miss = 6, Miss_rate = 0.026, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 347, Miss = 7, Miss_rate = 0.020, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 307, Miss = 5, Miss_rate = 0.016, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 334, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 258, Miss = 7, Miss_rate = 0.027, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 213, Miss = 4, Miss_rate = 0.019, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 3630
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 561
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13340
icnt_total_pkts_simt_to_mem=5375
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.24332
	minimum = 6
	maximum = 34
Network latency average = 8.69964
	minimum = 6
	maximum = 34
Slowest packet = 6143
Flit latency average = 7.56977
	minimum = 6
	maximum = 34
Slowest flit = 15961
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00223959
	minimum = 0.0017246 (at node 18)
	maximum = 0.00463487 (at node 15)
Accepted packet rate average = 0.00223959
	minimum = 0.0017246 (at node 18)
	maximum = 0.00463487 (at node 15)
Injected flit rate average = 0.00550715
	minimum = 0.00291027 (at node 9)
	maximum = 0.0158448 (at node 15)
Accepted flit rate average= 0.00550715
	minimum = 0.00301805 (at node 21)
	maximum = 0.00819186 (at node 1)
Injected packet length average = 2.459
Accepted packet length average = 2.459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 39 sec (219 sec)
gpgpu_simulation_rate = 175778 (inst/sec)
gpgpu_simulation_rate = 433 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94832)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94832)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94832)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94832)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(4,0,0) tid=(10,8,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(5,4,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 95332  inst.: 38698443 (ipc=405.7) sim_rate=175902 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 15:57:29 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,6,0) tid=(10,6,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,1,0) tid=(2,12,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 95832  inst.: 38943827 (ipc=448.2) sim_rate=176216 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 15:57:30 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(1,4,0) tid=(6,13,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,5,0) tid=(14,1,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(1,7,0) tid=(6,9,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 96332  inst.: 39299275 (ipc=535.8) sim_rate=176229 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 15:57:32 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(6,1,0) tid=(10,3,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(1,1,0) tid=(14,11,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 96832  inst.: 39688635 (ipc=596.5) sim_rate=176393 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 15:57:34 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(6,1,0) tid=(1,11,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(2,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(5,1,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 97332  inst.: 40049996 (ipc=621.8) sim_rate=176431 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 15:57:36 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(3,2,0) tid=(12,14,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(2,3,0) tid=(5,8,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(5,1,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 97832  inst.: 40324120 (ipc=609.5) sim_rate=176860 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 15:57:37 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(4,1,0) tid=(0,13,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,3,0) tid=(9,6,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(3,1,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 98332  inst.: 40647307 (ipc=614.8) sim_rate=176727 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 15:57:39 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(2,0,0) tid=(10,7,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(5,2,0) tid=(9,14,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(2,2,0) tid=(8,7,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,4,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 98832  inst.: 40954693 (ipc=614.8) sim_rate=176528 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 15:57:41 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(1,1,0) tid=(8,12,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(3,3,0) tid=(8,11,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,1,0) tid=(12,7,0)
GPGPU-Sim uArch: cycles simulated: 99332  inst.: 41279910 (ipc=618.7) sim_rate=177166 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 15:57:42 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(7,0,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 99832  inst.: 41499993 (ipc=600.9) sim_rate=177350 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 15:57:43 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(2,4,0) tid=(1,11,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(7,2,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 100332  inst.: 41793306 (ipc=599.6) sim_rate=177090 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 15:57:45 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(7,1,0) tid=(12,5,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 100832  inst.: 42022761 (ipc=587.9) sim_rate=176566 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 15:57:47 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(4,1,0) tid=(7,11,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(5,0,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 101332  inst.: 42265167 (ipc=579.9) sim_rate=176841 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 15:57:48 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(2,2,0) tid=(3,12,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(2,7,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 101832  inst.: 42483584 (ipc=569.7) sim_rate=177014 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 15:57:49 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(0,6,0) tid=(9,8,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(2,7,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 102332  inst.: 42718753 (ipc=563.1) sim_rate=176523 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 15:57:51 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(3,2,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 102832  inst.: 42982804 (ipc=560.9) sim_rate=176883 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 15:57:52 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(2,2,0) tid=(8,10,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(2,2,0) tid=(10,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8356,94832), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(8357,94832)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8390,94832), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8391,94832)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8397,94832), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8398,94832)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8414,94832), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(8415,94832)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8428,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8466,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8488,94832), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 103332  inst.: 43253620 (ipc=559.8) sim_rate=176545 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 15:57:54 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8544,94832), 3 CTAs running
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(2,4,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8569,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8594,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8597,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8598,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8604,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8667,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8672,94832), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,4,0) tid=(12,10,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 103832  inst.: 43509756 (ipc=557.1) sim_rate=176868 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 15:57:55 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,6,0) tid=(10,8,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,4,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 104332  inst.: 43756896 (ipc=553.8) sim_rate=176439 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 15:57:57 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(7,1,0) tid=(9,1,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(4,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(3,3,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 104832  inst.: 43990899 (ipc=549.5) sim_rate=176670 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 15:57:58 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10020,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10092,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10102,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10111,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10126,94832), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10213,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10213,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10256,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10273,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10282,94832), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10342,94832), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(5,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10411,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10457,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10462,94832), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 105332  inst.: 44209382 (ipc=544.2) sim_rate=176132 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 15:58:00 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10507,94832), 2 CTAs running
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(2,5,0) tid=(4,14,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(7,4,0) tid=(11,15,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(5,7,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 105832  inst.: 44464279 (ipc=542.6) sim_rate=176445 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 15:58:01 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(2,7,0) tid=(5,10,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,7,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 106332  inst.: 44717728 (ipc=541.1) sim_rate=176054 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 15:58:03 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,6,0) tid=(11,5,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(7,7,0) tid=(0,3,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(2,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 106832  inst.: 44949183 (ipc=537.8) sim_rate=176271 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 15:58:04 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(2,4,0) tid=(8,8,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(7,6,0) tid=(11,11,0)
GPGPU-Sim uArch: cycles simulated: 107332  inst.: 45168102 (ipc=533.8) sim_rate=176437 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 15:58:05 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(5,5,0) tid=(8,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12992,94832), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107832  inst.: 45354700 (ipc=527.6) sim_rate=176477 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 15:58:06 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13076,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13097,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13130,94832), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13193,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13243,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13409,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13434,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13440,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13450,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13453,94832), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(4,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 108332  inst.: 45527161 (ipc=520.9) sim_rate=175780 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 15:58:08 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13506,94832), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13541,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13598,94832), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,7,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 108832  inst.: 45679978 (ipc=513.2) sim_rate=175692 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 15:58:09 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(3,7,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14290,94832), 2 CTAs running
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(5,6,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 109332  inst.: 45827457 (ipc=505.6) sim_rate=175584 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 15:58:10 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(7,7,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 109832  inst.: 45945601 (ipc=496.7) sim_rate=175364 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 15:58:11 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15003,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15076,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15168,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15181,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15190,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15193,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15219,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15234,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,7,0) tid=(6,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15474,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 110332  inst.: 46013568 (ipc=485.0) sim_rate=174956 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 15:58:12 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15531,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15544,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (16118,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16243,94832), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(7,7,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16424,94832), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 111332  inst.: 46099805 (ipc=460.9) sim_rate=174620 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 15:58:13 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16559,94832), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18202,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18256,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18302,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18589,94832), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 6.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18590
gpu_sim_insn = 7699119
gpu_ipc =     414.1538
gpu_tot_sim_cycle = 113422
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     407.2818
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 5810
gpu_stall_icnt2sh    = 8119
gpu_total_sim_rate=174319

========= Core RFC stats =========
	Total RFC Accesses     = 4287378
	Total RFC Misses       = 3245494
	Total RFC Read Misses  = 1574587
	Total RFC Write Misses = 1670907
	Total RFC Evictions    = 1686930

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10570
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 890, Miss = 137, Miss_rate = 0.154, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[1]: Access = 897, Miss = 139, Miss_rate = 0.155, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[2]: Access = 935, Miss = 139, Miss_rate = 0.149, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[3]: Access = 902, Miss = 139, Miss_rate = 0.154, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 872, Miss = 135, Miss_rate = 0.155, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[5]: Access = 922, Miss = 142, Miss_rate = 0.154, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[6]: Access = 949, Miss = 141, Miss_rate = 0.149, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 882, Miss = 140, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 887, Miss = 140, Miss_rate = 0.158, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[9]: Access = 856, Miss = 136, Miss_rate = 0.159, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 880, Miss = 139, Miss_rate = 0.158, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 854, Miss = 134, Miss_rate = 0.157, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[12]: Access = 908, Miss = 137, Miss_rate = 0.151, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 898, Miss = 135, Miss_rate = 0.150, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2069
	L1D_total_cache_miss_rate = 0.1546
	L1D_total_cache_pending_hits = 1472
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2021
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110446
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3579, 4182, 4546, 5770, 5445, 5065, 4520, 3974, 3395, 4021, 4565, 4947, 4947, 4565, 4021, 3474, 3474, 4024, 4572, 4953, 4953, 4572, 4024, 3474, 3474, 4020, 4566, 4950, 4628, 4307, 3511, 3237, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2021
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:281531	W0_Idle:135057	W0_Scoreboard:455280	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16168 {8:2021,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5728 {8:716,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 274856 {136:2021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97376 {136:716,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 203 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 113421 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2691 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3365 	514 	174 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	766 	934 	310 	26 	0 	0 	0 	0 	0 	0 	168 	191 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	125 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11641      8039    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      12558      7506    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       7966      9608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6457     11868    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7136     12456    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       6988     11764    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149712 n_nop=149672 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0004008
n_activity=343 dram_eff=0.1749
bk0: 18a 149589i bk1: 12a 149641i bk2: 0a 149711i bk3: 0a 149711i bk4: 0a 149711i bk5: 0a 149711i bk6: 0a 149711i bk7: 0a 149711i bk8: 0a 149711i bk9: 0a 149712i bk10: 0a 149712i bk11: 0a 149713i bk12: 0a 149713i bk13: 0a 149713i bk14: 0a 149713i bk15: 0a 149713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000213744
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149712 n_nop=149678 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003741
n_activity=254 dram_eff=0.2205
bk0: 16a 149641i bk1: 12a 149637i bk2: 0a 149709i bk3: 0a 149711i bk4: 0a 149711i bk5: 0a 149711i bk6: 0a 149711i bk7: 0a 149711i bk8: 0a 149711i bk9: 0a 149712i bk10: 0a 149712i bk11: 0a 149713i bk12: 0a 149713i bk13: 0a 149713i bk14: 0a 149713i bk15: 0a 149714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000187026
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149712 n_nop=149680 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0003206
n_activity=261 dram_eff=0.1839
bk0: 14a 149622i bk1: 10a 149640i bk2: 0a 149711i bk3: 0a 149711i bk4: 0a 149711i bk5: 0a 149711i bk6: 0a 149711i bk7: 0a 149711i bk8: 0a 149712i bk9: 0a 149712i bk10: 0a 149713i bk11: 0a 149713i bk12: 0a 149713i bk13: 0a 149713i bk14: 0a 149713i bk15: 0a 149713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000333975
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149712 n_nop=149684 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003206
n_activity=203 dram_eff=0.2365
bk0: 16a 149640i bk1: 8a 149678i bk2: 0a 149711i bk3: 0a 149711i bk4: 0a 149711i bk5: 0a 149711i bk6: 0a 149711i bk7: 0a 149712i bk8: 0a 149712i bk9: 0a 149712i bk10: 0a 149712i bk11: 0a 149713i bk12: 0a 149713i bk13: 0a 149713i bk14: 0a 149713i bk15: 0a 149713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.35129e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149712 n_nop=149684 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0003206
n_activity=197 dram_eff=0.2437
bk0: 16a 149640i bk1: 8a 149678i bk2: 0a 149711i bk3: 0a 149711i bk4: 0a 149711i bk5: 0a 149711i bk6: 0a 149711i bk7: 0a 149712i bk8: 0a 149712i bk9: 0a 149712i bk10: 0a 149712i bk11: 0a 149713i bk12: 0a 149713i bk13: 0a 149713i bk14: 0a 149713i bk15: 0a 149713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000220423
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=149712 n_nop=149686 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002939
n_activity=212 dram_eff=0.2075
bk0: 14a 149646i bk1: 8a 149681i bk2: 0a 149710i bk3: 0a 149711i bk4: 0a 149711i bk5: 0a 149711i bk6: 0a 149711i bk7: 0a 149711i bk8: 0a 149711i bk9: 0a 149713i bk10: 0a 149713i bk11: 0a 149713i bk12: 0a 149713i bk13: 0a 149713i bk14: 0a 149713i bk15: 0a 149713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.00769e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 604, Miss = 9, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 350, Miss = 6, Miss_rate = 0.017, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 488, Miss = 8, Miss_rate = 0.016, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 266, Miss = 6, Miss_rate = 0.023, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 401, Miss = 7, Miss_rate = 0.017, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 360, Miss = 5, Miss_rate = 0.014, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 382, Miss = 8, Miss_rate = 0.021, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 292, Miss = 7, Miss_rate = 0.024, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 247, Miss = 4, Miss_rate = 0.016, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 4186
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0182
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1811
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 648
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15164
icnt_total_pkts_simt_to_mem=6280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.35252
	minimum = 6
	maximum = 38
Network latency average = 8.7446
	minimum = 6
	maximum = 34
Slowest packet = 7270
Flit latency average = 7.59033
	minimum = 6
	maximum = 34
Slowest flit = 18725
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00221545
	minimum = 0.00172136 (at node 12)
	maximum = 0.00462614 (at node 15)
Accepted packet rate average = 0.00221545
	minimum = 0.00172136 (at node 12)
	maximum = 0.00462614 (at node 15)
Injected flit rate average = 0.00543701
	minimum = 0.00274341 (at node 12)
	maximum = 0.015815 (at node 15)
Accepted flit rate average= 0.00543701
	minimum = 0.00301237 (at node 21)
	maximum = 0.00796127 (at node 6)
Injected packet length average = 2.45414
Accepted packet length average = 2.45414
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 25 sec (265 sec)
gpgpu_simulation_rate = 174319 (inst/sec)
gpgpu_simulation_rate = 428 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,113422)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,113422)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,113422)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,113422)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,1,0) tid=(9,3,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(5,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 113922  inst.: 46397274 (ipc=405.1) sim_rate=174425 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 15:58:15 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,2,0) tid=(9,5,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,1,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 114422  inst.: 46645158 (ipc=450.4) sim_rate=174700 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 15:58:16 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(1,5,0) tid=(1,13,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(6,1,0) tid=(5,10,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,4,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 114922  inst.: 46959798 (ipc=510.1) sim_rate=174571 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 15:58:18 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(5,0,0) tid=(13,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,5,0) tid=(13,15,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(4,1,0) tid=(13,2,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(7,0,0) tid=(14,4,0)
GPGPU-Sim uArch: cycles simulated: 115422  inst.: 47330778 (ipc=568.0) sim_rate=175299 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 15:58:19 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(5,0,0) tid=(5,13,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,0,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 115922  inst.: 47698588 (ipc=601.5) sim_rate=175362 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 15:58:21 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(3,1,0) tid=(1,10,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(7,1,0) tid=(1,15,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 116422  inst.: 47998756 (ipc=601.3) sim_rate=175177 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 15:58:23 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,4,0) tid=(14,3,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(3,1,0) tid=(11,7,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(7,4,0) tid=(14,12,0)
GPGPU-Sim uArch: cycles simulated: 116922  inst.: 48319204 (ipc=607.0) sim_rate=175706 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 15:58:24 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,1,0) tid=(13,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,3,0) tid=(13,12,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(4,0,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 117422  inst.: 48610580 (ipc=604.0) sim_rate=175489 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 15:58:26 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(2,3,0) tid=(9,9,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(3,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4225,113422), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(4226,113422)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4308,113422), 3 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(4309,113422)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4341,113422), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(4342,113422)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4368,113422), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(4369,113422)
GPGPU-Sim uArch: cycles simulated: 117922  inst.: 48921195 (ipc=605.9) sim_rate=175344 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 15:58:28 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(4,1,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4563,113422), 3 CTAs running
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(3,2,0) tid=(8,6,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(5,2,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 118422  inst.: 49186106 (ipc=598.3) sim_rate=175664 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 15:58:29 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(3,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,3,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5338,113422), 2 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(3,5,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 118922  inst.: 49508304 (ipc=602.5) sim_rate=175561 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 15:58:31 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5501,113422), 3 CTAs running
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5588,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5673,113422), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(7,6,0) tid=(14,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5817,113422), 3 CTAs running
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(1,7,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 119422  inst.: 49781305 (ipc=597.8) sim_rate=175905 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 15:58:32 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6008,113422), 3 CTAs running
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(3,3,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6295,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6316,113422), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(4,3,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6403,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6415,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6440,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6460,113422), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119922  inst.: 50085326 (ipc=598.6) sim_rate=175737 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 15:58:34 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(2,6,0) tid=(1,15,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6533,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6641,113422), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(3,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6797,113422), 3 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(4,7,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6988,113422), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 120422  inst.: 50374988 (ipc=597.2) sim_rate=175522 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 15:58:36 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7016,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7023,113422), 2 CTAs running
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(7,3,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7130,113422), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7200,113422), 1 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(5,5,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7221,113422), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(4,7,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 120922  inst.: 50658565 (ipc=595.2) sim_rate=175897 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 15:58:37 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(5,7,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7660,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7665,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (7689,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7716,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7734,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7752,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7767,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7771,113422), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,4,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7820,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7838,113422), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7939,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(5,6,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 121422  inst.: 50897600 (ipc=587.9) sim_rate=175508 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 15:58:39 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8052,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8116,113422), 2 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8181,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8184,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8263,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8275,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (8351,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8362,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8368,113422), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(2,7,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8433,113422), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121922  inst.: 51139048 (ipc=581.7) sim_rate=175735 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 15:58:40 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8503,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8541,113422), 1 CTAs running
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,7,0) tid=(3,3,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(1,6,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8873,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122422  inst.: 51333888 (ipc=571.0) sim_rate=175200 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 15:58:42 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9015,113422), 1 CTAs running
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(7,6,0) tid=(15,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9346,113422), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9388,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(1,7,0) tid=(7,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9441,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9456,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122922  inst.: 51491032 (ipc=557.5) sim_rate=175139 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 15:58:43 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9503,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9541,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9565,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9634,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9634,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9692,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9705,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10099,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10457,113422), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 12.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10458
gpu_sim_insn = 5361506
gpu_ipc =     512.6703
gpu_tot_sim_cycle = 123880
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     416.1787
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5811
gpu_stall_icnt2sh    = 8195
gpu_total_sim_rate=175361

========= Core RFC stats =========
	Total RFC Accesses     = 4710074
	Total RFC Misses       = 3568502
	Total RFC Read Misses  = 1731575
	Total RFC Write Misses = 1836927
	Total RFC Evictions    = 1854468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11453
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 932, Miss = 146, Miss_rate = 0.157, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[1]: Access = 977, Miss = 154, Miss_rate = 0.158, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1020, Miss = 157, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[3]: Access = 986, Miss = 155, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 941, Miss = 151, Miss_rate = 0.160, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[5]: Access = 946, Miss = 148, Miss_rate = 0.156, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[6]: Access = 949, Miss = 141, Miss_rate = 0.149, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 910, Miss = 145, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 962, Miss = 154, Miss_rate = 0.160, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[9]: Access = 941, Miss = 151, Miss_rate = 0.160, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 960, Miss = 152, Miss_rate = 0.158, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 928, Miss = 148, Miss_rate = 0.159, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[12]: Access = 952, Miss = 148, Miss_rate = 0.155, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 862, Miss = 136, Miss_rate = 0.158, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 898, Miss = 135, Miss_rate = 0.150, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2221
	L1D_total_cache_miss_rate = 0.1568
	L1D_total_cache_pending_hits = 1476
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2163
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223728
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4020, 4715, 5144, 6368, 6043, 5663, 5053, 4415, 3772, 4398, 4942, 5324, 5324, 4942, 4398, 3851, 3851, 4401, 4934, 5315, 5315, 4934, 4386, 3836, 3836, 4382, 4928, 5312, 4990, 4669, 3873, 3599, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2163
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:310755	W0_Idle:145591	W0_Scoreboard:486451	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17304 {8:2163,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294168 {136:2163,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107848 {136:793,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 199 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 121259 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2959 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3621 	595 	182 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	841 	1001 	310 	26 	0 	0 	0 	0 	0 	0 	168 	191 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12133      8515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13290      7946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8452     10170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6841     12638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7485     13172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7411     12531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163476 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003669
n_activity=343 dram_eff=0.1749
bk0: 18a 163393i bk1: 12a 163445i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163515i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000195699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163482 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003425
n_activity=254 dram_eff=0.2205
bk0: 16a 163445i bk1: 12a 163441i bk2: 0a 163513i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163515i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163484 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002935
n_activity=261 dram_eff=0.1839
bk0: 14a 163426i bk1: 10a 163444i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163516i bk9: 0a 163516i bk10: 0a 163517i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00030578
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163488 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002935
n_activity=203 dram_eff=0.2365
bk0: 16a 163444i bk1: 8a 163482i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163516i bk8: 0a 163516i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.56185e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163488 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002935
n_activity=197 dram_eff=0.2437
bk0: 16a 163444i bk1: 8a 163482i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163516i bk8: 0a 163516i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000201815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163490 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002691
n_activity=212 dram_eff=0.2075
bk0: 14a 163450i bk1: 8a 163485i bk2: 0a 163514i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163515i bk9: 0a 163517i bk10: 0a 163517i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.66937e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 651, Miss = 9, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 383, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 527, Miss = 8, Miss_rate = 0.015, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 440, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 394, Miss = 5, Miss_rate = 0.013, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 312, Miss = 7, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 4531
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 725
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16385
icnt_total_pkts_simt_to_mem=6901
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3449
	minimum = 6
	maximum = 34
Network latency average = 9.43913
	minimum = 6
	maximum = 34
Slowest packet = 8378
Flit latency average = 8.16124
	minimum = 6
	maximum = 34
Slowest flit = 21450
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00244364
	minimum = 0.000286862 (at node 6)
	maximum = 0.00449417 (at node 15)
Accepted packet rate average = 0.00244364
	minimum = 0.000286862 (at node 6)
	maximum = 0.00449417 (at node 15)
Injected flit rate average = 0.00652345
	minimum = 0.000286862 (at node 6)
	maximum = 0.0155862 (at node 15)
Accepted flit rate average= 0.00652345
	minimum = 0.00143431 (at node 6)
	maximum = 0.0116657 (at node 2)
Injected packet length average = 2.66957
Accepted packet length average = 2.66957
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 54 sec (294 sec)
gpgpu_simulation_rate = 175361 (inst/sec)
gpgpu_simulation_rate = 421 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123880
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     416.1787
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 5811
gpu_stall_icnt2sh    = 8195
gpu_total_sim_rate=175361

========= Core RFC stats =========
	Total RFC Accesses     = 4710074
	Total RFC Misses       = 3568502
	Total RFC Read Misses  = 1731575
	Total RFC Write Misses = 1836927
	Total RFC Evictions    = 1854468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11453
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 932, Miss = 146, Miss_rate = 0.157, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[1]: Access = 977, Miss = 154, Miss_rate = 0.158, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1020, Miss = 157, Miss_rate = 0.154, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[3]: Access = 986, Miss = 155, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[4]: Access = 941, Miss = 151, Miss_rate = 0.160, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[5]: Access = 946, Miss = 148, Miss_rate = 0.156, Pending_hits = 105, Reservation_fails = 0
	L1D_cache_core[6]: Access = 949, Miss = 141, Miss_rate = 0.149, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[7]: Access = 910, Miss = 145, Miss_rate = 0.159, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 962, Miss = 154, Miss_rate = 0.160, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[9]: Access = 941, Miss = 151, Miss_rate = 0.160, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 960, Miss = 152, Miss_rate = 0.158, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 928, Miss = 148, Miss_rate = 0.159, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[12]: Access = 952, Miss = 148, Miss_rate = 0.155, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 862, Miss = 136, Miss_rate = 0.158, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[14]: Access = 898, Miss = 135, Miss_rate = 0.150, Pending_hits = 97, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2221
	L1D_total_cache_miss_rate = 0.1568
	L1D_total_cache_pending_hits = 1476
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2163
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 58
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223728
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11453
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4020, 4715, 5144, 6368, 6043, 5663, 5053, 4415, 3772, 4398, 4942, 5324, 5324, 4942, 4398, 3851, 3851, 4401, 4934, 5315, 5315, 4934, 4386, 3836, 3836, 4382, 4928, 5312, 4990, 4669, 3873, 3599, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2163
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:310755	W0_Idle:145591	W0_Scoreboard:486451	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17304 {8:2163,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6344 {8:793,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 294168 {136:2163,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 107848 {136:793,}
maxmrqlatency = 20 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 199 
max_icnt2mem_latency = 570 
max_icnt2sh_latency = 121259 
mrq_lat_table:60 	9 	0 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2959 	662 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3621 	595 	182 	60 	39 	32 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	841 	1001 	310 	26 	0 	0 	0 	0 	0 	0 	168 	191 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1328      4635         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1296      7047         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1629     12944         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      3474         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      4272         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5552         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.250000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.333333  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 76/15 = 5.066667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 15/11 = 1.36
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      12133      8515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      13290      7946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8452     10170    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6841     12638    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       7485     13172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       7411     12531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        709       520         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        648       423         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        525       508         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        419       437         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        570       530         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        422       429         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163476 n_act=6 n_pre=4 n_req=15 n_rd=30 n_write=0 bw_util=0.0003669
n_activity=343 dram_eff=0.1749
bk0: 18a 163393i bk1: 12a 163445i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163515i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000195699
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163482 n_act=4 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003425
n_activity=254 dram_eff=0.2205
bk0: 16a 163445i bk1: 12a 163441i bk2: 0a 163513i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163515i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163518i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000171237
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163484 n_act=5 n_pre=3 n_req=12 n_rd=24 n_write=0 bw_util=0.0002935
n_activity=261 dram_eff=0.1839
bk0: 14a 163426i bk1: 10a 163444i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163516i bk9: 0a 163516i bk10: 0a 163517i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00030578
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163488 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002935
n_activity=203 dram_eff=0.2365
bk0: 16a 163444i bk1: 8a 163482i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163516i bk8: 0a 163516i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.56185e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163488 n_act=3 n_pre=1 n_req=12 n_rd=24 n_write=0 bw_util=0.0002935
n_activity=197 dram_eff=0.2437
bk0: 16a 163444i bk1: 8a 163482i bk2: 0a 163515i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163516i bk8: 0a 163516i bk9: 0a 163516i bk10: 0a 163516i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000201815
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=163516 n_nop=163490 n_act=3 n_pre=1 n_req=11 n_rd=22 n_write=0 bw_util=0.0002691
n_activity=212 dram_eff=0.2075
bk0: 14a 163450i bk1: 8a 163485i bk2: 0a 163514i bk3: 0a 163515i bk4: 0a 163515i bk5: 0a 163515i bk6: 0a 163515i bk7: 0a 163515i bk8: 0a 163515i bk9: 0a 163517i bk10: 0a 163517i bk11: 0a 163517i bk12: 0a 163517i bk13: 0a 163517i bk14: 0a 163517i bk15: 0a 163517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=3.66937e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 651, Miss = 9, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 638
L2_cache_bank[1]: Access = 383, Miss = 6, Miss_rate = 0.016, Pending_hits = 17, Reservation_fails = 387
L2_cache_bank[2]: Access = 527, Miss = 8, Miss_rate = 0.015, Pending_hits = 20, Reservation_fails = 462
L2_cache_bank[3]: Access = 284, Miss = 6, Miss_rate = 0.021, Pending_hits = 15, Reservation_fails = 306
L2_cache_bank[4]: Access = 440, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 632
L2_cache_bank[5]: Access = 394, Miss = 5, Miss_rate = 0.013, Pending_hits = 14, Reservation_fails = 274
L2_cache_bank[6]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[7]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 298
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 23, Reservation_fails = 442
L2_cache_bank[9]: Access = 261, Miss = 4, Miss_rate = 0.015, Pending_hits = 12, Reservation_fails = 287
L2_cache_bank[10]: Access = 312, Miss = 7, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 460
L2_cache_bank[11]: Access = 268, Miss = 4, Miss_rate = 0.015, Pending_hits = 9, Reservation_fails = 167
L2_total_cache_accesses = 4531
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 206
L2_total_cache_reservation_fails = 4715
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2937
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 725
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1669
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16385
icnt_total_pkts_simt_to_mem=6901
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
timer: 760956999404
total_error=0.000000667
avg_error=0.000000001

PASSED
