
Bheem_110.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007968  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e08  08007a78  08007a78  00008a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009880  08009880  0000b7f0  2**0
                  CONTENTS
  4 .ARM          00000000  08009880  08009880  0000b7f0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009880  08009880  0000b7f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009880  08009880  0000a880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009884  08009884  0000a884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007f0  20000000  08009888  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001190  200007f0  0800a078  0000b7f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001980  0800a078  0000b980  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b7f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000100da  00000000  00000000  0000b819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e8  00000000  00000000  0001b8f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe8  00000000  00000000  0001dde0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c6a  00000000  00000000  0001edc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001fbf  00000000  00000000  0001fa32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012804  00000000  00000000  000219f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008bd3a  00000000  00000000  000341f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bff2f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000441c  00000000  00000000  000bff74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000c4390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200007f0 	.word	0x200007f0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007a60 	.word	0x08007a60

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200007f4 	.word	0x200007f4
 800014c:	08007a60 	.word	0x08007a60

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2iz>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d215      	bcs.n	8000922 <__aeabi_d2iz+0x36>
 80008f6:	d511      	bpl.n	800091c <__aeabi_d2iz+0x30>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d912      	bls.n	8000928 <__aeabi_d2iz+0x3c>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000912:	fa23 f002 	lsr.w	r0, r3, r2
 8000916:	bf18      	it	ne
 8000918:	4240      	negne	r0, r0
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d105      	bne.n	8000934 <__aeabi_d2iz+0x48>
 8000928:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	bf08      	it	eq
 800092e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000932:	4770      	bx	lr
 8000934:	f04f 0000 	mov.w	r0, #0
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop

0800093c <__aeabi_d2uiz>:
 800093c:	004a      	lsls	r2, r1, #1
 800093e:	d211      	bcs.n	8000964 <__aeabi_d2uiz+0x28>
 8000940:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000944:	d211      	bcs.n	800096a <__aeabi_d2uiz+0x2e>
 8000946:	d50d      	bpl.n	8000964 <__aeabi_d2uiz+0x28>
 8000948:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800094c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000950:	d40e      	bmi.n	8000970 <__aeabi_d2uiz+0x34>
 8000952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000956:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800095a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800095e:	fa23 f002 	lsr.w	r0, r3, r2
 8000962:	4770      	bx	lr
 8000964:	f04f 0000 	mov.w	r0, #0
 8000968:	4770      	bx	lr
 800096a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800096e:	d102      	bne.n	8000976 <__aeabi_d2uiz+0x3a>
 8000970:	f04f 30ff 	mov.w	r0, #4294967295
 8000974:	4770      	bx	lr
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	4770      	bx	lr

0800097c <Lcd_cmd>:
uint8_t lcd_temp_ram_1[8][128];
uint8_t Read_data[8][128];
//uint8_t cmd_rx;
//uint64_t cmd_count;
void Lcd_cmd(uint8_t cmd)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
	GPIOA->CRL=0X22222222;
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <Lcd_cmd+0x60>)
 8000988:	f04f 3222 	mov.w	r2, #572662306	@ 0x22222222
 800098c:	601a      	str	r2, [r3, #0]
	GPIOB->BRR|=lcd_adr_Pin;  //Address(RESET);
 800098e:	4b14      	ldr	r3, [pc, #80]	@ (80009e0 <Lcd_cmd+0x64>)
 8000990:	695b      	ldr	r3, [r3, #20]
 8000992:	4a13      	ldr	r2, [pc, #76]	@ (80009e0 <Lcd_cmd+0x64>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	6153      	str	r3, [r2, #20]
	GPIOB->BRR|=lcd_chip_sel_Pin;  //CS_1(RESET);
 800099a:	4b11      	ldr	r3, [pc, #68]	@ (80009e0 <Lcd_cmd+0x64>)
 800099c:	695b      	ldr	r3, [r3, #20]
 800099e:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <Lcd_cmd+0x64>)
 80009a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009a4:	6153      	str	r3, [r2, #20]
//	GPIOB->BRR|=LCD_RW_Pin;
	parllel_transmit(cmd&0xFF);
 80009a6:	79fb      	ldrb	r3, [r7, #7]
 80009a8:	4618      	mov	r0, r3
 80009aa:	f001 fcb7 	bl	800231c <parllel_transmit>
	GPIOB->ODR|=LCD_RD_Pin;
 80009ae:	4b0c      	ldr	r3, [pc, #48]	@ (80009e0 <Lcd_cmd+0x64>)
 80009b0:	68db      	ldr	r3, [r3, #12]
 80009b2:	4a0b      	ldr	r2, [pc, #44]	@ (80009e0 <Lcd_cmd+0x64>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	60d3      	str	r3, [r2, #12]
	GPIOB->BRR|=LCD_RD_Pin;
 80009ba:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <Lcd_cmd+0x64>)
 80009bc:	695b      	ldr	r3, [r3, #20]
 80009be:	4a08      	ldr	r2, [pc, #32]	@ (80009e0 <Lcd_cmd+0x64>)
 80009c0:	f043 0302 	orr.w	r3, r3, #2
 80009c4:	6153      	str	r3, [r2, #20]
	GPIOB->ODR|=lcd_chip_sel_Pin;   //CS_1(SET);
 80009c6:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <Lcd_cmd+0x64>)
 80009c8:	68db      	ldr	r3, [r3, #12]
 80009ca:	4a05      	ldr	r2, [pc, #20]	@ (80009e0 <Lcd_cmd+0x64>)
 80009cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009d0:	60d3      	str	r3, [r2, #12]
//		cmd_count=0;
////	}
//	GPIOB->BRR|=lcd_adr_Pin;
//	GPIOB->BRR|=LCD_RD_Pin;

}
 80009d2:	bf00      	nop
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	40010800 	.word	0x40010800
 80009e0:	40010c00 	.word	0x40010c00

080009e4 <lcd_print_ram_1>:
uint16_t Display_error=0;
uint8_t temp_dot_1,temp_dot;
uint8_t status_rd;

void lcd_print_ram_1()
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b088      	sub	sp, #32
 80009e8:	af00      	add	r7, sp, #0
	for(int y_axsis=0;y_axsis<=7;y_axsis++)
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
 80009ee:	e048      	b.n	8000a82 <lcd_print_ram_1+0x9e>
	{
		for(int x_axsis=0;x_axsis<=127;x_axsis++)
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
 80009f4:	e03f      	b.n	8000a76 <lcd_print_ram_1+0x92>
		{
			GPIOA->CRL=0X22222222;
 80009f6:	4b75      	ldr	r3, [pc, #468]	@ (8000bcc <lcd_print_ram_1+0x1e8>)
 80009f8:	f04f 3222 	mov.w	r2, #572662306	@ 0x22222222
 80009fc:	601a      	str	r2, [r3, #0]
			Lcd_cmd(y_axsis+0xB0);
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	3b50      	subs	r3, #80	@ 0x50
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ffb8 	bl	800097c <Lcd_cmd>
			lcd_x_axis(x_axsis);
 8000a0c:	69bb      	ldr	r3, [r7, #24]
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 f929 	bl	8000c68 <lcd_x_axis>
			GPIOB->BRR|=lcd_chip_sel_Pin;  //CS_1(RESET);
 8000a16:	4b6e      	ldr	r3, [pc, #440]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a1c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a20:	6153      	str	r3, [r2, #20]
			GPIOB->ODR|=lcd_adr_Pin;  //Address(RESET);
 8000a22:	4b6b      	ldr	r3, [pc, #428]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a24:	68db      	ldr	r3, [r3, #12]
 8000a26:	4a6a      	ldr	r2, [pc, #424]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	60d3      	str	r3, [r2, #12]
			GPIOB->BRR|=LCD_RW_Pin;
 8000a2e:	4b68      	ldr	r3, [pc, #416]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a30:	695b      	ldr	r3, [r3, #20]
 8000a32:	4a67      	ldr	r2, [pc, #412]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a38:	6153      	str	r3, [r2, #20]
			GPIOA->ODR=0X00|((lcd_temp_ram_1[y_axsis][x_axsis])& 0XFF);
 8000a3a:	4a66      	ldr	r2, [pc, #408]	@ (8000bd4 <lcd_print_ram_1+0x1f0>)
 8000a3c:	69fb      	ldr	r3, [r7, #28]
 8000a3e:	01db      	lsls	r3, r3, #7
 8000a40:	441a      	add	r2, r3
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	4413      	add	r3, r2
 8000a46:	781a      	ldrb	r2, [r3, #0]
 8000a48:	4b60      	ldr	r3, [pc, #384]	@ (8000bcc <lcd_print_ram_1+0x1e8>)
 8000a4a:	60da      	str	r2, [r3, #12]
			GPIOB->ODR|=LCD_RD_Pin;
 8000a4c:	4b60      	ldr	r3, [pc, #384]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	4a5f      	ldr	r2, [pc, #380]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a52:	f043 0302 	orr.w	r3, r3, #2
 8000a56:	60d3      	str	r3, [r2, #12]
			GPIOB->BRR|=LCD_RD_Pin;//CS_1(SET);
 8000a58:	4b5d      	ldr	r3, [pc, #372]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a5a:	695b      	ldr	r3, [r3, #20]
 8000a5c:	4a5c      	ldr	r2, [pc, #368]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a5e:	f043 0302 	orr.w	r3, r3, #2
 8000a62:	6153      	str	r3, [r2, #20]
			GPIOB->ODR|=lcd_chip_sel_Pin;
 8000a64:	4b5a      	ldr	r3, [pc, #360]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	4a59      	ldr	r2, [pc, #356]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000a6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a6e:	60d3      	str	r3, [r2, #12]
		for(int x_axsis=0;x_axsis<=127;x_axsis++)
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	3301      	adds	r3, #1
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	69bb      	ldr	r3, [r7, #24]
 8000a78:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a7a:	ddbc      	ble.n	80009f6 <lcd_print_ram_1+0x12>
	for(int y_axsis=0;y_axsis<=7;y_axsis++)
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	61fb      	str	r3, [r7, #28]
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	2b07      	cmp	r3, #7
 8000a86:	ddb3      	ble.n	80009f0 <lcd_print_ram_1+0xc>
		}
	}

	for(int y_axsis=0;y_axsis<=7;y_axsis++)
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	e05c      	b.n	8000b48 <lcd_print_ram_1+0x164>
	{
		uint8_t axsis=0; uint8_t dummy_read=1;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	70fb      	strb	r3, [r7, #3]
 8000a92:	2301      	movs	r3, #1
 8000a94:	74fb      	strb	r3, [r7, #19]
		for(int x_axsis=0;x_axsis<=128;x_axsis++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	60fb      	str	r3, [r7, #12]
 8000a9a:	e049      	b.n	8000b30 <lcd_print_ram_1+0x14c>
		{
			Lcd_cmd(y_axsis+0xB0);
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	b2db      	uxtb	r3, r3
 8000aa0:	3b50      	subs	r3, #80	@ 0x50
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff69 	bl	800097c <Lcd_cmd>
			lcd_x_axis(x_axsis);
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f8da 	bl	8000c68 <lcd_x_axis>
			GPIOA->CRL=0X88888888;
 8000ab4:	4b45      	ldr	r3, [pc, #276]	@ (8000bcc <lcd_print_ram_1+0x1e8>)
 8000ab6:	f04f 3288 	mov.w	r2, #2290649224	@ 0x88888888
 8000aba:	601a      	str	r2, [r3, #0]
			GPIOB->BRR|=lcd_chip_sel_Pin;
 8000abc:	4b44      	ldr	r3, [pc, #272]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000abe:	695b      	ldr	r3, [r3, #20]
 8000ac0:	4a43      	ldr	r2, [pc, #268]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ac6:	6153      	str	r3, [r2, #20]
			GPIOB->ODR|=lcd_adr_Pin;  //Address(RESET);
 8000ac8:	4b41      	ldr	r3, [pc, #260]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	4a40      	ldr	r2, [pc, #256]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	60d3      	str	r3, [r2, #12]
			GPIOB->ODR|=LCD_RW_Pin;	  //Read write pin
 8000ad4:	4b3e      	ldr	r3, [pc, #248]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000ad6:	68db      	ldr	r3, [r3, #12]
 8000ad8:	4a3d      	ldr	r2, [pc, #244]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ade:	60d3      	str	r3, [r2, #12]
			GPIOB->ODR|=LCD_RD_Pin;   //Enable pin
 8000ae0:	4b3b      	ldr	r3, [pc, #236]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000ae2:	68db      	ldr	r3, [r3, #12]
 8000ae4:	4a3a      	ldr	r2, [pc, #232]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000ae6:	f043 0302 	orr.w	r3, r3, #2
 8000aea:	60d3      	str	r3, [r2, #12]
			//HAL_Delay(1);
			if(dummy_read==1)
 8000aec:	7cfb      	ldrb	r3, [r7, #19]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d103      	bne.n	8000afa <lcd_print_ram_1+0x116>
			{
				dummy_read++;
 8000af2:	7cfb      	ldrb	r3, [r7, #19]
 8000af4:	3301      	adds	r3, #1
 8000af6:	74fb      	strb	r3, [r7, #19]
 8000af8:	e00b      	b.n	8000b12 <lcd_print_ram_1+0x12e>
			}
			else
			{
				Read_data[y_axsis][x_axsis-1]=GPIOA->IDR & 0xFF; // Read data from the data port
 8000afa:	4b34      	ldr	r3, [pc, #208]	@ (8000bcc <lcd_print_ram_1+0x1e8>)
 8000afc:	689a      	ldr	r2, [r3, #8]
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	3b01      	subs	r3, #1
 8000b02:	b2d0      	uxtb	r0, r2
 8000b04:	4934      	ldr	r1, [pc, #208]	@ (8000bd8 <lcd_print_ram_1+0x1f4>)
 8000b06:	697a      	ldr	r2, [r7, #20]
 8000b08:	01d2      	lsls	r2, r2, #7
 8000b0a:	440a      	add	r2, r1
 8000b0c:	4413      	add	r3, r2
 8000b0e:	4602      	mov	r2, r0
 8000b10:	701a      	strb	r2, [r3, #0]
			}
			GPIOB->BRR|=LCD_RD_Pin;//Enable pin reset
 8000b12:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000b14:	695b      	ldr	r3, [r3, #20]
 8000b16:	4a2e      	ldr	r2, [pc, #184]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	6153      	str	r3, [r2, #20]
			GPIOB->ODR|=lcd_chip_sel_Pin;   //CS_1(SET);
 8000b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000b20:	68db      	ldr	r3, [r3, #12]
 8000b22:	4a2b      	ldr	r2, [pc, #172]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000b24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b28:	60d3      	str	r3, [r2, #12]
		for(int x_axsis=0;x_axsis<=128;x_axsis++)
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	68fb      	ldr	r3, [r7, #12]
 8000b32:	2b80      	cmp	r3, #128	@ 0x80
 8000b34:	ddb2      	ble.n	8000a9c <lcd_print_ram_1+0xb8>
		}
		GPIOB->BRR|=LCD_RW_Pin;
 8000b36:	4b26      	ldr	r3, [pc, #152]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000b38:	695b      	ldr	r3, [r3, #20]
 8000b3a:	4a25      	ldr	r2, [pc, #148]	@ (8000bd0 <lcd_print_ram_1+0x1ec>)
 8000b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b40:	6153      	str	r3, [r2, #20]
	for(int y_axsis=0;y_axsis<=7;y_axsis++)
 8000b42:	697b      	ldr	r3, [r7, #20]
 8000b44:	3301      	adds	r3, #1
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	2b07      	cmp	r3, #7
 8000b4c:	dd9f      	ble.n	8000a8e <lcd_print_ram_1+0xaa>
	}

	for(int y_axsis=0;y_axsis<=7;y_axsis++)
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	e032      	b.n	8000bba <lcd_print_ram_1+0x1d6>
	{
		for(int x_axsis=0;x_axsis<=127;x_axsis++)
 8000b54:	2300      	movs	r3, #0
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	e029      	b.n	8000bae <lcd_print_ram_1+0x1ca>
		{
			if((lcd_temp_ram_1[y_axsis][x_axsis])!=(Read_data[y_axsis][x_axsis]))
 8000b5a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bd4 <lcd_print_ram_1+0x1f0>)
 8000b5c:	68bb      	ldr	r3, [r7, #8]
 8000b5e:	01db      	lsls	r3, r3, #7
 8000b60:	441a      	add	r2, r3
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	781a      	ldrb	r2, [r3, #0]
 8000b68:	491b      	ldr	r1, [pc, #108]	@ (8000bd8 <lcd_print_ram_1+0x1f4>)
 8000b6a:	68bb      	ldr	r3, [r7, #8]
 8000b6c:	01db      	lsls	r3, r3, #7
 8000b6e:	4419      	add	r1, r3
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	440b      	add	r3, r1
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d013      	beq.n	8000ba2 <lcd_print_ram_1+0x1be>
			{
				Display_error++;
 8000b7a:	4b18      	ldr	r3, [pc, #96]	@ (8000bdc <lcd_print_ram_1+0x1f8>)
 8000b7c:	881b      	ldrh	r3, [r3, #0]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	b29a      	uxth	r2, r3
 8000b82:	4b16      	ldr	r3, [pc, #88]	@ (8000bdc <lcd_print_ram_1+0x1f8>)
 8000b84:	801a      	strh	r2, [r3, #0]
				temp_dot=x_axsis;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	b2da      	uxtb	r2, r3
 8000b8a:	4b15      	ldr	r3, [pc, #84]	@ (8000be0 <lcd_print_ram_1+0x1fc>)
 8000b8c:	701a      	strb	r2, [r3, #0]
				temp_dot_1=y_axsis;
 8000b8e:	68bb      	ldr	r3, [r7, #8]
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	4b14      	ldr	r3, [pc, #80]	@ (8000be4 <lcd_print_ram_1+0x200>)
 8000b94:	701a      	strb	r2, [r3, #0]
				if(Display_error>=5)
 8000b96:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <lcd_print_ram_1+0x1f8>)
 8000b98:	881b      	ldrh	r3, [r3, #0]
 8000b9a:	2b04      	cmp	r3, #4
 8000b9c:	d904      	bls.n	8000ba8 <lcd_print_ram_1+0x1c4>
				{
					while(1);
 8000b9e:	bf00      	nop
 8000ba0:	e7fd      	b.n	8000b9e <lcd_print_ram_1+0x1ba>
				}
			}
			else
			{
				Display_error=0;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bdc <lcd_print_ram_1+0x1f8>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	801a      	strh	r2, [r3, #0]
		for(int x_axsis=0;x_axsis<=127;x_axsis++)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3301      	adds	r3, #1
 8000bac:	607b      	str	r3, [r7, #4]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bb2:	ddd2      	ble.n	8000b5a <lcd_print_ram_1+0x176>
	for(int y_axsis=0;y_axsis<=7;y_axsis++)
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	2b07      	cmp	r3, #7
 8000bbe:	ddc9      	ble.n	8000b54 <lcd_print_ram_1+0x170>
			}
		}
	}
}
 8000bc0:	bf00      	nop
 8000bc2:	bf00      	nop
 8000bc4:	3720      	adds	r7, #32
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40010800 	.word	0x40010800
 8000bd0:	40010c00 	.word	0x40010c00
 8000bd4:	20000c0c 	.word	0x20000c0c
 8000bd8:	2000100c 	.word	0x2000100c
 8000bdc:	2000140c 	.word	0x2000140c
 8000be0:	2000140f 	.word	0x2000140f
 8000be4:	2000140e 	.word	0x2000140e

08000be8 <lcd_init>:

void lcd_init(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0

		GPIOB->BRR|=lcd_chip_sel_Pin;	 				//HAL_GPIO_WritePin(GPIOA,  CS_1_Pin,RESET);// low the cs pin to listen the controller
 8000bec:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <lcd_init+0x7c>)
 8000bee:	695b      	ldr	r3, [r3, #20]
 8000bf0:	4a1c      	ldr	r2, [pc, #112]	@ (8000c64 <lcd_init+0x7c>)
 8000bf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bf6:	6153      	str	r3, [r2, #20]
		HAL_GPIO_WritePin(GPIOB, lcd_reset_Pin,RESET); // low reset button
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2104      	movs	r1, #4
 8000bfc:	4819      	ldr	r0, [pc, #100]	@ (8000c64 <lcd_init+0x7c>)
 8000bfe:	f004 fd98 	bl	8005732 <HAL_GPIO_WritePin>
		HAL_Delay(50); // wait for 500ms
 8000c02:	2032      	movs	r0, #50	@ 0x32
 8000c04:	f003 fc6e 	bl	80044e4 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, lcd_reset_Pin,SET); // high the reset button for initial reset
 8000c08:	2201      	movs	r2, #1
 8000c0a:	2104      	movs	r1, #4
 8000c0c:	4815      	ldr	r0, [pc, #84]	@ (8000c64 <lcd_init+0x7c>)
 8000c0e:	f004 fd90 	bl	8005732 <HAL_GPIO_WritePin>

	  // LCD bias select
	  Lcd_cmd(CMD_SET_BIAS_9);
 8000c12:	20a2      	movs	r0, #162	@ 0xa2
 8000c14:	f7ff feb2 	bl	800097c <Lcd_cmd>
	  // ADC select
	  Lcd_cmd(CMD_SET_ADC_NORMAL);
 8000c18:	20a0      	movs	r0, #160	@ 0xa0
 8000c1a:	f7ff feaf 	bl	800097c <Lcd_cmd>
	  // SHL select
	  Lcd_cmd(CMD_SET_COM_NORMAL);
 8000c1e:	20c0      	movs	r0, #192	@ 0xc0
 8000c20:	f7ff feac 	bl	800097c <Lcd_cmd>
	  // Initial display line
	  Lcd_cmd(CMD_SET_DISP_START_LINE);
 8000c24:	2040      	movs	r0, #64	@ 0x40
 8000c26:	f7ff fea9 	bl	800097c <Lcd_cmd>

	  // turn on voltage converter (VC=1, VR=0, VF=0)
	  Lcd_cmd(CMD_SET_POWER_CONTROL | 0x4);
 8000c2a:	202c      	movs	r0, #44	@ 0x2c
 8000c2c:	f7ff fea6 	bl	800097c <Lcd_cmd>
	  // wait for 50% rising
	  HAL_Delay(50);
 8000c30:	2032      	movs	r0, #50	@ 0x32
 8000c32:	f003 fc57 	bl	80044e4 <HAL_Delay>

	  // turn on voltage regulator (VC=1, VR=1, VF=0)
	  Lcd_cmd(CMD_SET_POWER_CONTROL | 0x6);
 8000c36:	202e      	movs	r0, #46	@ 0x2e
 8000c38:	f7ff fea0 	bl	800097c <Lcd_cmd>
	  // wait >=50ms
	  HAL_Delay(50);
 8000c3c:	2032      	movs	r0, #50	@ 0x32
 8000c3e:	f003 fc51 	bl	80044e4 <HAL_Delay>

	  // turn on voltage follower (VC=1, VR=1, VF=1)
	  Lcd_cmd(CMD_SET_POWER_CONTROL | 0x7);
 8000c42:	202f      	movs	r0, #47	@ 0x2f
 8000c44:	f7ff fe9a 	bl	800097c <Lcd_cmd>
	  // wait
	  HAL_Delay(50);
 8000c48:	2032      	movs	r0, #50	@ 0x32
 8000c4a:	f003 fc4b 	bl	80044e4 <HAL_Delay>

	  // set lcd operating voltage (regulator resistor, ref voltage resistor)
	  Lcd_cmd(CMD_SET_RESISTOR_RATIO | 0x4);// contrast CHANGE OPTION USING EEPROM
 8000c4e:	2024      	movs	r0, #36	@ 0x24
 8000c50:	f7ff fe94 	bl	800097c <Lcd_cmd>
	  // set column address
	  // write display data

	  // set up a bounding box for screen updates

	  Lcd_cmd(0xAF);    //Display on
 8000c54:	20af      	movs	r0, #175	@ 0xaf
 8000c56:	f7ff fe91 	bl	800097c <Lcd_cmd>
	  Lcd_cmd(0XA4);  // Display clear all
 8000c5a:	20a4      	movs	r0, #164	@ 0xa4
 8000c5c:	f7ff fe8e 	bl	800097c <Lcd_cmd>
	}
 8000c60:	bf00      	nop
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	40010c00 	.word	0x40010c00

08000c68 <lcd_x_axis>:

void lcd_x_axis(uint8_t value){
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]

    Lcd_cmd(0x10|((value&0xF0)>>4));//Setting  y-address  Msb
 8000c72:	79fb      	ldrb	r3, [r7, #7]
 8000c74:	091b      	lsrs	r3, r3, #4
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	f043 0310 	orr.w	r3, r3, #16
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fe7c 	bl	800097c <Lcd_cmd>
    Lcd_cmd(value&0x0F); //Setting  y-address  Lsb
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	f003 030f 	and.w	r3, r3, #15
 8000c8a:	b2db      	uxtb	r3, r3
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff fe75 	bl	800097c <Lcd_cmd>
}
 8000c92:	bf00      	nop
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <lcd_invert_process>:

void lcd_invert_process()
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
	for(int y_axsis=0;y_axsis<=7;y_axsis++){
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
 8000ca6:	e01f      	b.n	8000ce8 <lcd_invert_process+0x4c>
		uint8_t temp_x_axsis=0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	72fb      	strb	r3, [r7, #11]
		for(int x_axsis=127;x_axsis>=0;x_axsis--)
 8000cac:	237f      	movs	r3, #127	@ 0x7f
 8000cae:	607b      	str	r3, [r7, #4]
 8000cb0:	e014      	b.n	8000cdc <lcd_invert_process+0x40>
		{
			lcd_temp_ram_1[y_axsis][temp_x_axsis++]=(lcd_temp_ram[y_axsis][x_axsis]);
 8000cb2:	7afb      	ldrb	r3, [r7, #11]
 8000cb4:	1c5a      	adds	r2, r3, #1
 8000cb6:	72fa      	strb	r2, [r7, #11]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	4a10      	ldr	r2, [pc, #64]	@ (8000cfc <lcd_invert_process+0x60>)
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	01db      	lsls	r3, r3, #7
 8000cc0:	441a      	add	r2, r3
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	7819      	ldrb	r1, [r3, #0]
 8000cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000d00 <lcd_invert_process+0x64>)
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	01db      	lsls	r3, r3, #7
 8000cce:	4413      	add	r3, r2
 8000cd0:	4403      	add	r3, r0
 8000cd2:	460a      	mov	r2, r1
 8000cd4:	701a      	strb	r2, [r3, #0]
		for(int x_axsis=127;x_axsis>=0;x_axsis--)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	dae7      	bge.n	8000cb2 <lcd_invert_process+0x16>
	for(int y_axsis=0;y_axsis<=7;y_axsis++){
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2b07      	cmp	r3, #7
 8000cec:	dddc      	ble.n	8000ca8 <lcd_invert_process+0xc>
		}
	}
}
 8000cee:	bf00      	nop
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bc80      	pop	{r7}
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	2000080c 	.word	0x2000080c
 8000d00:	20000c0c 	.word	0x20000c0c

08000d04 <lcd_speed>:

void lcd_speed(uint8_t num){
 8000d04:	b5b0      	push	{r4, r5, r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	uint8_t x_axis,y_axis,value_num=0,first_num,second_num,third_num;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	737b      	strb	r3, [r7, #13]
    first_num=num/100;
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	4a50      	ldr	r2, [pc, #320]	@ (8000e58 <lcd_speed+0x154>)
 8000d16:	fba2 2303 	umull	r2, r3, r2, r3
 8000d1a:	095b      	lsrs	r3, r3, #5
 8000d1c:	733b      	strb	r3, [r7, #12]
    second_num=((num%100)/10);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4a4d      	ldr	r2, [pc, #308]	@ (8000e58 <lcd_speed+0x154>)
 8000d22:	fba2 1203 	umull	r1, r2, r2, r3
 8000d26:	0952      	lsrs	r2, r2, #5
 8000d28:	2164      	movs	r1, #100	@ 0x64
 8000d2a:	fb01 f202 	mul.w	r2, r1, r2
 8000d2e:	1a9b      	subs	r3, r3, r2
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	4a4a      	ldr	r2, [pc, #296]	@ (8000e5c <lcd_speed+0x158>)
 8000d34:	fba2 2303 	umull	r2, r3, r2, r3
 8000d38:	08db      	lsrs	r3, r3, #3
 8000d3a:	72fb      	strb	r3, [r7, #11]
    third_num=((num%100)%10);
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	4a46      	ldr	r2, [pc, #280]	@ (8000e58 <lcd_speed+0x154>)
 8000d40:	fba2 1203 	umull	r1, r2, r2, r3
 8000d44:	0952      	lsrs	r2, r2, #5
 8000d46:	2164      	movs	r1, #100	@ 0x64
 8000d48:	fb01 f202 	mul.w	r2, r1, r2
 8000d4c:	1a9b      	subs	r3, r3, r2
 8000d4e:	b2da      	uxtb	r2, r3
 8000d50:	4b42      	ldr	r3, [pc, #264]	@ (8000e5c <lcd_speed+0x158>)
 8000d52:	fba3 1302 	umull	r1, r3, r3, r2
 8000d56:	08d9      	lsrs	r1, r3, #3
 8000d58:	460b      	mov	r3, r1
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	440b      	add	r3, r1
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	1ad3      	subs	r3, r2, r3
 8000d62:	72bb      	strb	r3, [r7, #10]
    value_num=0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	737b      	strb	r3, [r7, #13]


   for(y_axis=0;y_axis<4;y_axis++)
 8000d68:	2300      	movs	r3, #0
 8000d6a:	73bb      	strb	r3, [r7, #14]
 8000d6c:	e020      	b.n	8000db0 <lcd_speed+0xac>
	{
		for(x_axis=0;x_axis<16;x_axis++)
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73fb      	strb	r3, [r7, #15]
 8000d72:	e017      	b.n	8000da4 <lcd_speed+0xa0>
		{
			lcd_print_convert((0+(y_axis)),(x_axis+46),(font16x32_digits[second_num][value_num]));
 8000d74:	7bb8      	ldrb	r0, [r7, #14]
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	f103 042e 	add.w	r4, r3, #46	@ 0x2e
 8000d7c:	7afa      	ldrb	r2, [r7, #11]
 8000d7e:	7b79      	ldrb	r1, [r7, #13]
 8000d80:	4d37      	ldr	r5, [pc, #220]	@ (8000e60 <lcd_speed+0x15c>)
 8000d82:	4613      	mov	r3, r2
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	4413      	add	r3, r2
 8000d88:	01db      	lsls	r3, r3, #7
 8000d8a:	442b      	add	r3, r5
 8000d8c:	440b      	add	r3, r1
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	461a      	mov	r2, r3
 8000d92:	4621      	mov	r1, r4
 8000d94:	f000 fb5a 	bl	800144c <lcd_print_convert>
			value_num++;
 8000d98:	7b7b      	ldrb	r3, [r7, #13]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	737b      	strb	r3, [r7, #13]
		for(x_axis=0;x_axis<16;x_axis++)
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	3301      	adds	r3, #1
 8000da2:	73fb      	strb	r3, [r7, #15]
 8000da4:	7bfb      	ldrb	r3, [r7, #15]
 8000da6:	2b0f      	cmp	r3, #15
 8000da8:	d9e4      	bls.n	8000d74 <lcd_speed+0x70>
   for(y_axis=0;y_axis<4;y_axis++)
 8000daa:	7bbb      	ldrb	r3, [r7, #14]
 8000dac:	3301      	adds	r3, #1
 8000dae:	73bb      	strb	r3, [r7, #14]
 8000db0:	7bbb      	ldrb	r3, [r7, #14]
 8000db2:	2b03      	cmp	r3, #3
 8000db4:	d9db      	bls.n	8000d6e <lcd_speed+0x6a>
		}
	}
   value_num=0;
 8000db6:	2300      	movs	r3, #0
 8000db8:	737b      	strb	r3, [r7, #13]
    for(y_axis=0;y_axis<4;y_axis++)
 8000dba:	2300      	movs	r3, #0
 8000dbc:	73bb      	strb	r3, [r7, #14]
 8000dbe:	e020      	b.n	8000e02 <lcd_speed+0xfe>
     {
         for(x_axis=0;x_axis<16;x_axis++)
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	73fb      	strb	r3, [r7, #15]
 8000dc4:	e017      	b.n	8000df6 <lcd_speed+0xf2>
         {

             lcd_print_convert((0+(y_axis)),(x_axis+64),(font16x32_digits[third_num][value_num]));
 8000dc6:	7bb8      	ldrb	r0, [r7, #14]
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	f103 0440 	add.w	r4, r3, #64	@ 0x40
 8000dce:	7aba      	ldrb	r2, [r7, #10]
 8000dd0:	7b79      	ldrb	r1, [r7, #13]
 8000dd2:	4d23      	ldr	r5, [pc, #140]	@ (8000e60 <lcd_speed+0x15c>)
 8000dd4:	4613      	mov	r3, r2
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	4413      	add	r3, r2
 8000dda:	01db      	lsls	r3, r3, #7
 8000ddc:	442b      	add	r3, r5
 8000dde:	440b      	add	r3, r1
 8000de0:	781b      	ldrb	r3, [r3, #0]
 8000de2:	461a      	mov	r2, r3
 8000de4:	4621      	mov	r1, r4
 8000de6:	f000 fb31 	bl	800144c <lcd_print_convert>
             value_num++;
 8000dea:	7b7b      	ldrb	r3, [r7, #13]
 8000dec:	3301      	adds	r3, #1
 8000dee:	737b      	strb	r3, [r7, #13]
         for(x_axis=0;x_axis<16;x_axis++)
 8000df0:	7bfb      	ldrb	r3, [r7, #15]
 8000df2:	3301      	adds	r3, #1
 8000df4:	73fb      	strb	r3, [r7, #15]
 8000df6:	7bfb      	ldrb	r3, [r7, #15]
 8000df8:	2b0f      	cmp	r3, #15
 8000dfa:	d9e4      	bls.n	8000dc6 <lcd_speed+0xc2>
    for(y_axis=0;y_axis<4;y_axis++)
 8000dfc:	7bbb      	ldrb	r3, [r7, #14]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	73bb      	strb	r3, [r7, #14]
 8000e02:	7bbb      	ldrb	r3, [r7, #14]
 8000e04:	2b03      	cmp	r3, #3
 8000e06:	d9db      	bls.n	8000dc0 <lcd_speed+0xbc>
         }
     }
    value_num=0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	737b      	strb	r3, [r7, #13]
    for(y_axis=0;y_axis<1;y_axis++)
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73bb      	strb	r3, [r7, #14]
 8000e10:	e019      	b.n	8000e46 <lcd_speed+0x142>
        {
            for(x_axis=0;x_axis<21;x_axis++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	73fb      	strb	r3, [r7, #15]
 8000e16:	e010      	b.n	8000e3a <lcd_speed+0x136>
            {

                lcd_print_convert((4+(y_axis)),(x_axis+52),kmph[value_num]);
 8000e18:	7bbb      	ldrb	r3, [r7, #14]
 8000e1a:	1d18      	adds	r0, r3, #4
 8000e1c:	7bfb      	ldrb	r3, [r7, #15]
 8000e1e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8000e22:	7b7b      	ldrb	r3, [r7, #13]
 8000e24:	4a0f      	ldr	r2, [pc, #60]	@ (8000e64 <lcd_speed+0x160>)
 8000e26:	5cd3      	ldrb	r3, [r2, r3]
 8000e28:	461a      	mov	r2, r3
 8000e2a:	f000 fb0f 	bl	800144c <lcd_print_convert>
                value_num++;
 8000e2e:	7b7b      	ldrb	r3, [r7, #13]
 8000e30:	3301      	adds	r3, #1
 8000e32:	737b      	strb	r3, [r7, #13]
            for(x_axis=0;x_axis<21;x_axis++)
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	3301      	adds	r3, #1
 8000e38:	73fb      	strb	r3, [r7, #15]
 8000e3a:	7bfb      	ldrb	r3, [r7, #15]
 8000e3c:	2b14      	cmp	r3, #20
 8000e3e:	d9eb      	bls.n	8000e18 <lcd_speed+0x114>
    for(y_axis=0;y_axis<1;y_axis++)
 8000e40:	7bbb      	ldrb	r3, [r7, #14]
 8000e42:	3301      	adds	r3, #1
 8000e44:	73bb      	strb	r3, [r7, #14]
 8000e46:	7bbb      	ldrb	r3, [r7, #14]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d0e2      	beq.n	8000e12 <lcd_speed+0x10e>
            }
        }
}
 8000e4c:	bf00      	nop
 8000e4e:	bf00      	nop
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bdb0      	pop	{r4, r5, r7, pc}
 8000e56:	bf00      	nop
 8000e58:	51eb851f 	.word	0x51eb851f
 8000e5c:	cccccccd 	.word	0xcccccccd
 8000e60:	08007c70 	.word	0x08007c70
 8000e64:	080097f0 	.word	0x080097f0

08000e68 <gear_status_print>:
		 }
	 }
}

void gear_status_print(uint8_t data_gear)
{
 8000e68:	b5b0      	push	{r4, r5, r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4603      	mov	r3, r0
 8000e70:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_gear=0;
 8000e72:	2300      	movs	r3, #0
 8000e74:	73fb      	strb	r3, [r7, #15]
	if(data_gear==0)
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d11d      	bne.n	8000eb8 <gear_status_print+0x50>
	{
		for(uint8_t y_axsis=3;y_axsis<4;y_axsis++)
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	73bb      	strb	r3, [r7, #14]
 8000e80:	e016      	b.n	8000eb0 <gear_status_print+0x48>
		{
			for(uint8_t x_axsis=0;x_axsis<29;x_axsis++)
 8000e82:	2300      	movs	r3, #0
 8000e84:	737b      	strb	r3, [r7, #13]
 8000e86:	e00d      	b.n	8000ea4 <gear_status_print+0x3c>
			{
				lcd_print_convert(y_axsis,x_axsis,reverse_icon[temp_gear++]);
 8000e88:	7bb8      	ldrb	r0, [r7, #14]
 8000e8a:	7b79      	ldrb	r1, [r7, #13]
 8000e8c:	7bfb      	ldrb	r3, [r7, #15]
 8000e8e:	1c5a      	adds	r2, r3, #1
 8000e90:	73fa      	strb	r2, [r7, #15]
 8000e92:	461a      	mov	r2, r3
 8000e94:	4b1d      	ldr	r3, [pc, #116]	@ (8000f0c <gear_status_print+0xa4>)
 8000e96:	5c9b      	ldrb	r3, [r3, r2]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	f000 fad7 	bl	800144c <lcd_print_convert>
			for(uint8_t x_axsis=0;x_axsis<29;x_axsis++)
 8000e9e:	7b7b      	ldrb	r3, [r7, #13]
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	737b      	strb	r3, [r7, #13]
 8000ea4:	7b7b      	ldrb	r3, [r7, #13]
 8000ea6:	2b1c      	cmp	r3, #28
 8000ea8:	d9ee      	bls.n	8000e88 <gear_status_print+0x20>
		for(uint8_t y_axsis=3;y_axsis<4;y_axsis++)
 8000eaa:	7bbb      	ldrb	r3, [r7, #14]
 8000eac:	3301      	adds	r3, #1
 8000eae:	73bb      	strb	r3, [r7, #14]
 8000eb0:	7bbb      	ldrb	r3, [r7, #14]
 8000eb2:	2b03      	cmp	r3, #3
 8000eb4:	d9e5      	bls.n	8000e82 <gear_status_print+0x1a>
			{
				lcd_print_convert(y_axsis,x_axsis,gear_print[data_gear-1][temp_gear++]);
			}
		}
	}
}
 8000eb6:	e025      	b.n	8000f04 <gear_status_print+0x9c>
	 for(uint8_t y_axsis=3;y_axsis<4;y_axsis++)
 8000eb8:	2303      	movs	r3, #3
 8000eba:	733b      	strb	r3, [r7, #12]
 8000ebc:	e01f      	b.n	8000efe <gear_status_print+0x96>
			for(uint8_t x_axsis=0;x_axsis<21;x_axsis++)
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	72fb      	strb	r3, [r7, #11]
 8000ec2:	e016      	b.n	8000ef2 <gear_status_print+0x8a>
				lcd_print_convert(y_axsis,x_axsis,gear_print[data_gear-1][temp_gear++]);
 8000ec4:	7b38      	ldrb	r0, [r7, #12]
 8000ec6:	7af9      	ldrb	r1, [r7, #11]
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	1e5a      	subs	r2, r3, #1
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	1c5c      	adds	r4, r3, #1
 8000ed0:	73fc      	strb	r4, [r7, #15]
 8000ed2:	461d      	mov	r5, r3
 8000ed4:	4c0e      	ldr	r4, [pc, #56]	@ (8000f10 <gear_status_print+0xa8>)
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	4413      	add	r3, r2
 8000edc:	00da      	lsls	r2, r3, #3
 8000ede:	1ad2      	subs	r2, r2, r3
 8000ee0:	18a3      	adds	r3, r4, r2
 8000ee2:	442b      	add	r3, r5
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	f000 fab0 	bl	800144c <lcd_print_convert>
			for(uint8_t x_axsis=0;x_axsis<21;x_axsis++)
 8000eec:	7afb      	ldrb	r3, [r7, #11]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	72fb      	strb	r3, [r7, #11]
 8000ef2:	7afb      	ldrb	r3, [r7, #11]
 8000ef4:	2b14      	cmp	r3, #20
 8000ef6:	d9e5      	bls.n	8000ec4 <gear_status_print+0x5c>
	 for(uint8_t y_axsis=3;y_axsis<4;y_axsis++)
 8000ef8:	7b3b      	ldrb	r3, [r7, #12]
 8000efa:	3301      	adds	r3, #1
 8000efc:	733b      	strb	r3, [r7, #12]
 8000efe:	7b3b      	ldrb	r3, [r7, #12]
 8000f00:	2b03      	cmp	r3, #3
 8000f02:	d9dc      	bls.n	8000ebe <gear_status_print+0x56>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bdb0      	pop	{r4, r5, r7, pc}
 8000f0c:	08007c50 	.word	0x08007c50
 8000f10:	08007c10 	.word	0x08007c10

08000f14 <battery_bar_print>:

void battery_bar_print(uint8_t battery_temp)
{
 8000f14:	b5b0      	push	{r4, r5, r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_bat=0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	73fb      	strb	r3, [r7, #15]
	 for(uint8_t y_axsis=6;y_axsis<=7;y_axsis++)
 8000f22:	2306      	movs	r3, #6
 8000f24:	73bb      	strb	r3, [r7, #14]
 8000f26:	e01c      	b.n	8000f62 <battery_bar_print+0x4e>
		{
			for(uint8_t x_axsis=26;x_axsis<=102;x_axsis++)
 8000f28:	231a      	movs	r3, #26
 8000f2a:	737b      	strb	r3, [r7, #13]
 8000f2c:	e013      	b.n	8000f56 <battery_bar_print+0x42>
			{
				lcd_print_convert(y_axsis,x_axsis,Battery_bar[battery_temp][temp_bat++]);
 8000f2e:	7bb8      	ldrb	r0, [r7, #14]
 8000f30:	7b79      	ldrb	r1, [r7, #13]
 8000f32:	79fa      	ldrb	r2, [r7, #7]
 8000f34:	7bfb      	ldrb	r3, [r7, #15]
 8000f36:	1c5c      	adds	r4, r3, #1
 8000f38:	73fc      	strb	r4, [r7, #15]
 8000f3a:	461d      	mov	r5, r3
 8000f3c:	4c0d      	ldr	r4, [pc, #52]	@ (8000f74 <battery_bar_print+0x60>)
 8000f3e:	239a      	movs	r3, #154	@ 0x9a
 8000f40:	fb02 f303 	mul.w	r3, r2, r3
 8000f44:	4423      	add	r3, r4
 8000f46:	442b      	add	r3, r5
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	f000 fa7e 	bl	800144c <lcd_print_convert>
			for(uint8_t x_axsis=26;x_axsis<=102;x_axsis++)
 8000f50:	7b7b      	ldrb	r3, [r7, #13]
 8000f52:	3301      	adds	r3, #1
 8000f54:	737b      	strb	r3, [r7, #13]
 8000f56:	7b7b      	ldrb	r3, [r7, #13]
 8000f58:	2b66      	cmp	r3, #102	@ 0x66
 8000f5a:	d9e8      	bls.n	8000f2e <battery_bar_print+0x1a>
	 for(uint8_t y_axsis=6;y_axsis<=7;y_axsis++)
 8000f5c:	7bbb      	ldrb	r3, [r7, #14]
 8000f5e:	3301      	adds	r3, #1
 8000f60:	73bb      	strb	r3, [r7, #14]
 8000f62:	7bbb      	ldrb	r3, [r7, #14]
 8000f64:	2b07      	cmp	r3, #7
 8000f66:	d9df      	bls.n	8000f28 <battery_bar_print+0x14>
			}
		}
	 temp_bat=0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	73fb      	strb	r3, [r7, #15]
}
 8000f6c:	bf00      	nop
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bdb0      	pop	{r4, r5, r7, pc}
 8000f74:	20000400 	.word	0x20000400

08000f78 <odo_icon_print>:
		}
	 temp_gear=0;
}

void odo_icon_print()
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
	uint8_t temp_gear=0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	71fb      	strb	r3, [r7, #7]
	for(uint8_t x_axsis=32;x_axsis<=47;x_axsis++)
 8000f82:	2320      	movs	r3, #32
 8000f84:	71bb      	strb	r3, [r7, #6]
 8000f86:	e00d      	b.n	8000fa4 <odo_icon_print+0x2c>
		{
		 	 lcd_print_convert(5,x_axsis,ODO_ICON[temp_gear++]);
 8000f88:	79b9      	ldrb	r1, [r7, #6]
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	1c5a      	adds	r2, r3, #1
 8000f8e:	71fa      	strb	r2, [r7, #7]
 8000f90:	461a      	mov	r2, r3
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <odo_icon_print+0x3c>)
 8000f94:	5c9b      	ldrb	r3, [r3, r2]
 8000f96:	461a      	mov	r2, r3
 8000f98:	2005      	movs	r0, #5
 8000f9a:	f000 fa57 	bl	800144c <lcd_print_convert>
	for(uint8_t x_axsis=32;x_axsis<=47;x_axsis++)
 8000f9e:	79bb      	ldrb	r3, [r7, #6]
 8000fa0:	3301      	adds	r3, #1
 8000fa2:	71bb      	strb	r3, [r7, #6]
 8000fa4:	79bb      	ldrb	r3, [r7, #6]
 8000fa6:	2b2f      	cmp	r3, #47	@ 0x2f
 8000fa8:	d9ee      	bls.n	8000f88 <odo_icon_print+0x10>
		}
}
 8000faa:	bf00      	nop
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	08009808 	.word	0x08009808

08000fb8 <dte_icon_print>:

void dte_icon_print()
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
	uint8_t temp_gear=0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	for(uint8_t x_axsis=84;x_axsis<=96;x_axsis++)
 8000fc2:	2354      	movs	r3, #84	@ 0x54
 8000fc4:	71bb      	strb	r3, [r7, #6]
 8000fc6:	e00d      	b.n	8000fe4 <dte_icon_print+0x2c>
	{
	 lcd_print_convert(0,x_axsis,DTE_ICON[temp_gear++]);
 8000fc8:	79b9      	ldrb	r1, [r7, #6]
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	1c5a      	adds	r2, r3, #1
 8000fce:	71fa      	strb	r2, [r7, #7]
 8000fd0:	461a      	mov	r2, r3
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <dte_icon_print+0x3c>)
 8000fd4:	5c9b      	ldrb	r3, [r3, r2]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f000 fa37 	bl	800144c <lcd_print_convert>
	for(uint8_t x_axsis=84;x_axsis<=96;x_axsis++)
 8000fde:	79bb      	ldrb	r3, [r7, #6]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	71bb      	strb	r3, [r7, #6]
 8000fe4:	79bb      	ldrb	r3, [r7, #6]
 8000fe6:	2b60      	cmp	r3, #96	@ 0x60
 8000fe8:	d9ee      	bls.n	8000fc8 <dte_icon_print+0x10>
	}
}
 8000fea:	bf00      	nop
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	08009818 	.word	0x08009818

08000ff8 <charge_cycle_print>:
	{
	 lcd_print_convert(5,x_axsis,TRP_ICON[temp_gear++]);
	}
}
void charge_cycle_print()
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
	uint8_t temp_gear=0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	71fb      	strb	r3, [r7, #7]
	for(uint8_t x_axsis=107;x_axsis<=123;x_axsis++)
 8001002:	236b      	movs	r3, #107	@ 0x6b
 8001004:	71bb      	strb	r3, [r7, #6]
 8001006:	e00d      	b.n	8001024 <charge_cycle_print+0x2c>
	{
	 lcd_print_convert(2,x_axsis,cgc_icon[temp_gear++]);
 8001008:	79b9      	ldrb	r1, [r7, #6]
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	71fa      	strb	r2, [r7, #7]
 8001010:	461a      	mov	r2, r3
 8001012:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <charge_cycle_print+0x3c>)
 8001014:	5c9b      	ldrb	r3, [r3, r2]
 8001016:	461a      	mov	r2, r3
 8001018:	2002      	movs	r0, #2
 800101a:	f000 fa17 	bl	800144c <lcd_print_convert>
	for(uint8_t x_axsis=107;x_axsis<=123;x_axsis++)
 800101e:	79bb      	ldrb	r3, [r7, #6]
 8001020:	3301      	adds	r3, #1
 8001022:	71bb      	strb	r3, [r7, #6]
 8001024:	79bb      	ldrb	r3, [r7, #6]
 8001026:	2b7b      	cmp	r3, #123	@ 0x7b
 8001028:	d9ee      	bls.n	8001008 <charge_cycle_print+0x10>
	}
}
 800102a:	bf00      	nop
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	08009828 	.word	0x08009828

08001038 <lcd_print_char>:
	}
}

uint8_t print_value_int=0;
void lcd_print_char(uint8_t y_axis_start, uint8_t x_axis_start, char* print_value)//(x_axis_start, y_axis_start, icon_width, icon_height, *print_value
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	603a      	str	r2, [r7, #0]
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	460b      	mov	r3, r1
 8001046:	71bb      	strb	r3, [r7, #6]
	uint8_t space=1;
 8001048:	2301      	movs	r3, #1
 800104a:	73fb      	strb	r3, [r7, #15]
	Lcd_cmd((0xB0|(y_axis_start)));
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff fc91 	bl	800097c <Lcd_cmd>
	lcd_x_axis(x_axis_start);
 800105a:	79bb      	ldrb	r3, [r7, #6]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fe03 	bl	8000c68 <lcd_x_axis>
	while(*print_value)
 8001062:	e0b1      	b.n	80011c8 <lcd_print_char+0x190>
	{
	 for(int temp1=0;temp1<5;temp1++)
 8001064:	2300      	movs	r3, #0
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	e09a      	b.n	80011a0 <lcd_print_char+0x168>
			{
			 if((*print_value>=65)&&(*print_value<=90))
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	781b      	ldrb	r3, [r3, #0]
 800106e:	2b40      	cmp	r3, #64	@ 0x40
 8001070:	d91f      	bls.n	80010b2 <lcd_print_char+0x7a>
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b5a      	cmp	r3, #90	@ 0x5a
 8001078:	d81b      	bhi.n	80010b2 <lcd_print_char+0x7a>
				{
				 print_value_int=*print_value;
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	781a      	ldrb	r2, [r3, #0]
 800107e:	4b57      	ldr	r3, [pc, #348]	@ (80011dc <lcd_print_char+0x1a4>)
 8001080:	701a      	strb	r2, [r3, #0]
				// lcd_print(alphabet[print_value_int-65][temp1]);
				 lcd_print_convert(y_axis_start, x_axis_start++, (alphabet[print_value_int-65][temp1])<<1);
 8001082:	79f8      	ldrb	r0, [r7, #7]
 8001084:	79bb      	ldrb	r3, [r7, #6]
 8001086:	1c5a      	adds	r2, r3, #1
 8001088:	71ba      	strb	r2, [r7, #6]
 800108a:	461c      	mov	r4, r3
 800108c:	4b53      	ldr	r3, [pc, #332]	@ (80011dc <lcd_print_char+0x1a4>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8001094:	4952      	ldr	r1, [pc, #328]	@ (80011e0 <lcd_print_char+0x1a8>)
 8001096:	4613      	mov	r3, r2
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	4413      	add	r3, r2
 800109c:	18ca      	adds	r2, r1, r3
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	4413      	add	r3, r2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	461a      	mov	r2, r3
 80010a8:	4621      	mov	r1, r4
 80010aa:	f000 f9cf 	bl	800144c <lcd_print_convert>
				 space=1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	73fb      	strb	r3, [r7, #15]
				}

			 if((*print_value>=97)&&(*print_value<=124))
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	781b      	ldrb	r3, [r3, #0]
 80010b6:	2b60      	cmp	r3, #96	@ 0x60
 80010b8:	d91f      	bls.n	80010fa <lcd_print_char+0xc2>
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	2b7c      	cmp	r3, #124	@ 0x7c
 80010c0:	d81b      	bhi.n	80010fa <lcd_print_char+0xc2>
				{
				 print_value_int=*print_value;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	781a      	ldrb	r2, [r3, #0]
 80010c6:	4b45      	ldr	r3, [pc, #276]	@ (80011dc <lcd_print_char+0x1a4>)
 80010c8:	701a      	strb	r2, [r3, #0]
				 //lcd_print(alphabet[print_value_int-71][temp1]);

				 lcd_print_convert(y_axis_start,x_axis_start++, (alphabet[print_value_int-71][temp1])<<1);
 80010ca:	79f8      	ldrb	r0, [r7, #7]
 80010cc:	79bb      	ldrb	r3, [r7, #6]
 80010ce:	1c5a      	adds	r2, r3, #1
 80010d0:	71ba      	strb	r2, [r7, #6]
 80010d2:	461c      	mov	r4, r3
 80010d4:	4b41      	ldr	r3, [pc, #260]	@ (80011dc <lcd_print_char+0x1a4>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	f1a3 0247 	sub.w	r2, r3, #71	@ 0x47
 80010dc:	4940      	ldr	r1, [pc, #256]	@ (80011e0 <lcd_print_char+0x1a8>)
 80010de:	4613      	mov	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4413      	add	r3, r2
 80010e4:	18ca      	adds	r2, r1, r3
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	4413      	add	r3, r2
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	005b      	lsls	r3, r3, #1
 80010ee:	461a      	mov	r2, r3
 80010f0:	4621      	mov	r1, r4
 80010f2:	f000 f9ab 	bl	800144c <lcd_print_convert>
				 space=0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	73fb      	strb	r3, [r7, #15]
				}

			 if((*print_value>=48)&&(*print_value<=57))
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b2f      	cmp	r3, #47	@ 0x2f
 8001100:	d920      	bls.n	8001144 <lcd_print_char+0x10c>
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b39      	cmp	r3, #57	@ 0x39
 8001108:	d81c      	bhi.n	8001144 <lcd_print_char+0x10c>
				{
				 print_value_int=*print_value;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	781a      	ldrb	r2, [r3, #0]
 800110e:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <lcd_print_char+0x1a4>)
 8001110:	701a      	strb	r2, [r3, #0]
				 //lcd_print(digit[print_value_int-48][temp1]);

				 lcd_print_convert(y_axis_start, x_axis_start++, (digit[print_value_int-48][temp1])<<1);
 8001112:	79f8      	ldrb	r0, [r7, #7]
 8001114:	79bb      	ldrb	r3, [r7, #6]
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	71ba      	strb	r2, [r7, #6]
 800111a:	461c      	mov	r4, r3
 800111c:	4b2f      	ldr	r3, [pc, #188]	@ (80011dc <lcd_print_char+0x1a4>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8001124:	492f      	ldr	r1, [pc, #188]	@ (80011e4 <lcd_print_char+0x1ac>)
 8001126:	4613      	mov	r3, r2
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	4413      	add	r3, r2
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	18ca      	adds	r2, r1, r3
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	461a      	mov	r2, r3
 800113a:	4621      	mov	r1, r4
 800113c:	f000 f986 	bl	800144c <lcd_print_convert>
				 space=1;
 8001140:	2301      	movs	r3, #1
 8001142:	73fb      	strb	r3, [r7, #15]
				}
			 if(*print_value==46)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b2e      	cmp	r3, #46	@ 0x2e
 800114a:	d108      	bne.n	800115e <lcd_print_char+0x126>
				 {
				 // lcd_print(0x00);
				  lcd_print_convert(y_axis_start, x_axis_start++, 0x40 );
 800114c:	79f8      	ldrb	r0, [r7, #7]
 800114e:	79bb      	ldrb	r3, [r7, #6]
 8001150:	1c5a      	adds	r2, r3, #1
 8001152:	71ba      	strb	r2, [r7, #6]
 8001154:	2240      	movs	r2, #64	@ 0x40
 8001156:	4619      	mov	r1, r3
 8001158:	f000 f978 	bl	800144c <lcd_print_convert>
				  break;
 800115c:	e024      	b.n	80011a8 <lcd_print_char+0x170>
				 }
			 if(*print_value==32)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b20      	cmp	r3, #32
 8001164:	d108      	bne.n	8001178 <lcd_print_char+0x140>
				 {
				 // lcd_print(0x00);
				  lcd_print_convert(y_axis_start, x_axis_start++, 0x00 );
 8001166:	79f8      	ldrb	r0, [r7, #7]
 8001168:	79bb      	ldrb	r3, [r7, #6]
 800116a:	1c5a      	adds	r2, r3, #1
 800116c:	71ba      	strb	r2, [r7, #6]
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	f000 f96b 	bl	800144c <lcd_print_convert>
				  break;
 8001176:	e017      	b.n	80011a8 <lcd_print_char+0x170>
				 }

			 if(*print_value==37)
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b25      	cmp	r3, #37	@ 0x25
 800117e:	d10c      	bne.n	800119a <lcd_print_char+0x162>
			 {
				 lcd_print_convert(y_axis_start, x_axis_start++,persentage[temp1]<<1);
 8001180:	79f8      	ldrb	r0, [r7, #7]
 8001182:	79bb      	ldrb	r3, [r7, #6]
 8001184:	1c5a      	adds	r2, r3, #1
 8001186:	71ba      	strb	r2, [r7, #6]
 8001188:	4619      	mov	r1, r3
 800118a:	4a17      	ldr	r2, [pc, #92]	@ (80011e8 <lcd_print_char+0x1b0>)
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	4413      	add	r3, r2
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	005b      	lsls	r3, r3, #1
 8001194:	461a      	mov	r2, r3
 8001196:	f000 f959 	bl	800144c <lcd_print_convert>
	 for(int temp1=0;temp1<5;temp1++)
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	3301      	adds	r3, #1
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	f77f af61 	ble.w	800106a <lcd_print_char+0x32>
			 }
		 }
	 print_value++;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3301      	adds	r3, #1
 80011ac:	603b      	str	r3, [r7, #0]
	 //lcd_print(0x00);
	 if(space)
 80011ae:	7bfb      	ldrb	r3, [r7, #15]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d009      	beq.n	80011c8 <lcd_print_char+0x190>
	 {
		 lcd_print_convert(y_axis_start, x_axis_start++, 0x00 );
 80011b4:	79f8      	ldrb	r0, [r7, #7]
 80011b6:	79bb      	ldrb	r3, [r7, #6]
 80011b8:	1c5a      	adds	r2, r3, #1
 80011ba:	71ba      	strb	r2, [r7, #6]
 80011bc:	2200      	movs	r2, #0
 80011be:	4619      	mov	r1, r3
 80011c0:	f000 f944 	bl	800144c <lcd_print_convert>
		 space=0;
 80011c4:	2300      	movs	r3, #0
 80011c6:	73fb      	strb	r3, [r7, #15]
	while(*print_value)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	f47f af49 	bne.w	8001064 <lcd_print_char+0x2c>
	 }
	}
}
 80011d2:	bf00      	nop
 80011d4:	bf00      	nop
 80011d6:	3714      	adds	r7, #20
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd90      	pop	{r4, r7, pc}
 80011dc:	20001410 	.word	0x20001410
 80011e0:	08007adc 	.word	0x08007adc
 80011e4:	08007aa0 	.word	0x08007aa0
 80011e8:	08007a98 	.word	0x08007a98

080011ec <lcd_clear>:
void lcd_clear(uint8_t y_axsis,uint8_t x_axsis, uint8_t count)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	460b      	mov	r3, r1
 80011f8:	71bb      	strb	r3, [r7, #6]
 80011fa:	4613      	mov	r3, r2
 80011fc:	717b      	strb	r3, [r7, #5]
	for(uint8_t x_axis_start=0;x_axis_start<=count;x_axis_start++)
 80011fe:	2300      	movs	r3, #0
 8001200:	73fb      	strb	r3, [r7, #15]
 8001202:	e00d      	b.n	8001220 <lcd_clear+0x34>
	{
		lcd_temp_ram[y_axsis][x_axsis++]=0x00;
 8001204:	79fa      	ldrb	r2, [r7, #7]
 8001206:	79bb      	ldrb	r3, [r7, #6]
 8001208:	1c59      	adds	r1, r3, #1
 800120a:	71b9      	strb	r1, [r7, #6]
 800120c:	4618      	mov	r0, r3
 800120e:	4909      	ldr	r1, [pc, #36]	@ (8001234 <lcd_clear+0x48>)
 8001210:	01d3      	lsls	r3, r2, #7
 8001212:	440b      	add	r3, r1
 8001214:	4403      	add	r3, r0
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
	for(uint8_t x_axis_start=0;x_axis_start<=count;x_axis_start++)
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	3301      	adds	r3, #1
 800121e:	73fb      	strb	r3, [r7, #15]
 8001220:	7bfa      	ldrb	r2, [r7, #15]
 8001222:	797b      	ldrb	r3, [r7, #5]
 8001224:	429a      	cmp	r2, r3
 8001226:	d9ed      	bls.n	8001204 <lcd_clear+0x18>
	}
}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr
 8001234:	2000080c 	.word	0x2000080c

08001238 <lcd_print_digit_wos>:
void lcd_print_digit_wos(uint8_t y_axis_start, uint8_t x_axis_start,uint8_t print_value)//(x_axis_start, y_axis_start, icon_width, icon_height, *print_value
{
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	4603      	mov	r3, r0
 8001240:	71fb      	strb	r3, [r7, #7]
 8001242:	460b      	mov	r3, r1
 8001244:	71bb      	strb	r3, [r7, #6]
 8001246:	4613      	mov	r3, r2
 8001248:	717b      	strb	r3, [r7, #5]
	Lcd_cmd((0xB0|(y_axis_start)));
 800124a:	79fb      	ldrb	r3, [r7, #7]
 800124c:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8001250:	b2db      	uxtb	r3, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fb92 	bl	800097c <Lcd_cmd>
	lcd_x_axis(x_axis_start);
 8001258:	79bb      	ldrb	r3, [r7, #6]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fd04 	bl	8000c68 <lcd_x_axis>
	for(int temp1=0;temp1<5;temp1++)
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
 8001264:	e016      	b.n	8001294 <lcd_print_digit_wos+0x5c>
	{
		//lcd_print(digit[currentDigit][temp1]);
		lcd_print_convert(y_axis_start, x_axis_start++, (digit[print_value][temp1])<<1);
 8001266:	79f8      	ldrb	r0, [r7, #7]
 8001268:	79bb      	ldrb	r3, [r7, #6]
 800126a:	1c5a      	adds	r2, r3, #1
 800126c:	71ba      	strb	r2, [r7, #6]
 800126e:	461c      	mov	r4, r3
 8001270:	797a      	ldrb	r2, [r7, #5]
 8001272:	4910      	ldr	r1, [pc, #64]	@ (80012b4 <lcd_print_digit_wos+0x7c>)
 8001274:	4613      	mov	r3, r2
 8001276:	005b      	lsls	r3, r3, #1
 8001278:	4413      	add	r3, r2
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	18ca      	adds	r2, r1, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	4413      	add	r3, r2
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	461a      	mov	r2, r3
 8001288:	4621      	mov	r1, r4
 800128a:	f000 f8df 	bl	800144c <lcd_print_convert>
	for(int temp1=0;temp1<5;temp1++)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	3301      	adds	r3, #1
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2b04      	cmp	r3, #4
 8001298:	dde5      	ble.n	8001266 <lcd_print_digit_wos+0x2e>
	}
	lcd_print_convert(y_axis_start, x_axis_start++, 0X00);
 800129a:	79f8      	ldrb	r0, [r7, #7]
 800129c:	79bb      	ldrb	r3, [r7, #6]
 800129e:	1c5a      	adds	r2, r3, #1
 80012a0:	71ba      	strb	r2, [r7, #6]
 80012a2:	2200      	movs	r2, #0
 80012a4:	4619      	mov	r1, r3
 80012a6:	f000 f8d1 	bl	800144c <lcd_print_convert>
}
 80012aa:	bf00      	nop
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd90      	pop	{r4, r7, pc}
 80012b2:	bf00      	nop
 80012b4:	08007aa0 	.word	0x08007aa0

080012b8 <lcd_print_digit>:
void lcd_print_digit(uint8_t y_axis_start, uint8_t x_axis_start,uint16_t print_value)//(x_axis_start, y_axis_start, icon_width, icon_height, *print_value
{
 80012b8:	b590      	push	{r4, r7, lr}
 80012ba:	b08b      	sub	sp, #44	@ 0x2c
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
 80012c2:	460b      	mov	r3, r1
 80012c4:	71bb      	strb	r3, [r7, #6]
 80012c6:	4613      	mov	r3, r2
 80012c8:	80bb      	strh	r3, [r7, #4]
  uint8_t digitCount=0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int originalNumber = print_value;
 80012d0:	88bb      	ldrh	r3, [r7, #4]
 80012d2:	623b      	str	r3, [r7, #32]
	Lcd_cmd((0xB0|(y_axis_start)));
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fb4d 	bl	800097c <Lcd_cmd>
	lcd_x_axis(x_axis_start);
 80012e2:	79bb      	ldrb	r3, [r7, #6]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fcbf 	bl	8000c68 <lcd_x_axis>
	int num_digit=0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	60fb      	str	r3, [r7, #12]
	while (originalNumber > 0)
 80012ee:	e00c      	b.n	800130a <lcd_print_digit+0x52>
		{
			digitCount++;
 80012f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80012f4:	3301      	adds	r3, #1
 80012f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			originalNumber /= 10;
 80012fa:	6a3b      	ldr	r3, [r7, #32]
 80012fc:	4a34      	ldr	r2, [pc, #208]	@ (80013d0 <lcd_print_digit+0x118>)
 80012fe:	fb82 1203 	smull	r1, r2, r2, r3
 8001302:	1092      	asrs	r2, r2, #2
 8001304:	17db      	asrs	r3, r3, #31
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	623b      	str	r3, [r7, #32]
	while (originalNumber > 0)
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	2b00      	cmp	r3, #0
 800130e:	dcef      	bgt.n	80012f0 <lcd_print_digit+0x38>
		}

	for (int8_t temp_flag_1 = digitCount - 1; temp_flag_1 >= 0; temp_flag_1--)
 8001310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001314:	3b01      	subs	r3, #1
 8001316:	b2db      	uxtb	r3, r3
 8001318:	77fb      	strb	r3, [r7, #31]
 800131a:	e04e      	b.n	80013ba <lcd_print_digit+0x102>
	{
		  // Extract the digit at position i
		  int divisor = 1;
 800131c:	2301      	movs	r3, #1
 800131e:	61bb      	str	r3, [r7, #24]
		  for (uint8_t temp_flag_2 = 0; temp_flag_2 < temp_flag_1; temp_flag_2++) {
 8001320:	2300      	movs	r3, #0
 8001322:	75fb      	strb	r3, [r7, #23]
 8001324:	e008      	b.n	8001338 <lcd_print_digit+0x80>
			  divisor *= 10;
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4613      	mov	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4413      	add	r3, r2
 800132e:	005b      	lsls	r3, r3, #1
 8001330:	61bb      	str	r3, [r7, #24]
		  for (uint8_t temp_flag_2 = 0; temp_flag_2 < temp_flag_1; temp_flag_2++) {
 8001332:	7dfb      	ldrb	r3, [r7, #23]
 8001334:	3301      	adds	r3, #1
 8001336:	75fb      	strb	r3, [r7, #23]
 8001338:	7dfa      	ldrb	r2, [r7, #23]
 800133a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800133e:	429a      	cmp	r2, r3
 8001340:	dbf1      	blt.n	8001326 <lcd_print_digit+0x6e>
	}
	  uint8_t currentDigit = (print_value / divisor) % 10;
 8001342:	88ba      	ldrh	r2, [r7, #4]
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	fb92 f2f3 	sdiv	r2, r2, r3
 800134a:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <lcd_print_digit+0x118>)
 800134c:	fb83 1302 	smull	r1, r3, r3, r2
 8001350:	1099      	asrs	r1, r3, #2
 8001352:	17d3      	asrs	r3, r2, #31
 8001354:	1ac9      	subs	r1, r1, r3
 8001356:	460b      	mov	r3, r1
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	440b      	add	r3, r1
 800135c:	005b      	lsls	r3, r3, #1
 800135e:	1ad1      	subs	r1, r2, r3
 8001360:	460b      	mov	r3, r1
 8001362:	72bb      	strb	r3, [r7, #10]
		for(int temp1=0;temp1<5;temp1++)
 8001364:	2300      	movs	r3, #0
 8001366:	613b      	str	r3, [r7, #16]
 8001368:	e016      	b.n	8001398 <lcd_print_digit+0xe0>
		{
			//lcd_print(digit[currentDigit][temp1]);
			lcd_print_convert(y_axis_start, x_axis_start++, (digit[currentDigit][temp1])<<1);
 800136a:	79f8      	ldrb	r0, [r7, #7]
 800136c:	79bb      	ldrb	r3, [r7, #6]
 800136e:	1c5a      	adds	r2, r3, #1
 8001370:	71ba      	strb	r2, [r7, #6]
 8001372:	461c      	mov	r4, r3
 8001374:	7aba      	ldrb	r2, [r7, #10]
 8001376:	4917      	ldr	r1, [pc, #92]	@ (80013d4 <lcd_print_digit+0x11c>)
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	18ca      	adds	r2, r1, r3
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4413      	add	r3, r2
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	461a      	mov	r2, r3
 800138c:	4621      	mov	r1, r4
 800138e:	f000 f85d 	bl	800144c <lcd_print_convert>
		for(int temp1=0;temp1<5;temp1++)
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	3301      	adds	r3, #1
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	2b04      	cmp	r3, #4
 800139c:	dde5      	ble.n	800136a <lcd_print_digit+0xb2>
		}
		lcd_print_convert(y_axis_start, x_axis_start++, 0X00);
 800139e:	79f8      	ldrb	r0, [r7, #7]
 80013a0:	79bb      	ldrb	r3, [r7, #6]
 80013a2:	1c5a      	adds	r2, r3, #1
 80013a4:	71ba      	strb	r2, [r7, #6]
 80013a6:	2200      	movs	r2, #0
 80013a8:	4619      	mov	r1, r3
 80013aa:	f000 f84f 	bl	800144c <lcd_print_convert>
	for (int8_t temp_flag_1 = digitCount - 1; temp_flag_1 >= 0; temp_flag_1--)
 80013ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	3b01      	subs	r3, #1
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	77fb      	strb	r3, [r7, #31]
 80013ba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	daac      	bge.n	800131c <lcd_print_digit+0x64>
}
uint8_t print_value_int=0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	72fb      	strb	r3, [r7, #11]
}
 80013c6:	bf00      	nop
 80013c8:	372c      	adds	r7, #44	@ 0x2c
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd90      	pop	{r4, r7, pc}
 80013ce:	bf00      	nop
 80013d0:	66666667 	.word	0x66666667
 80013d4:	08007aa0 	.word	0x08007aa0

080013d8 <lcd_into>:

void lcd_into()
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
	uint16_t temp=0;
 80013de:	2300      	movs	r3, #0
 80013e0:	80fb      	strh	r3, [r7, #6]
	for(uint8_t y_axsis=0;y_axsis<=7;y_axsis++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	717b      	strb	r3, [r7, #5]
 80013e6:	e017      	b.n	8001418 <lcd_into+0x40>
		{
			for(uint8_t x_axsis=0;x_axsis<=127;x_axsis++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	713b      	strb	r3, [r7, #4]
 80013ec:	e00d      	b.n	800140a <lcd_into+0x32>
			{
				lcd_print_convert(y_axsis,x_axsis,intro1[temp++]);
 80013ee:	7978      	ldrb	r0, [r7, #5]
 80013f0:	7939      	ldrb	r1, [r7, #4]
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	1c5a      	adds	r2, r3, #1
 80013f6:	80fa      	strh	r2, [r7, #6]
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b13      	ldr	r3, [pc, #76]	@ (8001448 <lcd_into+0x70>)
 80013fc:	5c9b      	ldrb	r3, [r3, r2]
 80013fe:	461a      	mov	r2, r3
 8001400:	f000 f824 	bl	800144c <lcd_print_convert>
			for(uint8_t x_axsis=0;x_axsis<=127;x_axsis++)
 8001404:	793b      	ldrb	r3, [r7, #4]
 8001406:	3301      	adds	r3, #1
 8001408:	713b      	strb	r3, [r7, #4]
 800140a:	f997 3004 	ldrsb.w	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	daed      	bge.n	80013ee <lcd_into+0x16>
	for(uint8_t y_axsis=0;y_axsis<=7;y_axsis++)
 8001412:	797b      	ldrb	r3, [r7, #5]
 8001414:	3301      	adds	r3, #1
 8001416:	717b      	strb	r3, [r7, #5]
 8001418:	797b      	ldrb	r3, [r7, #5]
 800141a:	2b07      	cmp	r3, #7
 800141c:	d9e4      	bls.n	80013e8 <lcd_into+0x10>
			}
		}
	 Lcd_cmd(0xA2);// ADC select
 800141e:	20a2      	movs	r0, #162	@ 0xa2
 8001420:	f7ff faac 	bl	800097c <Lcd_cmd>
	 Lcd_cmd(0xA0);// SHL select
 8001424:	20a0      	movs	r0, #160	@ 0xa0
 8001426:	f7ff faa9 	bl	800097c <Lcd_cmd>
	 Lcd_cmd(0xC0);// Initial display line
 800142a:	20c0      	movs	r0, #192	@ 0xc0
 800142c:	f7ff faa6 	bl	800097c <Lcd_cmd>
	 Lcd_cmd(0x40);
 8001430:	2040      	movs	r0, #64	@ 0x40
 8001432:	f7ff faa3 	bl	800097c <Lcd_cmd>
	 lcd_invert_process();
 8001436:	f7ff fc31 	bl	8000c9c <lcd_invert_process>
	 lcd_print_ram_1();
 800143a:	f7ff fad3 	bl	80009e4 <lcd_print_ram_1>
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	20000000 	.word	0x20000000

0800144c <lcd_print_convert>:


void lcd_print_convert(uint8_t y_axsis,uint8_t x_axsis,uint8_t data)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
 8001456:	460b      	mov	r3, r1
 8001458:	71bb      	strb	r3, [r7, #6]
 800145a:	4613      	mov	r3, r2
 800145c:	717b      	strb	r3, [r7, #5]
	lcd_temp_ram[y_axsis][x_axsis]=data;
 800145e:	79fa      	ldrb	r2, [r7, #7]
 8001460:	79bb      	ldrb	r3, [r7, #6]
 8001462:	4905      	ldr	r1, [pc, #20]	@ (8001478 <lcd_print_convert+0x2c>)
 8001464:	01d2      	lsls	r2, r2, #7
 8001466:	440a      	add	r2, r1
 8001468:	4413      	add	r3, r2
 800146a:	797a      	ldrb	r2, [r7, #5]
 800146c:	701a      	strb	r2, [r3, #0]
}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	bc80      	pop	{r7}
 8001476:	4770      	bx	lr
 8001478:	2000080c 	.word	0x2000080c

0800147c <over_temperature_print>:


void over_temperature_print()
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
	uint8_t temp_gear = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	71fb      	strb	r3, [r7, #7]
	for(uint8_t y_axsis=1;y_axsis<=2;y_axsis++)
 8001486:	2301      	movs	r3, #1
 8001488:	71bb      	strb	r3, [r7, #6]
 800148a:	e016      	b.n	80014ba <over_temperature_print+0x3e>
	{
		for(uint8_t x_axsis=25; x_axsis<=38;x_axsis++)
 800148c:	2319      	movs	r3, #25
 800148e:	717b      	strb	r3, [r7, #5]
 8001490:	e00d      	b.n	80014ae <over_temperature_print+0x32>
		{
			lcd_print_convert(y_axsis,x_axsis,High_temperature[temp_gear++]);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	1c5a      	adds	r2, r3, #1
 8001496:	71fa      	strb	r2, [r7, #7]
 8001498:	461a      	mov	r2, r3
 800149a:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <over_temperature_print+0x50>)
 800149c:	5c9a      	ldrb	r2, [r3, r2]
 800149e:	7979      	ldrb	r1, [r7, #5]
 80014a0:	79bb      	ldrb	r3, [r7, #6]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff ffd2 	bl	800144c <lcd_print_convert>
		for(uint8_t x_axsis=25; x_axsis<=38;x_axsis++)
 80014a8:	797b      	ldrb	r3, [r7, #5]
 80014aa:	3301      	adds	r3, #1
 80014ac:	717b      	strb	r3, [r7, #5]
 80014ae:	797b      	ldrb	r3, [r7, #5]
 80014b0:	2b26      	cmp	r3, #38	@ 0x26
 80014b2:	d9ee      	bls.n	8001492 <over_temperature_print+0x16>
	for(uint8_t y_axsis=1;y_axsis<=2;y_axsis++)
 80014b4:	79bb      	ldrb	r3, [r7, #6]
 80014b6:	3301      	adds	r3, #1
 80014b8:	71bb      	strb	r3, [r7, #6]
 80014ba:	79bb      	ldrb	r3, [r7, #6]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d9e5      	bls.n	800148c <over_temperature_print+0x10>
		}
	}
}
 80014c0:	bf00      	nop
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	08009838 	.word	0x08009838

080014d0 <line_print>:

void line_print()
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
	 for(uint8_t y_axis=0;y_axis<1;y_axis++)
 80014d6:	2300      	movs	r3, #0
 80014d8:	71fb      	strb	r3, [r7, #7]
 80014da:	e014      	b.n	8001506 <line_print+0x36>
			   {
		for(uint8_t x_axis=0;x_axis<=127;x_axis++)
 80014dc:	2300      	movs	r3, #0
 80014de:	71bb      	strb	r3, [r7, #6]
 80014e0:	e00a      	b.n	80014f8 <line_print+0x28>
		   {
			//if(x_axis==26){x_axis=102;}
			   lcd_print_convert((6+(y_axis)),(x_axis),0x04);
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	3306      	adds	r3, #6
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	79b9      	ldrb	r1, [r7, #6]
 80014ea:	2204      	movs	r2, #4
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ffad 	bl	800144c <lcd_print_convert>
		for(uint8_t x_axis=0;x_axis<=127;x_axis++)
 80014f2:	79bb      	ldrb	r3, [r7, #6]
 80014f4:	3301      	adds	r3, #1
 80014f6:	71bb      	strb	r3, [r7, #6]
 80014f8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	daf0      	bge.n	80014e2 <line_print+0x12>
	 for(uint8_t y_axis=0;y_axis<1;y_axis++)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	3301      	adds	r3, #1
 8001504:	71fb      	strb	r3, [r7, #7]
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0e7      	beq.n	80014dc <line_print+0xc>
		   }
	   }
}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
	...

08001518 <merge>:
 * Data will be splitting and merging  based on the requirement and stored in a corresponding variable
 * It likely disassembles larger data units into smaller parts or combines smaller parts to form larger data entities.s
 */

void merge(uint32_t Id)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
switch(Id)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	4a7c      	ldr	r2, [pc, #496]	@ (8001714 <merge+0x1fc>)
 8001524:	4293      	cmp	r3, r2
 8001526:	f000 842b 	beq.w	8001d80 <merge+0x868>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a79      	ldr	r2, [pc, #484]	@ (8001714 <merge+0x1fc>)
 800152e:	4293      	cmp	r3, r2
 8001530:	f200 86e3 	bhi.w	80022fa <merge+0xde2>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4a78      	ldr	r2, [pc, #480]	@ (8001718 <merge+0x200>)
 8001538:	4293      	cmp	r3, r2
 800153a:	f000 81a7 	beq.w	800188c <merge+0x374>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4a75      	ldr	r2, [pc, #468]	@ (8001718 <merge+0x200>)
 8001542:	4293      	cmp	r3, r2
 8001544:	f200 86d9 	bhi.w	80022fa <merge+0xde2>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4a74      	ldr	r2, [pc, #464]	@ (800171c <merge+0x204>)
 800154c:	4293      	cmp	r3, r2
 800154e:	f000 817b 	beq.w	8001848 <merge+0x330>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a71      	ldr	r2, [pc, #452]	@ (800171c <merge+0x204>)
 8001556:	4293      	cmp	r3, r2
 8001558:	f200 86cf 	bhi.w	80022fa <merge+0xde2>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4a70      	ldr	r2, [pc, #448]	@ (8001720 <merge+0x208>)
 8001560:	4293      	cmp	r3, r2
 8001562:	f000 86cc 	beq.w	80022fe <merge+0xde6>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a6d      	ldr	r2, [pc, #436]	@ (8001720 <merge+0x208>)
 800156a:	4293      	cmp	r3, r2
 800156c:	f200 86c5 	bhi.w	80022fa <merge+0xde2>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a6c      	ldr	r2, [pc, #432]	@ (8001724 <merge+0x20c>)
 8001574:	4293      	cmp	r3, r2
 8001576:	f000 80e9 	beq.w	800174c <merge+0x234>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a69      	ldr	r2, [pc, #420]	@ (8001724 <merge+0x20c>)
 800157e:	4293      	cmp	r3, r2
 8001580:	f200 86bb 	bhi.w	80022fa <merge+0xde2>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a68      	ldr	r2, [pc, #416]	@ (8001728 <merge+0x210>)
 8001588:	4293      	cmp	r3, r2
 800158a:	f000 80a0 	beq.w	80016ce <merge+0x1b6>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	4a65      	ldr	r2, [pc, #404]	@ (8001728 <merge+0x210>)
 8001592:	4293      	cmp	r3, r2
 8001594:	f200 86b1 	bhi.w	80022fa <merge+0xde2>
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4a64      	ldr	r2, [pc, #400]	@ (800172c <merge+0x214>)
 800159c:	4293      	cmp	r3, r2
 800159e:	f000 8084 	beq.w	80016aa <merge+0x192>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a61      	ldr	r2, [pc, #388]	@ (800172c <merge+0x214>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	f200 86a7 	bhi.w	80022fa <merge+0xde2>
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4a60      	ldr	r2, [pc, #384]	@ (8001730 <merge+0x218>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d058      	beq.n	8001666 <merge+0x14e>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001730 <merge+0x218>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	f200 869e 	bhi.w	80022fa <merge+0xde2>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a5c      	ldr	r2, [pc, #368]	@ (8001734 <merge+0x21c>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d01a      	beq.n	80015fc <merge+0xe4>
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	4a5a      	ldr	r2, [pc, #360]	@ (8001734 <merge+0x21c>)
 80015ca:	4293      	cmp	r3, r2
 80015cc:	f200 8695 	bhi.w	80022fa <merge+0xde2>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a59      	ldr	r2, [pc, #356]	@ (8001738 <merge+0x220>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	f000 864d 	beq.w	8002274 <merge+0xd5c>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a56      	ldr	r2, [pc, #344]	@ (8001738 <merge+0x220>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	f200 868b 	bhi.w	80022fa <merge+0xde2>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4a55      	ldr	r2, [pc, #340]	@ (800173c <merge+0x224>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	f000 8669 	beq.w	80022c0 <merge+0xda8>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a53      	ldr	r2, [pc, #332]	@ (8001740 <merge+0x228>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	f000 8650 	beq.w	8002298 <merge+0xd80>
	             OBD.sensor_divider_2=((Received_Data[2]<<8)|(Received_Data[3]));//this value for CONTROLLER SPEED VALUE MULTIPLIYER
	             OBD.speed_sensor_type=Received_Data[4]; //2-> Speed read from controller 1-> speed from front when sensor
	             break;
default:

	break;
 80015f8:	f000 be7f 	b.w	80022fa <merge+0xde2>
				 BMS.Cumulative_Total_Voltage = (Received_Data[0]<<8)|Received_Data[1];//Cumulative total voltage of BMS
 80015fc:	4b51      	ldr	r3, [pc, #324]	@ (8001744 <merge+0x22c>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21a      	sxth	r2, r3
 8001604:	4b4f      	ldr	r3, [pc, #316]	@ (8001744 <merge+0x22c>)
 8001606:	785b      	ldrb	r3, [r3, #1]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21b      	sxth	r3, r3
 800160e:	b29a      	uxth	r2, r3
 8001610:	4b4d      	ldr	r3, [pc, #308]	@ (8001748 <merge+0x230>)
 8001612:	801a      	strh	r2, [r3, #0]
				 BMS.Gather_Total_Voltage = (Received_Data[2]<<8)|Received_Data[3];//Gather total voltage of BMS
 8001614:	4b4b      	ldr	r3, [pc, #300]	@ (8001744 <merge+0x22c>)
 8001616:	789b      	ldrb	r3, [r3, #2]
 8001618:	021b      	lsls	r3, r3, #8
 800161a:	b21a      	sxth	r2, r3
 800161c:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <merge+0x22c>)
 800161e:	78db      	ldrb	r3, [r3, #3]
 8001620:	b21b      	sxth	r3, r3
 8001622:	4313      	orrs	r3, r2
 8001624:	b21b      	sxth	r3, r3
 8001626:	b29a      	uxth	r2, r3
 8001628:	4b47      	ldr	r3, [pc, #284]	@ (8001748 <merge+0x230>)
 800162a:	805a      	strh	r2, [r3, #2]
				 BMS.Current = ((Received_Data[4]<<8)|Received_Data[5])-30000;//Total Current of BMS
 800162c:	4b45      	ldr	r3, [pc, #276]	@ (8001744 <merge+0x22c>)
 800162e:	791b      	ldrb	r3, [r3, #4]
 8001630:	021b      	lsls	r3, r3, #8
 8001632:	b21a      	sxth	r2, r3
 8001634:	4b43      	ldr	r3, [pc, #268]	@ (8001744 <merge+0x22c>)
 8001636:	795b      	ldrb	r3, [r3, #5]
 8001638:	b21b      	sxth	r3, r3
 800163a:	4313      	orrs	r3, r2
 800163c:	b21b      	sxth	r3, r3
 800163e:	b29b      	uxth	r3, r3
 8001640:	f5a3 43ea 	sub.w	r3, r3, #29952	@ 0x7500
 8001644:	3b30      	subs	r3, #48	@ 0x30
 8001646:	b29a      	uxth	r2, r3
 8001648:	4b3f      	ldr	r3, [pc, #252]	@ (8001748 <merge+0x230>)
 800164a:	809a      	strh	r2, [r3, #4]
				 BMS.SOC = (Received_Data[6]<<8)|Received_Data[7];//state of charge of BMS
 800164c:	4b3d      	ldr	r3, [pc, #244]	@ (8001744 <merge+0x22c>)
 800164e:	799b      	ldrb	r3, [r3, #6]
 8001650:	021b      	lsls	r3, r3, #8
 8001652:	b21a      	sxth	r2, r3
 8001654:	4b3b      	ldr	r3, [pc, #236]	@ (8001744 <merge+0x22c>)
 8001656:	79db      	ldrb	r3, [r3, #7]
 8001658:	b21b      	sxth	r3, r3
 800165a:	4313      	orrs	r3, r2
 800165c:	b21a      	sxth	r2, r3
 800165e:	4b3a      	ldr	r3, [pc, #232]	@ (8001748 <merge+0x230>)
 8001660:	819a      	strh	r2, [r3, #12]
                 break;
 8001662:	f000 be4d 	b.w	8002300 <merge+0xde8>
                 BMS.Max_Cell_Voltage = (Received_Data[0]<<8)|Received_Data[1];//Maximum Voltage value among all the cells
 8001666:	4b37      	ldr	r3, [pc, #220]	@ (8001744 <merge+0x22c>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b21a      	sxth	r2, r3
 800166e:	4b35      	ldr	r3, [pc, #212]	@ (8001744 <merge+0x22c>)
 8001670:	785b      	ldrb	r3, [r3, #1]
 8001672:	b21b      	sxth	r3, r3
 8001674:	4313      	orrs	r3, r2
 8001676:	b21b      	sxth	r3, r3
 8001678:	b29a      	uxth	r2, r3
 800167a:	4b33      	ldr	r3, [pc, #204]	@ (8001748 <merge+0x230>)
 800167c:	81da      	strh	r2, [r3, #14]
			     BMS.Max_Cell_Voltage_No = Received_Data[2];//Maximum voltage cell number among all the cells
 800167e:	4b31      	ldr	r3, [pc, #196]	@ (8001744 <merge+0x22c>)
 8001680:	789a      	ldrb	r2, [r3, #2]
 8001682:	4b31      	ldr	r3, [pc, #196]	@ (8001748 <merge+0x230>)
 8001684:	741a      	strb	r2, [r3, #16]
			     BMS.Min_Cell_Voltage = (Received_Data[3]<<8)|Received_Data[4];//Minimum voltage value among all the cells
 8001686:	4b2f      	ldr	r3, [pc, #188]	@ (8001744 <merge+0x22c>)
 8001688:	78db      	ldrb	r3, [r3, #3]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	b21a      	sxth	r2, r3
 800168e:	4b2d      	ldr	r3, [pc, #180]	@ (8001744 <merge+0x22c>)
 8001690:	791b      	ldrb	r3, [r3, #4]
 8001692:	b21b      	sxth	r3, r3
 8001694:	4313      	orrs	r3, r2
 8001696:	b21b      	sxth	r3, r3
 8001698:	b29a      	uxth	r2, r3
 800169a:	4b2b      	ldr	r3, [pc, #172]	@ (8001748 <merge+0x230>)
 800169c:	825a      	strh	r2, [r3, #18]
			     BMS.Min_Cell_Voltage_No =  Received_Data[5];//Minimum voltage cell number among all the cells
 800169e:	4b29      	ldr	r3, [pc, #164]	@ (8001744 <merge+0x22c>)
 80016a0:	795a      	ldrb	r2, [r3, #5]
 80016a2:	4b29      	ldr	r3, [pc, #164]	@ (8001748 <merge+0x230>)
 80016a4:	751a      	strb	r2, [r3, #20]
			     break;
 80016a6:	f000 be2b 	b.w	8002300 <merge+0xde8>
                 BMS.Max_Temp = (Received_Data[0]);//Maximum temperature sensor value among all the sensor
 80016aa:	4b26      	ldr	r3, [pc, #152]	@ (8001744 <merge+0x22c>)
 80016ac:	781a      	ldrb	r2, [r3, #0]
 80016ae:	4b26      	ldr	r3, [pc, #152]	@ (8001748 <merge+0x230>)
 80016b0:	755a      	strb	r2, [r3, #21]
			     BMS.Max_Temp_Sensor_No = Received_Data[1];//Number of the sensor that has the highest temperature value among the sensors
 80016b2:	4b24      	ldr	r3, [pc, #144]	@ (8001744 <merge+0x22c>)
 80016b4:	785a      	ldrb	r2, [r3, #1]
 80016b6:	4b24      	ldr	r3, [pc, #144]	@ (8001748 <merge+0x230>)
 80016b8:	759a      	strb	r2, [r3, #22]
		         BMS.Min_Temp = (Received_Data[2]);//Minimum temperature value among all the sensors
 80016ba:	4b22      	ldr	r3, [pc, #136]	@ (8001744 <merge+0x22c>)
 80016bc:	789a      	ldrb	r2, [r3, #2]
 80016be:	4b22      	ldr	r3, [pc, #136]	@ (8001748 <merge+0x230>)
 80016c0:	75da      	strb	r2, [r3, #23]
		         BMS.Min_Temp_Sensor_No = Received_Data[3];//Number of the sensor that has the lowest temperature value among the sensors
 80016c2:	4b20      	ldr	r3, [pc, #128]	@ (8001744 <merge+0x22c>)
 80016c4:	78da      	ldrb	r2, [r3, #3]
 80016c6:	4b20      	ldr	r3, [pc, #128]	@ (8001748 <merge+0x230>)
 80016c8:	761a      	strb	r2, [r3, #24]
                 break;
 80016ca:	f000 be19 	b.w	8002300 <merge+0xde8>
                 BMS.Charger_State = Received_Data[0];//0:stationary 1:charge 2:discharge
 80016ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <merge+0x22c>)
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001748 <merge+0x230>)
 80016d4:	765a      	strb	r2, [r3, #25]
 		  	     BMS.Charge_MOS_State= Received_Data[1];//0:stationary 1:charge 2:discharge
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <merge+0x22c>)
 80016d8:	785a      	ldrb	r2, [r3, #1]
 80016da:	4b1b      	ldr	r3, [pc, #108]	@ (8001748 <merge+0x230>)
 80016dc:	769a      	strb	r2, [r3, #26]
 		  	     BMS.Discharge_MOS_State= Received_Data[2];//0:stationary 1:charge 2:discharge
 80016de:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <merge+0x22c>)
 80016e0:	789a      	ldrb	r2, [r3, #2]
 80016e2:	4b19      	ldr	r3, [pc, #100]	@ (8001748 <merge+0x230>)
 80016e4:	76da      	strb	r2, [r3, #27]
 		  		 BMS.BMS_Life = Received_Data[3];//Count of charge-discharge cycles
 80016e6:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <merge+0x22c>)
 80016e8:	78da      	ldrb	r2, [r3, #3]
 80016ea:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <merge+0x230>)
 80016ec:	771a      	strb	r2, [r3, #28]
 		  	     BMS.Capacity = Received_Data[4]<<24|(Received_Data[5]<<16)|(Received_Data[6]<<8)|(Received_Data[7]);//Remaining capacity of BMS
 80016ee:	4b15      	ldr	r3, [pc, #84]	@ (8001744 <merge+0x22c>)
 80016f0:	791b      	ldrb	r3, [r3, #4]
 80016f2:	061a      	lsls	r2, r3, #24
 80016f4:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <merge+0x22c>)
 80016f6:	795b      	ldrb	r3, [r3, #5]
 80016f8:	041b      	lsls	r3, r3, #16
 80016fa:	431a      	orrs	r2, r3
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <merge+0x22c>)
 80016fe:	799b      	ldrb	r3, [r3, #6]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	4313      	orrs	r3, r2
 8001704:	4a0f      	ldr	r2, [pc, #60]	@ (8001744 <merge+0x22c>)
 8001706:	79d2      	ldrb	r2, [r2, #7]
 8001708:	4313      	orrs	r3, r2
 800170a:	461a      	mov	r2, r3
 800170c:	4b0e      	ldr	r3, [pc, #56]	@ (8001748 <merge+0x230>)
 800170e:	621a      	str	r2, [r3, #32]
                 break;
 8001710:	f000 bdf6 	b.w	8002300 <merge+0xde8>
 8001714:	18984001 	.word	0x18984001
 8001718:	18974001 	.word	0x18974001
 800171c:	18964001 	.word	0x18964001
 8001720:	18954001 	.word	0x18954001
 8001724:	18944001 	.word	0x18944001
 8001728:	18934001 	.word	0x18934001
 800172c:	18924001 	.word	0x18924001
 8001730:	18914001 	.word	0x18914001
 8001734:	18904001 	.word	0x18904001
 8001738:	18524001 	.word	0x18524001
 800173c:	09011024 	.word	0x09011024
 8001740:	18504001 	.word	0x18504001
 8001744:	20001414 	.word	0x20001414
 8001748:	2000141c 	.word	0x2000141c
	             BMS.No_Of_Battery = Received_Data[0];//Total number cells connected in BMS
 800174c:	4b4d      	ldr	r3, [pc, #308]	@ (8001884 <merge+0x36c>)
 800174e:	781a      	ldrb	r2, [r3, #0]
 8001750:	4b4d      	ldr	r3, [pc, #308]	@ (8001888 <merge+0x370>)
 8001752:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 			     BMS.No_Of_Temp_Sensor = Received_Data[1];//Total Number of temperature sensor connected in BMS
 8001756:	4b4b      	ldr	r3, [pc, #300]	@ (8001884 <merge+0x36c>)
 8001758:	785a      	ldrb	r2, [r3, #1]
 800175a:	4b4b      	ldr	r3, [pc, #300]	@ (8001888 <merge+0x370>)
 800175c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 			     BMS.Charger_Status = Received_Data[2];//0:disconnect,1:connect
 8001760:	4b48      	ldr	r3, [pc, #288]	@ (8001884 <merge+0x36c>)
 8001762:	789a      	ldrb	r2, [r3, #2]
 8001764:	4b48      	ldr	r3, [pc, #288]	@ (8001888 <merge+0x370>)
 8001766:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
 			     BMS.Load_Status = Received_Data[3];//0:disconnect,1:connect
 800176a:	4b46      	ldr	r3, [pc, #280]	@ (8001884 <merge+0x36c>)
 800176c:	78da      	ldrb	r2, [r3, #3]
 800176e:	4b46      	ldr	r3, [pc, #280]	@ (8001888 <merge+0x370>)
 8001770:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
 			     BMS.DI1state = (Received_Data[4] & 0X01)>>0;
 8001774:	4b43      	ldr	r3, [pc, #268]	@ (8001884 <merge+0x36c>)
 8001776:	791b      	ldrb	r3, [r3, #4]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	b2d9      	uxtb	r1, r3
 800177e:	4a42      	ldr	r2, [pc, #264]	@ (8001888 <merge+0x370>)
 8001780:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 8001784:	f361 0300 	bfi	r3, r1, #0, #1
 8001788:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 			     BMS.DI2state = (Received_Data[4] & 0X02)>>1;
 800178c:	4b3d      	ldr	r3, [pc, #244]	@ (8001884 <merge+0x36c>)
 800178e:	791b      	ldrb	r3, [r3, #4]
 8001790:	105b      	asrs	r3, r3, #1
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	b2d9      	uxtb	r1, r3
 8001798:	4a3b      	ldr	r2, [pc, #236]	@ (8001888 <merge+0x370>)
 800179a:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 800179e:	f361 0341 	bfi	r3, r1, #1, #1
 80017a2:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 		         BMS.DI3state = (Received_Data[4] & 0X04)>>2;
 80017a6:	4b37      	ldr	r3, [pc, #220]	@ (8001884 <merge+0x36c>)
 80017a8:	791b      	ldrb	r3, [r3, #4]
 80017aa:	109b      	asrs	r3, r3, #2
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	b2d9      	uxtb	r1, r3
 80017b2:	4a35      	ldr	r2, [pc, #212]	@ (8001888 <merge+0x370>)
 80017b4:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 80017b8:	f361 0382 	bfi	r3, r1, #2, #1
 80017bc:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 			     BMS.DI4state = (Received_Data[4] & 0X08)>>3;
 80017c0:	4b30      	ldr	r3, [pc, #192]	@ (8001884 <merge+0x36c>)
 80017c2:	791b      	ldrb	r3, [r3, #4]
 80017c4:	10db      	asrs	r3, r3, #3
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	b2d9      	uxtb	r1, r3
 80017cc:	4a2e      	ldr	r2, [pc, #184]	@ (8001888 <merge+0x370>)
 80017ce:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 80017d2:	f361 03c3 	bfi	r3, r1, #3, #1
 80017d6:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 			     BMS.DO1state = (Received_Data[4] & 0X10)>>4;
 80017da:	4b2a      	ldr	r3, [pc, #168]	@ (8001884 <merge+0x36c>)
 80017dc:	791b      	ldrb	r3, [r3, #4]
 80017de:	111b      	asrs	r3, r3, #4
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	b2d9      	uxtb	r1, r3
 80017e6:	4a28      	ldr	r2, [pc, #160]	@ (8001888 <merge+0x370>)
 80017e8:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 80017ec:	f361 1304 	bfi	r3, r1, #4, #1
 80017f0:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 			     BMS.DO2state = (Received_Data[4] & 0X20)>>5;
 80017f4:	4b23      	ldr	r3, [pc, #140]	@ (8001884 <merge+0x36c>)
 80017f6:	791b      	ldrb	r3, [r3, #4]
 80017f8:	115b      	asrs	r3, r3, #5
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	b2d9      	uxtb	r1, r3
 8001800:	4a21      	ldr	r2, [pc, #132]	@ (8001888 <merge+0x370>)
 8001802:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 8001806:	f361 1345 	bfi	r3, r1, #5, #1
 800180a:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 			     BMS.DO3state = (Received_Data[4] & 0X40)>>6;
 800180e:	4b1d      	ldr	r3, [pc, #116]	@ (8001884 <merge+0x36c>)
 8001810:	791b      	ldrb	r3, [r3, #4]
 8001812:	119b      	asrs	r3, r3, #6
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	b2d9      	uxtb	r1, r3
 800181a:	4a1b      	ldr	r2, [pc, #108]	@ (8001888 <merge+0x370>)
 800181c:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 8001820:	f361 1386 	bfi	r3, r1, #6, #1
 8001824:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
 			     BMS.DO4state = (Received_Data[4] & 0X80)>>7;
 8001828:	4b16      	ldr	r3, [pc, #88]	@ (8001884 <merge+0x36c>)
 800182a:	791b      	ldrb	r3, [r3, #4]
 800182c:	09db      	lsrs	r3, r3, #7
 800182e:	b2db      	uxtb	r3, r3
 8001830:	f003 0301 	and.w	r3, r3, #1
 8001834:	b2d9      	uxtb	r1, r3
 8001836:	4a14      	ldr	r2, [pc, #80]	@ (8001888 <merge+0x370>)
 8001838:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 800183c:	f361 13c7 	bfi	r3, r1, #7, #1
 8001840:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
                 break;
 8001844:	f000 bd5c 	b.w	8002300 <merge+0xde8>
	             BMS.Temp_Sensor1 = (Received_Data[1])-40;//1st temperature sensor value
 8001848:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <merge+0x36c>)
 800184a:	785b      	ldrb	r3, [r3, #1]
 800184c:	3b28      	subs	r3, #40	@ 0x28
 800184e:	b2da      	uxtb	r2, r3
 8001850:	4b0d      	ldr	r3, [pc, #52]	@ (8001888 <merge+0x370>)
 8001852:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
	 			 BMS.Temp_Sensor2 = (Received_Data[2])-40;//2nd temperature sensor value
 8001856:	4b0b      	ldr	r3, [pc, #44]	@ (8001884 <merge+0x36c>)
 8001858:	789b      	ldrb	r3, [r3, #2]
 800185a:	3b28      	subs	r3, #40	@ 0x28
 800185c:	b2da      	uxtb	r2, r3
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <merge+0x370>)
 8001860:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	 			 BMS.Temp_Sensor3 = (Received_Data[3])-40;//3rd temperature sensor value
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <merge+0x36c>)
 8001866:	78db      	ldrb	r3, [r3, #3]
 8001868:	3b28      	subs	r3, #40	@ 0x28
 800186a:	b2da      	uxtb	r2, r3
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <merge+0x370>)
 800186e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	 			 BMS.Temp_Sensor4 = (Received_Data[4])-40;//4th temperature sensor value
 8001872:	4b04      	ldr	r3, [pc, #16]	@ (8001884 <merge+0x36c>)
 8001874:	791b      	ldrb	r3, [r3, #4]
 8001876:	3b28      	subs	r3, #40	@ 0x28
 8001878:	b2da      	uxtb	r2, r3
 800187a:	4b03      	ldr	r3, [pc, #12]	@ (8001888 <merge+0x370>)
 800187c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	 			 break;
 8001880:	f000 bd3e 	b.w	8002300 <merge+0xde8>
 8001884:	20001414 	.word	0x20001414
 8001888:	2000141c 	.word	0x2000141c
	             BMS.Cell1_Balance_State = (Received_Data[0] & 0x01)>>0;//0 Closed,1 Open
 800188c:	4bc0      	ldr	r3, [pc, #768]	@ (8001b90 <merge+0x678>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	f003 0301 	and.w	r3, r3, #1
 8001894:	b2d9      	uxtb	r1, r3
 8001896:	4abf      	ldr	r2, [pc, #764]	@ (8001b94 <merge+0x67c>)
 8001898:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 800189c:	f361 0300 	bfi	r3, r1, #0, #1
 80018a0:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 		     BMS.Cell2_Balance_State = (Received_Data[0] & 0x02)>>1;
 80018a4:	4bba      	ldr	r3, [pc, #744]	@ (8001b90 <merge+0x678>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	105b      	asrs	r3, r3, #1
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	b2d9      	uxtb	r1, r3
 80018b0:	4ab8      	ldr	r2, [pc, #736]	@ (8001b94 <merge+0x67c>)
 80018b2:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 80018b6:	f361 0341 	bfi	r3, r1, #1, #1
 80018ba:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell3_Balance_State = (Received_Data[0] & 0x04)>>2;
 80018be:	4bb4      	ldr	r3, [pc, #720]	@ (8001b90 <merge+0x678>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	109b      	asrs	r3, r3, #2
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	b2d9      	uxtb	r1, r3
 80018ca:	4ab2      	ldr	r2, [pc, #712]	@ (8001b94 <merge+0x67c>)
 80018cc:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 80018d0:	f361 0382 	bfi	r3, r1, #2, #1
 80018d4:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell4_Balance_State = (Received_Data[0] & 0x08)>>3;
 80018d8:	4bad      	ldr	r3, [pc, #692]	@ (8001b90 <merge+0x678>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	10db      	asrs	r3, r3, #3
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	b2d9      	uxtb	r1, r3
 80018e4:	4aab      	ldr	r2, [pc, #684]	@ (8001b94 <merge+0x67c>)
 80018e6:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 80018ea:	f361 03c3 	bfi	r3, r1, #3, #1
 80018ee:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell5_Balance_State = (Received_Data[0] & 0x10)>>4;
 80018f2:	4ba7      	ldr	r3, [pc, #668]	@ (8001b90 <merge+0x678>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	111b      	asrs	r3, r3, #4
 80018f8:	f003 0301 	and.w	r3, r3, #1
 80018fc:	b2d9      	uxtb	r1, r3
 80018fe:	4aa5      	ldr	r2, [pc, #660]	@ (8001b94 <merge+0x67c>)
 8001900:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 8001904:	f361 1304 	bfi	r3, r1, #4, #1
 8001908:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell6_Balance_State = (Received_Data[0] & 0x20)>>5;
 800190c:	4ba0      	ldr	r3, [pc, #640]	@ (8001b90 <merge+0x678>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	115b      	asrs	r3, r3, #5
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	b2d9      	uxtb	r1, r3
 8001918:	4a9e      	ldr	r2, [pc, #632]	@ (8001b94 <merge+0x67c>)
 800191a:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 800191e:	f361 1345 	bfi	r3, r1, #5, #1
 8001922:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell7_Balance_State = (Received_Data[0] & 0x40)>>6;
 8001926:	4b9a      	ldr	r3, [pc, #616]	@ (8001b90 <merge+0x678>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	119b      	asrs	r3, r3, #6
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	b2d9      	uxtb	r1, r3
 8001932:	4a98      	ldr	r2, [pc, #608]	@ (8001b94 <merge+0x67c>)
 8001934:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 8001938:	f361 1386 	bfi	r3, r1, #6, #1
 800193c:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell8_Balance_State = (Received_Data[0] & 0x80)>>7;
 8001940:	4b93      	ldr	r3, [pc, #588]	@ (8001b90 <merge+0x678>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	09db      	lsrs	r3, r3, #7
 8001946:	b2db      	uxtb	r3, r3
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	b2d9      	uxtb	r1, r3
 800194e:	4a91      	ldr	r2, [pc, #580]	@ (8001b94 <merge+0x67c>)
 8001950:	f892 3032 	ldrb.w	r3, [r2, #50]	@ 0x32
 8001954:	f361 13c7 	bfi	r3, r1, #7, #1
 8001958:	f882 3032 	strb.w	r3, [r2, #50]	@ 0x32
	 			 BMS.Cell9_Balance_State = (Received_Data[1] & 0x01)>>0;
 800195c:	4b8c      	ldr	r3, [pc, #560]	@ (8001b90 <merge+0x678>)
 800195e:	785b      	ldrb	r3, [r3, #1]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	b2d9      	uxtb	r1, r3
 8001966:	4a8b      	ldr	r2, [pc, #556]	@ (8001b94 <merge+0x67c>)
 8001968:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 800196c:	f361 0300 	bfi	r3, r1, #0, #1
 8001970:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell10_Balance_State = (Received_Data[1] & 0x02)>>1;
 8001974:	4b86      	ldr	r3, [pc, #536]	@ (8001b90 <merge+0x678>)
 8001976:	785b      	ldrb	r3, [r3, #1]
 8001978:	105b      	asrs	r3, r3, #1
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	b2d9      	uxtb	r1, r3
 8001980:	4a84      	ldr	r2, [pc, #528]	@ (8001b94 <merge+0x67c>)
 8001982:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 8001986:	f361 0341 	bfi	r3, r1, #1, #1
 800198a:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell11_Balance_State = (Received_Data[1] & 0x04)>>2;
 800198e:	4b80      	ldr	r3, [pc, #512]	@ (8001b90 <merge+0x678>)
 8001990:	785b      	ldrb	r3, [r3, #1]
 8001992:	109b      	asrs	r3, r3, #2
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	b2d9      	uxtb	r1, r3
 800199a:	4a7e      	ldr	r2, [pc, #504]	@ (8001b94 <merge+0x67c>)
 800199c:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 80019a0:	f361 0382 	bfi	r3, r1, #2, #1
 80019a4:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell12_Balance_State = (Received_Data[1] & 0x08)>>3;
 80019a8:	4b79      	ldr	r3, [pc, #484]	@ (8001b90 <merge+0x678>)
 80019aa:	785b      	ldrb	r3, [r3, #1]
 80019ac:	10db      	asrs	r3, r3, #3
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	b2d9      	uxtb	r1, r3
 80019b4:	4a77      	ldr	r2, [pc, #476]	@ (8001b94 <merge+0x67c>)
 80019b6:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 80019ba:	f361 03c3 	bfi	r3, r1, #3, #1
 80019be:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell13_Balance_State = (Received_Data[1] & 0x10)>>4;
 80019c2:	4b73      	ldr	r3, [pc, #460]	@ (8001b90 <merge+0x678>)
 80019c4:	785b      	ldrb	r3, [r3, #1]
 80019c6:	111b      	asrs	r3, r3, #4
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	b2d9      	uxtb	r1, r3
 80019ce:	4a71      	ldr	r2, [pc, #452]	@ (8001b94 <merge+0x67c>)
 80019d0:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 80019d4:	f361 1304 	bfi	r3, r1, #4, #1
 80019d8:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell14_Balance_State = (Received_Data[1] & 0x20)>>5;
 80019dc:	4b6c      	ldr	r3, [pc, #432]	@ (8001b90 <merge+0x678>)
 80019de:	785b      	ldrb	r3, [r3, #1]
 80019e0:	115b      	asrs	r3, r3, #5
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	b2d9      	uxtb	r1, r3
 80019e8:	4a6a      	ldr	r2, [pc, #424]	@ (8001b94 <merge+0x67c>)
 80019ea:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 80019ee:	f361 1345 	bfi	r3, r1, #5, #1
 80019f2:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell15_Balance_State = (Received_Data[1] & 0x40)>>6;
 80019f6:	4b66      	ldr	r3, [pc, #408]	@ (8001b90 <merge+0x678>)
 80019f8:	785b      	ldrb	r3, [r3, #1]
 80019fa:	119b      	asrs	r3, r3, #6
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	b2d9      	uxtb	r1, r3
 8001a02:	4a64      	ldr	r2, [pc, #400]	@ (8001b94 <merge+0x67c>)
 8001a04:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 8001a08:	f361 1386 	bfi	r3, r1, #6, #1
 8001a0c:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell16_Balance_State = (Received_Data[1] & 0x80)>>7;
 8001a10:	4b5f      	ldr	r3, [pc, #380]	@ (8001b90 <merge+0x678>)
 8001a12:	785b      	ldrb	r3, [r3, #1]
 8001a14:	09db      	lsrs	r3, r3, #7
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	f003 0301 	and.w	r3, r3, #1
 8001a1c:	b2d9      	uxtb	r1, r3
 8001a1e:	4a5d      	ldr	r2, [pc, #372]	@ (8001b94 <merge+0x67c>)
 8001a20:	f892 3033 	ldrb.w	r3, [r2, #51]	@ 0x33
 8001a24:	f361 13c7 	bfi	r3, r1, #7, #1
 8001a28:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
	 			 BMS.Cell17_Balance_State = (Received_Data[2] & 0x01)>>0;
 8001a2c:	4b58      	ldr	r3, [pc, #352]	@ (8001b90 <merge+0x678>)
 8001a2e:	789b      	ldrb	r3, [r3, #2]
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	b2d9      	uxtb	r1, r3
 8001a36:	4a57      	ldr	r2, [pc, #348]	@ (8001b94 <merge+0x67c>)
 8001a38:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001a3c:	f361 0300 	bfi	r3, r1, #0, #1
 8001a40:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell18_Balance_State = (Received_Data[2] & 0x02)>>1;
 8001a44:	4b52      	ldr	r3, [pc, #328]	@ (8001b90 <merge+0x678>)
 8001a46:	789b      	ldrb	r3, [r3, #2]
 8001a48:	105b      	asrs	r3, r3, #1
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	b2d9      	uxtb	r1, r3
 8001a50:	4a50      	ldr	r2, [pc, #320]	@ (8001b94 <merge+0x67c>)
 8001a52:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001a56:	f361 0341 	bfi	r3, r1, #1, #1
 8001a5a:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell19_Balance_State = (Received_Data[2] & 0x04)>>2;
 8001a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8001b90 <merge+0x678>)
 8001a60:	789b      	ldrb	r3, [r3, #2]
 8001a62:	109b      	asrs	r3, r3, #2
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	b2d9      	uxtb	r1, r3
 8001a6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b94 <merge+0x67c>)
 8001a6c:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001a70:	f361 0382 	bfi	r3, r1, #2, #1
 8001a74:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell20_Balance_State = (Received_Data[2] & 0x08)>>3;
 8001a78:	4b45      	ldr	r3, [pc, #276]	@ (8001b90 <merge+0x678>)
 8001a7a:	789b      	ldrb	r3, [r3, #2]
 8001a7c:	10db      	asrs	r3, r3, #3
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	b2d9      	uxtb	r1, r3
 8001a84:	4a43      	ldr	r2, [pc, #268]	@ (8001b94 <merge+0x67c>)
 8001a86:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001a8a:	f361 03c3 	bfi	r3, r1, #3, #1
 8001a8e:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell21_Balance_State = (Received_Data[2] & 0x10)>>4;
 8001a92:	4b3f      	ldr	r3, [pc, #252]	@ (8001b90 <merge+0x678>)
 8001a94:	789b      	ldrb	r3, [r3, #2]
 8001a96:	111b      	asrs	r3, r3, #4
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	b2d9      	uxtb	r1, r3
 8001a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8001b94 <merge+0x67c>)
 8001aa0:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001aa4:	f361 1304 	bfi	r3, r1, #4, #1
 8001aa8:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell22_Balance_State = (Received_Data[2] & 0x20)>>5;
 8001aac:	4b38      	ldr	r3, [pc, #224]	@ (8001b90 <merge+0x678>)
 8001aae:	789b      	ldrb	r3, [r3, #2]
 8001ab0:	115b      	asrs	r3, r3, #5
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	b2d9      	uxtb	r1, r3
 8001ab8:	4a36      	ldr	r2, [pc, #216]	@ (8001b94 <merge+0x67c>)
 8001aba:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001abe:	f361 1345 	bfi	r3, r1, #5, #1
 8001ac2:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell23_Balance_State = (Received_Data[2] & 0x40)>>6;
 8001ac6:	4b32      	ldr	r3, [pc, #200]	@ (8001b90 <merge+0x678>)
 8001ac8:	789b      	ldrb	r3, [r3, #2]
 8001aca:	119b      	asrs	r3, r3, #6
 8001acc:	f003 0301 	and.w	r3, r3, #1
 8001ad0:	b2d9      	uxtb	r1, r3
 8001ad2:	4a30      	ldr	r2, [pc, #192]	@ (8001b94 <merge+0x67c>)
 8001ad4:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001ad8:	f361 1386 	bfi	r3, r1, #6, #1
 8001adc:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell24_Balance_State = (Received_Data[2] & 0x80)>>7;
 8001ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8001b90 <merge+0x678>)
 8001ae2:	789b      	ldrb	r3, [r3, #2]
 8001ae4:	09db      	lsrs	r3, r3, #7
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	b2d9      	uxtb	r1, r3
 8001aee:	4a29      	ldr	r2, [pc, #164]	@ (8001b94 <merge+0x67c>)
 8001af0:	f892 3034 	ldrb.w	r3, [r2, #52]	@ 0x34
 8001af4:	f361 13c7 	bfi	r3, r1, #7, #1
 8001af8:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
	 			 BMS.Cell25_Balance_State = (Received_Data[3] & 0x01)>>0;
 8001afc:	4b24      	ldr	r3, [pc, #144]	@ (8001b90 <merge+0x678>)
 8001afe:	78db      	ldrb	r3, [r3, #3]
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	b2d9      	uxtb	r1, r3
 8001b06:	4a23      	ldr	r2, [pc, #140]	@ (8001b94 <merge+0x67c>)
 8001b08:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001b0c:	f361 0300 	bfi	r3, r1, #0, #1
 8001b10:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell26_Balance_State = (Received_Data[3] & 0x02)>>1;
 8001b14:	4b1e      	ldr	r3, [pc, #120]	@ (8001b90 <merge+0x678>)
 8001b16:	78db      	ldrb	r3, [r3, #3]
 8001b18:	105b      	asrs	r3, r3, #1
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	b2d9      	uxtb	r1, r3
 8001b20:	4a1c      	ldr	r2, [pc, #112]	@ (8001b94 <merge+0x67c>)
 8001b22:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001b26:	f361 0341 	bfi	r3, r1, #1, #1
 8001b2a:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell27_Balance_State = (Received_Data[3] & 0x04)>>2;
 8001b2e:	4b18      	ldr	r3, [pc, #96]	@ (8001b90 <merge+0x678>)
 8001b30:	78db      	ldrb	r3, [r3, #3]
 8001b32:	109b      	asrs	r3, r3, #2
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	b2d9      	uxtb	r1, r3
 8001b3a:	4a16      	ldr	r2, [pc, #88]	@ (8001b94 <merge+0x67c>)
 8001b3c:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001b40:	f361 0382 	bfi	r3, r1, #2, #1
 8001b44:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell28_Balance_State = (Received_Data[3] & 0x08)>>3;
 8001b48:	4b11      	ldr	r3, [pc, #68]	@ (8001b90 <merge+0x678>)
 8001b4a:	78db      	ldrb	r3, [r3, #3]
 8001b4c:	10db      	asrs	r3, r3, #3
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	b2d9      	uxtb	r1, r3
 8001b54:	4a0f      	ldr	r2, [pc, #60]	@ (8001b94 <merge+0x67c>)
 8001b56:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001b5a:	f361 03c3 	bfi	r3, r1, #3, #1
 8001b5e:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell29_Balance_State = (Received_Data[3] & 0x10)>>4;
 8001b62:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <merge+0x678>)
 8001b64:	78db      	ldrb	r3, [r3, #3]
 8001b66:	111b      	asrs	r3, r3, #4
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	b2d9      	uxtb	r1, r3
 8001b6e:	4a09      	ldr	r2, [pc, #36]	@ (8001b94 <merge+0x67c>)
 8001b70:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001b74:	f361 1304 	bfi	r3, r1, #4, #1
 8001b78:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell30_Balance_State = (Received_Data[3] & 0x20)>>5;
 8001b7c:	4b04      	ldr	r3, [pc, #16]	@ (8001b90 <merge+0x678>)
 8001b7e:	78db      	ldrb	r3, [r3, #3]
 8001b80:	115b      	asrs	r3, r3, #5
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	b2d9      	uxtb	r1, r3
 8001b88:	4a02      	ldr	r2, [pc, #8]	@ (8001b94 <merge+0x67c>)
 8001b8a:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001b8e:	e003      	b.n	8001b98 <merge+0x680>
 8001b90:	20001414 	.word	0x20001414
 8001b94:	2000141c 	.word	0x2000141c
 8001b98:	f361 1345 	bfi	r3, r1, #5, #1
 8001b9c:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell31_Balance_State = (Received_Data[3] & 0x40)>>6;
 8001ba0:	4b75      	ldr	r3, [pc, #468]	@ (8001d78 <merge+0x860>)
 8001ba2:	78db      	ldrb	r3, [r3, #3]
 8001ba4:	119b      	asrs	r3, r3, #6
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	b2d9      	uxtb	r1, r3
 8001bac:	4a73      	ldr	r2, [pc, #460]	@ (8001d7c <merge+0x864>)
 8001bae:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001bb2:	f361 1386 	bfi	r3, r1, #6, #1
 8001bb6:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell32_Balance_State = (Received_Data[3] & 0x80)>>7;
 8001bba:	4b6f      	ldr	r3, [pc, #444]	@ (8001d78 <merge+0x860>)
 8001bbc:	78db      	ldrb	r3, [r3, #3]
 8001bbe:	09db      	lsrs	r3, r3, #7
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	f003 0301 	and.w	r3, r3, #1
 8001bc6:	b2d9      	uxtb	r1, r3
 8001bc8:	4a6c      	ldr	r2, [pc, #432]	@ (8001d7c <merge+0x864>)
 8001bca:	f892 3035 	ldrb.w	r3, [r2, #53]	@ 0x35
 8001bce:	f361 13c7 	bfi	r3, r1, #7, #1
 8001bd2:	f882 3035 	strb.w	r3, [r2, #53]	@ 0x35
	 			 BMS.Cell33_Balance_State = (Received_Data[4] & 0x01)>>0;
 8001bd6:	4b68      	ldr	r3, [pc, #416]	@ (8001d78 <merge+0x860>)
 8001bd8:	791b      	ldrb	r3, [r3, #4]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	b2d9      	uxtb	r1, r3
 8001be0:	4a66      	ldr	r2, [pc, #408]	@ (8001d7c <merge+0x864>)
 8001be2:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001be6:	f361 0300 	bfi	r3, r1, #0, #1
 8001bea:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell34_Balance_State = (Received_Data[4] & 0x02)>>1;
 8001bee:	4b62      	ldr	r3, [pc, #392]	@ (8001d78 <merge+0x860>)
 8001bf0:	791b      	ldrb	r3, [r3, #4]
 8001bf2:	105b      	asrs	r3, r3, #1
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	b2d9      	uxtb	r1, r3
 8001bfa:	4a60      	ldr	r2, [pc, #384]	@ (8001d7c <merge+0x864>)
 8001bfc:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c00:	f361 0341 	bfi	r3, r1, #1, #1
 8001c04:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell35_Balance_State = (Received_Data[4] & 0x04)>>2;
 8001c08:	4b5b      	ldr	r3, [pc, #364]	@ (8001d78 <merge+0x860>)
 8001c0a:	791b      	ldrb	r3, [r3, #4]
 8001c0c:	109b      	asrs	r3, r3, #2
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	b2d9      	uxtb	r1, r3
 8001c14:	4a59      	ldr	r2, [pc, #356]	@ (8001d7c <merge+0x864>)
 8001c16:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c1a:	f361 0382 	bfi	r3, r1, #2, #1
 8001c1e:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell36_Balance_State = (Received_Data[4] & 0x08)>>3;
 8001c22:	4b55      	ldr	r3, [pc, #340]	@ (8001d78 <merge+0x860>)
 8001c24:	791b      	ldrb	r3, [r3, #4]
 8001c26:	10db      	asrs	r3, r3, #3
 8001c28:	f003 0301 	and.w	r3, r3, #1
 8001c2c:	b2d9      	uxtb	r1, r3
 8001c2e:	4a53      	ldr	r2, [pc, #332]	@ (8001d7c <merge+0x864>)
 8001c30:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c34:	f361 03c3 	bfi	r3, r1, #3, #1
 8001c38:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell37_Balance_State = (Received_Data[4] & 0x10)>>4;
 8001c3c:	4b4e      	ldr	r3, [pc, #312]	@ (8001d78 <merge+0x860>)
 8001c3e:	791b      	ldrb	r3, [r3, #4]
 8001c40:	111b      	asrs	r3, r3, #4
 8001c42:	f003 0301 	and.w	r3, r3, #1
 8001c46:	b2d9      	uxtb	r1, r3
 8001c48:	4a4c      	ldr	r2, [pc, #304]	@ (8001d7c <merge+0x864>)
 8001c4a:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c4e:	f361 1304 	bfi	r3, r1, #4, #1
 8001c52:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell38_Balance_State = (Received_Data[4] & 0x20)>>5;
 8001c56:	4b48      	ldr	r3, [pc, #288]	@ (8001d78 <merge+0x860>)
 8001c58:	791b      	ldrb	r3, [r3, #4]
 8001c5a:	115b      	asrs	r3, r3, #5
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	b2d9      	uxtb	r1, r3
 8001c62:	4a46      	ldr	r2, [pc, #280]	@ (8001d7c <merge+0x864>)
 8001c64:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c68:	f361 1345 	bfi	r3, r1, #5, #1
 8001c6c:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell39_Balance_State = (Received_Data[4] & 0x40)>>6;
 8001c70:	4b41      	ldr	r3, [pc, #260]	@ (8001d78 <merge+0x860>)
 8001c72:	791b      	ldrb	r3, [r3, #4]
 8001c74:	119b      	asrs	r3, r3, #6
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	b2d9      	uxtb	r1, r3
 8001c7c:	4a3f      	ldr	r2, [pc, #252]	@ (8001d7c <merge+0x864>)
 8001c7e:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c82:	f361 1386 	bfi	r3, r1, #6, #1
 8001c86:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell40_Balance_State = (Received_Data[4] & 0x80)>>7;
 8001c8a:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <merge+0x860>)
 8001c8c:	791b      	ldrb	r3, [r3, #4]
 8001c8e:	09db      	lsrs	r3, r3, #7
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	b2d9      	uxtb	r1, r3
 8001c98:	4a38      	ldr	r2, [pc, #224]	@ (8001d7c <merge+0x864>)
 8001c9a:	f892 3036 	ldrb.w	r3, [r2, #54]	@ 0x36
 8001c9e:	f361 13c7 	bfi	r3, r1, #7, #1
 8001ca2:	f882 3036 	strb.w	r3, [r2, #54]	@ 0x36
	 			 BMS.Cell41_Balance_State = (Received_Data[5] & 0x01)>>0;
 8001ca6:	4b34      	ldr	r3, [pc, #208]	@ (8001d78 <merge+0x860>)
 8001ca8:	795b      	ldrb	r3, [r3, #5]
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	b2d9      	uxtb	r1, r3
 8001cb0:	4a32      	ldr	r2, [pc, #200]	@ (8001d7c <merge+0x864>)
 8001cb2:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001cb6:	f361 0300 	bfi	r3, r1, #0, #1
 8001cba:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell42_Balance_State = (Received_Data[5] & 0x02)>>1;
 8001cbe:	4b2e      	ldr	r3, [pc, #184]	@ (8001d78 <merge+0x860>)
 8001cc0:	795b      	ldrb	r3, [r3, #5]
 8001cc2:	105b      	asrs	r3, r3, #1
 8001cc4:	f003 0301 	and.w	r3, r3, #1
 8001cc8:	b2d9      	uxtb	r1, r3
 8001cca:	4a2c      	ldr	r2, [pc, #176]	@ (8001d7c <merge+0x864>)
 8001ccc:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001cd0:	f361 0341 	bfi	r3, r1, #1, #1
 8001cd4:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell43_Balance_State = (Received_Data[5] & 0x04)>>2;
 8001cd8:	4b27      	ldr	r3, [pc, #156]	@ (8001d78 <merge+0x860>)
 8001cda:	795b      	ldrb	r3, [r3, #5]
 8001cdc:	109b      	asrs	r3, r3, #2
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	b2d9      	uxtb	r1, r3
 8001ce4:	4a25      	ldr	r2, [pc, #148]	@ (8001d7c <merge+0x864>)
 8001ce6:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001cea:	f361 0382 	bfi	r3, r1, #2, #1
 8001cee:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell44_Balance_State = (Received_Data[5] & 0x08)>>3;
 8001cf2:	4b21      	ldr	r3, [pc, #132]	@ (8001d78 <merge+0x860>)
 8001cf4:	795b      	ldrb	r3, [r3, #5]
 8001cf6:	10db      	asrs	r3, r3, #3
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	b2d9      	uxtb	r1, r3
 8001cfe:	4a1f      	ldr	r2, [pc, #124]	@ (8001d7c <merge+0x864>)
 8001d00:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001d04:	f361 03c3 	bfi	r3, r1, #3, #1
 8001d08:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell45_Balance_State = (Received_Data[5] & 0x10)>>4;
 8001d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d78 <merge+0x860>)
 8001d0e:	795b      	ldrb	r3, [r3, #5]
 8001d10:	111b      	asrs	r3, r3, #4
 8001d12:	f003 0301 	and.w	r3, r3, #1
 8001d16:	b2d9      	uxtb	r1, r3
 8001d18:	4a18      	ldr	r2, [pc, #96]	@ (8001d7c <merge+0x864>)
 8001d1a:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001d1e:	f361 1304 	bfi	r3, r1, #4, #1
 8001d22:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell46_Balance_State = (Received_Data[5] & 0x20)>>5;
 8001d26:	4b14      	ldr	r3, [pc, #80]	@ (8001d78 <merge+0x860>)
 8001d28:	795b      	ldrb	r3, [r3, #5]
 8001d2a:	115b      	asrs	r3, r3, #5
 8001d2c:	f003 0301 	and.w	r3, r3, #1
 8001d30:	b2d9      	uxtb	r1, r3
 8001d32:	4a12      	ldr	r2, [pc, #72]	@ (8001d7c <merge+0x864>)
 8001d34:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001d38:	f361 1345 	bfi	r3, r1, #5, #1
 8001d3c:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell47_Balance_State = (Received_Data[5] & 0x40)>>6;
 8001d40:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <merge+0x860>)
 8001d42:	795b      	ldrb	r3, [r3, #5]
 8001d44:	119b      	asrs	r3, r3, #6
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	b2d9      	uxtb	r1, r3
 8001d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d7c <merge+0x864>)
 8001d4e:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001d52:	f361 1386 	bfi	r3, r1, #6, #1
 8001d56:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 BMS.Cell48_Balance_State = (Received_Data[5] & 0x80)>>7;
 8001d5a:	4b07      	ldr	r3, [pc, #28]	@ (8001d78 <merge+0x860>)
 8001d5c:	795b      	ldrb	r3, [r3, #5]
 8001d5e:	09db      	lsrs	r3, r3, #7
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	b2d9      	uxtb	r1, r3
 8001d68:	4a04      	ldr	r2, [pc, #16]	@ (8001d7c <merge+0x864>)
 8001d6a:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
 8001d6e:	f361 13c7 	bfi	r3, r1, #7, #1
 8001d72:	f882 3037 	strb.w	r3, [r2, #55]	@ 0x37
	 			 break;
 8001d76:	e2c3      	b.n	8002300 <merge+0xde8>
 8001d78:	20001414 	.word	0x20001414
 8001d7c:	2000141c 	.word	0x2000141c
	             BMS.Cell_Volt_High_Level_1 = (Received_Data[0] & 0x01)>>0;//0:No error,1:Error
 8001d80:	4bc0      	ldr	r3, [pc, #768]	@ (8002084 <merge+0xb6c>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	b2d9      	uxtb	r1, r3
 8001d8a:	4abf      	ldr	r2, [pc, #764]	@ (8002088 <merge+0xb70>)
 8001d8c:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001d90:	f361 0300 	bfi	r3, r1, #0, #1
 8001d94:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 		     BMS.Cell_Volt_High_Level_2 = (Received_Data[0] & 0x02)>>1;
 8001d98:	4bba      	ldr	r3, [pc, #744]	@ (8002084 <merge+0xb6c>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	105b      	asrs	r3, r3, #1
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	b2d9      	uxtb	r1, r3
 8001da4:	4ab8      	ldr	r2, [pc, #736]	@ (8002088 <merge+0xb70>)
 8001da6:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001daa:	f361 0341 	bfi	r3, r1, #1, #1
 8001dae:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 	         BMS.Cell_Volt_Low_Level_1 = (Received_Data[0] & 0x04)>>2;
 8001db2:	4bb4      	ldr	r3, [pc, #720]	@ (8002084 <merge+0xb6c>)
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	109b      	asrs	r3, r3, #2
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	b2d9      	uxtb	r1, r3
 8001dbe:	4ab2      	ldr	r2, [pc, #712]	@ (8002088 <merge+0xb70>)
 8001dc0:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001dc4:	f361 0382 	bfi	r3, r1, #2, #1
 8001dc8:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 		     BMS.Cell_Volt_Low_Level_2 = (Received_Data[0] & 0x08)>>3;
 8001dcc:	4bad      	ldr	r3, [pc, #692]	@ (8002084 <merge+0xb6c>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	10db      	asrs	r3, r3, #3
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	b2d9      	uxtb	r1, r3
 8001dd8:	4aab      	ldr	r2, [pc, #684]	@ (8002088 <merge+0xb70>)
 8001dda:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001dde:	f361 03c3 	bfi	r3, r1, #3, #1
 8001de2:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 		     BMS.Sum_Volt_High_Level_1 = (Received_Data[0] & 0x10)>>4;
 8001de6:	4ba7      	ldr	r3, [pc, #668]	@ (8002084 <merge+0xb6c>)
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	111b      	asrs	r3, r3, #4
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	b2d9      	uxtb	r1, r3
 8001df2:	4aa5      	ldr	r2, [pc, #660]	@ (8002088 <merge+0xb70>)
 8001df4:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001df8:	f361 1304 	bfi	r3, r1, #4, #1
 8001dfc:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 			 BMS.Sum_Volt_High_Level_2 = (Received_Data[0] & 0x20)>>5;
 8001e00:	4ba0      	ldr	r3, [pc, #640]	@ (8002084 <merge+0xb6c>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	115b      	asrs	r3, r3, #5
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	b2d9      	uxtb	r1, r3
 8001e0c:	4a9e      	ldr	r2, [pc, #632]	@ (8002088 <merge+0xb70>)
 8001e0e:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001e12:	f361 1345 	bfi	r3, r1, #5, #1
 8001e16:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 			 BMS.Sum_Volt_Low_Level_1 = (Received_Data[0] & 0x40)>>6;
 8001e1a:	4b9a      	ldr	r3, [pc, #616]	@ (8002084 <merge+0xb6c>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	119b      	asrs	r3, r3, #6
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	b2d9      	uxtb	r1, r3
 8001e26:	4a98      	ldr	r2, [pc, #608]	@ (8002088 <merge+0xb70>)
 8001e28:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001e2c:	f361 1386 	bfi	r3, r1, #6, #1
 8001e30:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 			 BMS.Sum_Volt_Low_Level_2 = (Received_Data[0] & 0x80)>>7;
 8001e34:	4b93      	ldr	r3, [pc, #588]	@ (8002084 <merge+0xb6c>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	09db      	lsrs	r3, r3, #7
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	f003 0301 	and.w	r3, r3, #1
 8001e40:	b2d9      	uxtb	r1, r3
 8001e42:	4a91      	ldr	r2, [pc, #580]	@ (8002088 <merge+0xb70>)
 8001e44:	f892 3038 	ldrb.w	r3, [r2, #56]	@ 0x38
 8001e48:	f361 13c7 	bfi	r3, r1, #7, #1
 8001e4c:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
	 			 BMS.Chg_Temp_High_Level_1 = (Received_Data[1] & 0x01)>>0;
 8001e50:	4b8c      	ldr	r3, [pc, #560]	@ (8002084 <merge+0xb6c>)
 8001e52:	785b      	ldrb	r3, [r3, #1]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	b2d9      	uxtb	r1, r3
 8001e5a:	4a8b      	ldr	r2, [pc, #556]	@ (8002088 <merge+0xb70>)
 8001e5c:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001e60:	f361 0300 	bfi	r3, r1, #0, #1
 8001e64:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 			 BMS.Chg_Temp_High_Level_2 = (Received_Data[1] & 0x02)>>1;
 8001e68:	4b86      	ldr	r3, [pc, #536]	@ (8002084 <merge+0xb6c>)
 8001e6a:	785b      	ldrb	r3, [r3, #1]
 8001e6c:	105b      	asrs	r3, r3, #1
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	b2d9      	uxtb	r1, r3
 8001e74:	4a84      	ldr	r2, [pc, #528]	@ (8002088 <merge+0xb70>)
 8001e76:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001e7a:	f361 0341 	bfi	r3, r1, #1, #1
 8001e7e:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 		     BMS.Chg_Temp_Low_Level_1 = (Received_Data[1] & 0x04)>>2;
 8001e82:	4b80      	ldr	r3, [pc, #512]	@ (8002084 <merge+0xb6c>)
 8001e84:	785b      	ldrb	r3, [r3, #1]
 8001e86:	109b      	asrs	r3, r3, #2
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	b2d9      	uxtb	r1, r3
 8001e8e:	4a7e      	ldr	r2, [pc, #504]	@ (8002088 <merge+0xb70>)
 8001e90:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001e94:	f361 0382 	bfi	r3, r1, #2, #1
 8001e98:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 		     BMS.Chg_Temp_Low_Level_2 = (Received_Data[1] & 0x08)>>3;
 8001e9c:	4b79      	ldr	r3, [pc, #484]	@ (8002084 <merge+0xb6c>)
 8001e9e:	785b      	ldrb	r3, [r3, #1]
 8001ea0:	10db      	asrs	r3, r3, #3
 8001ea2:	f003 0301 	and.w	r3, r3, #1
 8001ea6:	b2d9      	uxtb	r1, r3
 8001ea8:	4a77      	ldr	r2, [pc, #476]	@ (8002088 <merge+0xb70>)
 8001eaa:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001eae:	f361 03c3 	bfi	r3, r1, #3, #1
 8001eb2:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 		     BMS.Dischg_Temp_High_Level_1 = (Received_Data[1] & 0x10)>>4;
 8001eb6:	4b73      	ldr	r3, [pc, #460]	@ (8002084 <merge+0xb6c>)
 8001eb8:	785b      	ldrb	r3, [r3, #1]
 8001eba:	111b      	asrs	r3, r3, #4
 8001ebc:	f003 0301 	and.w	r3, r3, #1
 8001ec0:	b2d9      	uxtb	r1, r3
 8001ec2:	4a71      	ldr	r2, [pc, #452]	@ (8002088 <merge+0xb70>)
 8001ec4:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001ec8:	f361 1304 	bfi	r3, r1, #4, #1
 8001ecc:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 			 BMS.Dischg_Temp_High_Level_2 = (Received_Data[1] & 0x20)>>5;
 8001ed0:	4b6c      	ldr	r3, [pc, #432]	@ (8002084 <merge+0xb6c>)
 8001ed2:	785b      	ldrb	r3, [r3, #1]
 8001ed4:	115b      	asrs	r3, r3, #5
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	b2d9      	uxtb	r1, r3
 8001edc:	4a6a      	ldr	r2, [pc, #424]	@ (8002088 <merge+0xb70>)
 8001ede:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001ee2:	f361 1345 	bfi	r3, r1, #5, #1
 8001ee6:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 			 BMS.Dischg_Temp_Low_Level_1 = (Received_Data[1] & 0x40)>>6;
 8001eea:	4b66      	ldr	r3, [pc, #408]	@ (8002084 <merge+0xb6c>)
 8001eec:	785b      	ldrb	r3, [r3, #1]
 8001eee:	119b      	asrs	r3, r3, #6
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	b2d9      	uxtb	r1, r3
 8001ef6:	4a64      	ldr	r2, [pc, #400]	@ (8002088 <merge+0xb70>)
 8001ef8:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001efc:	f361 1386 	bfi	r3, r1, #6, #1
 8001f00:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 			 BMS.Dischg_Temp_Low_Level_2 = (Received_Data[1] & 0x80)>>7;
 8001f04:	4b5f      	ldr	r3, [pc, #380]	@ (8002084 <merge+0xb6c>)
 8001f06:	785b      	ldrb	r3, [r3, #1]
 8001f08:	09db      	lsrs	r3, r3, #7
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	b2d9      	uxtb	r1, r3
 8001f12:	4a5d      	ldr	r2, [pc, #372]	@ (8002088 <merge+0xb70>)
 8001f14:	f892 3039 	ldrb.w	r3, [r2, #57]	@ 0x39
 8001f18:	f361 13c7 	bfi	r3, r1, #7, #1
 8001f1c:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
	 			 BMS.Chg_Overcurrent_Level_1 = (Received_Data[2] & 0x01)>>0;
 8001f20:	4b58      	ldr	r3, [pc, #352]	@ (8002084 <merge+0xb6c>)
 8001f22:	789b      	ldrb	r3, [r3, #2]
 8001f24:	f003 0301 	and.w	r3, r3, #1
 8001f28:	b2d9      	uxtb	r1, r3
 8001f2a:	4a57      	ldr	r2, [pc, #348]	@ (8002088 <merge+0xb70>)
 8001f2c:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001f30:	f361 0300 	bfi	r3, r1, #0, #1
 8001f34:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 		     BMS.Chg_Overcurrent_Level_2 = (Received_Data[2] & 0x02)>>1;
 8001f38:	4b52      	ldr	r3, [pc, #328]	@ (8002084 <merge+0xb6c>)
 8001f3a:	789b      	ldrb	r3, [r3, #2]
 8001f3c:	105b      	asrs	r3, r3, #1
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	b2d9      	uxtb	r1, r3
 8001f44:	4a50      	ldr	r2, [pc, #320]	@ (8002088 <merge+0xb70>)
 8001f46:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001f4a:	f361 0341 	bfi	r3, r1, #1, #1
 8001f4e:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 			 BMS.Dischg_Overcurrent_Level_1 = (Received_Data[2] & 0x04)>>2;
 8001f52:	4b4c      	ldr	r3, [pc, #304]	@ (8002084 <merge+0xb6c>)
 8001f54:	789b      	ldrb	r3, [r3, #2]
 8001f56:	109b      	asrs	r3, r3, #2
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	b2d9      	uxtb	r1, r3
 8001f5e:	4a4a      	ldr	r2, [pc, #296]	@ (8002088 <merge+0xb70>)
 8001f60:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001f64:	f361 0382 	bfi	r3, r1, #2, #1
 8001f68:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 			 BMS.Dischg_Overcurrent_Level_2 = (Received_Data[2] & 0x08)>>3;
 8001f6c:	4b45      	ldr	r3, [pc, #276]	@ (8002084 <merge+0xb6c>)
 8001f6e:	789b      	ldrb	r3, [r3, #2]
 8001f70:	10db      	asrs	r3, r3, #3
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	b2d9      	uxtb	r1, r3
 8001f78:	4a43      	ldr	r2, [pc, #268]	@ (8002088 <merge+0xb70>)
 8001f7a:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001f7e:	f361 03c3 	bfi	r3, r1, #3, #1
 8001f82:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 		     BMS.SOC_High_Level_1 = (Received_Data[2] & 0x10)>>4;
 8001f86:	4b3f      	ldr	r3, [pc, #252]	@ (8002084 <merge+0xb6c>)
 8001f88:	789b      	ldrb	r3, [r3, #2]
 8001f8a:	111b      	asrs	r3, r3, #4
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	b2d9      	uxtb	r1, r3
 8001f92:	4a3d      	ldr	r2, [pc, #244]	@ (8002088 <merge+0xb70>)
 8001f94:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001f98:	f361 1304 	bfi	r3, r1, #4, #1
 8001f9c:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 		     BMS.SOC_High_Level_2 = (Received_Data[2] & 0x20)>>5;
 8001fa0:	4b38      	ldr	r3, [pc, #224]	@ (8002084 <merge+0xb6c>)
 8001fa2:	789b      	ldrb	r3, [r3, #2]
 8001fa4:	115b      	asrs	r3, r3, #5
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	b2d9      	uxtb	r1, r3
 8001fac:	4a36      	ldr	r2, [pc, #216]	@ (8002088 <merge+0xb70>)
 8001fae:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001fb2:	f361 1345 	bfi	r3, r1, #5, #1
 8001fb6:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 		     BMS.SOC_Low_Level_1 = (Received_Data[2] & 0x40)>>6;
 8001fba:	4b32      	ldr	r3, [pc, #200]	@ (8002084 <merge+0xb6c>)
 8001fbc:	789b      	ldrb	r3, [r3, #2]
 8001fbe:	119b      	asrs	r3, r3, #6
 8001fc0:	f003 0301 	and.w	r3, r3, #1
 8001fc4:	b2d9      	uxtb	r1, r3
 8001fc6:	4a30      	ldr	r2, [pc, #192]	@ (8002088 <merge+0xb70>)
 8001fc8:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001fcc:	f361 1386 	bfi	r3, r1, #6, #1
 8001fd0:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 			 BMS.SOC_Low_Level_2 = (Received_Data[2] & 0x80)>>7;
 8001fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8002084 <merge+0xb6c>)
 8001fd6:	789b      	ldrb	r3, [r3, #2]
 8001fd8:	09db      	lsrs	r3, r3, #7
 8001fda:	b2db      	uxtb	r3, r3
 8001fdc:	f003 0301 	and.w	r3, r3, #1
 8001fe0:	b2d9      	uxtb	r1, r3
 8001fe2:	4a29      	ldr	r2, [pc, #164]	@ (8002088 <merge+0xb70>)
 8001fe4:	f892 303a 	ldrb.w	r3, [r2, #58]	@ 0x3a
 8001fe8:	f361 13c7 	bfi	r3, r1, #7, #1
 8001fec:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
	 			 BMS.Diff_Volt_Level_1 = (Received_Data[3] & 0x01)>>0;
 8001ff0:	4b24      	ldr	r3, [pc, #144]	@ (8002084 <merge+0xb6c>)
 8001ff2:	78db      	ldrb	r3, [r3, #3]
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	b2d9      	uxtb	r1, r3
 8001ffa:	4a23      	ldr	r2, [pc, #140]	@ (8002088 <merge+0xb70>)
 8001ffc:	f892 303b 	ldrb.w	r3, [r2, #59]	@ 0x3b
 8002000:	f361 0300 	bfi	r3, r1, #0, #1
 8002004:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
	 			 BMS.Diff_Volt_Level_2 = (Received_Data[3] & 0x02)>>1;
 8002008:	4b1e      	ldr	r3, [pc, #120]	@ (8002084 <merge+0xb6c>)
 800200a:	78db      	ldrb	r3, [r3, #3]
 800200c:	105b      	asrs	r3, r3, #1
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	b2d9      	uxtb	r1, r3
 8002014:	4a1c      	ldr	r2, [pc, #112]	@ (8002088 <merge+0xb70>)
 8002016:	f892 303b 	ldrb.w	r3, [r2, #59]	@ 0x3b
 800201a:	f361 0341 	bfi	r3, r1, #1, #1
 800201e:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
	 			 BMS.Diff_Temp_Level_1 = (Received_Data[3] & 0x04)>>2;
 8002022:	4b18      	ldr	r3, [pc, #96]	@ (8002084 <merge+0xb6c>)
 8002024:	78db      	ldrb	r3, [r3, #3]
 8002026:	109b      	asrs	r3, r3, #2
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	b2d9      	uxtb	r1, r3
 800202e:	4a16      	ldr	r2, [pc, #88]	@ (8002088 <merge+0xb70>)
 8002030:	f892 303b 	ldrb.w	r3, [r2, #59]	@ 0x3b
 8002034:	f361 0382 	bfi	r3, r1, #2, #1
 8002038:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
	 			 BMS.Diff_Temp_Level_2 = (Received_Data[3] & 0x08)>>3;
 800203c:	4b11      	ldr	r3, [pc, #68]	@ (8002084 <merge+0xb6c>)
 800203e:	78db      	ldrb	r3, [r3, #3]
 8002040:	10db      	asrs	r3, r3, #3
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	b2d9      	uxtb	r1, r3
 8002048:	4a0f      	ldr	r2, [pc, #60]	@ (8002088 <merge+0xb70>)
 800204a:	f892 303b 	ldrb.w	r3, [r2, #59]	@ 0x3b
 800204e:	f361 03c3 	bfi	r3, r1, #3, #1
 8002052:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
	 			 BMS.Chg_MOS_Temp_High_Alarm = (Received_Data[4] & 0x01)>>0;//Alarm condition related to a high temperature in the charging MOSFET
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <merge+0xb6c>)
 8002058:	791b      	ldrb	r3, [r3, #4]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	b2d9      	uxtb	r1, r3
 8002060:	4a09      	ldr	r2, [pc, #36]	@ (8002088 <merge+0xb70>)
 8002062:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 8002066:	f361 0300 	bfi	r3, r1, #0, #1
 800206a:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 			 BMS.Dischg_MOS_Temp_High_Alarm = (Received_Data[4] & 0x02)>>1;//Alarm condition related to a high temperature in the discharging MOSFET
 800206e:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <merge+0xb6c>)
 8002070:	791b      	ldrb	r3, [r3, #4]
 8002072:	105b      	asrs	r3, r3, #1
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	b2d9      	uxtb	r1, r3
 800207a:	4a03      	ldr	r2, [pc, #12]	@ (8002088 <merge+0xb70>)
 800207c:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 8002080:	e004      	b.n	800208c <merge+0xb74>
 8002082:	bf00      	nop
 8002084:	20001414 	.word	0x20001414
 8002088:	2000141c 	.word	0x2000141c
 800208c:	f361 0341 	bfi	r3, r1, #1, #1
 8002090:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 		     BMS.Chg_MOS_Temp_Sensor_Err = (Received_Data[4] & 0x04)>>2;//Error related to the temperature sensor(s) monitoring the charging MOSFET
 8002094:	4b9d      	ldr	r3, [pc, #628]	@ (800230c <merge+0xdf4>)
 8002096:	791b      	ldrb	r3, [r3, #4]
 8002098:	109b      	asrs	r3, r3, #2
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	b2d9      	uxtb	r1, r3
 80020a0:	4a9b      	ldr	r2, [pc, #620]	@ (8002310 <merge+0xdf8>)
 80020a2:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 80020a6:	f361 0382 	bfi	r3, r1, #2, #1
 80020aa:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 			 BMS.Dischg_MOS_Temp_Sensor_Err = (Received_Data[4] & 0x08)>>3;//Error related to the temperature sensor(s) monitoring the discharging MOSFET
 80020ae:	4b97      	ldr	r3, [pc, #604]	@ (800230c <merge+0xdf4>)
 80020b0:	791b      	ldrb	r3, [r3, #4]
 80020b2:	10db      	asrs	r3, r3, #3
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	b2d9      	uxtb	r1, r3
 80020ba:	4a95      	ldr	r2, [pc, #596]	@ (8002310 <merge+0xdf8>)
 80020bc:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 80020c0:	f361 03c3 	bfi	r3, r1, #3, #1
 80020c4:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 			 BMS.Chg_MOS_Adhesion_Err = (Received_Data[4] & 0x10)>>4;//Fault condition associated with the adhesion or attachment of components related to the Charging MOSFET
 80020c8:	4b90      	ldr	r3, [pc, #576]	@ (800230c <merge+0xdf4>)
 80020ca:	791b      	ldrb	r3, [r3, #4]
 80020cc:	111b      	asrs	r3, r3, #4
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	b2d9      	uxtb	r1, r3
 80020d4:	4a8e      	ldr	r2, [pc, #568]	@ (8002310 <merge+0xdf8>)
 80020d6:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 80020da:	f361 1304 	bfi	r3, r1, #4, #1
 80020de:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 			 BMS.Dischg_MOS_Adhesion_Err = (Received_Data[4] & 0x20)>>5;//Fault condition associated with the adhesion or attachment of components related to the discharging MOSFET
 80020e2:	4b8a      	ldr	r3, [pc, #552]	@ (800230c <merge+0xdf4>)
 80020e4:	791b      	ldrb	r3, [r3, #4]
 80020e6:	115b      	asrs	r3, r3, #5
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	b2d9      	uxtb	r1, r3
 80020ee:	4a88      	ldr	r2, [pc, #544]	@ (8002310 <merge+0xdf8>)
 80020f0:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 80020f4:	f361 1345 	bfi	r3, r1, #5, #1
 80020f8:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 		     BMS.Chg_MOS_Open_Circuit_Err = (Received_Data[4] & 0x40)>>6;//Error condition associated with an open circuit or an open-circuit fault detected in the Charging MOSFET
 80020fc:	4b83      	ldr	r3, [pc, #524]	@ (800230c <merge+0xdf4>)
 80020fe:	791b      	ldrb	r3, [r3, #4]
 8002100:	119b      	asrs	r3, r3, #6
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	b2d9      	uxtb	r1, r3
 8002108:	4a81      	ldr	r2, [pc, #516]	@ (8002310 <merge+0xdf8>)
 800210a:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 800210e:	f361 1386 	bfi	r3, r1, #6, #1
 8002112:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 			 BMS.Discrg_MOS_Open_Circuit_Err = (Received_Data[4] & 0x80)>>7;//Error condition associated with an open circuit or an open-circuit fault detected in the discharging MOSFET
 8002116:	4b7d      	ldr	r3, [pc, #500]	@ (800230c <merge+0xdf4>)
 8002118:	791b      	ldrb	r3, [r3, #4]
 800211a:	09db      	lsrs	r3, r3, #7
 800211c:	b2db      	uxtb	r3, r3
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	b2d9      	uxtb	r1, r3
 8002124:	4a7a      	ldr	r2, [pc, #488]	@ (8002310 <merge+0xdf8>)
 8002126:	f892 303c 	ldrb.w	r3, [r2, #60]	@ 0x3c
 800212a:	f361 13c7 	bfi	r3, r1, #7, #1
 800212e:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
	 			 BMS.AFE_Collect_Chip_Err = (Received_Data[5] & 0x01)>>0;//Error condition associated with the Analog Front-End (AFE) chip or circuitry responsible for collecting and processing analog signals from various sensors or measurement points within the battery system
 8002132:	4b76      	ldr	r3, [pc, #472]	@ (800230c <merge+0xdf4>)
 8002134:	795b      	ldrb	r3, [r3, #5]
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	b2d9      	uxtb	r1, r3
 800213c:	4a74      	ldr	r2, [pc, #464]	@ (8002310 <merge+0xdf8>)
 800213e:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 8002142:	f361 0300 	bfi	r3, r1, #0, #1
 8002146:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.Voltage_Collect_Dropped = (Received_Data[5] & 0x02)>>1;//Alert, condition, or indication within the BMS that detects a significant and sudden drop in the collected voltage readings from sensors
 800214a:	4b70      	ldr	r3, [pc, #448]	@ (800230c <merge+0xdf4>)
 800214c:	795b      	ldrb	r3, [r3, #5]
 800214e:	105b      	asrs	r3, r3, #1
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	b2d9      	uxtb	r1, r3
 8002156:	4a6e      	ldr	r2, [pc, #440]	@ (8002310 <merge+0xdf8>)
 8002158:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 800215c:	f361 0341 	bfi	r3, r1, #1, #1
 8002160:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.Cell_Temp_Sensor_Err = (Received_Data[5] & 0x04)>>2;//Error or fault condition associated with temperature sensors
 8002164:	4b69      	ldr	r3, [pc, #420]	@ (800230c <merge+0xdf4>)
 8002166:	795b      	ldrb	r3, [r3, #5]
 8002168:	109b      	asrs	r3, r3, #2
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	b2d9      	uxtb	r1, r3
 8002170:	4a67      	ldr	r2, [pc, #412]	@ (8002310 <merge+0xdf8>)
 8002172:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 8002176:	f361 0382 	bfi	r3, r1, #2, #1
 800217a:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.EEPROM_Err = (Received_Data[5] & 0x08)>>3;//Error condition or fault related to the Electrically Erasable Programmable Read-Only Memory (EEPROM) used within the BMS circuitry or microcontroller.
 800217e:	4b63      	ldr	r3, [pc, #396]	@ (800230c <merge+0xdf4>)
 8002180:	795b      	ldrb	r3, [r3, #5]
 8002182:	10db      	asrs	r3, r3, #3
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	b2d9      	uxtb	r1, r3
 800218a:	4a61      	ldr	r2, [pc, #388]	@ (8002310 <merge+0xdf8>)
 800218c:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 8002190:	f361 03c3 	bfi	r3, r1, #3, #1
 8002194:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.RTC_Err = (Received_Data[5] & 0x10)>>4;//Error condition related to the Real-Time Clock (RTC) component or module within the BMS.
 8002198:	4b5c      	ldr	r3, [pc, #368]	@ (800230c <merge+0xdf4>)
 800219a:	795b      	ldrb	r3, [r3, #5]
 800219c:	111b      	asrs	r3, r3, #4
 800219e:	f003 0301 	and.w	r3, r3, #1
 80021a2:	b2d9      	uxtb	r1, r3
 80021a4:	4a5a      	ldr	r2, [pc, #360]	@ (8002310 <merge+0xdf8>)
 80021a6:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 80021aa:	f361 1304 	bfi	r3, r1, #4, #1
 80021ae:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.Precharge_Failure = (Received_Data[5] & 0x20)>>5;//fault where the precharging process within the battery system has encountered
 80021b2:	4b56      	ldr	r3, [pc, #344]	@ (800230c <merge+0xdf4>)
 80021b4:	795b      	ldrb	r3, [r3, #5]
 80021b6:	115b      	asrs	r3, r3, #5
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	b2d9      	uxtb	r1, r3
 80021be:	4a54      	ldr	r2, [pc, #336]	@ (8002310 <merge+0xdf8>)
 80021c0:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 80021c4:	f361 1345 	bfi	r3, r1, #5, #1
 80021c8:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.Communication_Failure = (Received_Data[5] & 0x40)>>6;//disruptions in communication between various components, modules, or external devices within the battery system.
 80021cc:	4b4f      	ldr	r3, [pc, #316]	@ (800230c <merge+0xdf4>)
 80021ce:	795b      	ldrb	r3, [r3, #5]
 80021d0:	119b      	asrs	r3, r3, #6
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	b2d9      	uxtb	r1, r3
 80021d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002310 <merge+0xdf8>)
 80021da:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 80021de:	f361 1386 	bfi	r3, r1, #6, #1
 80021e2:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.Internal_Communication_Failure = (Received_Data[5] & 0x80)>>7;//disruptions in the internal communication between various components, modules, or subsystems within the BMS itself.
 80021e6:	4b49      	ldr	r3, [pc, #292]	@ (800230c <merge+0xdf4>)
 80021e8:	795b      	ldrb	r3, [r3, #5]
 80021ea:	09db      	lsrs	r3, r3, #7
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	b2d9      	uxtb	r1, r3
 80021f4:	4a46      	ldr	r2, [pc, #280]	@ (8002310 <merge+0xdf8>)
 80021f6:	f892 303d 	ldrb.w	r3, [r2, #61]	@ 0x3d
 80021fa:	f361 13c7 	bfi	r3, r1, #7, #1
 80021fe:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
	 			 BMS.Current_Module_Fault = (Received_Data[6] & 0x01)>>0;//Fault condition related to the current measurement module within the BMS.
 8002202:	4b42      	ldr	r3, [pc, #264]	@ (800230c <merge+0xdf4>)
 8002204:	799b      	ldrb	r3, [r3, #6]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	b2d9      	uxtb	r1, r3
 800220c:	4a40      	ldr	r2, [pc, #256]	@ (8002310 <merge+0xdf8>)
 800220e:	f892 303e 	ldrb.w	r3, [r2, #62]	@ 0x3e
 8002212:	f361 0300 	bfi	r3, r1, #0, #1
 8002216:	f882 303e 	strb.w	r3, [r2, #62]	@ 0x3e
	 			 BMS.Sum_Voltage_Detect_Fault = (Received_Data[6] & 0x02)>>1;//Fault condition related to the detection or measurement of the total sum voltage across the battery cells or modules within the system.
 800221a:	4b3c      	ldr	r3, [pc, #240]	@ (800230c <merge+0xdf4>)
 800221c:	799b      	ldrb	r3, [r3, #6]
 800221e:	105b      	asrs	r3, r3, #1
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	b2d9      	uxtb	r1, r3
 8002226:	4a3a      	ldr	r2, [pc, #232]	@ (8002310 <merge+0xdf8>)
 8002228:	f892 303e 	ldrb.w	r3, [r2, #62]	@ 0x3e
 800222c:	f361 0341 	bfi	r3, r1, #1, #1
 8002230:	f882 303e 	strb.w	r3, [r2, #62]	@ 0x3e
	 			 BMS.Short_Circuit_Protect_Fault = (Received_Data[6] & 0x04)>>2;//fault condition related to the protective mechanisms within the BMS that are designed to detect and respond to short-circuit events occurring within the battery system.
 8002234:	4b35      	ldr	r3, [pc, #212]	@ (800230c <merge+0xdf4>)
 8002236:	799b      	ldrb	r3, [r3, #6]
 8002238:	109b      	asrs	r3, r3, #2
 800223a:	f003 0301 	and.w	r3, r3, #1
 800223e:	b2d9      	uxtb	r1, r3
 8002240:	4a33      	ldr	r2, [pc, #204]	@ (8002310 <merge+0xdf8>)
 8002242:	f892 303e 	ldrb.w	r3, [r2, #62]	@ 0x3e
 8002246:	f361 0382 	bfi	r3, r1, #2, #1
 800224a:	f882 303e 	strb.w	r3, [r2, #62]	@ 0x3e
	 			 BMS.Low_Volt_Forbidden_Chg_Fault = (Received_Data[6] & 0x08)>>3;// fault condition where charging is forbidden due to low voltage detected in the battery cells or pack, preventing the charging process from initiating or continuing.
 800224e:	4b2f      	ldr	r3, [pc, #188]	@ (800230c <merge+0xdf4>)
 8002250:	799b      	ldrb	r3, [r3, #6]
 8002252:	10db      	asrs	r3, r3, #3
 8002254:	f003 0301 	and.w	r3, r3, #1
 8002258:	b2d9      	uxtb	r1, r3
 800225a:	4a2d      	ldr	r2, [pc, #180]	@ (8002310 <merge+0xdf8>)
 800225c:	f892 303e 	ldrb.w	r3, [r2, #62]	@ 0x3e
 8002260:	f361 03c3 	bfi	r3, r1, #3, #1
 8002264:	f882 303e 	strb.w	r3, [r2, #62]	@ 0x3e
	 			 BMS.Faultcode = Received_Data[7];//Fault code that represents an error, fault, or abnormal condition detected by the BMS
 8002268:	4b28      	ldr	r3, [pc, #160]	@ (800230c <merge+0xdf4>)
 800226a:	79da      	ldrb	r2, [r3, #7]
 800226c:	4b28      	ldr	r3, [pc, #160]	@ (8002310 <merge+0xdf8>)
 800226e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
	 			 break;
 8002272:	e045      	b.n	8002300 <merge+0xde8>
	             BMS.Cumulative_Charge = ((Received_Data[0]<<24)|(Received_Data[1]<<16)|(Received_Data[2]<<8)|(Received_Data[3]));//The total amount of charge that has been delivered or supplied to a battery
 8002274:	4b25      	ldr	r3, [pc, #148]	@ (800230c <merge+0xdf4>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	061a      	lsls	r2, r3, #24
 800227a:	4b24      	ldr	r3, [pc, #144]	@ (800230c <merge+0xdf4>)
 800227c:	785b      	ldrb	r3, [r3, #1]
 800227e:	041b      	lsls	r3, r3, #16
 8002280:	431a      	orrs	r2, r3
 8002282:	4b22      	ldr	r3, [pc, #136]	@ (800230c <merge+0xdf4>)
 8002284:	789b      	ldrb	r3, [r3, #2]
 8002286:	021b      	lsls	r3, r3, #8
 8002288:	4313      	orrs	r3, r2
 800228a:	4a20      	ldr	r2, [pc, #128]	@ (800230c <merge+0xdf4>)
 800228c:	78d2      	ldrb	r2, [r2, #3]
 800228e:	4313      	orrs	r3, r2
 8002290:	461a      	mov	r2, r3
 8002292:	4b1f      	ldr	r3, [pc, #124]	@ (8002310 <merge+0xdf8>)
 8002294:	641a      	str	r2, [r3, #64]	@ 0x40
	             break;
 8002296:	e033      	b.n	8002300 <merge+0xde8>
	             BMS.Battery_capacity = (((Received_Data[1]<<16)|(Received_Data[2]<<8)|Received_Data[3])/1000);//The battery rated capacity in Ah eg(58 Ah)
 8002298:	4b1c      	ldr	r3, [pc, #112]	@ (800230c <merge+0xdf4>)
 800229a:	785b      	ldrb	r3, [r3, #1]
 800229c:	041a      	lsls	r2, r3, #16
 800229e:	4b1b      	ldr	r3, [pc, #108]	@ (800230c <merge+0xdf4>)
 80022a0:	789b      	ldrb	r3, [r3, #2]
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	4313      	orrs	r3, r2
 80022a6:	4a19      	ldr	r2, [pc, #100]	@ (800230c <merge+0xdf4>)
 80022a8:	78d2      	ldrb	r2, [r2, #3]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	4a19      	ldr	r2, [pc, #100]	@ (8002314 <merge+0xdfc>)
 80022ae:	fb82 1203 	smull	r1, r2, r2, r3
 80022b2:	1192      	asrs	r2, r2, #6
 80022b4:	17db      	asrs	r3, r3, #31
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	461a      	mov	r2, r3
 80022ba:	4b15      	ldr	r3, [pc, #84]	@ (8002310 <merge+0xdf8>)
 80022bc:	609a      	str	r2, [r3, #8]
	             break;
 80022be:	e01f      	b.n	8002300 <merge+0xde8>
	             OBD.sensor_divider_1=((Received_Data[0]<<8)|(Received_Data[1]));//this value for CONTROLLER SPEED VALUE MULTIPLIYER
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <merge+0xdf4>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	021b      	lsls	r3, r3, #8
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	4b10      	ldr	r3, [pc, #64]	@ (800230c <merge+0xdf4>)
 80022ca:	785b      	ldrb	r3, [r3, #1]
 80022cc:	b21b      	sxth	r3, r3
 80022ce:	4313      	orrs	r3, r2
 80022d0:	b21b      	sxth	r3, r3
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <merge+0xe00>)
 80022d6:	801a      	strh	r2, [r3, #0]
	             OBD.sensor_divider_2=((Received_Data[2]<<8)|(Received_Data[3]));//this value for CONTROLLER SPEED VALUE MULTIPLIYER
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <merge+0xdf4>)
 80022da:	789b      	ldrb	r3, [r3, #2]
 80022dc:	021b      	lsls	r3, r3, #8
 80022de:	b21a      	sxth	r2, r3
 80022e0:	4b0a      	ldr	r3, [pc, #40]	@ (800230c <merge+0xdf4>)
 80022e2:	78db      	ldrb	r3, [r3, #3]
 80022e4:	b21b      	sxth	r3, r3
 80022e6:	4313      	orrs	r3, r2
 80022e8:	b21b      	sxth	r3, r3
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002318 <merge+0xe00>)
 80022ee:	805a      	strh	r2, [r3, #2]
	             OBD.speed_sensor_type=Received_Data[4]; //2-> Speed read from controller 1-> speed from front when sensor
 80022f0:	4b06      	ldr	r3, [pc, #24]	@ (800230c <merge+0xdf4>)
 80022f2:	791a      	ldrb	r2, [r3, #4]
 80022f4:	4b08      	ldr	r3, [pc, #32]	@ (8002318 <merge+0xe00>)
 80022f6:	711a      	strb	r2, [r3, #4]
	             break;
 80022f8:	e002      	b.n	8002300 <merge+0xde8>
	break;
 80022fa:	bf00      	nop
 80022fc:	e000      	b.n	8002300 <merge+0xde8>
	             break;
 80022fe:	bf00      	nop

 }
 }
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	bc80      	pop	{r7}
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	20001414 	.word	0x20001414
 8002310:	2000141c 	.word	0x2000141c
 8002314:	10624dd3 	.word	0x10624dd3
 8002318:	20001460 	.word	0x20001460

0800231c <parllel_transmit>:
// * for Receiving response from BMS according to the Identifier request
// * Transmit data should be given to the mailbox
// */

void parllel_transmit(uint8_t data)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	71fb      	strb	r3, [r7, #7]
	GPIOA->ODR=0X00|data;
 8002326:	4a04      	ldr	r2, [pc, #16]	@ (8002338 <parllel_transmit+0x1c>)
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	60d3      	str	r3, [r2, #12]
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	bc80      	pop	{r7}
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40010800 	.word	0x40010800

0800233c <Split>:

void Split(uint32_t Odo_Value)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
	data_Write[0]= Odo_Value & 0xFF;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	b2da      	uxtb	r2, r3
 8002348:	4b08      	ldr	r3, [pc, #32]	@ (800236c <Split+0x30>)
 800234a:	701a      	strb	r2, [r3, #0]
	data_Write[1]= (Odo_Value>>8) & 0xFF;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	0a1b      	lsrs	r3, r3, #8
 8002350:	b2da      	uxtb	r2, r3
 8002352:	4b06      	ldr	r3, [pc, #24]	@ (800236c <Split+0x30>)
 8002354:	705a      	strb	r2, [r3, #1]
	data_Write[2]= (Odo_Value>>16) & 0xFF;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	0c1b      	lsrs	r3, r3, #16
 800235a:	b2da      	uxtb	r2, r3
 800235c:	4b03      	ldr	r3, [pc, #12]	@ (800236c <Split+0x30>)
 800235e:	709a      	strb	r2, [r3, #2]
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	20001918 	.word	0x20001918

08002370 <I2C_Write_EEPROM>:
 * Merging individual byte of data and stored in a Structure
 */


void I2C_Write_EEPROM(uint32_t data_eeprom,uint8_t address)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	70fb      	strb	r3, [r7, #3]
   Split(data_eeprom);
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	f7ff ffdd 	bl	800233c <Split>
   EEPROM_Write(address, data_Write, sizeof(data_Write));//Write odo-meter data
 8002382:	78fb      	ldrb	r3, [r7, #3]
 8002384:	b29b      	uxth	r3, r3
 8002386:	2203      	movs	r2, #3
 8002388:	4903      	ldr	r1, [pc, #12]	@ (8002398 <I2C_Write_EEPROM+0x28>)
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f822 	bl	80023d4 <EEPROM_Write>
}
 8002390:	bf00      	nop
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20001918 	.word	0x20001918

0800239c <I2C_Read_EEPROM>:

int I2C_Read_EEPROM(uint8_t address)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
	EEPROM_Read(address, data_Read, sizeof(data_Read));
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	b29b      	uxth	r3, r3
 80023aa:	2203      	movs	r2, #3
 80023ac:	4908      	ldr	r1, [pc, #32]	@ (80023d0 <I2C_Read_EEPROM+0x34>)
 80023ae:	4618      	mov	r0, r3
 80023b0:	f000 f82e 	bl	8002410 <EEPROM_Read>
	return((data_Read[2] << 16) | (data_Read[1] << 8) | (data_Read[0]));
 80023b4:	4b06      	ldr	r3, [pc, #24]	@ (80023d0 <I2C_Read_EEPROM+0x34>)
 80023b6:	789b      	ldrb	r3, [r3, #2]
 80023b8:	041a      	lsls	r2, r3, #16
 80023ba:	4b05      	ldr	r3, [pc, #20]	@ (80023d0 <I2C_Read_EEPROM+0x34>)
 80023bc:	785b      	ldrb	r3, [r3, #1]
 80023be:	021b      	lsls	r3, r3, #8
 80023c0:	4313      	orrs	r3, r2
 80023c2:	4a03      	ldr	r2, [pc, #12]	@ (80023d0 <I2C_Read_EEPROM+0x34>)
 80023c4:	7812      	ldrb	r2, [r2, #0]
 80023c6:	4313      	orrs	r3, r2
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3708      	adds	r7, #8
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20001884 	.word	0x20001884

080023d4 <EEPROM_Write>:
 * This function contains Target device address,Internal Memory address
 * Size of internal memory address,Data buffer for storing write data ,
 * Size Amount of data to be sent and Timeout Timeout duration
 */
void EEPROM_Write(uint16_t address, uint8_t* data, uint16_t size)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b086      	sub	sp, #24
 80023d8:	af04      	add	r7, sp, #16
 80023da:	4603      	mov	r3, r0
 80023dc:	6039      	str	r1, [r7, #0]
 80023de:	80fb      	strh	r3, [r7, #6]
 80023e0:	4613      	mov	r3, r2
 80023e2:	80bb      	strh	r3, [r7, #4]
  HAL_I2C_Mem_Write(&hi2c1, EEPROM_DEV_ADD, address, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 80023e4:	88fa      	ldrh	r2, [r7, #6]
 80023e6:	f04f 33ff 	mov.w	r3, #4294967295
 80023ea:	9302      	str	r3, [sp, #8]
 80023ec:	88bb      	ldrh	r3, [r7, #4]
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	9300      	str	r3, [sp, #0]
 80023f4:	2301      	movs	r3, #1
 80023f6:	21a0      	movs	r1, #160	@ 0xa0
 80023f8:	4804      	ldr	r0, [pc, #16]	@ (800240c <EEPROM_Write+0x38>)
 80023fa:	f003 fb27 	bl	8005a4c <HAL_I2C_Mem_Write>
  HAL_Delay(5); // Delay for EEPROM write operation
 80023fe:	2005      	movs	r0, #5
 8002400:	f002 f870 	bl	80044e4 <HAL_Delay>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	20001490 	.word	0x20001490

08002410 <EEPROM_Read>:
 * This function contains Target device address,Internal Memory address
 * Size of internal memory address,Data Buffer for storing read data,
 * Size Amount of data to be read and Timeout Timeout duration
 */
void EEPROM_Read(uint16_t address, uint8_t* data, uint16_t size)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af04      	add	r7, sp, #16
 8002416:	4603      	mov	r3, r0
 8002418:	6039      	str	r1, [r7, #0]
 800241a:	80fb      	strh	r3, [r7, #6]
 800241c:	4613      	mov	r3, r2
 800241e:	80bb      	strh	r3, [r7, #4]
  HAL_I2C_Mem_Read(&hi2c1, EEPROM_DEV_ADD, address, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 8002420:	88fa      	ldrh	r2, [r7, #6]
 8002422:	f04f 33ff 	mov.w	r3, #4294967295
 8002426:	9302      	str	r3, [sp, #8]
 8002428:	88bb      	ldrh	r3, [r7, #4]
 800242a:	9301      	str	r3, [sp, #4]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	9300      	str	r3, [sp, #0]
 8002430:	2301      	movs	r3, #1
 8002432:	21a0      	movs	r1, #160	@ 0xa0
 8002434:	4804      	ldr	r0, [pc, #16]	@ (8002448 <EEPROM_Read+0x38>)
 8002436:	f003 fc03 	bl	8005c40 <HAL_I2C_Mem_Read>
  HAL_Delay(5); // Delay for EEPROM read operation
 800243a:	2005      	movs	r0, #5
 800243c:	f002 f852 	bl	80044e4 <HAL_Delay>
}
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20001490 	.word	0x20001490

0800244c <battery_voltage>:

void battery_voltage()
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
	lcd_clear(7, 0, 12);
 8002450:	220c      	movs	r2, #12
 8002452:	2100      	movs	r1, #0
 8002454:	2007      	movs	r0, #7
 8002456:	f7fe fec9 	bl	80011ec <lcd_clear>
	lcd_print_digit_wos(7, 0, (BMS.Cumulative_Total_Voltage/100));
 800245a:	4b14      	ldr	r3, [pc, #80]	@ (80024ac <battery_voltage+0x60>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	4a14      	ldr	r2, [pc, #80]	@ (80024b0 <battery_voltage+0x64>)
 8002460:	fba2 2303 	umull	r2, r3, r2, r3
 8002464:	095b      	lsrs	r3, r3, #5
 8002466:	b29b      	uxth	r3, r3
 8002468:	461a      	mov	r2, r3
 800246a:	2100      	movs	r1, #0
 800246c:	2007      	movs	r0, #7
 800246e:	f7fe fee3 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(7, 6, (BMS.Cumulative_Total_Voltage/10)%10);
 8002472:	4b0e      	ldr	r3, [pc, #56]	@ (80024ac <battery_voltage+0x60>)
 8002474:	881b      	ldrh	r3, [r3, #0]
 8002476:	4a0f      	ldr	r2, [pc, #60]	@ (80024b4 <battery_voltage+0x68>)
 8002478:	fba2 2303 	umull	r2, r3, r2, r3
 800247c:	08db      	lsrs	r3, r3, #3
 800247e:	b29a      	uxth	r2, r3
 8002480:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <battery_voltage+0x68>)
 8002482:	fba3 1302 	umull	r1, r3, r3, r2
 8002486:	08d9      	lsrs	r1, r3, #3
 8002488:	460b      	mov	r3, r1
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	b29b      	uxth	r3, r3
 8002494:	461a      	mov	r2, r3
 8002496:	2106      	movs	r1, #6
 8002498:	2007      	movs	r0, #7
 800249a:	f7fe fecd 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_char(7, 12, "V");
 800249e:	4a06      	ldr	r2, [pc, #24]	@ (80024b8 <battery_voltage+0x6c>)
 80024a0:	210c      	movs	r1, #12
 80024a2:	2007      	movs	r0, #7
 80024a4:	f7fe fdc8 	bl	8001038 <lcd_print_char>
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	2000141c 	.word	0x2000141c
 80024b0:	51eb851f 	.word	0x51eb851f
 80024b4:	cccccccd 	.word	0xcccccccd
 80024b8:	08007a78 	.word	0x08007a78

080024bc <battery_cycle>:
	lcd_print_digit_wos(7, 110, (BMS.Current/100));
	lcd_print_digit_wos(7, 116, (BMS.Current/10)%10);
	lcd_print_char(7, 122, "A");
}
void battery_cycle()
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
	charge_cycle_print();
 80024c0:	f7fe fd9a 	bl	8000ff8 <charge_cycle_print>
	CGC_value=BMS.Cumulative_Charge/BMS.Battery_capacity;
 80024c4:	4b32      	ldr	r3, [pc, #200]	@ (8002590 <battery_cycle+0xd4>)
 80024c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80024c8:	4b31      	ldr	r3, [pc, #196]	@ (8002590 <battery_cycle+0xd4>)
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d0:	4a30      	ldr	r2, [pc, #192]	@ (8002594 <battery_cycle+0xd8>)
 80024d2:	6013      	str	r3, [r2, #0]
 	lcd_print_digit_wos(3, 103, (CGC_value)/1000);
 80024d4:	4b2f      	ldr	r3, [pc, #188]	@ (8002594 <battery_cycle+0xd8>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a2f      	ldr	r2, [pc, #188]	@ (8002598 <battery_cycle+0xdc>)
 80024da:	fba2 2303 	umull	r2, r3, r2, r3
 80024de:	099b      	lsrs	r3, r3, #6
 80024e0:	461a      	mov	r2, r3
 80024e2:	2167      	movs	r1, #103	@ 0x67
 80024e4:	2003      	movs	r0, #3
 80024e6:	f7fe fea7 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(3, 109, ((CGC_value)%1000)/100);
 80024ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002594 <battery_cycle+0xd8>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002598 <battery_cycle+0xdc>)
 80024f0:	fba3 1302 	umull	r1, r3, r3, r2
 80024f4:	099b      	lsrs	r3, r3, #6
 80024f6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	4a26      	ldr	r2, [pc, #152]	@ (800259c <battery_cycle+0xe0>)
 8002502:	fba2 2303 	umull	r2, r3, r2, r3
 8002506:	095b      	lsrs	r3, r3, #5
 8002508:	461a      	mov	r2, r3
 800250a:	216d      	movs	r1, #109	@ 0x6d
 800250c:	2003      	movs	r0, #3
 800250e:	f7fe fe93 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(3, 115, ((((CGC_value)%1000)%100)/10));
 8002512:	4b20      	ldr	r3, [pc, #128]	@ (8002594 <battery_cycle+0xd8>)
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	4b20      	ldr	r3, [pc, #128]	@ (8002598 <battery_cycle+0xdc>)
 8002518:	fba3 1302 	umull	r1, r3, r3, r2
 800251c:	099b      	lsrs	r3, r3, #6
 800251e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002522:	fb01 f303 	mul.w	r3, r1, r3
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	4a1c      	ldr	r2, [pc, #112]	@ (800259c <battery_cycle+0xe0>)
 800252a:	fba2 1203 	umull	r1, r2, r2, r3
 800252e:	0952      	lsrs	r2, r2, #5
 8002530:	2164      	movs	r1, #100	@ 0x64
 8002532:	fb01 f202 	mul.w	r2, r1, r2
 8002536:	1a9a      	subs	r2, r3, r2
 8002538:	4b19      	ldr	r3, [pc, #100]	@ (80025a0 <battery_cycle+0xe4>)
 800253a:	fba3 2302 	umull	r2, r3, r3, r2
 800253e:	08db      	lsrs	r3, r3, #3
 8002540:	461a      	mov	r2, r3
 8002542:	2173      	movs	r1, #115	@ 0x73
 8002544:	2003      	movs	r0, #3
 8002546:	f7fe fe77 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(3, 121, ((((CGC_value)%1000)%100)%10));
 800254a:	4b12      	ldr	r3, [pc, #72]	@ (8002594 <battery_cycle+0xd8>)
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	4b12      	ldr	r3, [pc, #72]	@ (8002598 <battery_cycle+0xdc>)
 8002550:	fba3 1302 	umull	r1, r3, r3, r2
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800255a:	fb01 f303 	mul.w	r3, r1, r3
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	4a0e      	ldr	r2, [pc, #56]	@ (800259c <battery_cycle+0xe0>)
 8002562:	fba2 1203 	umull	r1, r2, r2, r3
 8002566:	0952      	lsrs	r2, r2, #5
 8002568:	2164      	movs	r1, #100	@ 0x64
 800256a:	fb01 f202 	mul.w	r2, r1, r2
 800256e:	1a9a      	subs	r2, r3, r2
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <battery_cycle+0xe4>)
 8002572:	fba3 1302 	umull	r1, r3, r3, r2
 8002576:	08d9      	lsrs	r1, r3, #3
 8002578:	460b      	mov	r3, r1
 800257a:	009b      	lsls	r3, r3, #2
 800257c:	440b      	add	r3, r1
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	1ad1      	subs	r1, r2, r3
 8002582:	460a      	mov	r2, r1
 8002584:	2179      	movs	r1, #121	@ 0x79
 8002586:	2003      	movs	r0, #3
 8002588:	f7fe fe56 	bl	8001238 <lcd_print_digit_wos>

}
 800258c:	bf00      	nop
 800258e:	bd80      	pop	{r7, pc}
 8002590:	2000141c 	.word	0x2000141c
 8002594:	200018f0 	.word	0x200018f0
 8002598:	10624dd3 	.word	0x10624dd3
 800259c:	51eb851f 	.word	0x51eb851f
 80025a0:	cccccccd 	.word	0xcccccccd

080025a4 <battery_temp>:
uint8_t tog_temp=0;
void battery_temp()
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0

	if((BMS.Max_Temp==0)&&(BMS.Min_Temp==0))
 80025a8:	4b82      	ldr	r3, [pc, #520]	@ (80027b4 <battery_temp+0x210>)
 80025aa:	7d5b      	ldrb	r3, [r3, #21]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d11a      	bne.n	80025e6 <battery_temp+0x42>
 80025b0:	4b80      	ldr	r3, [pc, #512]	@ (80027b4 <battery_temp+0x210>)
 80025b2:	7ddb      	ldrb	r3, [r3, #23]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d116      	bne.n	80025e6 <battery_temp+0x42>
	{
		lcd_print_digit(0, 0, BMS.Max_Temp);
 80025b8:	4b7e      	ldr	r3, [pc, #504]	@ (80027b4 <battery_temp+0x210>)
 80025ba:	7d5b      	ldrb	r3, [r3, #21]
 80025bc:	461a      	mov	r2, r3
 80025be:	2100      	movs	r1, #0
 80025c0:	2000      	movs	r0, #0
 80025c2:	f7fe fe79 	bl	80012b8 <lcd_print_digit>
		lcd_print_convert(0, 12, 0x03);
 80025c6:	2203      	movs	r2, #3
 80025c8:	210c      	movs	r1, #12
 80025ca:	2000      	movs	r0, #0
 80025cc:	f7fe ff3e 	bl	800144c <lcd_print_convert>
		lcd_print_convert(0, 13, 0x03);
 80025d0:	2203      	movs	r2, #3
 80025d2:	210d      	movs	r1, #13
 80025d4:	2000      	movs	r0, #0
 80025d6:	f7fe ff39 	bl	800144c <lcd_print_convert>
		lcd_print_char(0, 15, "C");
 80025da:	4a77      	ldr	r2, [pc, #476]	@ (80027b8 <battery_temp+0x214>)
 80025dc:	210f      	movs	r1, #15
 80025de:	2000      	movs	r0, #0
 80025e0:	f7fe fd2a 	bl	8001038 <lcd_print_char>
	{
 80025e4:	e09e      	b.n	8002724 <battery_temp+0x180>
	}
	else
	{
		if(BMS.Max_Temp>50)
 80025e6:	4b73      	ldr	r3, [pc, #460]	@ (80027b4 <battery_temp+0x210>)
 80025e8:	7d5b      	ldrb	r3, [r3, #21]
 80025ea:	2b32      	cmp	r3, #50	@ 0x32
 80025ec:	d917      	bls.n	800261e <battery_temp+0x7a>
		{
			lcd_print_digit(0, 0, ((BMS.Max_Temp)-40));
 80025ee:	4b71      	ldr	r3, [pc, #452]	@ (80027b4 <battery_temp+0x210>)
 80025f0:	7d5b      	ldrb	r3, [r3, #21]
 80025f2:	3b28      	subs	r3, #40	@ 0x28
 80025f4:	461a      	mov	r2, r3
 80025f6:	2100      	movs	r1, #0
 80025f8:	2000      	movs	r0, #0
 80025fa:	f7fe fe5d 	bl	80012b8 <lcd_print_digit>
			lcd_print_convert(0, 12, 0x03);
 80025fe:	2203      	movs	r2, #3
 8002600:	210c      	movs	r1, #12
 8002602:	2000      	movs	r0, #0
 8002604:	f7fe ff22 	bl	800144c <lcd_print_convert>
			lcd_print_convert(0, 13, 0x03);
 8002608:	2203      	movs	r2, #3
 800260a:	210d      	movs	r1, #13
 800260c:	2000      	movs	r0, #0
 800260e:	f7fe ff1d 	bl	800144c <lcd_print_convert>
			lcd_print_char(0, 15, "C");
 8002612:	4a69      	ldr	r2, [pc, #420]	@ (80027b8 <battery_temp+0x214>)
 8002614:	210f      	movs	r1, #15
 8002616:	2000      	movs	r0, #0
 8002618:	f7fe fd0e 	bl	8001038 <lcd_print_char>
 800261c:	e082      	b.n	8002724 <battery_temp+0x180>
		}
		else
		{
			if((BMS.Min_Temp<=49)&&(BMS.Min_Temp>=40))// less tham 10 degree min temp will be printed
 800261e:	4b65      	ldr	r3, [pc, #404]	@ (80027b4 <battery_temp+0x210>)
 8002620:	7ddb      	ldrb	r3, [r3, #23]
 8002622:	2b31      	cmp	r3, #49	@ 0x31
 8002624:	d81a      	bhi.n	800265c <battery_temp+0xb8>
 8002626:	4b63      	ldr	r3, [pc, #396]	@ (80027b4 <battery_temp+0x210>)
 8002628:	7ddb      	ldrb	r3, [r3, #23]
 800262a:	2b27      	cmp	r3, #39	@ 0x27
 800262c:	d916      	bls.n	800265c <battery_temp+0xb8>
			{
				lcd_print_digit(0, 0, ((BMS.Min_Temp)-40));//
 800262e:	4b61      	ldr	r3, [pc, #388]	@ (80027b4 <battery_temp+0x210>)
 8002630:	7ddb      	ldrb	r3, [r3, #23]
 8002632:	3b28      	subs	r3, #40	@ 0x28
 8002634:	461a      	mov	r2, r3
 8002636:	2100      	movs	r1, #0
 8002638:	2000      	movs	r0, #0
 800263a:	f7fe fe3d 	bl	80012b8 <lcd_print_digit>
				lcd_print_convert(0, 12, 0x03);
 800263e:	2203      	movs	r2, #3
 8002640:	210c      	movs	r1, #12
 8002642:	2000      	movs	r0, #0
 8002644:	f7fe ff02 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 13, 0x03);
 8002648:	2203      	movs	r2, #3
 800264a:	210d      	movs	r1, #13
 800264c:	2000      	movs	r0, #0
 800264e:	f7fe fefd 	bl	800144c <lcd_print_convert>
				lcd_print_char(0, 15, "C");
 8002652:	4a59      	ldr	r2, [pc, #356]	@ (80027b8 <battery_temp+0x214>)
 8002654:	210f      	movs	r1, #15
 8002656:	2000      	movs	r0, #0
 8002658:	f7fe fcee 	bl	8001038 <lcd_print_char>
			}

			if((BMS.Min_Temp<=39)&&(BMS.Min_Temp>=31))// less tham 10 degree min temp will be printed
 800265c:	4b55      	ldr	r3, [pc, #340]	@ (80027b4 <battery_temp+0x210>)
 800265e:	7ddb      	ldrb	r3, [r3, #23]
 8002660:	2b27      	cmp	r3, #39	@ 0x27
 8002662:	d82f      	bhi.n	80026c4 <battery_temp+0x120>
 8002664:	4b53      	ldr	r3, [pc, #332]	@ (80027b4 <battery_temp+0x210>)
 8002666:	7ddb      	ldrb	r3, [r3, #23]
 8002668:	2b1e      	cmp	r3, #30
 800266a:	d92b      	bls.n	80026c4 <battery_temp+0x120>
			{
				lcd_print_convert(0, 0, 0x10);
 800266c:	2210      	movs	r2, #16
 800266e:	2100      	movs	r1, #0
 8002670:	2000      	movs	r0, #0
 8002672:	f7fe feeb 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 1, 0x10);
 8002676:	2210      	movs	r2, #16
 8002678:	2101      	movs	r1, #1
 800267a:	2000      	movs	r0, #0
 800267c:	f7fe fee6 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 2, 0x10);
 8002680:	2210      	movs	r2, #16
 8002682:	2102      	movs	r1, #2
 8002684:	2000      	movs	r0, #0
 8002686:	f7fe fee1 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 3, 0x10);
 800268a:	2210      	movs	r2, #16
 800268c:	2103      	movs	r1, #3
 800268e:	2000      	movs	r0, #0
 8002690:	f7fe fedc 	bl	800144c <lcd_print_convert>
				lcd_print_digit(0, 5, 40-((BMS.Min_Temp)));//
 8002694:	4b47      	ldr	r3, [pc, #284]	@ (80027b4 <battery_temp+0x210>)
 8002696:	7ddb      	ldrb	r3, [r3, #23]
 8002698:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 800269c:	461a      	mov	r2, r3
 800269e:	2105      	movs	r1, #5
 80026a0:	2000      	movs	r0, #0
 80026a2:	f7fe fe09 	bl	80012b8 <lcd_print_digit>
				lcd_print_convert(0, 11, 0x03);
 80026a6:	2203      	movs	r2, #3
 80026a8:	210b      	movs	r1, #11
 80026aa:	2000      	movs	r0, #0
 80026ac:	f7fe fece 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 12, 0x03);
 80026b0:	2203      	movs	r2, #3
 80026b2:	210c      	movs	r1, #12
 80026b4:	2000      	movs	r0, #0
 80026b6:	f7fe fec9 	bl	800144c <lcd_print_convert>
				lcd_print_char(0, 14, "C");
 80026ba:	4a3f      	ldr	r2, [pc, #252]	@ (80027b8 <battery_temp+0x214>)
 80026bc:	210e      	movs	r1, #14
 80026be:	2000      	movs	r0, #0
 80026c0:	f7fe fcba 	bl	8001038 <lcd_print_char>
			}
			if((BMS.Min_Temp<=30)&&(BMS.Min_Temp>=0))// less tham 10 degree min temp will be printed
 80026c4:	4b3b      	ldr	r3, [pc, #236]	@ (80027b4 <battery_temp+0x210>)
 80026c6:	7ddb      	ldrb	r3, [r3, #23]
 80026c8:	2b1e      	cmp	r3, #30
 80026ca:	d82b      	bhi.n	8002724 <battery_temp+0x180>
			{
				lcd_print_convert(0, 0, 0x10);
 80026cc:	2210      	movs	r2, #16
 80026ce:	2100      	movs	r1, #0
 80026d0:	2000      	movs	r0, #0
 80026d2:	f7fe febb 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 1, 0x10);
 80026d6:	2210      	movs	r2, #16
 80026d8:	2101      	movs	r1, #1
 80026da:	2000      	movs	r0, #0
 80026dc:	f7fe feb6 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 2, 0x10);
 80026e0:	2210      	movs	r2, #16
 80026e2:	2102      	movs	r1, #2
 80026e4:	2000      	movs	r0, #0
 80026e6:	f7fe feb1 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 3, 0x10);
 80026ea:	2210      	movs	r2, #16
 80026ec:	2103      	movs	r1, #3
 80026ee:	2000      	movs	r0, #0
 80026f0:	f7fe feac 	bl	800144c <lcd_print_convert>
				lcd_print_digit(0, 5, 40-((BMS.Min_Temp)));//
 80026f4:	4b2f      	ldr	r3, [pc, #188]	@ (80027b4 <battery_temp+0x210>)
 80026f6:	7ddb      	ldrb	r3, [r3, #23]
 80026f8:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 80026fc:	461a      	mov	r2, r3
 80026fe:	2105      	movs	r1, #5
 8002700:	2000      	movs	r0, #0
 8002702:	f7fe fdd9 	bl	80012b8 <lcd_print_digit>
				lcd_print_convert(0, 17, 0x03);
 8002706:	2203      	movs	r2, #3
 8002708:	2111      	movs	r1, #17
 800270a:	2000      	movs	r0, #0
 800270c:	f7fe fe9e 	bl	800144c <lcd_print_convert>
				lcd_print_convert(0, 18, 0x03);
 8002710:	2203      	movs	r2, #3
 8002712:	2112      	movs	r1, #18
 8002714:	2000      	movs	r0, #0
 8002716:	f7fe fe99 	bl	800144c <lcd_print_convert>
				lcd_print_char(0, 20, "C");
 800271a:	4a27      	ldr	r2, [pc, #156]	@ (80027b8 <battery_temp+0x214>)
 800271c:	2114      	movs	r1, #20
 800271e:	2000      	movs	r0, #0
 8002720:	f7fe fc8a 	bl	8001038 <lcd_print_char>
		}
	}

	// negative value should be printer draw (-)

	if(BMS.Max_Temp>95)
 8002724:	4b23      	ldr	r3, [pc, #140]	@ (80027b4 <battery_temp+0x210>)
 8002726:	7d5b      	ldrb	r3, [r3, #21]
 8002728:	2b5f      	cmp	r3, #95	@ 0x5f
 800272a:	d91d      	bls.n	8002768 <battery_temp+0x1c4>
	{
		tog_temp=(!tog_temp);
 800272c:	4b23      	ldr	r3, [pc, #140]	@ (80027bc <battery_temp+0x218>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	bf0c      	ite	eq
 8002734:	2301      	moveq	r3, #1
 8002736:	2300      	movne	r3, #0
 8002738:	b2db      	uxtb	r3, r3
 800273a:	461a      	mov	r2, r3
 800273c:	4b1f      	ldr	r3, [pc, #124]	@ (80027bc <battery_temp+0x218>)
 800273e:	701a      	strb	r2, [r3, #0]

		if(tog_temp)
 8002740:	4b1e      	ldr	r3, [pc, #120]	@ (80027bc <battery_temp+0x218>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d005      	beq.n	8002754 <battery_temp+0x1b0>
		{
			Battery_high_Temp=1;
 8002748:	4b1d      	ldr	r3, [pc, #116]	@ (80027c0 <battery_temp+0x21c>)
 800274a:	2201      	movs	r2, #1
 800274c:	701a      	strb	r2, [r3, #0]
			over_temperature_print();
 800274e:	f7fe fe95 	bl	800147c <over_temperature_print>
 8002752:	e009      	b.n	8002768 <battery_temp+0x1c4>
		}
		else
		{
			lcd_clear(1, 25, 13);
 8002754:	220d      	movs	r2, #13
 8002756:	2119      	movs	r1, #25
 8002758:	2001      	movs	r0, #1
 800275a:	f7fe fd47 	bl	80011ec <lcd_clear>
			lcd_clear(2, 25, 13);
 800275e:	220d      	movs	r2, #13
 8002760:	2119      	movs	r1, #25
 8002762:	2002      	movs	r0, #2
 8002764:	f7fe fd42 	bl	80011ec <lcd_clear>
		}
	}

	if(BMS.Max_Temp<90)
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <battery_temp+0x210>)
 800276a:	7d5b      	ldrb	r3, [r3, #21]
 800276c:	2b59      	cmp	r3, #89	@ 0x59
 800276e:	d80c      	bhi.n	800278a <battery_temp+0x1e6>
	{
		lcd_clear(1, 25, 12);
 8002770:	220c      	movs	r2, #12
 8002772:	2119      	movs	r1, #25
 8002774:	2001      	movs	r0, #1
 8002776:	f7fe fd39 	bl	80011ec <lcd_clear>
		lcd_clear(2, 25, 13);
 800277a:	220d      	movs	r2, #13
 800277c:	2119      	movs	r1, #25
 800277e:	2002      	movs	r0, #2
 8002780:	f7fe fd34 	bl	80011ec <lcd_clear>
		Battery_high_Temp=0;
 8002784:	4b0e      	ldr	r3, [pc, #56]	@ (80027c0 <battery_temp+0x21c>)
 8002786:	2200      	movs	r2, #0
 8002788:	701a      	strb	r2, [r3, #0]
	}

	if((BMS.Max_Temp==0)&&(BMS.Min_Temp==0))
 800278a:	4b0a      	ldr	r3, [pc, #40]	@ (80027b4 <battery_temp+0x210>)
 800278c:	7d5b      	ldrb	r3, [r3, #21]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10d      	bne.n	80027ae <battery_temp+0x20a>
 8002792:	4b08      	ldr	r3, [pc, #32]	@ (80027b4 <battery_temp+0x210>)
 8002794:	7ddb      	ldrb	r3, [r3, #23]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d109      	bne.n	80027ae <battery_temp+0x20a>
	{
		lcd_print_digit_wos(0, 0, 0);
 800279a:	2200      	movs	r2, #0
 800279c:	2100      	movs	r1, #0
 800279e:	2000      	movs	r0, #0
 80027a0:	f7fe fd4a 	bl	8001238 <lcd_print_digit_wos>
		lcd_print_digit_wos(0, 6, 0);
 80027a4:	2200      	movs	r2, #0
 80027a6:	2106      	movs	r1, #6
 80027a8:	2000      	movs	r0, #0
 80027aa:	f7fe fd45 	bl	8001238 <lcd_print_digit_wos>
	}
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	2000141c 	.word	0x2000141c
 80027b8:	08007a80 	.word	0x08007a80
 80027bc:	20001954 	.word	0x20001954
 80027c0:	200018da 	.word	0x200018da
 80027c4:	00000000 	.word	0x00000000

080027c8 <battery_soc>:
uint8_t neg_soc=0;
void battery_soc()
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
	if(BMS.SOC>=150)
 80027cc:	4b58      	ldr	r3, [pc, #352]	@ (8002930 <battery_soc+0x168>)
 80027ce:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80027d2:	2b95      	cmp	r3, #149	@ 0x95
 80027d4:	dd2a      	ble.n	800282c <battery_soc+0x64>
	{
		neg_soc=0;
 80027d6:	4b57      	ldr	r3, [pc, #348]	@ (8002934 <battery_soc+0x16c>)
 80027d8:	2200      	movs	r2, #0
 80027da:	701a      	strb	r2, [r3, #0]
		Reserved_SOC=(int)1000.0-((1000.0-BMS.SOC)*(100.0/85.0));
 80027dc:	4b54      	ldr	r3, [pc, #336]	@ (8002930 <battery_soc+0x168>)
 80027de:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7fd fe06 	bl	80003f4 <__aeabi_i2d>
 80027e8:	4602      	mov	r2, r0
 80027ea:	460b      	mov	r3, r1
 80027ec:	f04f 0000 	mov.w	r0, #0
 80027f0:	4951      	ldr	r1, [pc, #324]	@ (8002938 <battery_soc+0x170>)
 80027f2:	f7fd fcb1 	bl	8000158 <__aeabi_dsub>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4610      	mov	r0, r2
 80027fc:	4619      	mov	r1, r3
 80027fe:	a34a      	add	r3, pc, #296	@ (adr r3, 8002928 <battery_soc+0x160>)
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	f7fd fe60 	bl	80004c8 <__aeabi_dmul>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	f04f 0000 	mov.w	r0, #0
 8002810:	4949      	ldr	r1, [pc, #292]	@ (8002938 <battery_soc+0x170>)
 8002812:	f7fd fca1 	bl	8000158 <__aeabi_dsub>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4610      	mov	r0, r2
 800281c:	4619      	mov	r1, r3
 800281e:	f7fe f865 	bl	80008ec <__aeabi_d2iz>
 8002822:	4603      	mov	r3, r0
 8002824:	b21a      	sxth	r2, r3
 8002826:	4b45      	ldr	r3, [pc, #276]	@ (800293c <battery_soc+0x174>)
 8002828:	801a      	strh	r2, [r3, #0]
 800282a:	e00c      	b.n	8002846 <battery_soc+0x7e>
	}
	else
	{
		neg_soc=1;
 800282c:	4b41      	ldr	r3, [pc, #260]	@ (8002934 <battery_soc+0x16c>)
 800282e:	2201      	movs	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
		Reserved_SOC=150-BMS.SOC;
 8002832:	4b3f      	ldr	r3, [pc, #252]	@ (8002930 <battery_soc+0x168>)
 8002834:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002838:	b29b      	uxth	r3, r3
 800283a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800283e:	b29b      	uxth	r3, r3
 8002840:	b21a      	sxth	r2, r3
 8002842:	4b3e      	ldr	r3, [pc, #248]	@ (800293c <battery_soc+0x174>)
 8002844:	801a      	strh	r2, [r3, #0]
	}

	if(Reserved_SOC==1000){
 8002846:	4b3d      	ldr	r3, [pc, #244]	@ (800293c <battery_soc+0x174>)
 8002848:	f9b3 3000 	ldrsh.w	r3, [r3]
 800284c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002850:	d119      	bne.n	8002886 <battery_soc+0xbe>
		lcd_clear(7, 98, 29);
 8002852:	221d      	movs	r2, #29
 8002854:	2162      	movs	r1, #98	@ 0x62
 8002856:	2007      	movs	r0, #7
 8002858:	f7fe fcc8 	bl	80011ec <lcd_clear>
		lcd_print_digit_wos(7, 104, 1);
 800285c:	2201      	movs	r2, #1
 800285e:	2168      	movs	r1, #104	@ 0x68
 8002860:	2007      	movs	r0, #7
 8002862:	f7fe fce9 	bl	8001238 <lcd_print_digit_wos>
		lcd_print_digit_wos(7, 110, 0);
 8002866:	2200      	movs	r2, #0
 8002868:	216e      	movs	r1, #110	@ 0x6e
 800286a:	2007      	movs	r0, #7
 800286c:	f7fe fce4 	bl	8001238 <lcd_print_digit_wos>
		lcd_print_digit_wos(7, 116, 0);
 8002870:	2200      	movs	r2, #0
 8002872:	2174      	movs	r1, #116	@ 0x74
 8002874:	2007      	movs	r0, #7
 8002876:	f7fe fcdf 	bl	8001238 <lcd_print_digit_wos>
		lcd_print_char(7, 122, "%");
 800287a:	4a31      	ldr	r2, [pc, #196]	@ (8002940 <battery_soc+0x178>)
 800287c:	217a      	movs	r1, #122	@ 0x7a
 800287e:	2007      	movs	r0, #7
 8002880:	f7fe fbda 	bl	8001038 <lcd_print_char>
 8002884:	e04b      	b.n	800291e <battery_soc+0x156>
	}
	else{
		lcd_clear(7, 98, 29);
 8002886:	221d      	movs	r2, #29
 8002888:	2162      	movs	r1, #98	@ 0x62
 800288a:	2007      	movs	r0, #7
 800288c:	f7fe fcae 	bl	80011ec <lcd_clear>
		if(neg_soc)
 8002890:	4b28      	ldr	r3, [pc, #160]	@ (8002934 <battery_soc+0x16c>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d013      	beq.n	80028c0 <battery_soc+0xf8>
		{
			//lcd_print_convert(7, 104, 0x10);
			lcd_print_convert(7, 105, 0x10);
 8002898:	2210      	movs	r2, #16
 800289a:	2169      	movs	r1, #105	@ 0x69
 800289c:	2007      	movs	r0, #7
 800289e:	f7fe fdd5 	bl	800144c <lcd_print_convert>
			lcd_print_convert(7, 106, 0x10);
 80028a2:	2210      	movs	r2, #16
 80028a4:	216a      	movs	r1, #106	@ 0x6a
 80028a6:	2007      	movs	r0, #7
 80028a8:	f7fe fdd0 	bl	800144c <lcd_print_convert>
			lcd_print_convert(7, 107, 0x10);
 80028ac:	2210      	movs	r2, #16
 80028ae:	216b      	movs	r1, #107	@ 0x6b
 80028b0:	2007      	movs	r0, #7
 80028b2:	f7fe fdcb 	bl	800144c <lcd_print_convert>
			lcd_print_convert(7, 108, 0x10);
 80028b6:	2210      	movs	r2, #16
 80028b8:	216c      	movs	r1, #108	@ 0x6c
 80028ba:	2007      	movs	r0, #7
 80028bc:	f7fe fdc6 	bl	800144c <lcd_print_convert>
		}
		lcd_print_digit_wos(7, 110, (Reserved_SOC/100));
 80028c0:	4b1e      	ldr	r3, [pc, #120]	@ (800293c <battery_soc+0x174>)
 80028c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002944 <battery_soc+0x17c>)
 80028c8:	fb82 1203 	smull	r1, r2, r2, r3
 80028cc:	1152      	asrs	r2, r2, #5
 80028ce:	17db      	asrs	r3, r3, #31
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	b21b      	sxth	r3, r3
 80028d4:	461a      	mov	r2, r3
 80028d6:	216e      	movs	r1, #110	@ 0x6e
 80028d8:	2007      	movs	r0, #7
 80028da:	f7fe fcad 	bl	8001238 <lcd_print_digit_wos>
		lcd_print_digit_wos(7, 116, (Reserved_SOC/10)%10);
 80028de:	4b17      	ldr	r3, [pc, #92]	@ (800293c <battery_soc+0x174>)
 80028e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028e4:	4a18      	ldr	r2, [pc, #96]	@ (8002948 <battery_soc+0x180>)
 80028e6:	fb82 1203 	smull	r1, r2, r2, r3
 80028ea:	1092      	asrs	r2, r2, #2
 80028ec:	17db      	asrs	r3, r3, #31
 80028ee:	1ad3      	subs	r3, r2, r3
 80028f0:	b21a      	sxth	r2, r3
 80028f2:	4b15      	ldr	r3, [pc, #84]	@ (8002948 <battery_soc+0x180>)
 80028f4:	fb83 1302 	smull	r1, r3, r3, r2
 80028f8:	1099      	asrs	r1, r3, #2
 80028fa:	17d3      	asrs	r3, r2, #31
 80028fc:	1ac9      	subs	r1, r1, r3
 80028fe:	460b      	mov	r3, r1
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	440b      	add	r3, r1
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	1ad3      	subs	r3, r2, r3
 8002908:	b21b      	sxth	r3, r3
 800290a:	461a      	mov	r2, r3
 800290c:	2174      	movs	r1, #116	@ 0x74
 800290e:	2007      	movs	r0, #7
 8002910:	f7fe fc92 	bl	8001238 <lcd_print_digit_wos>
		lcd_print_char(7, 122, "%");
 8002914:	4a0a      	ldr	r2, [pc, #40]	@ (8002940 <battery_soc+0x178>)
 8002916:	217a      	movs	r1, #122	@ 0x7a
 8002918:	2007      	movs	r0, #7
 800291a:	f7fe fb8d 	bl	8001038 <lcd_print_char>
	}
	battery_bar_soc();
 800291e:	f000 fa91 	bl	8002e44 <battery_bar_soc>
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	d2d2d2d3 	.word	0xd2d2d2d3
 800292c:	3ff2d2d2 	.word	0x3ff2d2d2
 8002930:	2000141c 	.word	0x2000141c
 8002934:	20001955 	.word	0x20001955
 8002938:	408f4000 	.word	0x408f4000
 800293c:	200018d8 	.word	0x200018d8
 8002940:	08007a84 	.word	0x08007a84
 8002944:	51eb851f 	.word	0x51eb851f
 8002948:	66666667 	.word	0x66666667
 800294c:	00000000 	.word	0x00000000

08002950 <Gear_Status>:
uint8_t start_inc=0;uint8_t Reverse_status=0;uint16_t DTE=0;
void Gear_Status()
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0

	if(HAL_GPIO_ReadPin(GPIOB, Reverse_state_Pin)==1)
 8002954:	2110      	movs	r1, #16
 8002956:	4882      	ldr	r0, [pc, #520]	@ (8002b60 <Gear_Status+0x210>)
 8002958:	f002 fed4 	bl	8005704 <HAL_GPIO_ReadPin>
 800295c:	4603      	mov	r3, r0
 800295e:	2b01      	cmp	r3, #1
 8002960:	d106      	bne.n	8002970 <Gear_Status+0x20>
		{
			gear_status_print(0); // REVERSE
 8002962:	2000      	movs	r0, #0
 8002964:	f7fe fa80 	bl	8000e68 <gear_status_print>
			Reverse_status=1;
 8002968:	4b7e      	ldr	r3, [pc, #504]	@ (8002b64 <Gear_Status+0x214>)
 800296a:	2201      	movs	r2, #1
 800296c:	701a      	strb	r2, [r3, #0]
 800296e:	e0e7      	b.n	8002b40 <Gear_Status+0x1f0>
		}
	else
		{
			Reverse_status=0;
 8002970:	4b7c      	ldr	r3, [pc, #496]	@ (8002b64 <Gear_Status+0x214>)
 8002972:	2200      	movs	r2, #0
 8002974:	701a      	strb	r2, [r3, #0]
			if(Motor_Data.Device_Code==8)
 8002976:	4b7c      	ldr	r3, [pc, #496]	@ (8002b68 <Gear_Status+0x218>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	2b08      	cmp	r3, #8
 800297c:	d16d      	bne.n	8002a5a <Gear_Status+0x10a>
			{
				gear_status_print(Motor_Data.Three_speed);
 800297e:	4b7a      	ldr	r3, [pc, #488]	@ (8002b68 <Gear_Status+0x218>)
 8002980:	791b      	ldrb	r3, [r3, #4]
 8002982:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8002986:	b2db      	uxtb	r3, r3
 8002988:	4618      	mov	r0, r3
 800298a:	f7fe fa6d 	bl	8000e68 <gear_status_print>

				if(Motor_Data.Three_speed==1)
 800298e:	4b76      	ldr	r3, [pc, #472]	@ (8002b68 <Gear_Status+0x218>)
 8002990:	791b      	ldrb	r3, [r3, #4]
 8002992:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b40      	cmp	r3, #64	@ 0x40
 800299a:	d11d      	bne.n	80029d8 <Gear_Status+0x88>
				{
					DTE=(Reserved_SOC*1.4)/10.0;
 800299c:	4b73      	ldr	r3, [pc, #460]	@ (8002b6c <Gear_Status+0x21c>)
 800299e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fd fd26 	bl	80003f4 <__aeabi_i2d>
 80029a8:	a36b      	add	r3, pc, #428	@ (adr r3, 8002b58 <Gear_Status+0x208>)
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	f7fd fd8b 	bl	80004c8 <__aeabi_dmul>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	f04f 0200 	mov.w	r2, #0
 80029be:	4b6c      	ldr	r3, [pc, #432]	@ (8002b70 <Gear_Status+0x220>)
 80029c0:	f7fd feac 	bl	800071c <__aeabi_ddiv>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	f7fd ffb6 	bl	800093c <__aeabi_d2uiz>
 80029d0:	4603      	mov	r3, r0
 80029d2:	b29a      	uxth	r2, r3
 80029d4:	4b67      	ldr	r3, [pc, #412]	@ (8002b74 <Gear_Status+0x224>)
 80029d6:	801a      	strh	r2, [r3, #0]
				}
				if(Motor_Data.Three_speed==2)
 80029d8:	4b63      	ldr	r3, [pc, #396]	@ (8002b68 <Gear_Status+0x218>)
 80029da:	791b      	ldrb	r3, [r3, #4]
 80029dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	2b80      	cmp	r3, #128	@ 0x80
 80029e4:	d11d      	bne.n	8002a22 <Gear_Status+0xd2>
				{
					DTE=(Reserved_SOC*1.2)/10.0;
 80029e6:	4b61      	ldr	r3, [pc, #388]	@ (8002b6c <Gear_Status+0x21c>)
 80029e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fd fd01 	bl	80003f4 <__aeabi_i2d>
 80029f2:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 80029f6:	4b60      	ldr	r3, [pc, #384]	@ (8002b78 <Gear_Status+0x228>)
 80029f8:	f7fd fd66 	bl	80004c8 <__aeabi_dmul>
 80029fc:	4602      	mov	r2, r0
 80029fe:	460b      	mov	r3, r1
 8002a00:	4610      	mov	r0, r2
 8002a02:	4619      	mov	r1, r3
 8002a04:	f04f 0200 	mov.w	r2, #0
 8002a08:	4b59      	ldr	r3, [pc, #356]	@ (8002b70 <Gear_Status+0x220>)
 8002a0a:	f7fd fe87 	bl	800071c <__aeabi_ddiv>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	4610      	mov	r0, r2
 8002a14:	4619      	mov	r1, r3
 8002a16:	f7fd ff91 	bl	800093c <__aeabi_d2uiz>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	4b55      	ldr	r3, [pc, #340]	@ (8002b74 <Gear_Status+0x224>)
 8002a20:	801a      	strh	r2, [r3, #0]
				}
				if(Motor_Data.Three_speed==3)
 8002a22:	4b51      	ldr	r3, [pc, #324]	@ (8002b68 <Gear_Status+0x218>)
 8002a24:	791b      	ldrb	r3, [r3, #4]
 8002a26:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a2e:	d114      	bne.n	8002a5a <Gear_Status+0x10a>
				{
					DTE=(Reserved_SOC*1)/10.0;
 8002a30:	4b4e      	ldr	r3, [pc, #312]	@ (8002b6c <Gear_Status+0x21c>)
 8002a32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fd fcdc 	bl	80003f4 <__aeabi_i2d>
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	4b4b      	ldr	r3, [pc, #300]	@ (8002b70 <Gear_Status+0x220>)
 8002a42:	f7fd fe6b 	bl	800071c <__aeabi_ddiv>
 8002a46:	4602      	mov	r2, r0
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4610      	mov	r0, r2
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	f7fd ff75 	bl	800093c <__aeabi_d2uiz>
 8002a52:	4603      	mov	r3, r0
 8002a54:	b29a      	uxth	r2, r3
 8002a56:	4b47      	ldr	r3, [pc, #284]	@ (8002b74 <Gear_Status+0x224>)
 8002a58:	801a      	strh	r2, [r3, #0]
				}
			}

			if(Motor_Data.Device_Code==13)
 8002a5a:	4b43      	ldr	r3, [pc, #268]	@ (8002b68 <Gear_Status+0x218>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	2b0d      	cmp	r3, #13
 8002a60:	d16e      	bne.n	8002b40 <Gear_Status+0x1f0>
			{
				if(Motor_Data.Three_speed==3)
 8002a62:	4b41      	ldr	r3, [pc, #260]	@ (8002b68 <Gear_Status+0x218>)
 8002a64:	791b      	ldrb	r3, [r3, #4]
 8002a66:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a6e:	d120      	bne.n	8002ab2 <Gear_Status+0x162>
				{
					gear_status_print(1);
 8002a70:	2001      	movs	r0, #1
 8002a72:	f7fe f9f9 	bl	8000e68 <gear_status_print>
					DTE=(Reserved_SOC*1.4)/10.0;
 8002a76:	4b3d      	ldr	r3, [pc, #244]	@ (8002b6c <Gear_Status+0x21c>)
 8002a78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7fd fcb9 	bl	80003f4 <__aeabi_i2d>
 8002a82:	a335      	add	r3, pc, #212	@ (adr r3, 8002b58 <Gear_Status+0x208>)
 8002a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a88:	f7fd fd1e 	bl	80004c8 <__aeabi_dmul>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	460b      	mov	r3, r1
 8002a90:	4610      	mov	r0, r2
 8002a92:	4619      	mov	r1, r3
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	4b35      	ldr	r3, [pc, #212]	@ (8002b70 <Gear_Status+0x220>)
 8002a9a:	f7fd fe3f 	bl	800071c <__aeabi_ddiv>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4610      	mov	r0, r2
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	f7fd ff49 	bl	800093c <__aeabi_d2uiz>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	4b31      	ldr	r3, [pc, #196]	@ (8002b74 <Gear_Status+0x224>)
 8002ab0:	801a      	strh	r2, [r3, #0]
				}
				if(Motor_Data.Three_speed==0)
 8002ab2:	4b2d      	ldr	r3, [pc, #180]	@ (8002b68 <Gear_Status+0x218>)
 8002ab4:	791b      	ldrb	r3, [r3, #4]
 8002ab6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aba:	b2db      	uxtb	r3, r3
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d120      	bne.n	8002b02 <Gear_Status+0x1b2>
				{
					gear_status_print(2);
 8002ac0:	2002      	movs	r0, #2
 8002ac2:	f7fe f9d1 	bl	8000e68 <gear_status_print>
					DTE=(Reserved_SOC*1.2)/10.0;
 8002ac6:	4b29      	ldr	r3, [pc, #164]	@ (8002b6c <Gear_Status+0x21c>)
 8002ac8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fd fc91 	bl	80003f4 <__aeabi_i2d>
 8002ad2:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8002ad6:	4b28      	ldr	r3, [pc, #160]	@ (8002b78 <Gear_Status+0x228>)
 8002ad8:	f7fd fcf6 	bl	80004c8 <__aeabi_dmul>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	4610      	mov	r0, r2
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	f04f 0200 	mov.w	r2, #0
 8002ae8:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <Gear_Status+0x220>)
 8002aea:	f7fd fe17 	bl	800071c <__aeabi_ddiv>
 8002aee:	4602      	mov	r2, r0
 8002af0:	460b      	mov	r3, r1
 8002af2:	4610      	mov	r0, r2
 8002af4:	4619      	mov	r1, r3
 8002af6:	f7fd ff21 	bl	800093c <__aeabi_d2uiz>
 8002afa:	4603      	mov	r3, r0
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <Gear_Status+0x224>)
 8002b00:	801a      	strh	r2, [r3, #0]
				}
				if(Motor_Data.Three_speed==1)
 8002b02:	4b19      	ldr	r3, [pc, #100]	@ (8002b68 <Gear_Status+0x218>)
 8002b04:	791b      	ldrb	r3, [r3, #4]
 8002b06:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b40      	cmp	r3, #64	@ 0x40
 8002b0e:	d117      	bne.n	8002b40 <Gear_Status+0x1f0>
				{
					gear_status_print(3);
 8002b10:	2003      	movs	r0, #3
 8002b12:	f7fe f9a9 	bl	8000e68 <gear_status_print>
					DTE=(Reserved_SOC*1)/10.0;
 8002b16:	4b15      	ldr	r3, [pc, #84]	@ (8002b6c <Gear_Status+0x21c>)
 8002b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f7fd fc69 	bl	80003f4 <__aeabi_i2d>
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	4b12      	ldr	r3, [pc, #72]	@ (8002b70 <Gear_Status+0x220>)
 8002b28:	f7fd fdf8 	bl	800071c <__aeabi_ddiv>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4610      	mov	r0, r2
 8002b32:	4619      	mov	r1, r3
 8002b34:	f7fd ff02 	bl	800093c <__aeabi_d2uiz>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	b29a      	uxth	r2, r3
 8002b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b74 <Gear_Status+0x224>)
 8002b3e:	801a      	strh	r2, [r3, #0]
//						Gear_State=1;
//						DTE=(Reserved_SOC*1.4)/10.0;
//					}

		}
	if(BMS.SOC<150)
 8002b40:	4b0e      	ldr	r3, [pc, #56]	@ (8002b7c <Gear_Status+0x22c>)
 8002b42:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002b46:	2b95      	cmp	r3, #149	@ 0x95
 8002b48:	dc02      	bgt.n	8002b50 <Gear_Status+0x200>
	{
		DTE=0;
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <Gear_Status+0x224>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	801a      	strh	r2, [r3, #0]
	}
}
 8002b50:	bf00      	nop
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	f3af 8000 	nop.w
 8002b58:	66666666 	.word	0x66666666
 8002b5c:	3ff66666 	.word	0x3ff66666
 8002b60:	40010c00 	.word	0x40010c00
 8002b64:	20001956 	.word	0x20001956
 8002b68:	200018fc 	.word	0x200018fc
 8002b6c:	200018d8 	.word	0x200018d8
 8002b70:	40240000 	.word	0x40240000
 8002b74:	20001958 	.word	0x20001958
 8002b78:	3ff33333 	.word	0x3ff33333
 8002b7c:	2000141c 	.word	0x2000141c

08002b80 <EEPROM_init>:

void EEPROM_init()
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b084      	sub	sp, #16
 8002b84:	af00      	add	r7, sp, #0
  Range.Ref=I2C_Read_EEPROM(ODO_ADDRESS_Ref);
 8002b86:	20c0      	movs	r0, #192	@ 0xc0
 8002b88:	f7ff fc08 	bl	800239c <I2C_Read_EEPROM>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	461a      	mov	r2, r3
 8002b90:	4b63      	ldr	r3, [pc, #396]	@ (8002d20 <EEPROM_init+0x1a0>)
 8002b92:	609a      	str	r2, [r3, #8]
	 if(Range.Ref!=12345)
 8002b94:	4b62      	ldr	r3, [pc, #392]	@ (8002d20 <EEPROM_init+0x1a0>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f243 0239 	movw	r2, #12345	@ 0x3039
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d019      	beq.n	8002bd4 <EEPROM_init+0x54>
	 {
		 I2C_Write_EEPROM(12345, ODO_ADDRESS_Ref);
 8002ba0:	21c0      	movs	r1, #192	@ 0xc0
 8002ba2:	f243 0039 	movw	r0, #12345	@ 0x3039
 8002ba6:	f7ff fbe3 	bl	8002370 <I2C_Write_EEPROM>
		 I2C_Write_EEPROM(0, last_flash_update_EEPROM);
 8002baa:	21d0      	movs	r1, #208	@ 0xd0
 8002bac:	2000      	movs	r0, #0
 8002bae:	f7ff fbdf 	bl	8002370 <I2C_Write_EEPROM>
		 for(uint8_t inf=0;inf<=9;inf++)  //Read data from EEPROM
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	73fb      	strb	r3, [r7, #15]
 8002bb6:	e009      	b.n	8002bcc <EEPROM_init+0x4c>
		 {
			I2C_Write_EEPROM(0,EEPROM_ADDRESS[inf]);
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
 8002bba:	4a5a      	ldr	r2, [pc, #360]	@ (8002d24 <EEPROM_init+0x1a4>)
 8002bbc:	5cd3      	ldrb	r3, [r2, r3]
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	f7ff fbd5 	bl	8002370 <I2C_Write_EEPROM>
		 for(uint8_t inf=0;inf<=9;inf++)  //Read data from EEPROM
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	73fb      	strb	r3, [r7, #15]
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	2b09      	cmp	r3, #9
 8002bd0:	d9f2      	bls.n	8002bb8 <EEPROM_init+0x38>
 8002bd2:	e09d      	b.n	8002d10 <EEPROM_init+0x190>
		 }
	 }
	 else
	 {
		 last_flash_update=I2C_Read_EEPROM(last_flash_update_EEPROM); // read last flash write data
 8002bd4:	20d0      	movs	r0, #208	@ 0xd0
 8002bd6:	f7ff fbe1 	bl	800239c <I2C_Read_EEPROM>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	461a      	mov	r2, r3
 8002bde:	4b52      	ldr	r3, [pc, #328]	@ (8002d28 <EEPROM_init+0x1a8>)
 8002be0:	601a      	str	r2, [r3, #0]

		 for(uint8_t inf=0;inf<=9;inf++)  //Read data from EEPROM
 8002be2:	2300      	movs	r3, #0
 8002be4:	73bb      	strb	r3, [r7, #14]
 8002be6:	e015      	b.n	8002c14 <EEPROM_init+0x94>
		 {
			Odo_Value_1[inf]=Odo_Value[inf]=I2C_Read_EEPROM(EEPROM_ADDRESS[inf]);
 8002be8:	7bbb      	ldrb	r3, [r7, #14]
 8002bea:	4a4e      	ldr	r2, [pc, #312]	@ (8002d24 <EEPROM_init+0x1a4>)
 8002bec:	5cd3      	ldrb	r3, [r2, r3]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fbd4 	bl	800239c <I2C_Read_EEPROM>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	7bbb      	ldrb	r3, [r7, #14]
 8002bf8:	4611      	mov	r1, r2
 8002bfa:	4a4c      	ldr	r2, [pc, #304]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002bfc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8002c00:	7bba      	ldrb	r2, [r7, #14]
 8002c02:	494a      	ldr	r1, [pc, #296]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c08:	4949      	ldr	r1, [pc, #292]	@ (8002d30 <EEPROM_init+0x1b0>)
 8002c0a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		 for(uint8_t inf=0;inf<=9;inf++)  //Read data from EEPROM
 8002c0e:	7bbb      	ldrb	r3, [r7, #14]
 8002c10:	3301      	adds	r3, #1
 8002c12:	73bb      	strb	r3, [r7, #14]
 8002c14:	7bbb      	ldrb	r3, [r7, #14]
 8002c16:	2b09      	cmp	r3, #9
 8002c18:	d9e6      	bls.n	8002be8 <EEPROM_init+0x68>
		 }

		 for (uint8_t i = 1; i < 10; i++)
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	737b      	strb	r3, [r7, #13]
 8002c1e:	e011      	b.n	8002c44 <EEPROM_init+0xc4>
		 {
			if (Odo_Value[i] < Odo_Value[ADR_LOC])
 8002c20:	7b7b      	ldrb	r3, [r7, #13]
 8002c22:	4a42      	ldr	r2, [pc, #264]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c24:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c28:	4b42      	ldr	r3, [pc, #264]	@ (8002d34 <EEPROM_init+0x1b4>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4b3f      	ldr	r3, [pc, #252]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c30:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d202      	bcs.n	8002c3e <EEPROM_init+0xbe>
			{
				ADR_LOC= i;
 8002c38:	4a3e      	ldr	r2, [pc, #248]	@ (8002d34 <EEPROM_init+0x1b4>)
 8002c3a:	7b7b      	ldrb	r3, [r7, #13]
 8002c3c:	7013      	strb	r3, [r2, #0]
		 for (uint8_t i = 1; i < 10; i++)
 8002c3e:	7b7b      	ldrb	r3, [r7, #13]
 8002c40:	3301      	adds	r3, #1
 8002c42:	737b      	strb	r3, [r7, #13]
 8002c44:	7b7b      	ldrb	r3, [r7, #13]
 8002c46:	2b09      	cmp	r3, #9
 8002c48:	d9ea      	bls.n	8002c20 <EEPROM_init+0xa0>
			}
		 }

		uint32_t temp=0;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
		 for (uint8_t i = 0; i < 10; i++)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	733b      	strb	r3, [r7, #12]
 8002c52:	e02d      	b.n	8002cb0 <EEPROM_init+0x130>
		 {
			 for (uint8_t j = 0; j < 9-i; j++)
 8002c54:	2300      	movs	r3, #0
 8002c56:	72fb      	strb	r3, [r7, #11]
 8002c58:	e021      	b.n	8002c9e <EEPROM_init+0x11e>
			 {
				 if (Odo_Value[j] > Odo_Value[j+1])
 8002c5a:	7afb      	ldrb	r3, [r7, #11]
 8002c5c:	4a33      	ldr	r2, [pc, #204]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c5e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c62:	7afb      	ldrb	r3, [r7, #11]
 8002c64:	3301      	adds	r3, #1
 8002c66:	4931      	ldr	r1, [pc, #196]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d913      	bls.n	8002c98 <EEPROM_init+0x118>
				 {
					 // Swap arr[j] and arr[j+1]
					 temp = Odo_Value[j];
 8002c70:	7afb      	ldrb	r3, [r7, #11]
 8002c72:	4a2e      	ldr	r2, [pc, #184]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c78:	607b      	str	r3, [r7, #4]
					 Odo_Value[j] = Odo_Value[j+1];
 8002c7a:	7afb      	ldrb	r3, [r7, #11]
 8002c7c:	1c5a      	adds	r2, r3, #1
 8002c7e:	7afb      	ldrb	r3, [r7, #11]
 8002c80:	492a      	ldr	r1, [pc, #168]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c82:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002c86:	4929      	ldr	r1, [pc, #164]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					 Odo_Value[j+1] = temp;
 8002c8c:	7afb      	ldrb	r3, [r7, #11]
 8002c8e:	3301      	adds	r3, #1
 8002c90:	4926      	ldr	r1, [pc, #152]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			 for (uint8_t j = 0; j < 9-i; j++)
 8002c98:	7afb      	ldrb	r3, [r7, #11]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	72fb      	strb	r3, [r7, #11]
 8002c9e:	7afa      	ldrb	r2, [r7, #11]
 8002ca0:	7b3b      	ldrb	r3, [r7, #12]
 8002ca2:	f1c3 0309 	rsb	r3, r3, #9
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	dbd7      	blt.n	8002c5a <EEPROM_init+0xda>
		 for (uint8_t i = 0; i < 10; i++)
 8002caa:	7b3b      	ldrb	r3, [r7, #12]
 8002cac:	3301      	adds	r3, #1
 8002cae:	733b      	strb	r3, [r7, #12]
 8002cb0:	7b3b      	ldrb	r3, [r7, #12]
 8002cb2:	2b09      	cmp	r3, #9
 8002cb4:	d9ce      	bls.n	8002c54 <EEPROM_init+0xd4>
				 }
			 }
		 }
		 uint8_t check_temp=0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	72bb      	strb	r3, [r7, #10]
		for(uint8_t i=0;i<=9;i++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	727b      	strb	r3, [r7, #9]
 8002cbe:	e01d      	b.n	8002cfc <EEPROM_init+0x17c>
		{
			if((last_flash_update<=Odo_Value[i])&&((last_flash_update+1000)>=Odo_Value[i]))
 8002cc0:	7a7b      	ldrb	r3, [r7, #9]
 8002cc2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002cc4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002cc8:	4b17      	ldr	r3, [pc, #92]	@ (8002d28 <EEPROM_init+0x1a8>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d312      	bcc.n	8002cf6 <EEPROM_init+0x176>
 8002cd0:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <EEPROM_init+0x1a8>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8002cd8:	7a7b      	ldrb	r3, [r7, #9]
 8002cda:	4914      	ldr	r1, [pc, #80]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002cdc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d308      	bcc.n	8002cf6 <EEPROM_init+0x176>
			{
				Range.Odometer_Value=Odo_Value[i];
 8002ce4:	7a7b      	ldrb	r3, [r7, #9]
 8002ce6:	4a11      	ldr	r2, [pc, #68]	@ (8002d2c <EEPROM_init+0x1ac>)
 8002ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cec:	4a0c      	ldr	r2, [pc, #48]	@ (8002d20 <EEPROM_init+0x1a0>)
 8002cee:	6013      	str	r3, [r2, #0]
				check_temp++;
 8002cf0:	7abb      	ldrb	r3, [r7, #10]
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	72bb      	strb	r3, [r7, #10]
		for(uint8_t i=0;i<=9;i++)
 8002cf6:	7a7b      	ldrb	r3, [r7, #9]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	727b      	strb	r3, [r7, #9]
 8002cfc:	7a7b      	ldrb	r3, [r7, #9]
 8002cfe:	2b09      	cmp	r3, #9
 8002d00:	d9de      	bls.n	8002cc0 <EEPROM_init+0x140>
			}
		}

		if(check_temp==0)
 8002d02:	7abb      	ldrb	r3, [r7, #10]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d103      	bne.n	8002d10 <EEPROM_init+0x190>
		{
			Range.Odometer_Value=last_flash_update;
 8002d08:	4b07      	ldr	r3, [pc, #28]	@ (8002d28 <EEPROM_init+0x1a8>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a04      	ldr	r2, [pc, #16]	@ (8002d20 <EEPROM_init+0x1a0>)
 8002d0e:	6013      	str	r3, [r2, #0]
		}
	 }
	 first_time=3;
 8002d10:	4b09      	ldr	r3, [pc, #36]	@ (8002d38 <EEPROM_init+0x1b8>)
 8002d12:	2203      	movs	r2, #3
 8002d14:	701a      	strb	r2, [r3, #0]
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	2000190c 	.word	0x2000190c
 8002d24:	200007a4 	.word	0x200007a4
 8002d28:	200018f4 	.word	0x200018f4
 8002d2c:	20001888 	.word	0x20001888
 8002d30:	200018b0 	.word	0x200018b0
 8002d34:	2000191b 	.word	0x2000191b
 8002d38:	2000079c 	.word	0x2000079c

08002d3c <BMS_CAN>:

uint8_t can_error=0,can_error_state=0,error_count=0;
void BMS_CAN()//Transmitter function
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
	for(Tx_count=0; Tx_count<12; Tx_count++)
 8002d40:	4b34      	ldr	r3, [pc, #208]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	701a      	strb	r2, [r3, #0]
 8002d46:	e029      	b.n	8002d9c <BMS_CAN+0x60>
	  {
		TxHeader.ExtId = BMS_ID[Tx_count]; // Extended Identifier
 8002d48:	4b32      	ldr	r3, [pc, #200]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	4b32      	ldr	r3, [pc, #200]	@ (8002e18 <BMS_CAN+0xdc>)
 8002d50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d54:	4a31      	ldr	r2, [pc, #196]	@ (8002e1c <BMS_CAN+0xe0>)
 8002d56:	6053      	str	r3, [r2, #4]
		TxHeader.IDE = CAN_ID_EXT; // Identifier Extension
 8002d58:	4b30      	ldr	r3, [pc, #192]	@ (8002e1c <BMS_CAN+0xe0>)
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	609a      	str	r2, [r3, #8]
		TxHeader.RTR = CAN_RTR_DATA;// Remote Transmission Request bit, here send data frame
 8002d5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002e1c <BMS_CAN+0xe0>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	60da      	str	r2, [r3, #12]
		TxHeader.DLC = 8;//Data length code
 8002d64:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <BMS_CAN+0xe0>)
 8002d66:	2208      	movs	r2, #8
 8002d68:	611a      	str	r2, [r3, #16]
		Transmit_Data[Tx_count]=0x00;//Data
 8002d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	4b2b      	ldr	r3, [pc, #172]	@ (8002e20 <BMS_CAN+0xe4>)
 8002d72:	2100      	movs	r1, #0
 8002d74:	5499      	strb	r1, [r3, r2]

	   if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, &Transmit_Data[Tx_count], &TxMailBox) != HAL_OK)//Adding data to the mailbox for transmitting
 8002d76:	4b27      	ldr	r3, [pc, #156]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	4b28      	ldr	r3, [pc, #160]	@ (8002e20 <BMS_CAN+0xe4>)
 8002d7e:	441a      	add	r2, r3
 8002d80:	4b28      	ldr	r3, [pc, #160]	@ (8002e24 <BMS_CAN+0xe8>)
 8002d82:	4926      	ldr	r1, [pc, #152]	@ (8002e1c <BMS_CAN+0xe0>)
 8002d84:	4828      	ldr	r0, [pc, #160]	@ (8002e28 <BMS_CAN+0xec>)
 8002d86:	f001 fdd9 	bl	800493c <HAL_CAN_AddTxMessage>
		  {
		   //Error_Handler();
		  }
	  HAL_Delay(50);
 8002d8a:	2032      	movs	r0, #50	@ 0x32
 8002d8c:	f001 fbaa 	bl	80044e4 <HAL_Delay>
	for(Tx_count=0; Tx_count<12; Tx_count++)
 8002d90:	4b20      	ldr	r3, [pc, #128]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	3301      	adds	r3, #1
 8002d96:	b2da      	uxtb	r2, r3
 8002d98:	4b1e      	ldr	r3, [pc, #120]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d9a:	701a      	strb	r2, [r3, #0]
 8002d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e14 <BMS_CAN+0xd8>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b0b      	cmp	r3, #11
 8002da2:	d9d1      	bls.n	8002d48 <BMS_CAN+0xc>
	  }

		if(can_error_state==0) // Can Error finder
 8002da4:	4b21      	ldr	r3, [pc, #132]	@ (8002e2c <BMS_CAN+0xf0>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d111      	bne.n	8002dd0 <BMS_CAN+0x94>
		{
			if(can_error)
 8002dac:	4b20      	ldr	r3, [pc, #128]	@ (8002e30 <BMS_CAN+0xf4>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <BMS_CAN+0x84>
			{
				error_count++;
 8002db4:	4b1f      	ldr	r3, [pc, #124]	@ (8002e34 <BMS_CAN+0xf8>)
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	3301      	adds	r3, #1
 8002dba:	b2da      	uxtb	r2, r3
 8002dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8002e34 <BMS_CAN+0xf8>)
 8002dbe:	701a      	strb	r2, [r3, #0]
			}
			if(error_count>=10)
 8002dc0:	4b1c      	ldr	r3, [pc, #112]	@ (8002e34 <BMS_CAN+0xf8>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b09      	cmp	r3, #9
 8002dc6:	d91c      	bls.n	8002e02 <BMS_CAN+0xc6>
			{
				can_error_state=1;
 8002dc8:	4b18      	ldr	r3, [pc, #96]	@ (8002e2c <BMS_CAN+0xf0>)
 8002dca:	2201      	movs	r2, #1
 8002dcc:	701a      	strb	r2, [r3, #0]
 8002dce:	e018      	b.n	8002e02 <BMS_CAN+0xc6>
			}
		}
		else
		{
			lcd_print_char(3, 85, "Batt");
 8002dd0:	4a19      	ldr	r2, [pc, #100]	@ (8002e38 <BMS_CAN+0xfc>)
 8002dd2:	2155      	movs	r1, #85	@ 0x55
 8002dd4:	2003      	movs	r0, #3
 8002dd6:	f7fe f92f 	bl	8001038 <lcd_print_char>
			lcd_print_char(3, 110, "Err");
 8002dda:	4a18      	ldr	r2, [pc, #96]	@ (8002e3c <BMS_CAN+0x100>)
 8002ddc:	216e      	movs	r1, #110	@ 0x6e
 8002dde:	2003      	movs	r0, #3
 8002de0:	f7fe f92a 	bl	8001038 <lcd_print_char>
			BMS.SOC=BMS.Max_Temp=BMS.Min_Temp=BMS.Cumulative_Total_Voltage=0;
 8002de4:	4b16      	ldr	r3, [pc, #88]	@ (8002e40 <BMS_CAN+0x104>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	801a      	strh	r2, [r3, #0]
 8002dea:	4b15      	ldr	r3, [pc, #84]	@ (8002e40 <BMS_CAN+0x104>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	75da      	strb	r2, [r3, #23]
 8002df0:	4b13      	ldr	r3, [pc, #76]	@ (8002e40 <BMS_CAN+0x104>)
 8002df2:	7dda      	ldrb	r2, [r3, #23]
 8002df4:	4b12      	ldr	r3, [pc, #72]	@ (8002e40 <BMS_CAN+0x104>)
 8002df6:	755a      	strb	r2, [r3, #21]
 8002df8:	4b11      	ldr	r3, [pc, #68]	@ (8002e40 <BMS_CAN+0x104>)
 8002dfa:	7d5b      	ldrb	r3, [r3, #21]
 8002dfc:	b21a      	sxth	r2, r3
 8002dfe:	4b10      	ldr	r3, [pc, #64]	@ (8002e40 <BMS_CAN+0x104>)
 8002e00:	819a      	strh	r2, [r3, #12]
		}
		can_error=1;
 8002e02:	4b0b      	ldr	r3, [pc, #44]	@ (8002e30 <BMS_CAN+0xf4>)
 8002e04:	2201      	movs	r2, #1
 8002e06:	701a      	strb	r2, [r3, #0]
	Tx_count=0;
 8002e08:	4b02      	ldr	r3, [pc, #8]	@ (8002e14 <BMS_CAN+0xd8>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	701a      	strb	r2, [r3, #0]
}
 8002e0e:	bf00      	nop
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	20001864 	.word	0x20001864
 8002e18:	200007b0 	.word	0x200007b0
 8002e1c:	20001920 	.word	0x20001920
 8002e20:	20001868 	.word	0x20001868
 8002e24:	20001874 	.word	0x20001874
 8002e28:	20001468 	.word	0x20001468
 8002e2c:	2000195b 	.word	0x2000195b
 8002e30:	2000195a 	.word	0x2000195a
 8002e34:	2000195c 	.word	0x2000195c
 8002e38:	08007a88 	.word	0x08007a88
 8002e3c:	08007a90 	.word	0x08007a90
 8002e40:	2000141c 	.word	0x2000141c

08002e44 <battery_bar_soc>:

uint8_t temp_bat=0;
void battery_bar_soc()
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0

	if((Reserved_SOC>=950)&&(Reserved_SOC<=1000))
 8002e48:	4b3a      	ldr	r3, [pc, #232]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002e4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e4e:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8002e52:	4293      	cmp	r3, r2
 8002e54:	dd09      	ble.n	8002e6a <battery_bar_soc+0x26>
 8002e56:	4b37      	ldr	r3, [pc, #220]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002e58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e60:	dc03      	bgt.n	8002e6a <battery_bar_soc+0x26>
	{
		battery_bar_print(5);
 8002e62:	2005      	movs	r0, #5
 8002e64:	f7fe f856 	bl	8000f14 <battery_bar_print>
	{
 8002e68:	e062      	b.n	8002f30 <battery_bar_soc+0xec>
	}
	else if((Reserved_SOC>=800)&&(Reserved_SOC<=949))
 8002e6a:	4b32      	ldr	r3, [pc, #200]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002e6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e70:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8002e74:	db0a      	blt.n	8002e8c <battery_bar_soc+0x48>
 8002e76:	4b2f      	ldr	r3, [pc, #188]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002e78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e7c:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8002e80:	4293      	cmp	r3, r2
 8002e82:	dc03      	bgt.n	8002e8c <battery_bar_soc+0x48>
	{
		battery_bar_print(4);
 8002e84:	2004      	movs	r0, #4
 8002e86:	f7fe f845 	bl	8000f14 <battery_bar_print>
	{
 8002e8a:	e051      	b.n	8002f30 <battery_bar_soc+0xec>
	}
	else if((Reserved_SOC>=600)&&(Reserved_SOC<=799))
 8002e8c:	4b29      	ldr	r3, [pc, #164]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002e8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e92:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8002e96:	db09      	blt.n	8002eac <battery_bar_soc+0x68>
 8002e98:	4b26      	ldr	r3, [pc, #152]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002e9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e9e:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8002ea2:	da03      	bge.n	8002eac <battery_bar_soc+0x68>
	{
		battery_bar_print(3);
 8002ea4:	2003      	movs	r0, #3
 8002ea6:	f7fe f835 	bl	8000f14 <battery_bar_print>
	{
 8002eaa:	e041      	b.n	8002f30 <battery_bar_soc+0xec>
	}
	else if((Reserved_SOC>=400)&&(Reserved_SOC<=599))
 8002eac:	4b21      	ldr	r3, [pc, #132]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002eae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eb2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002eb6:	db09      	blt.n	8002ecc <battery_bar_soc+0x88>
 8002eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002eba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ebe:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8002ec2:	da03      	bge.n	8002ecc <battery_bar_soc+0x88>
	{
		battery_bar_print(2);
 8002ec4:	2002      	movs	r0, #2
 8002ec6:	f7fe f825 	bl	8000f14 <battery_bar_print>
	{
 8002eca:	e031      	b.n	8002f30 <battery_bar_soc+0xec>
	}
	else if((Reserved_SOC>=200)&&(Reserved_SOC<=399))
 8002ecc:	4b19      	ldr	r3, [pc, #100]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002ece:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ed2:	2bc7      	cmp	r3, #199	@ 0xc7
 8002ed4:	dd09      	ble.n	8002eea <battery_bar_soc+0xa6>
 8002ed6:	4b17      	ldr	r3, [pc, #92]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002ed8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002edc:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8002ee0:	da03      	bge.n	8002eea <battery_bar_soc+0xa6>
	{
		battery_bar_print(1);
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	f7fe f816 	bl	8000f14 <battery_bar_print>
	{
 8002ee8:	e022      	b.n	8002f30 <battery_bar_soc+0xec>
	}
	else if((Reserved_SOC>=0)&&(Reserved_SOC<=199))
 8002eea:	4b12      	ldr	r3, [pc, #72]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002eec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	db19      	blt.n	8002f28 <battery_bar_soc+0xe4>
 8002ef4:	4b0f      	ldr	r3, [pc, #60]	@ (8002f34 <battery_bar_soc+0xf0>)
 8002ef6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002efa:	2bc7      	cmp	r3, #199	@ 0xc7
 8002efc:	dc14      	bgt.n	8002f28 <battery_bar_soc+0xe4>
	{
		bat_icon_toogle=!bat_icon_toogle;
 8002efe:	4b0e      	ldr	r3, [pc, #56]	@ (8002f38 <battery_bar_soc+0xf4>)
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	bf0c      	ite	eq
 8002f06:	2301      	moveq	r3, #1
 8002f08:	2300      	movne	r3, #0
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f38 <battery_bar_soc+0xf4>)
 8002f10:	701a      	strb	r2, [r3, #0]

		if(bat_icon_toogle){
 8002f12:	4b09      	ldr	r3, [pc, #36]	@ (8002f38 <battery_bar_soc+0xf4>)
 8002f14:	781b      	ldrb	r3, [r3, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <battery_bar_soc+0xde>
			battery_bar_print(0);
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f7fd fffa 	bl	8000f14 <battery_bar_print>
		if(bat_icon_toogle){
 8002f20:	e006      	b.n	8002f30 <battery_bar_soc+0xec>
		}
		else{

			line_print();
 8002f22:	f7fe fad5 	bl	80014d0 <line_print>
		if(bat_icon_toogle){
 8002f26:	e003      	b.n	8002f30 <battery_bar_soc+0xec>
		}
	}
	else
	{
		battery_bar_print(0);
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f7fd fff3 	bl	8000f14 <battery_bar_print>
	}
}
 8002f2e:	bf00      	nop
 8002f30:	bf00      	nop
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	200018d8 	.word	0x200018d8
 8002f38:	200018db 	.word	0x200018db

08002f3c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)//Receiver Interrupt Function
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, Received_Data) == HAL_OK)//Receiving data through FIFO
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	4b35      	ldr	r3, [pc, #212]	@ (800301c <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8002f48:	4a35      	ldr	r2, [pc, #212]	@ (8003020 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	f001 fdc5 	bl	8004ada <HAL_CAN_GetRxMessage>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d15e      	bne.n	8003014 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>
 	{
 		Rx_Id = RxHeader.ExtId;
 8002f56:	4b32      	ldr	r3, [pc, #200]	@ (8003020 <HAL_CAN_RxFifo0MsgPendingCallback+0xe4>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	4a32      	ldr	r2, [pc, #200]	@ (8003024 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8002f5c:	6013      	str	r3, [r2, #0]
 		merge(Rx_Id);// Implementation of merging and splitting received BMS data
 8002f5e:	4b31      	ldr	r3, [pc, #196]	@ (8003024 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe fad8 	bl	8001518 <merge>
 		can_error_state=0;
 8002f68:	4b2f      	ldr	r3, [pc, #188]	@ (8003028 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	701a      	strb	r2, [r3, #0]
 		can_error=0;
 8002f6e:	4b2f      	ldr	r3, [pc, #188]	@ (800302c <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	701a      	strb	r2, [r3, #0]
 		error_count=0;
 8002f74:	4b2e      	ldr	r3, [pc, #184]	@ (8003030 <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	701a      	strb	r2, [r3, #0]

 		if(Rx_Id==0x09021024)
 8002f7a:	4b2a      	ldr	r3, [pc, #168]	@ (8003024 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a2d      	ldr	r2, [pc, #180]	@ (8003034 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d147      	bne.n	8003014 <HAL_CAN_RxFifo0MsgPendingCallback+0xd8>
		{
 				TxHeader.ExtId =0x09022024; // Extended Identifier
 8002f84:	4b2c      	ldr	r3, [pc, #176]	@ (8003038 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8002f86:	4a2d      	ldr	r2, [pc, #180]	@ (800303c <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 8002f88:	605a      	str	r2, [r3, #4]
 				TxHeader.IDE = CAN_ID_EXT; // Identifier Extension
 8002f8a:	4b2b      	ldr	r3, [pc, #172]	@ (8003038 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8002f8c:	2204      	movs	r2, #4
 8002f8e:	609a      	str	r2, [r3, #8]
 				TxHeader.RTR = CAN_RTR_DATA;// Remote Transmission Request bit, here send data frame
 8002f90:	4b29      	ldr	r3, [pc, #164]	@ (8003038 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	60da      	str	r2, [r3, #12]
 				TxHeader.DLC = 8;//Data length code
 8002f96:	4b28      	ldr	r3, [pc, #160]	@ (8003038 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8002f98:	2208      	movs	r2, #8
 8002f9a:	611a      	str	r2, [r3, #16]
 				Transmit_Data[0]=0x02;//Flio->1 Bheem->2
 8002f9c:	4b28      	ldr	r3, [pc, #160]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	701a      	strb	r2, [r3, #0]
 				Transmit_Data[1]=((Range.Odometer_Value&0xff000000)>>24);//Data
 8002fa2:	4b28      	ldr	r3, [pc, #160]	@ (8003044 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	0e1b      	lsrs	r3, r3, #24
 8002fa8:	b2da      	uxtb	r2, r3
 8002faa:	4b25      	ldr	r3, [pc, #148]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002fac:	705a      	strb	r2, [r3, #1]
 				Transmit_Data[2]=((Range.Odometer_Value&0x00ff0000)>>16);//Data
 8002fae:	4b25      	ldr	r3, [pc, #148]	@ (8003044 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	0c1b      	lsrs	r3, r3, #16
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	4b22      	ldr	r3, [pc, #136]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002fb8:	709a      	strb	r2, [r3, #2]
 				Transmit_Data[3]=((Range.Odometer_Value&0x0000ff00)>>8);//Data
 8002fba:	4b22      	ldr	r3, [pc, #136]	@ (8003044 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	0a1b      	lsrs	r3, r3, #8
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	4b1f      	ldr	r3, [pc, #124]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002fc4:	70da      	strb	r2, [r3, #3]
 				Transmit_Data[4]=((Range.Odometer_Value&0x000000ff));//Data
 8002fc6:	4b1f      	ldr	r3, [pc, #124]	@ (8003044 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	4b1c      	ldr	r3, [pc, #112]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002fce:	711a      	strb	r2, [r3, #4]
 				Transmit_Data[5]=((CGC_value&0xff00)>>8);//Data
 8002fd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003048 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	0a1b      	lsrs	r3, r3, #8
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	4b19      	ldr	r3, [pc, #100]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002fda:	715a      	strb	r2, [r3, #5]
 				Transmit_Data[6]=((CGC_value&0x00ff)>>0);;//Data
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003048 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002fe4:	719a      	strb	r2, [r3, #6]
 				Transmit_Data[7]=(Reserved_SOC/10);//Data
 8002fe6:	4b19      	ldr	r3, [pc, #100]	@ (800304c <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 8002fe8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fec:	4a18      	ldr	r2, [pc, #96]	@ (8003050 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 8002fee:	fb82 1203 	smull	r1, r2, r2, r3
 8002ff2:	1092      	asrs	r2, r2, #2
 8002ff4:	17db      	asrs	r3, r3, #31
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	b21b      	sxth	r3, r3
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4b10      	ldr	r3, [pc, #64]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8002ffe:	71da      	strb	r2, [r3, #7]

 			   if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, &Transmit_Data[Tx_count], &TxMailBox) != HAL_OK)//Adding data to the mailbox for transmitting
 8003000:	4b14      	ldr	r3, [pc, #80]	@ (8003054 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	4b0e      	ldr	r3, [pc, #56]	@ (8003040 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 8003008:	441a      	add	r2, r3
 800300a:	1d38      	adds	r0, r7, #4
 800300c:	4b12      	ldr	r3, [pc, #72]	@ (8003058 <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 800300e:	490a      	ldr	r1, [pc, #40]	@ (8003038 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8003010:	f001 fc94 	bl	800493c <HAL_CAN_AddTxMessage>
 				  {
 				   //Error_Handler();
 				  }
		}
 	}
}
 8003014:	bf00      	nop
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20001414 	.word	0x20001414
 8003020:	20001938 	.word	0x20001938
 8003024:	20001870 	.word	0x20001870
 8003028:	2000195b 	.word	0x2000195b
 800302c:	2000195a 	.word	0x2000195a
 8003030:	2000195c 	.word	0x2000195c
 8003034:	09021024 	.word	0x09021024
 8003038:	20001920 	.word	0x20001920
 800303c:	09022024 	.word	0x09022024
 8003040:	20001868 	.word	0x20001868
 8003044:	2000190c 	.word	0x2000190c
 8003048:	200018f0 	.word	0x200018f0
 800304c:	200018d8 	.word	0x200018d8
 8003050:	66666667 	.word	0x66666667
 8003054:	20001864 	.word	0x20001864
 8003058:	20001874 	.word	0x20001874

0800305c <ODO_PRINT>:

uint16_t pluse_count=0;uint8_t bike_speed;
uint8_t ODO_Loc=1,ODO_sample_1,ODO_sample_2,ODO_Loc_state_10,ODO_Loc_state_11,ODO_Loc_state_20,ODO_Loc_state_21,ODO_Loc_state_30,ODO_Loc_state_31,ODO_Loc_state_40,ODO_Loc_state_41;
void ODO_PRINT()
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
	lcd_speed(bike_speed);
 8003062:	4b74      	ldr	r3, [pc, #464]	@ (8003234 <ODO_PRINT+0x1d8>)
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f7fd fe4c 	bl	8000d04 <lcd_speed>
	lcd_clear(0, 96, 51);
 800306c:	2233      	movs	r2, #51	@ 0x33
 800306e:	2160      	movs	r1, #96	@ 0x60
 8003070:	2000      	movs	r0, #0
 8003072:	f7fe f8bb 	bl	80011ec <lcd_clear>
	uint8_t first_1=DTE/100;
 8003076:	4b70      	ldr	r3, [pc, #448]	@ (8003238 <ODO_PRINT+0x1dc>)
 8003078:	881b      	ldrh	r3, [r3, #0]
 800307a:	4a70      	ldr	r2, [pc, #448]	@ (800323c <ODO_PRINT+0x1e0>)
 800307c:	fba2 2303 	umull	r2, r3, r2, r3
 8003080:	095b      	lsrs	r3, r3, #5
 8003082:	b29b      	uxth	r3, r3
 8003084:	73fb      	strb	r3, [r7, #15]
	uint8_t second_1=((DTE%100)/10);
 8003086:	4b6c      	ldr	r3, [pc, #432]	@ (8003238 <ODO_PRINT+0x1dc>)
 8003088:	881b      	ldrh	r3, [r3, #0]
 800308a:	4a6c      	ldr	r2, [pc, #432]	@ (800323c <ODO_PRINT+0x1e0>)
 800308c:	fba2 1203 	umull	r1, r2, r2, r3
 8003090:	0952      	lsrs	r2, r2, #5
 8003092:	2164      	movs	r1, #100	@ 0x64
 8003094:	fb01 f202 	mul.w	r2, r1, r2
 8003098:	1a9b      	subs	r3, r3, r2
 800309a:	b29b      	uxth	r3, r3
 800309c:	4a68      	ldr	r2, [pc, #416]	@ (8003240 <ODO_PRINT+0x1e4>)
 800309e:	fba2 2303 	umull	r2, r3, r2, r3
 80030a2:	08db      	lsrs	r3, r3, #3
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	73bb      	strb	r3, [r7, #14]
	uint8_t third_1=((DTE%100)%10);
 80030a8:	4b63      	ldr	r3, [pc, #396]	@ (8003238 <ODO_PRINT+0x1dc>)
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	4a63      	ldr	r2, [pc, #396]	@ (800323c <ODO_PRINT+0x1e0>)
 80030ae:	fba2 1203 	umull	r1, r2, r2, r3
 80030b2:	0952      	lsrs	r2, r2, #5
 80030b4:	2164      	movs	r1, #100	@ 0x64
 80030b6:	fb01 f202 	mul.w	r2, r1, r2
 80030ba:	1a9b      	subs	r3, r3, r2
 80030bc:	b29a      	uxth	r2, r3
 80030be:	4b60      	ldr	r3, [pc, #384]	@ (8003240 <ODO_PRINT+0x1e4>)
 80030c0:	fba3 1302 	umull	r1, r3, r3, r2
 80030c4:	08d9      	lsrs	r1, r3, #3
 80030c6:	460b      	mov	r3, r1
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	440b      	add	r3, r1
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	737b      	strb	r3, [r7, #13]
	dte_icon_print();
 80030d4:	f7fd ff70 	bl	8000fb8 <dte_icon_print>
	lcd_print_digit_wos(0, 98,first_1);
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	461a      	mov	r2, r3
 80030dc:	2162      	movs	r1, #98	@ 0x62
 80030de:	2000      	movs	r0, #0
 80030e0:	f7fe f8aa 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(0, 104,second_1);
 80030e4:	7bbb      	ldrb	r3, [r7, #14]
 80030e6:	461a      	mov	r2, r3
 80030e8:	2168      	movs	r1, #104	@ 0x68
 80030ea:	2000      	movs	r0, #0
 80030ec:	f7fe f8a4 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(0, 110,third_1);
 80030f0:	7b7b      	ldrb	r3, [r7, #13]
 80030f2:	461a      	mov	r2, r3
 80030f4:	216e      	movs	r1, #110	@ 0x6e
 80030f6:	2000      	movs	r0, #0
 80030f8:	f7fe f89e 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_char(0, 116, "km");
 80030fc:	4a51      	ldr	r2, [pc, #324]	@ (8003244 <ODO_PRINT+0x1e8>)
 80030fe:	2174      	movs	r1, #116	@ 0x74
 8003100:	2000      	movs	r0, #0
 8003102:	f7fd ff99 	bl	8001038 <lcd_print_char>

	uint8_t first = (Range.Odometer_Value / 1000000);
 8003106:	4b50      	ldr	r3, [pc, #320]	@ (8003248 <ODO_PRINT+0x1ec>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a50      	ldr	r2, [pc, #320]	@ (800324c <ODO_PRINT+0x1f0>)
 800310c:	fba2 2303 	umull	r2, r3, r2, r3
 8003110:	0c9b      	lsrs	r3, r3, #18
 8003112:	733b      	strb	r3, [r7, #12]
	uint8_t second = ((Range.Odometer_Value % 1000000) / 100000);
 8003114:	4b4c      	ldr	r3, [pc, #304]	@ (8003248 <ODO_PRINT+0x1ec>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	4b4c      	ldr	r3, [pc, #304]	@ (800324c <ODO_PRINT+0x1f0>)
 800311a:	fba3 1302 	umull	r1, r3, r3, r2
 800311e:	0c9b      	lsrs	r3, r3, #18
 8003120:	494b      	ldr	r1, [pc, #300]	@ (8003250 <ODO_PRINT+0x1f4>)
 8003122:	fb01 f303 	mul.w	r3, r1, r3
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	095b      	lsrs	r3, r3, #5
 800312a:	4a4a      	ldr	r2, [pc, #296]	@ (8003254 <ODO_PRINT+0x1f8>)
 800312c:	fba2 2303 	umull	r2, r3, r2, r3
 8003130:	09db      	lsrs	r3, r3, #7
 8003132:	72fb      	strb	r3, [r7, #11]
	uint8_t third = ((Range.Odometer_Value % 100000) / 10000);
 8003134:	4b44      	ldr	r3, [pc, #272]	@ (8003248 <ODO_PRINT+0x1ec>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	0953      	lsrs	r3, r2, #5
 800313a:	4946      	ldr	r1, [pc, #280]	@ (8003254 <ODO_PRINT+0x1f8>)
 800313c:	fba1 1303 	umull	r1, r3, r1, r3
 8003140:	09db      	lsrs	r3, r3, #7
 8003142:	4945      	ldr	r1, [pc, #276]	@ (8003258 <ODO_PRINT+0x1fc>)
 8003144:	fb01 f303 	mul.w	r3, r1, r3
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	4a44      	ldr	r2, [pc, #272]	@ (800325c <ODO_PRINT+0x200>)
 800314c:	fba2 2303 	umull	r2, r3, r2, r3
 8003150:	0b5b      	lsrs	r3, r3, #13
 8003152:	72bb      	strb	r3, [r7, #10]
	uint8_t fourth = ((Range.Odometer_Value % 10000) / 1000);
 8003154:	4b3c      	ldr	r3, [pc, #240]	@ (8003248 <ODO_PRINT+0x1ec>)
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b40      	ldr	r3, [pc, #256]	@ (800325c <ODO_PRINT+0x200>)
 800315a:	fba3 1302 	umull	r1, r3, r3, r2
 800315e:	0b5b      	lsrs	r3, r3, #13
 8003160:	f242 7110 	movw	r1, #10000	@ 0x2710
 8003164:	fb01 f303 	mul.w	r3, r1, r3
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	4a3d      	ldr	r2, [pc, #244]	@ (8003260 <ODO_PRINT+0x204>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	099b      	lsrs	r3, r3, #6
 8003172:	727b      	strb	r3, [r7, #9]
	uint8_t fifth = ((Range.Odometer_Value % 1000) / 100);
 8003174:	4b34      	ldr	r3, [pc, #208]	@ (8003248 <ODO_PRINT+0x1ec>)
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	4b39      	ldr	r3, [pc, #228]	@ (8003260 <ODO_PRINT+0x204>)
 800317a:	fba3 1302 	umull	r1, r3, r3, r2
 800317e:	099b      	lsrs	r3, r3, #6
 8003180:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003184:	fb01 f303 	mul.w	r3, r1, r3
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	4a2c      	ldr	r2, [pc, #176]	@ (800323c <ODO_PRINT+0x1e0>)
 800318c:	fba2 2303 	umull	r2, r3, r2, r3
 8003190:	095b      	lsrs	r3, r3, #5
 8003192:	723b      	strb	r3, [r7, #8]
	uint8_t sixth = ((Range.Odometer_Value % 100) / 10);
 8003194:	4b2c      	ldr	r3, [pc, #176]	@ (8003248 <ODO_PRINT+0x1ec>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	4b28      	ldr	r3, [pc, #160]	@ (800323c <ODO_PRINT+0x1e0>)
 800319a:	fba3 1302 	umull	r1, r3, r3, r2
 800319e:	095b      	lsrs	r3, r3, #5
 80031a0:	2164      	movs	r1, #100	@ 0x64
 80031a2:	fb01 f303 	mul.w	r3, r1, r3
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	4a25      	ldr	r2, [pc, #148]	@ (8003240 <ODO_PRINT+0x1e4>)
 80031aa:	fba2 2303 	umull	r2, r3, r2, r3
 80031ae:	08db      	lsrs	r3, r3, #3
 80031b0:	71fb      	strb	r3, [r7, #7]
	uint8_t seventh = (Range.Odometer_Value % 10);
 80031b2:	4b25      	ldr	r3, [pc, #148]	@ (8003248 <ODO_PRINT+0x1ec>)
 80031b4:	6819      	ldr	r1, [r3, #0]
 80031b6:	4b22      	ldr	r3, [pc, #136]	@ (8003240 <ODO_PRINT+0x1e4>)
 80031b8:	fba3 2301 	umull	r2, r3, r3, r1
 80031bc:	08da      	lsrs	r2, r3, #3
 80031be:	4613      	mov	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4413      	add	r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	1aca      	subs	r2, r1, r3
 80031c8:	4613      	mov	r3, r2
 80031ca:	71bb      	strb	r3, [r7, #6]

	lcd_clear(5, 32, 64);
 80031cc:	2240      	movs	r2, #64	@ 0x40
 80031ce:	2120      	movs	r1, #32
 80031d0:	2005      	movs	r0, #5
 80031d2:	f7fe f80b 	bl	80011ec <lcd_clear>
	odo_icon_print();
 80031d6:	f7fd fecf 	bl	8000f78 <odo_icon_print>
	lcd_print_digit_wos(5, 50,first);
 80031da:	7b3b      	ldrb	r3, [r7, #12]
 80031dc:	461a      	mov	r2, r3
 80031de:	2132      	movs	r1, #50	@ 0x32
 80031e0:	2005      	movs	r0, #5
 80031e2:	f7fe f829 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(5, 56,second);
 80031e6:	7afb      	ldrb	r3, [r7, #11]
 80031e8:	461a      	mov	r2, r3
 80031ea:	2138      	movs	r1, #56	@ 0x38
 80031ec:	2005      	movs	r0, #5
 80031ee:	f7fe f823 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(5, 62,third);
 80031f2:	7abb      	ldrb	r3, [r7, #10]
 80031f4:	461a      	mov	r2, r3
 80031f6:	213e      	movs	r1, #62	@ 0x3e
 80031f8:	2005      	movs	r0, #5
 80031fa:	f7fe f81d 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(5, 68,fourth);
 80031fe:	7a7b      	ldrb	r3, [r7, #9]
 8003200:	461a      	mov	r2, r3
 8003202:	2144      	movs	r1, #68	@ 0x44
 8003204:	2005      	movs	r0, #5
 8003206:	f7fe f817 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(5, 74,fifth);
 800320a:	7a3b      	ldrb	r3, [r7, #8]
 800320c:	461a      	mov	r2, r3
 800320e:	214a      	movs	r1, #74	@ 0x4a
 8003210:	2005      	movs	r0, #5
 8003212:	f7fe f811 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_digit_wos(5, 80,sixth);
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	461a      	mov	r2, r3
 800321a:	2150      	movs	r1, #80	@ 0x50
 800321c:	2005      	movs	r0, #5
 800321e:	f7fe f80b 	bl	8001238 <lcd_print_digit_wos>
	lcd_print_char(5,89, "km");
 8003222:	4a08      	ldr	r2, [pc, #32]	@ (8003244 <ODO_PRINT+0x1e8>)
 8003224:	2159      	movs	r1, #89	@ 0x59
 8003226:	2005      	movs	r0, #5
 8003228:	f7fd ff06 	bl	8001038 <lcd_print_char>
}
 800322c:	bf00      	nop
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20001960 	.word	0x20001960
 8003238:	20001958 	.word	0x20001958
 800323c:	51eb851f 	.word	0x51eb851f
 8003240:	cccccccd 	.word	0xcccccccd
 8003244:	08007a94 	.word	0x08007a94
 8003248:	2000190c 	.word	0x2000190c
 800324c:	431bde83 	.word	0x431bde83
 8003250:	000f4240 	.word	0x000f4240
 8003254:	0a7c5ac5 	.word	0x0a7c5ac5
 8003258:	000186a0 	.word	0x000186a0
 800325c:	d1b71759 	.word	0xd1b71759
 8003260:	10624dd3 	.word	0x10624dd3

08003264 <ODO_calculation>:
//		controller_speed_data=speed_temp1*Multipli;
//	}
//}

void ODO_calculation()
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
	if(after_sec)
 8003268:	4b47      	ldr	r3, [pc, #284]	@ (8003388 <ODO_calculation+0x124>)
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d019      	beq.n	80032a4 <ODO_calculation+0x40>
	{
		bike_speed=((speed_count*360)/calib_reg);
 8003270:	4b46      	ldr	r3, [pc, #280]	@ (800338c <ODO_calculation+0x128>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8003278:	fb02 f303 	mul.w	r3, r2, r3
 800327c:	08db      	lsrs	r3, r3, #3
 800327e:	4a44      	ldr	r2, [pc, #272]	@ (8003390 <ODO_calculation+0x12c>)
 8003280:	fba2 2303 	umull	r2, r3, r2, r3
 8003284:	085b      	lsrs	r3, r3, #1
 8003286:	b2da      	uxtb	r2, r3
 8003288:	4b42      	ldr	r3, [pc, #264]	@ (8003394 <ODO_calculation+0x130>)
 800328a:	701a      	strb	r2, [r3, #0]
		pluse_count+=speed_count;
 800328c:	4b3f      	ldr	r3, [pc, #252]	@ (800338c <ODO_calculation+0x128>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	b29a      	uxth	r2, r3
 8003292:	4b41      	ldr	r3, [pc, #260]	@ (8003398 <ODO_calculation+0x134>)
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	4413      	add	r3, r2
 8003298:	b29a      	uxth	r2, r3
 800329a:	4b3f      	ldr	r3, [pc, #252]	@ (8003398 <ODO_calculation+0x134>)
 800329c:	801a      	strh	r2, [r3, #0]
		after_sec=0;
 800329e:	4b3a      	ldr	r3, [pc, #232]	@ (8003388 <ODO_calculation+0x124>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	701a      	strb	r2, [r3, #0]
	}

	if(pluse_count>=calib_reg)
 80032a4:	4b3c      	ldr	r3, [pc, #240]	@ (8003398 <ODO_calculation+0x134>)
 80032a6:	881b      	ldrh	r3, [r3, #0]
 80032a8:	f5b3 7fdc 	cmp.w	r3, #440	@ 0x1b8
 80032ac:	d369      	bcc.n	8003382 <ODO_calculation+0x11e>
	{
		pluse_count=0;
 80032ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003398 <ODO_calculation+0x134>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	801a      	strh	r2, [r3, #0]
		Range.Odometer_Value++;
 80032b4:	4b39      	ldr	r3, [pc, #228]	@ (800339c <ODO_calculation+0x138>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	3301      	adds	r3, #1
 80032ba:	4a38      	ldr	r2, [pc, #224]	@ (800339c <ODO_calculation+0x138>)
 80032bc:	6013      	str	r3, [r2, #0]
		I2C_Write_EEPROM(Range.Odometer_Value,EEPROM_ADDRESS[ADR_LOC]);
 80032be:	4b37      	ldr	r3, [pc, #220]	@ (800339c <ODO_calculation+0x138>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a37      	ldr	r2, [pc, #220]	@ (80033a0 <ODO_calculation+0x13c>)
 80032c4:	7812      	ldrb	r2, [r2, #0]
 80032c6:	4611      	mov	r1, r2
 80032c8:	4a36      	ldr	r2, [pc, #216]	@ (80033a4 <ODO_calculation+0x140>)
 80032ca:	5c52      	ldrb	r2, [r2, r1]
 80032cc:	4611      	mov	r1, r2
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7ff f84e 	bl	8002370 <I2C_Write_EEPROM>
		Odo_Value[ADR_LOC]=Range.Odometer_Value_temp=I2C_Read_EEPROM(EEPROM_ADDRESS[ADR_LOC]);
 80032d4:	4b32      	ldr	r3, [pc, #200]	@ (80033a0 <ODO_calculation+0x13c>)
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	461a      	mov	r2, r3
 80032da:	4b32      	ldr	r3, [pc, #200]	@ (80033a4 <ODO_calculation+0x140>)
 80032dc:	5c9b      	ldrb	r3, [r3, r2]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff f85c 	bl	800239c <I2C_Read_EEPROM>
 80032e4:	4603      	mov	r3, r0
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b2c      	ldr	r3, [pc, #176]	@ (800339c <ODO_calculation+0x138>)
 80032ea:	605a      	str	r2, [r3, #4]
 80032ec:	4b2c      	ldr	r3, [pc, #176]	@ (80033a0 <ODO_calculation+0x13c>)
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	4b2a      	ldr	r3, [pc, #168]	@ (800339c <ODO_calculation+0x138>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	4a2c      	ldr	r2, [pc, #176]	@ (80033a8 <ODO_calculation+0x144>)
 80032f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		if(Range.Odometer_Value==Range.Odometer_Value_temp)
 80032fc:	4b27      	ldr	r3, [pc, #156]	@ (800339c <ODO_calculation+0x138>)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	4b26      	ldr	r3, [pc, #152]	@ (800339c <ODO_calculation+0x138>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	429a      	cmp	r2, r3
 8003306:	d106      	bne.n	8003316 <ODO_calculation+0xb2>
		{
			ADR_LOC++;
 8003308:	4b25      	ldr	r3, [pc, #148]	@ (80033a0 <ODO_calculation+0x13c>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	3301      	adds	r3, #1
 800330e:	b2da      	uxtb	r2, r3
 8003310:	4b23      	ldr	r3, [pc, #140]	@ (80033a0 <ODO_calculation+0x13c>)
 8003312:	701a      	strb	r2, [r3, #0]
 8003314:	e01d      	b.n	8003352 <ODO_calculation+0xee>
		}
		else
		{
			ADR_LOC++;
 8003316:	4b22      	ldr	r3, [pc, #136]	@ (80033a0 <ODO_calculation+0x13c>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	3301      	adds	r3, #1
 800331c:	b2da      	uxtb	r2, r3
 800331e:	4b20      	ldr	r3, [pc, #128]	@ (80033a0 <ODO_calculation+0x13c>)
 8003320:	701a      	strb	r2, [r3, #0]
			if(ADR_LOC>=10)
 8003322:	4b1f      	ldr	r3, [pc, #124]	@ (80033a0 <ODO_calculation+0x13c>)
 8003324:	781b      	ldrb	r3, [r3, #0]
 8003326:	2b09      	cmp	r3, #9
 8003328:	d902      	bls.n	8003330 <ODO_calculation+0xcc>
			{
				ADR_LOC=0;
 800332a:	4b1d      	ldr	r3, [pc, #116]	@ (80033a0 <ODO_calculation+0x13c>)
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
			}
			I2C_Write_EEPROM(Range.Odometer_Value,EEPROM_ADDRESS[ADR_LOC]);
 8003330:	4b1a      	ldr	r3, [pc, #104]	@ (800339c <ODO_calculation+0x138>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a1a      	ldr	r2, [pc, #104]	@ (80033a0 <ODO_calculation+0x13c>)
 8003336:	7812      	ldrb	r2, [r2, #0]
 8003338:	4611      	mov	r1, r2
 800333a:	4a1a      	ldr	r2, [pc, #104]	@ (80033a4 <ODO_calculation+0x140>)
 800333c:	5c52      	ldrb	r2, [r2, r1]
 800333e:	4611      	mov	r1, r2
 8003340:	4618      	mov	r0, r3
 8003342:	f7ff f815 	bl	8002370 <I2C_Write_EEPROM>
			ADR_LOC++;
 8003346:	4b16      	ldr	r3, [pc, #88]	@ (80033a0 <ODO_calculation+0x13c>)
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	3301      	adds	r3, #1
 800334c:	b2da      	uxtb	r2, r3
 800334e:	4b14      	ldr	r3, [pc, #80]	@ (80033a0 <ODO_calculation+0x13c>)
 8003350:	701a      	strb	r2, [r3, #0]
		}
		if(ADR_LOC>=10)
 8003352:	4b13      	ldr	r3, [pc, #76]	@ (80033a0 <ODO_calculation+0x13c>)
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	2b09      	cmp	r3, #9
 8003358:	d913      	bls.n	8003382 <ODO_calculation+0x11e>
		{
			ADR_LOC=0;
 800335a:	4b11      	ldr	r3, [pc, #68]	@ (80033a0 <ODO_calculation+0x13c>)
 800335c:	2200      	movs	r2, #0
 800335e:	701a      	strb	r2, [r3, #0]
			if((last_flash_update<=Range.Odometer_Value)&&((last_flash_update+1)>=Range.Odometer_Value))
 8003360:	4b0e      	ldr	r3, [pc, #56]	@ (800339c <ODO_calculation+0x138>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b11      	ldr	r3, [pc, #68]	@ (80033ac <ODO_calculation+0x148>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	d30a      	bcc.n	8003382 <ODO_calculation+0x11e>
 800336c:	4b0f      	ldr	r3, [pc, #60]	@ (80033ac <ODO_calculation+0x148>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	1c5a      	adds	r2, r3, #1
 8003372:	4b0a      	ldr	r3, [pc, #40]	@ (800339c <ODO_calculation+0x138>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d303      	bcc.n	8003382 <ODO_calculation+0x11e>
			{
				Range.Odometer_Value=last_flash_update;
 800337a:	4b0c      	ldr	r3, [pc, #48]	@ (80033ac <ODO_calculation+0x148>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a07      	ldr	r2, [pc, #28]	@ (800339c <ODO_calculation+0x138>)
 8003380:	6013      	str	r3, [r2, #0]
			}
		}
	}
}
 8003382:	bf00      	nop
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	20001880 	.word	0x20001880
 800338c:	20001878 	.word	0x20001878
 8003390:	094f2095 	.word	0x094f2095
 8003394:	20001960 	.word	0x20001960
 8003398:	2000195e 	.word	0x2000195e
 800339c:	2000190c 	.word	0x2000190c
 80033a0:	2000191b 	.word	0x2000191b
 80033a4:	200007a4 	.word	0x200007a4
 80033a8:	20001888 	.word	0x20001888
 80033ac:	200018f4 	.word	0x200018f4

080033b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80033b4:	f001 f834 	bl	8004420 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80033b8:	f000 f8e6 	bl	8003588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80033bc:	f000 fa12 	bl	80037e4 <MX_GPIO_Init>
  MX_CAN_Init();
 80033c0:	f000 f92a 	bl	8003618 <MX_CAN_Init>
  MX_TIM2_Init();
 80033c4:	f000 f9c2 	bl	800374c <MX_TIM2_Init>
  MX_I2C1_Init();
 80033c8:	f000 f978 	bl	80036bc <MX_I2C1_Init>
  MX_IWDG_Init();
 80033cc:	f000 f9a4 	bl	8003718 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  PVD_Init();
 80033d0:	f000 ffee 	bl	80043b0 <PVD_Init>
  HAL_I2C_Init(&hi2c1);
 80033d4:	4863      	ldr	r0, [pc, #396]	@ (8003564 <main+0x1b4>)
 80033d6:	f002 f9f5 	bl	80057c4 <HAL_I2C_Init>
  HAL_CAN_Start(&hcan);// CAN protocol enable function
 80033da:	4863      	ldr	r0, [pc, #396]	@ (8003568 <main+0x1b8>)
 80033dc:	f001 fa6a 	bl	80048b4 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING); // Interrupt activation for Receiving data ,whenever data is received in FIFO, this function will get triggered and goes to receiver interrupt function
 80033e0:	2102      	movs	r1, #2
 80033e2:	4861      	ldr	r0, [pc, #388]	@ (8003568 <main+0x1b8>)
 80033e4:	f001 fc9a 	bl	8004d1c <HAL_CAN_ActivateNotification>
  HAL_TIM_Base_Start_IT(&htim2); // Timer2 Interrupt Start
 80033e8:	4860      	ldr	r0, [pc, #384]	@ (800356c <main+0x1bc>)
 80033ea:	f003 ff6b 	bl	80072c4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  lcd_init();
 80033ee:	f7fd fbfb 	bl	8000be8 <lcd_init>
     if(RCC->CSR&RCC_CSR_IWDGRSTF)
 80033f2:	4b5f      	ldr	r3, [pc, #380]	@ (8003570 <main+0x1c0>)
 80033f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d006      	beq.n	800340c <main+0x5c>
     {
    	 RCC->CSR|=1<<24;
 80033fe:	4b5c      	ldr	r3, [pc, #368]	@ (8003570 <main+0x1c0>)
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	4a5b      	ldr	r2, [pc, #364]	@ (8003570 <main+0x1c0>)
 8003404:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003408:	6253      	str	r3, [r2, #36]	@ 0x24
 800340a:	e02d      	b.n	8003468 <main+0xb8>
     }
     else
     {
		lcd_into();
 800340c:	f7fd ffe4 	bl	80013d8 <lcd_into>
		HAL_Delay(500);
 8003410:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003414:	f001 f866 	bl	80044e4 <HAL_Delay>
		lcd_clear(0, 0, 127);
 8003418:	227f      	movs	r2, #127	@ 0x7f
 800341a:	2100      	movs	r1, #0
 800341c:	2000      	movs	r0, #0
 800341e:	f7fd fee5 	bl	80011ec <lcd_clear>
		lcd_clear(1, 0, 127);
 8003422:	227f      	movs	r2, #127	@ 0x7f
 8003424:	2100      	movs	r1, #0
 8003426:	2001      	movs	r0, #1
 8003428:	f7fd fee0 	bl	80011ec <lcd_clear>
		lcd_clear(2, 0, 127);
 800342c:	227f      	movs	r2, #127	@ 0x7f
 800342e:	2100      	movs	r1, #0
 8003430:	2002      	movs	r0, #2
 8003432:	f7fd fedb 	bl	80011ec <lcd_clear>
		lcd_clear(3, 0, 127);
 8003436:	227f      	movs	r2, #127	@ 0x7f
 8003438:	2100      	movs	r1, #0
 800343a:	2003      	movs	r0, #3
 800343c:	f7fd fed6 	bl	80011ec <lcd_clear>
		lcd_clear(4, 0, 127);
 8003440:	227f      	movs	r2, #127	@ 0x7f
 8003442:	2100      	movs	r1, #0
 8003444:	2004      	movs	r0, #4
 8003446:	f7fd fed1 	bl	80011ec <lcd_clear>
		lcd_clear(5, 0, 127);
 800344a:	227f      	movs	r2, #127	@ 0x7f
 800344c:	2100      	movs	r1, #0
 800344e:	2005      	movs	r0, #5
 8003450:	f7fd fecc 	bl	80011ec <lcd_clear>
		lcd_clear(6, 0, 127);
 8003454:	227f      	movs	r2, #127	@ 0x7f
 8003456:	2100      	movs	r1, #0
 8003458:	2006      	movs	r0, #6
 800345a:	f7fd fec7 	bl	80011ec <lcd_clear>
		lcd_clear(7, 0, 127);
 800345e:	227f      	movs	r2, #127	@ 0x7f
 8003460:	2100      	movs	r1, #0
 8003462:	2007      	movs	r0, #7
 8003464:	f7fd fec2 	bl	80011ec <lcd_clear>
     }
     EEPROM_init();
 8003468:	f7ff fb8a 	bl	8002b80 <EEPROM_init>
	 MX_IWDG_Init();
 800346c:	f000 f954 	bl	8003718 <MX_IWDG_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(print_state)
 8003470:	4b40      	ldr	r3, [pc, #256]	@ (8003574 <main+0x1c4>)
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d056      	beq.n	8003526 <main+0x176>
	  {
		print_state=0;
 8003478:	4b3e      	ldr	r3, [pc, #248]	@ (8003574 <main+0x1c4>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
		lcd_clear(0, 0, 127);
 800347e:	227f      	movs	r2, #127	@ 0x7f
 8003480:	2100      	movs	r1, #0
 8003482:	2000      	movs	r0, #0
 8003484:	f7fd feb2 	bl	80011ec <lcd_clear>
		lcd_clear(1, 0, 127);
 8003488:	227f      	movs	r2, #127	@ 0x7f
 800348a:	2100      	movs	r1, #0
 800348c:	2001      	movs	r0, #1
 800348e:	f7fd fead 	bl	80011ec <lcd_clear>
		lcd_clear(2, 0, 127);
 8003492:	227f      	movs	r2, #127	@ 0x7f
 8003494:	2100      	movs	r1, #0
 8003496:	2002      	movs	r0, #2
 8003498:	f7fd fea8 	bl	80011ec <lcd_clear>
		lcd_clear(3, 0, 127);
 800349c:	227f      	movs	r2, #127	@ 0x7f
 800349e:	2100      	movs	r1, #0
 80034a0:	2003      	movs	r0, #3
 80034a2:	f7fd fea3 	bl	80011ec <lcd_clear>
		lcd_clear(4, 0, 127);
 80034a6:	227f      	movs	r2, #127	@ 0x7f
 80034a8:	2100      	movs	r1, #0
 80034aa:	2004      	movs	r0, #4
 80034ac:	f7fd fe9e 	bl	80011ec <lcd_clear>
		lcd_clear(5, 0, 127);
 80034b0:	227f      	movs	r2, #127	@ 0x7f
 80034b2:	2100      	movs	r1, #0
 80034b4:	2005      	movs	r0, #5
 80034b6:	f7fd fe99 	bl	80011ec <lcd_clear>
		lcd_clear(6, 0, 127);
 80034ba:	227f      	movs	r2, #127	@ 0x7f
 80034bc:	2100      	movs	r1, #0
 80034be:	2006      	movs	r0, #6
 80034c0:	f7fd fe94 	bl	80011ec <lcd_clear>
		lcd_clear(7, 0, 127);
 80034c4:	227f      	movs	r2, #127	@ 0x7f
 80034c6:	2100      	movs	r1, #0
 80034c8:	2007      	movs	r0, #7
 80034ca:	f7fd fe8f 	bl	80011ec <lcd_clear>
		BMS_CAN();// read data from the BMS through the can protocol
 80034ce:	f7ff fc35 	bl	8002d3c <BMS_CAN>
		if(first_time)
 80034d2:	4b29      	ldr	r3, [pc, #164]	@ (8003578 <main+0x1c8>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <main+0x13a>
		{
		   battery_cycle();
 80034da:	f7fe ffef 	bl	80024bc <battery_cycle>
		   first_time--;
 80034de:	4b26      	ldr	r3, [pc, #152]	@ (8003578 <main+0x1c8>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	4b24      	ldr	r3, [pc, #144]	@ (8003578 <main+0x1c8>)
 80034e8:	701a      	strb	r2, [r3, #0]
		}
		Gear_Status();
 80034ea:	f7ff fa31 	bl	8002950 <Gear_Status>
		battery_temp();
 80034ee:	f7ff f859 	bl	80025a4 <battery_temp>
		line_print();
 80034f2:	f7fd ffed 	bl	80014d0 <line_print>
		battery_soc();
 80034f6:	f7ff f967 	bl	80027c8 <battery_soc>
		ODO_calculation();
 80034fa:	f7ff feb3 	bl	8003264 <ODO_calculation>
		ODO_PRINT();
 80034fe:	f7ff fdad 	bl	800305c <ODO_PRINT>
		battery_voltage();
 8003502:	f7fe ffa3 	bl	800244c <battery_voltage>
		Lcd_cmd(0xA2); // ADC select
 8003506:	20a2      	movs	r0, #162	@ 0xa2
 8003508:	f7fd fa38 	bl	800097c <Lcd_cmd>
		Lcd_cmd(0xA0);// SHL select
 800350c:	20a0      	movs	r0, #160	@ 0xa0
 800350e:	f7fd fa35 	bl	800097c <Lcd_cmd>
		Lcd_cmd(0xC0);// Initial display line
 8003512:	20c0      	movs	r0, #192	@ 0xc0
 8003514:	f7fd fa32 	bl	800097c <Lcd_cmd>
		Lcd_cmd(0x40);
 8003518:	2040      	movs	r0, #64	@ 0x40
 800351a:	f7fd fa2f 	bl	800097c <Lcd_cmd>
		lcd_invert_process();
 800351e:	f7fd fbbd 	bl	8000c9c <lcd_invert_process>
		lcd_print_ram_1();
 8003522:	f7fd fa5f 	bl	80009e4 <lcd_print_ram_1>
	  }
		if((Range.Odometer_Value>=last_flash_update+1000)&&(Range.Odometer_Value<=last_flash_update+1010))
 8003526:	4b15      	ldr	r3, [pc, #84]	@ (800357c <main+0x1cc>)
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	4b15      	ldr	r3, [pc, #84]	@ (8003580 <main+0x1d0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003532:	429a      	cmp	r2, r3
 8003534:	d311      	bcc.n	800355a <main+0x1aa>
 8003536:	4b11      	ldr	r3, [pc, #68]	@ (800357c <main+0x1cc>)
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	4b11      	ldr	r3, [pc, #68]	@ (8003580 <main+0x1d0>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f203 33f2 	addw	r3, r3, #1010	@ 0x3f2
 8003542:	429a      	cmp	r2, r3
 8003544:	d809      	bhi.n	800355a <main+0x1aa>
		{
			last_flash_update=Range.Odometer_Value;
 8003546:	4b0d      	ldr	r3, [pc, #52]	@ (800357c <main+0x1cc>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a0d      	ldr	r2, [pc, #52]	@ (8003580 <main+0x1d0>)
 800354c:	6013      	str	r3, [r2, #0]
			I2C_Write_EEPROM(last_flash_update,last_flash_update_EEPROM);
 800354e:	4b0c      	ldr	r3, [pc, #48]	@ (8003580 <main+0x1d0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	21d0      	movs	r1, #208	@ 0xd0
 8003554:	4618      	mov	r0, r3
 8003556:	f7fe ff0b 	bl	8002370 <I2C_Write_EEPROM>
		}
		HAL_IWDG_Refresh(&hiwdg);
 800355a:	480a      	ldr	r0, [pc, #40]	@ (8003584 <main+0x1d4>)
 800355c:	f003 f9db 	bl	8006916 <HAL_IWDG_Refresh>
	  if(print_state)
 8003560:	e786      	b.n	8003470 <main+0xc0>
 8003562:	bf00      	nop
 8003564:	20001490 	.word	0x20001490
 8003568:	20001468 	.word	0x20001468
 800356c:	200014f0 	.word	0x200014f0
 8003570:	40021000 	.word	0x40021000
 8003574:	200007a0 	.word	0x200007a0
 8003578:	2000079c 	.word	0x2000079c
 800357c:	2000190c 	.word	0x2000190c
 8003580:	200018f4 	.word	0x200018f4
 8003584:	200014e4 	.word	0x200014e4

08003588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b090      	sub	sp, #64	@ 0x40
 800358c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800358e:	f107 0318 	add.w	r3, r7, #24
 8003592:	2228      	movs	r2, #40	@ 0x28
 8003594:	2100      	movs	r1, #0
 8003596:	4618      	mov	r0, r3
 8003598:	f004 fa36 	bl	8007a08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800359c:	1d3b      	adds	r3, r7, #4
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	605a      	str	r2, [r3, #4]
 80035a4:	609a      	str	r2, [r3, #8]
 80035a6:	60da      	str	r2, [r3, #12]
 80035a8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80035aa:	2309      	movs	r3, #9
 80035ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80035ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80035b4:	2300      	movs	r3, #0
 80035b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035b8:	2301      	movs	r3, #1
 80035ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80035bc:	2301      	movs	r3, #1
 80035be:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035c0:	2302      	movs	r3, #2
 80035c2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80035c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80035c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80035ca:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80035ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035d0:	f107 0318 	add.w	r3, r7, #24
 80035d4:	4618      	mov	r0, r3
 80035d6:	f003 fa29 	bl	8006a2c <HAL_RCC_OscConfig>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d001      	beq.n	80035e4 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80035e0:	f000 fd74 	bl	80040cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035e4:	230f      	movs	r3, #15
 80035e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035e8:	2302      	movs	r3, #2
 80035ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035ec:	2300      	movs	r3, #0
 80035ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80035f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035f6:	2300      	movs	r3, #0
 80035f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035fa:	1d3b      	adds	r3, r7, #4
 80035fc:	2102      	movs	r1, #2
 80035fe:	4618      	mov	r0, r3
 8003600:	f003 fc96 	bl	8006f30 <HAL_RCC_ClockConfig>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800360a:	f000 fd5f 	bl	80040cc <Error_Handler>
  }
}
 800360e:	bf00      	nop
 8003610:	3740      	adds	r7, #64	@ 0x40
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
	...

08003618 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b08a      	sub	sp, #40	@ 0x28
 800361c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800361e:	4b25      	ldr	r3, [pc, #148]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003620:	4a25      	ldr	r2, [pc, #148]	@ (80036b8 <MX_CAN_Init+0xa0>)
 8003622:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8003624:	4b23      	ldr	r3, [pc, #140]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003626:	2208      	movs	r2, #8
 8003628:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800362a:	4b22      	ldr	r3, [pc, #136]	@ (80036b4 <MX_CAN_Init+0x9c>)
 800362c:	2200      	movs	r2, #0
 800362e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003630:	4b20      	ldr	r3, [pc, #128]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003632:	2200      	movs	r2, #0
 8003634:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8003636:	4b1f      	ldr	r3, [pc, #124]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003638:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800363c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 800363e:	4b1d      	ldr	r3, [pc, #116]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003640:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003644:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003646:	4b1b      	ldr	r3, [pc, #108]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003648:	2200      	movs	r2, #0
 800364a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800364c:	4b19      	ldr	r3, [pc, #100]	@ (80036b4 <MX_CAN_Init+0x9c>)
 800364e:	2200      	movs	r2, #0
 8003650:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8003652:	4b18      	ldr	r3, [pc, #96]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003654:	2200      	movs	r2, #0
 8003656:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003658:	4b16      	ldr	r3, [pc, #88]	@ (80036b4 <MX_CAN_Init+0x9c>)
 800365a:	2200      	movs	r2, #0
 800365c:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800365e:	4b15      	ldr	r3, [pc, #84]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003660:	2200      	movs	r2, #0
 8003662:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003664:	4b13      	ldr	r3, [pc, #76]	@ (80036b4 <MX_CAN_Init+0x9c>)
 8003666:	2200      	movs	r2, #0
 8003668:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800366a:	4812      	ldr	r0, [pc, #72]	@ (80036b4 <MX_CAN_Init+0x9c>)
 800366c:	f000 ff5e 	bl	800452c <HAL_CAN_Init>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8003676:	f000 fd29 	bl	80040cc <Error_Handler>
    * Filter ID and Filter Mask are used to compare and verify the incoming Identifier for receiving data
    * FIFO 0 is used for store the received data
    *In FiterID mask mode , two 32 bit registers (Filter ID and Filter Mask)
    */
	CAN_FilterTypeDef filtercon;// Need to add filter configuration for receiving data
	filtercon.FilterActivation = CAN_FILTER_ENABLE;//Enable Filter for receiving data
 800367a:	2301      	movs	r3, #1
 800367c:	623b      	str	r3, [r7, #32]
	filtercon.FilterBank = 1;//Here using filter bank 1 for receiving data(Controller- single CAN -14 filter bank)
 800367e:	2301      	movs	r3, #1
 8003680:	617b      	str	r3, [r7, #20]
	filtercon.FilterFIFOAssignment = CAN_FILTER_FIFO0;//using FIFO 0 for receiving data
 8003682:	2300      	movs	r3, #0
 8003684:	613b      	str	r3, [r7, #16]
	filtercon.FilterIdHigh = 0x0000;//controller receives all the identifier without any restriction if gives 0x0000
 8003686:	2300      	movs	r3, #0
 8003688:	603b      	str	r3, [r7, #0]
	filtercon.FilterIdLow = 0x0000;//controller receives all the identifier without any restriction if gives 0x0000
 800368a:	2300      	movs	r3, #0
 800368c:	607b      	str	r3, [r7, #4]
	filtercon.FilterMaskIdHigh = 0X0000;//controller receives all the identifier without any restriction if gives 0x0000
 800368e:	2300      	movs	r3, #0
 8003690:	60bb      	str	r3, [r7, #8]
	filtercon.FilterMaskIdLow = 0X0000;//controller receives all the identifier without any restriction if gives 0x0000
 8003692:	2300      	movs	r3, #0
 8003694:	60fb      	str	r3, [r7, #12]
	filtercon.FilterMode = CAN_FILTERMODE_IDMASK;//using ID mask mode receiving identifier
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
	filtercon.FilterScale = CAN_FILTERSCALE_32BIT;//32 bit register ID and Mask register
 800369a:	2301      	movs	r3, #1
 800369c:	61fb      	str	r3, [r7, #28]
	filtercon.SlaveStartFilterBank = 0;// don't care if the controller has single CAN
 800369e:	2300      	movs	r3, #0
 80036a0:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_CAN_ConfigFilter(&hcan,&filtercon);//Filter configuration declaration
 80036a2:	463b      	mov	r3, r7
 80036a4:	4619      	mov	r1, r3
 80036a6:	4803      	ldr	r0, [pc, #12]	@ (80036b4 <MX_CAN_Init+0x9c>)
 80036a8:	f001 f83b 	bl	8004722 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 80036ac:	bf00      	nop
 80036ae:	3728      	adds	r7, #40	@ 0x28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	20001468 	.word	0x20001468
 80036b8:	40006400 	.word	0x40006400

080036bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80036c0:	4b12      	ldr	r3, [pc, #72]	@ (800370c <MX_I2C1_Init+0x50>)
 80036c2:	4a13      	ldr	r2, [pc, #76]	@ (8003710 <MX_I2C1_Init+0x54>)
 80036c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80036c6:	4b11      	ldr	r3, [pc, #68]	@ (800370c <MX_I2C1_Init+0x50>)
 80036c8:	4a12      	ldr	r2, [pc, #72]	@ (8003714 <MX_I2C1_Init+0x58>)
 80036ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80036cc:	4b0f      	ldr	r3, [pc, #60]	@ (800370c <MX_I2C1_Init+0x50>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80036d2:	4b0e      	ldr	r3, [pc, #56]	@ (800370c <MX_I2C1_Init+0x50>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80036d8:	4b0c      	ldr	r3, [pc, #48]	@ (800370c <MX_I2C1_Init+0x50>)
 80036da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80036de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80036e0:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <MX_I2C1_Init+0x50>)
 80036e2:	2200      	movs	r2, #0
 80036e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80036e6:	4b09      	ldr	r3, [pc, #36]	@ (800370c <MX_I2C1_Init+0x50>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80036ec:	4b07      	ldr	r3, [pc, #28]	@ (800370c <MX_I2C1_Init+0x50>)
 80036ee:	2200      	movs	r2, #0
 80036f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80036f2:	4b06      	ldr	r3, [pc, #24]	@ (800370c <MX_I2C1_Init+0x50>)
 80036f4:	2200      	movs	r2, #0
 80036f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80036f8:	4804      	ldr	r0, [pc, #16]	@ (800370c <MX_I2C1_Init+0x50>)
 80036fa:	f002 f863 	bl	80057c4 <HAL_I2C_Init>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003704:	f000 fce2 	bl	80040cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003708:	bf00      	nop
 800370a:	bd80      	pop	{r7, pc}
 800370c:	20001490 	.word	0x20001490
 8003710:	40005400 	.word	0x40005400
 8003714:	00061a80 	.word	0x00061a80

08003718 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800371c:	4b09      	ldr	r3, [pc, #36]	@ (8003744 <MX_IWDG_Init+0x2c>)
 800371e:	4a0a      	ldr	r2, [pc, #40]	@ (8003748 <MX_IWDG_Init+0x30>)
 8003720:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 8003722:	4b08      	ldr	r3, [pc, #32]	@ (8003744 <MX_IWDG_Init+0x2c>)
 8003724:	2205      	movs	r2, #5
 8003726:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 1560;
 8003728:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <MX_IWDG_Init+0x2c>)
 800372a:	f44f 62c3 	mov.w	r2, #1560	@ 0x618
 800372e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8003730:	4804      	ldr	r0, [pc, #16]	@ (8003744 <MX_IWDG_Init+0x2c>)
 8003732:	f003 f8ac 	bl	800688e <HAL_IWDG_Init>
 8003736:	4603      	mov	r3, r0
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 800373c:	f000 fcc6 	bl	80040cc <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8003740:	bf00      	nop
 8003742:	bd80      	pop	{r7, pc}
 8003744:	200014e4 	.word	0x200014e4
 8003748:	40003000 	.word	0x40003000

0800374c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b086      	sub	sp, #24
 8003750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003752:	f107 0308 	add.w	r3, r7, #8
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]
 800375a:	605a      	str	r2, [r3, #4]
 800375c:	609a      	str	r2, [r3, #8]
 800375e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003760:	463b      	mov	r3, r7
 8003762:	2200      	movs	r2, #0
 8003764:	601a      	str	r2, [r3, #0]
 8003766:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003768:	4b1d      	ldr	r3, [pc, #116]	@ (80037e0 <MX_TIM2_Init+0x94>)
 800376a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800376e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8003770:	4b1b      	ldr	r3, [pc, #108]	@ (80037e0 <MX_TIM2_Init+0x94>)
 8003772:	2263      	movs	r2, #99	@ 0x63
 8003774:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003776:	4b1a      	ldr	r3, [pc, #104]	@ (80037e0 <MX_TIM2_Init+0x94>)
 8003778:	2200      	movs	r2, #0
 800377a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 72-1;
 800377c:	4b18      	ldr	r3, [pc, #96]	@ (80037e0 <MX_TIM2_Init+0x94>)
 800377e:	2247      	movs	r2, #71	@ 0x47
 8003780:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003782:	4b17      	ldr	r3, [pc, #92]	@ (80037e0 <MX_TIM2_Init+0x94>)
 8003784:	2200      	movs	r2, #0
 8003786:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003788:	4b15      	ldr	r3, [pc, #84]	@ (80037e0 <MX_TIM2_Init+0x94>)
 800378a:	2200      	movs	r2, #0
 800378c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800378e:	4814      	ldr	r0, [pc, #80]	@ (80037e0 <MX_TIM2_Init+0x94>)
 8003790:	f003 fd48 	bl	8007224 <HAL_TIM_Base_Init>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800379a:	f000 fc97 	bl	80040cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800379e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80037a4:	f107 0308 	add.w	r3, r7, #8
 80037a8:	4619      	mov	r1, r3
 80037aa:	480d      	ldr	r0, [pc, #52]	@ (80037e0 <MX_TIM2_Init+0x94>)
 80037ac:	f003 fecc 	bl	8007548 <HAL_TIM_ConfigClockSource>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d001      	beq.n	80037ba <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80037b6:	f000 fc89 	bl	80040cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037ba:	2300      	movs	r3, #0
 80037bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037be:	2300      	movs	r3, #0
 80037c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80037c2:	463b      	mov	r3, r7
 80037c4:	4619      	mov	r1, r3
 80037c6:	4806      	ldr	r0, [pc, #24]	@ (80037e0 <MX_TIM2_Init+0x94>)
 80037c8:	f004 f8ae 	bl	8007928 <HAL_TIMEx_MasterConfigSynchronization>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 80037d2:	f000 fc7b 	bl	80040cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80037d6:	bf00      	nop
 80037d8:	3718      	adds	r7, #24
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	200014f0 	.word	0x200014f0

080037e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b088      	sub	sp, #32
 80037e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037ea:	f107 0310 	add.w	r3, r7, #16
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	605a      	str	r2, [r3, #4]
 80037f4:	609a      	str	r2, [r3, #8]
 80037f6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037f8:	4b49      	ldr	r3, [pc, #292]	@ (8003920 <MX_GPIO_Init+0x13c>)
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	4a48      	ldr	r2, [pc, #288]	@ (8003920 <MX_GPIO_Init+0x13c>)
 80037fe:	f043 0310 	orr.w	r3, r3, #16
 8003802:	6193      	str	r3, [r2, #24]
 8003804:	4b46      	ldr	r3, [pc, #280]	@ (8003920 <MX_GPIO_Init+0x13c>)
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	f003 0310 	and.w	r3, r3, #16
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003810:	4b43      	ldr	r3, [pc, #268]	@ (8003920 <MX_GPIO_Init+0x13c>)
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	4a42      	ldr	r2, [pc, #264]	@ (8003920 <MX_GPIO_Init+0x13c>)
 8003816:	f043 0320 	orr.w	r3, r3, #32
 800381a:	6193      	str	r3, [r2, #24]
 800381c:	4b40      	ldr	r3, [pc, #256]	@ (8003920 <MX_GPIO_Init+0x13c>)
 800381e:	699b      	ldr	r3, [r3, #24]
 8003820:	f003 0320 	and.w	r3, r3, #32
 8003824:	60bb      	str	r3, [r7, #8]
 8003826:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003828:	4b3d      	ldr	r3, [pc, #244]	@ (8003920 <MX_GPIO_Init+0x13c>)
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	4a3c      	ldr	r2, [pc, #240]	@ (8003920 <MX_GPIO_Init+0x13c>)
 800382e:	f043 0304 	orr.w	r3, r3, #4
 8003832:	6193      	str	r3, [r2, #24]
 8003834:	4b3a      	ldr	r3, [pc, #232]	@ (8003920 <MX_GPIO_Init+0x13c>)
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	607b      	str	r3, [r7, #4]
 800383e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003840:	4b37      	ldr	r3, [pc, #220]	@ (8003920 <MX_GPIO_Init+0x13c>)
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	4a36      	ldr	r2, [pc, #216]	@ (8003920 <MX_GPIO_Init+0x13c>)
 8003846:	f043 0308 	orr.w	r3, r3, #8
 800384a:	6193      	str	r3, [r2, #24]
 800384c:	4b34      	ldr	r3, [pc, #208]	@ (8003920 <MX_GPIO_Init+0x13c>)
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	603b      	str	r3, [r7, #0]
 8003856:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin
 8003858:	2200      	movs	r2, #0
 800385a:	f240 11ff 	movw	r1, #511	@ 0x1ff
 800385e:	4831      	ldr	r0, [pc, #196]	@ (8003924 <MX_GPIO_Init+0x140>)
 8003860:	f001 ff67 	bl	8005732 <HAL_GPIO_WritePin>
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, lcd_adr_Pin|LCD_RD_Pin|lcd_reset_Pin|lcd_chip_sel_Pin
 8003864:	2200      	movs	r2, #0
 8003866:	f640 41a7 	movw	r1, #3239	@ 0xca7
 800386a:	482f      	ldr	r0, [pc, #188]	@ (8003928 <MX_GPIO_Init+0x144>)
 800386c:	f001 ff61 	bl	8005732 <HAL_GPIO_WritePin>
                          |check_led_Pin|Test_pin_Pin|LCD_RW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : speed_sensor_Pin */
  GPIO_InitStruct.Pin = speed_sensor_Pin;
 8003870:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003874:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003876:	4b2d      	ldr	r3, [pc, #180]	@ (800392c <MX_GPIO_Init+0x148>)
 8003878:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800387a:	2301      	movs	r3, #1
 800387c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(speed_sensor_GPIO_Port, &GPIO_InitStruct);
 800387e:	f107 0310 	add.w	r3, r7, #16
 8003882:	4619      	mov	r1, r3
 8003884:	482a      	ldr	r0, [pc, #168]	@ (8003930 <MX_GPIO_Init+0x14c>)
 8003886:	f001 fdb9 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D0_Pin LCD_D1_Pin LCD_D2_Pin LCD_D3_Pin
                           LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin
                           Buzzer_Pin */
  GPIO_InitStruct.Pin = LCD_D0_Pin|LCD_D1_Pin|LCD_D2_Pin|LCD_D3_Pin
 800388a:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800388e:	613b      	str	r3, [r7, #16]
                          |LCD_D4_Pin|LCD_D5_Pin|LCD_D6_Pin|LCD_D7_Pin
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003890:	2301      	movs	r3, #1
 8003892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003894:	2300      	movs	r3, #0
 8003896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003898:	2302      	movs	r3, #2
 800389a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800389c:	f107 0310 	add.w	r3, r7, #16
 80038a0:	4619      	mov	r1, r3
 80038a2:	4820      	ldr	r0, [pc, #128]	@ (8003924 <MX_GPIO_Init+0x140>)
 80038a4:	f001 fdaa 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pins : lcd_adr_Pin LCD_RD_Pin lcd_reset_Pin lcd_chip_sel_Pin
                           check_led_Pin Test_pin_Pin LCD_RW_Pin */
  GPIO_InitStruct.Pin = lcd_adr_Pin|LCD_RD_Pin|lcd_reset_Pin|lcd_chip_sel_Pin
 80038a8:	f640 43a7 	movw	r3, #3239	@ 0xca7
 80038ac:	613b      	str	r3, [r7, #16]
                          |check_led_Pin|Test_pin_Pin|LCD_RW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038ae:	2301      	movs	r3, #1
 80038b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038b6:	2302      	movs	r3, #2
 80038b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ba:	f107 0310 	add.w	r3, r7, #16
 80038be:	4619      	mov	r1, r3
 80038c0:	4819      	ldr	r0, [pc, #100]	@ (8003928 <MX_GPIO_Init+0x144>)
 80038c2:	f001 fd9b 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pin : ONE_WIRE_PRT_Pin */
  GPIO_InitStruct.Pin = ONE_WIRE_PRT_Pin;
 80038c6:	2308      	movs	r3, #8
 80038c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80038ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003934 <MX_GPIO_Init+0x150>)
 80038cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038ce:	2301      	movs	r3, #1
 80038d0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ONE_WIRE_PRT_GPIO_Port, &GPIO_InitStruct);
 80038d2:	f107 0310 	add.w	r3, r7, #16
 80038d6:	4619      	mov	r1, r3
 80038d8:	4813      	ldr	r0, [pc, #76]	@ (8003928 <MX_GPIO_Init+0x144>)
 80038da:	f001 fd8f 	bl	80053fc <HAL_GPIO_Init>

  /*Configure GPIO pin : Reverse_state_Pin */
  GPIO_InitStruct.Pin = Reverse_state_Pin;
 80038de:	2310      	movs	r3, #16
 80038e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038e2:	2300      	movs	r3, #0
 80038e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038e6:	2301      	movs	r3, #1
 80038e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Reverse_state_GPIO_Port, &GPIO_InitStruct);
 80038ea:	f107 0310 	add.w	r3, r7, #16
 80038ee:	4619      	mov	r1, r3
 80038f0:	480d      	ldr	r0, [pc, #52]	@ (8003928 <MX_GPIO_Init+0x144>)
 80038f2:	f001 fd83 	bl	80053fc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80038f6:	2200      	movs	r2, #0
 80038f8:	2100      	movs	r1, #0
 80038fa:	2009      	movs	r0, #9
 80038fc:	f001 fd43 	bl	8005386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003900:	2009      	movs	r0, #9
 8003902:	f001 fd5c 	bl	80053be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003906:	2200      	movs	r2, #0
 8003908:	2100      	movs	r1, #0
 800390a:	2028      	movs	r0, #40	@ 0x28
 800390c:	f001 fd3b 	bl	8005386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003910:	2028      	movs	r0, #40	@ 0x28
 8003912:	f001 fd54 	bl	80053be <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003916:	bf00      	nop
 8003918:	3720      	adds	r7, #32
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	40010800 	.word	0x40010800
 8003928:	40010c00 	.word	0x40010c00
 800392c:	10210000 	.word	0x10210000
 8003930:	40011000 	.word	0x40011000
 8003934:	10110000 	.word	0x10110000

08003938 <HAL_TIM_PeriodElapsedCallback>:
uint16_t speed_time=0,can_buzzer_delay=1000,sec=0,rev_buzzr_delay=0,temp_buzzr_delay=0,TRIP_TIMER=0;
uint16_t SYC_PASS = 0;//data_delay = 60 for bheem
int8_t bit_count=7;
uint8_t avg=0,last_count=0; uint16_t doc=0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) // To create a every 100us timer Interrupt. prescalar value is 100 and ARR(Auto Reload Register) = 72.
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003948:	f040 818b 	bne.w	8003c62 <HAL_TIM_PeriodElapsedCallback+0x32a>
  {
	 timerCounter++; //It will incremented every timer interrupt occur with time.
 800394c:	4b7e      	ldr	r3, [pc, #504]	@ (8003b48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800394e:	881b      	ldrh	r3, [r3, #0]
 8003950:	b29b      	uxth	r3, r3
 8003952:	3301      	adds	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	4b7c      	ldr	r3, [pc, #496]	@ (8003b48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8003958:	801a      	strh	r2, [r3, #0]
	 timerCounter2++;
 800395a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	3301      	adds	r3, #1
 8003960:	b2da      	uxtb	r2, r3
 8003962:	4b7a      	ldr	r3, [pc, #488]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8003964:	701a      	strb	r2, [r3, #0]
	 timerCounter3++;
 8003966:	4b7a      	ldr	r3, [pc, #488]	@ (8003b50 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	3301      	adds	r3, #1
 800396c:	b29a      	uxth	r2, r3
 800396e:	4b78      	ldr	r3, [pc, #480]	@ (8003b50 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8003970:	801a      	strh	r2, [r3, #0]
	 if(timerCounter==10)
 8003972:	4b75      	ldr	r3, [pc, #468]	@ (8003b48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	b29b      	uxth	r3, r3
 8003978:	2b0a      	cmp	r3, #10
 800397a:	d10e      	bne.n	800399a <HAL_TIM_PeriodElapsedCallback+0x62>
	 {
		 m_sec++;
 800397c:	4b75      	ldr	r3, [pc, #468]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800397e:	881b      	ldrh	r3, [r3, #0]
 8003980:	3301      	adds	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	4b73      	ldr	r3, [pc, #460]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003986:	801a      	strh	r2, [r3, #0]
		 TRIP_TIMER++;
 8003988:	4b73      	ldr	r3, [pc, #460]	@ (8003b58 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800398a:	881b      	ldrh	r3, [r3, #0]
 800398c:	3301      	adds	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	4b71      	ldr	r3, [pc, #452]	@ (8003b58 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8003992:	801a      	strh	r2, [r3, #0]
		 timerCounter=0;
 8003994:	4b6c      	ldr	r3, [pc, #432]	@ (8003b48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8003996:	2200      	movs	r2, #0
 8003998:	801a      	strh	r2, [r3, #0]
	 }
	 if(m_sec==print_delay)
 800399a:	4b6e      	ldr	r3, [pc, #440]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800399c:	881a      	ldrh	r2, [r3, #0]
 800399e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b5c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80039a0:	881b      	ldrh	r3, [r3, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d109      	bne.n	80039ba <HAL_TIM_PeriodElapsedCallback+0x82>
	 {
		 print_delay=m_sec+1000;
 80039a6:	4b6b      	ldr	r3, [pc, #428]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039a8:	881b      	ldrh	r3, [r3, #0]
 80039aa:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80039ae:	b29a      	uxth	r2, r3
 80039b0:	4b6a      	ldr	r3, [pc, #424]	@ (8003b5c <HAL_TIM_PeriodElapsedCallback+0x224>)
 80039b2:	801a      	strh	r2, [r3, #0]
	     print_state=1;
 80039b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003b60 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80039b6:	2201      	movs	r2, #1
 80039b8:	701a      	strb	r2, [r3, #0]
	 }

	 if(m_sec==rev_buzzr_delay)
 80039ba:	4b66      	ldr	r3, [pc, #408]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039bc:	881a      	ldrh	r2, [r3, #0]
 80039be:	4b69      	ldr	r3, [pc, #420]	@ (8003b64 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80039c0:	881b      	ldrh	r3, [r3, #0]
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d10f      	bne.n	80039e6 <HAL_TIM_PeriodElapsedCallback+0xae>
	 {
		 rev_buzzr_delay=m_sec+500;
 80039c6:	4b63      	ldr	r3, [pc, #396]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039c8:	881b      	ldrh	r3, [r3, #0]
 80039ca:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80039ce:	b29a      	uxth	r2, r3
 80039d0:	4b64      	ldr	r3, [pc, #400]	@ (8003b64 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80039d2:	801a      	strh	r2, [r3, #0]
		 if(Reverse_status==1)
 80039d4:	4b64      	ldr	r3, [pc, #400]	@ (8003b68 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d104      	bne.n	80039e6 <HAL_TIM_PeriodElapsedCallback+0xae>
		 {
			 HAL_GPIO_TogglePin(GPIOA, Buzzer_Pin);
 80039dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80039e0:	4862      	ldr	r0, [pc, #392]	@ (8003b6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 80039e2:	f001 febe 	bl	8005762 <HAL_GPIO_TogglePin>
		 }
	 }
	 if(m_sec==temp_buzzr_delay)
 80039e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	4b61      	ldr	r3, [pc, #388]	@ (8003b70 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	d10e      	bne.n	8003a10 <HAL_TIM_PeriodElapsedCallback+0xd8>
	 {
		 temp_buzzr_delay=m_sec+100;
 80039f2:	4b58      	ldr	r3, [pc, #352]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	3364      	adds	r3, #100	@ 0x64
 80039f8:	b29a      	uxth	r2, r3
 80039fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003b70 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80039fc:	801a      	strh	r2, [r3, #0]
		 if(Battery_high_Temp==1)
 80039fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003b74 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8003a00:	781b      	ldrb	r3, [r3, #0]
 8003a02:	2b01      	cmp	r3, #1
 8003a04:	d104      	bne.n	8003a10 <HAL_TIM_PeriodElapsedCallback+0xd8>
		 {
			 HAL_GPIO_TogglePin(GPIOA, Buzzer_Pin);
 8003a06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a0a:	4858      	ldr	r0, [pc, #352]	@ (8003b6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8003a0c:	f001 fea9 	bl	8005762 <HAL_GPIO_TogglePin>
		 }
	 }

	 if(m_sec==speed_time)
 8003a10:	4b50      	ldr	r3, [pc, #320]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a12:	881a      	ldrh	r2, [r3, #0]
 8003a14:	4b58      	ldr	r3, [pc, #352]	@ (8003b78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003a16:	881b      	ldrh	r3, [r3, #0]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d132      	bne.n	8003a82 <HAL_TIM_PeriodElapsedCallback+0x14a>
	 	{
			 if(doc>5)
 8003a1c:	4b57      	ldr	r3, [pc, #348]	@ (8003b7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003a1e:	881b      	ldrh	r3, [r3, #0]
 8003a20:	2b05      	cmp	r3, #5
 8003a22:	d915      	bls.n	8003a50 <HAL_TIM_PeriodElapsedCallback+0x118>
			 {
				doc=0;
 8003a24:	4b55      	ldr	r3, [pc, #340]	@ (8003b7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	801a      	strh	r2, [r3, #0]
				speed_time=m_sec+1000;
 8003a2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a2c:	881b      	ldrh	r3, [r3, #0]
 8003a2e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003a32:	b29a      	uxth	r2, r3
 8003a34:	4b50      	ldr	r3, [pc, #320]	@ (8003b78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003a36:	801a      	strh	r2, [r3, #0]
				speed_count =last_count;
 8003a38:	4b51      	ldr	r3, [pc, #324]	@ (8003b80 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	4b51      	ldr	r3, [pc, #324]	@ (8003b84 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8003a40:	601a      	str	r2, [r3, #0]
				after_sec=1;
 8003a42:	4b51      	ldr	r3, [pc, #324]	@ (8003b88 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003a44:	2201      	movs	r2, #1
 8003a46:	701a      	strb	r2, [r3, #0]
				speed_count_temp=0;
 8003a48:	4b50      	ldr	r3, [pc, #320]	@ (8003b8c <HAL_TIM_PeriodElapsedCallback+0x254>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e018      	b.n	8003a82 <HAL_TIM_PeriodElapsedCallback+0x14a>
			 }
			 else
			 {
				doc=0;
 8003a50:	4b4a      	ldr	r3, [pc, #296]	@ (8003b7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	801a      	strh	r2, [r3, #0]
				speed_time=m_sec+1000;
 8003a56:	4b3f      	ldr	r3, [pc, #252]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a58:	881b      	ldrh	r3, [r3, #0]
 8003a5a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003a5e:	b29a      	uxth	r2, r3
 8003a60:	4b45      	ldr	r3, [pc, #276]	@ (8003b78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8003a62:	801a      	strh	r2, [r3, #0]
				speed_count =speed_count_temp;;
 8003a64:	4b49      	ldr	r3, [pc, #292]	@ (8003b8c <HAL_TIM_PeriodElapsedCallback+0x254>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a46      	ldr	r2, [pc, #280]	@ (8003b84 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8003a6a:	6013      	str	r3, [r2, #0]
				last_count=speed_count;
 8003a6c:	4b45      	ldr	r3, [pc, #276]	@ (8003b84 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	4b43      	ldr	r3, [pc, #268]	@ (8003b80 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8003a74:	701a      	strb	r2, [r3, #0]
				after_sec=1;
 8003a76:	4b44      	ldr	r3, [pc, #272]	@ (8003b88 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	701a      	strb	r2, [r3, #0]
				speed_count_temp=0;
 8003a7c:	4b43      	ldr	r3, [pc, #268]	@ (8003b8c <HAL_TIM_PeriodElapsedCallback+0x254>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
			 }
	 	}

	 if(m_sec == can_buzzer_delay)
 8003a82:	4b34      	ldr	r3, [pc, #208]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a84:	881a      	ldrh	r2, [r3, #0]
 8003a86:	4b42      	ldr	r3, [pc, #264]	@ (8003b90 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003a88:	881b      	ldrh	r3, [r3, #0]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d12a      	bne.n	8003ae4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
	 {
		 if(inc_buz<=4)
 8003a8e:	4b41      	ldr	r3, [pc, #260]	@ (8003b94 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003a90:	781b      	ldrb	r3, [r3, #0]
 8003a92:	2b04      	cmp	r3, #4
 8003a94:	d80f      	bhi.n	8003ab6 <HAL_TIM_PeriodElapsedCallback+0x17e>
		 {
			 can_buzzer_delay = m_sec+150;
 8003a96:	4b2f      	ldr	r3, [pc, #188]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	3396      	adds	r3, #150	@ 0x96
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8003b90 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003aa0:	801a      	strh	r2, [r3, #0]
			 if(can_error_state == 1)
 8003aa2:	4b3d      	ldr	r3, [pc, #244]	@ (8003b98 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8003aa4:	781b      	ldrb	r3, [r3, #0]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d105      	bne.n	8003ab6 <HAL_TIM_PeriodElapsedCallback+0x17e>
			 {
				 inc_buz++;
 8003aaa:	4b3a      	ldr	r3, [pc, #232]	@ (8003b94 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003aac:	781b      	ldrb	r3, [r3, #0]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	4b38      	ldr	r3, [pc, #224]	@ (8003b94 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003ab4:	701a      	strb	r2, [r3, #0]
			 }
		 }

		 if(can_error_state == 1)
 8003ab6:	4b38      	ldr	r3, [pc, #224]	@ (8003b98 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d112      	bne.n	8003ae4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
		 {
			 HAL_GPIO_TogglePin(GPIOA, Buzzer_Pin);
 8003abe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003ac2:	482a      	ldr	r0, [pc, #168]	@ (8003b6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8003ac4:	f001 fe4d 	bl	8005762 <HAL_GPIO_TogglePin>
			 if(inc_buz>4)
 8003ac8:	4b32      	ldr	r3, [pc, #200]	@ (8003b94 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d909      	bls.n	8003ae4 <HAL_TIM_PeriodElapsedCallback+0x1ac>
			 {
				 can_buzzer_delay = m_sec+60000;
 8003ad0:	4b20      	ldr	r3, [pc, #128]	@ (8003b54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8003ad2:	881b      	ldrh	r3, [r3, #0]
 8003ad4:	f5a3 53ad 	sub.w	r3, r3, #5536	@ 0x15a0
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	4b2d      	ldr	r3, [pc, #180]	@ (8003b90 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8003adc:	801a      	strh	r2, [r3, #0]
				 inc_buz=0;
 8003ade:	4b2d      	ldr	r3, [pc, #180]	@ (8003b94 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	701a      	strb	r2, [r3, #0]
			 }
		 }
	 }

	 if(Pin_State == 1)
 8003ae4:	4b2d      	ldr	r3, [pc, #180]	@ (8003b9c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	f040 80ba 	bne.w	8003c62 <HAL_TIM_PeriodElapsedCallback+0x32a>
	 {
	 if(timerCounter2>=30)		// after every 750us only check the signal data from external interrupt pin.
 8003aee:	4b17      	ldr	r3, [pc, #92]	@ (8003b4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	2b1d      	cmp	r3, #29
 8003af4:	f240 80b5 	bls.w	8003c62 <HAL_TIM_PeriodElapsedCallback+0x32a>
		 {
		 	 HAL_GPIO_TogglePin(GPIOB, Test_pin_Pin);
 8003af8:	2120      	movs	r1, #32
 8003afa:	4829      	ldr	r0, [pc, #164]	@ (8003ba0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003afc:	f001 fe31 	bl	8005762 <HAL_GPIO_TogglePin>
		 	 test_bit++;
 8003b00:	4b28      	ldr	r3, [pc, #160]	@ (8003ba4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	3301      	adds	r3, #1
 8003b06:	b2da      	uxtb	r2, r3
 8003b08:	4b26      	ldr	r3, [pc, #152]	@ (8003ba4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003b0a:	701a      	strb	r2, [r3, #0]
			if(HAL_GPIO_ReadPin(GPIOB, ONE_WIRE_PRT_Pin)) 		//after 750us pin in high state , data 0
 8003b0c:	2108      	movs	r1, #8
 8003b0e:	4824      	ldr	r0, [pc, #144]	@ (8003ba0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003b10:	f001 fdf8 	bl	8005704 <HAL_GPIO_ReadPin>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d04c      	beq.n	8003bb4 <HAL_TIM_PeriodElapsedCallback+0x27c>
			{
				bitClear(dataArray[signalCounter],bit_count);
 8003b1a:	4b23      	ldr	r3, [pc, #140]	@ (8003ba8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003b1c:	881b      	ldrh	r3, [r3, #0]
 8003b1e:	b299      	uxth	r1, r3
 8003b20:	460a      	mov	r2, r1
 8003b22:	4b22      	ldr	r3, [pc, #136]	@ (8003bac <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003b24:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	4b21      	ldr	r3, [pc, #132]	@ (8003bb0 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8003b30:	4618      	mov	r0, r3
 8003b32:	2301      	movs	r3, #1
 8003b34:	4083      	lsls	r3, r0
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	43db      	mvns	r3, r3
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	4b1a      	ldr	r3, [pc, #104]	@ (8003bac <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003b42:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
 8003b46:	e049      	b.n	8003bdc <HAL_TIM_PeriodElapsedCallback+0x2a4>
 8003b48:	2000153c 	.word	0x2000153c
 8003b4c:	200018f8 	.word	0x200018f8
 8003b50:	200018fa 	.word	0x200018fa
 8003b54:	20001862 	.word	0x20001862
 8003b58:	20001968 	.word	0x20001968
 8003b5c:	2000079e 	.word	0x2000079e
 8003b60:	200007a0 	.word	0x200007a0
 8003b64:	20001964 	.word	0x20001964
 8003b68:	20001956 	.word	0x20001956
 8003b6c:	40010800 	.word	0x40010800
 8003b70:	20001966 	.word	0x20001966
 8003b74:	200018da 	.word	0x200018da
 8003b78:	20001962 	.word	0x20001962
 8003b7c:	2000196e 	.word	0x2000196e
 8003b80:	2000196c 	.word	0x2000196c
 8003b84:	20001878 	.word	0x20001878
 8003b88:	20001880 	.word	0x20001880
 8003b8c:	2000187c 	.word	0x2000187c
 8003b90:	200007e0 	.word	0x200007e0
 8003b94:	20001961 	.word	0x20001961
 8003b98:	2000195b 	.word	0x2000195b
 8003b9c:	200018ec 	.word	0x200018ec
 8003ba0:	40010c00 	.word	0x40010c00
 8003ba4:	2000191c 	.word	0x2000191c
 8003ba8:	2000153a 	.word	0x2000153a
 8003bac:	20001540 	.word	0x20001540
 8003bb0:	200007e2 	.word	0x200007e2
			}
			else
			{
				bitSet(dataArray[signalCounter],bit_count);		//after 750us pin in low state , data 1
 8003bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003bb6:	881b      	ldrh	r3, [r3, #0]
 8003bb8:	b299      	uxth	r1, r3
 8003bba:	460a      	mov	r2, r1
 8003bbc:	4b2c      	ldr	r3, [pc, #176]	@ (8003c70 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003bbe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c74 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003bc6:	f993 3000 	ldrsb.w	r3, [r3]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	2301      	movs	r3, #1
 8003bce:	4083      	lsls	r3, r0
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003bd8:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
			}
			Pin_State = 0;
 8003bdc:	4b26      	ldr	r3, [pc, #152]	@ (8003c78 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8003bde:	2200      	movs	r2, #0
 8003be0:	701a      	strb	r2, [r3, #0]
			bit_count--;
 8003be2:	4b24      	ldr	r3, [pc, #144]	@ (8003c74 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003be4:	f993 3000 	ldrsb.w	r3, [r3]
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	3b01      	subs	r3, #1
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	b25a      	sxtb	r2, r3
 8003bf0:	4b20      	ldr	r3, [pc, #128]	@ (8003c74 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003bf2:	701a      	strb	r2, [r3, #0]

			if(bit_count<0) 		// bit decrement for 7 to 0
 8003bf4:	4b1f      	ldr	r3, [pc, #124]	@ (8003c74 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003bf6:	f993 3000 	ldrsb.w	r3, [r3]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	da09      	bge.n	8003c12 <HAL_TIM_PeriodElapsedCallback+0x2da>
			{
				signalCounter++;
 8003bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003c00:	881b      	ldrh	r3, [r3, #0]
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	3301      	adds	r3, #1
 8003c06:	b29a      	uxth	r2, r3
 8003c08:	4b18      	ldr	r3, [pc, #96]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003c0a:	801a      	strh	r2, [r3, #0]
				bit_count=7;
 8003c0c:	4b19      	ldr	r3, [pc, #100]	@ (8003c74 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8003c0e:	2207      	movs	r2, #7
 8003c10:	701a      	strb	r2, [r3, #0]
			}

			if(signalCounter >= 12)		//byte increment 0 to 12
 8003c12:	4b16      	ldr	r3, [pc, #88]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	2b0b      	cmp	r3, #11
 8003c1a:	d91f      	bls.n	8003c5c <HAL_TIM_PeriodElapsedCallback+0x324>
			{
				signalCounter = 0;
 8003c1c:	4b13      	ldr	r3, [pc, #76]	@ (8003c6c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	801a      	strh	r2, [r3, #0]
				syncFlag = 1;
 8003c22:	4b16      	ldr	r3, [pc, #88]	@ (8003c7c <HAL_TIM_PeriodElapsedCallback+0x344>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	701a      	strb	r2, [r3, #0]
				SYC_DATA=0;
 8003c28:	4b15      	ldr	r3, [pc, #84]	@ (8003c80 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	801a      	strh	r2, [r3, #0]
				timerCounter3=0;
 8003c2e:	4b15      	ldr	r3, [pc, #84]	@ (8003c84 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	801a      	strh	r2, [r3, #0]
				for(uint8_t i = 0; i < 12;i++)
 8003c34:	2300      	movs	r3, #0
 8003c36:	73fb      	strb	r3, [r7, #15]
 8003c38:	e00b      	b.n	8003c52 <HAL_TIM_PeriodElapsedCallback+0x31a>
				{
					dataArray1[i]=dataArray[i];		//The received data are stored in another array and it will wait for next data reception.
 8003c3a:	7bfb      	ldrb	r3, [r7, #15]
 8003c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003c70 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8003c3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
 8003c46:	b2d1      	uxtb	r1, r2
 8003c48:	4a0f      	ldr	r2, [pc, #60]	@ (8003c88 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8003c4a:	54d1      	strb	r1, [r2, r3]
				for(uint8_t i = 0; i < 12;i++)
 8003c4c:	7bfb      	ldrb	r3, [r7, #15]
 8003c4e:	3301      	adds	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
 8003c52:	7bfb      	ldrb	r3, [r7, #15]
 8003c54:	2b0b      	cmp	r3, #11
 8003c56:	d9f0      	bls.n	8003c3a <HAL_TIM_PeriodElapsedCallback+0x302>
				}
				 processData();    	//after storing the data should be processed for structure for easy access to the user.
 8003c58:	f000 f8ac 	bl	8003db4 <processData>
			}
			timerCounter2 = 0;
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c8c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8003c5e:	2200      	movs	r2, #0
 8003c60:	701a      	strb	r2, [r3, #0]
	    }
	 }
  }
}
 8003c62:	bf00      	nop
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	2000153a 	.word	0x2000153a
 8003c70:	20001540 	.word	0x20001540
 8003c74:	200007e2 	.word	0x200007e2
 8003c78:	200018ec 	.word	0x200018ec
 8003c7c:	20001538 	.word	0x20001538
 8003c80:	200018ea 	.word	0x200018ea
 8003c84:	200018fa 	.word	0x200018fa
 8003c88:	200018dc 	.word	0x200018dc
 8003c8c:	200018f8 	.word	0x200018f8

08003c90 <HAL_GPIO_EXTI_Callback>:
	volatile uint32_t debounceDelay = 90;  // Debounce time in milliseconds
	volatile uint32_t temp_var;
	uint16_t reading,top=0;

void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	4603      	mov	r3, r0
 8003c98:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==speed_sensor_Pin)
 8003c9a:	88fb      	ldrh	r3, [r7, #6]
 8003c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ca0:	d141      	bne.n	8003d26 <HAL_GPIO_EXTI_Callback+0x96>
	{
		uint8_t reading = HAL_GPIO_ReadPin(GPIOC, speed_sensor_Pin);
 8003ca2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003ca6:	4838      	ldr	r0, [pc, #224]	@ (8003d88 <HAL_GPIO_EXTI_Callback+0xf8>)
 8003ca8:	f001 fd2c 	bl	8005704 <HAL_GPIO_ReadPin>
 8003cac:	4603      	mov	r3, r0
 8003cae:	73fb      	strb	r3, [r7, #15]

		if (reading == 1)
 8003cb0:	7bfb      	ldrb	r3, [r7, #15]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d104      	bne.n	8003cc0 <HAL_GPIO_EXTI_Callback+0x30>
		{
			startDebounceTime =HAL_GetTick();
 8003cb6:	f000 fc0b 	bl	80044d0 <HAL_GetTick>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	4a33      	ldr	r2, [pc, #204]	@ (8003d8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8003cbe:	6013      	str	r3, [r2, #0]
		}
		if (reading == 0)
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d104      	bne.n	8003cd0 <HAL_GPIO_EXTI_Callback+0x40>
		{
			lastDebounceTime = HAL_GetTick();
 8003cc6:	f000 fc03 	bl	80044d0 <HAL_GetTick>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	4a30      	ldr	r2, [pc, #192]	@ (8003d90 <HAL_GPIO_EXTI_Callback+0x100>)
 8003cce:	6013      	str	r3, [r2, #0]
		}

		if(lastDebounceTime<startDebounceTime)
 8003cd0:	4b2f      	ldr	r3, [pc, #188]	@ (8003d90 <HAL_GPIO_EXTI_Callback+0x100>)
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d20a      	bcs.n	8003cf2 <HAL_GPIO_EXTI_Callback+0x62>
		{
			top=startDebounceTime-lastDebounceTime;
 8003cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8003d8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	4b2b      	ldr	r3, [pc, #172]	@ (8003d90 <HAL_GPIO_EXTI_Callback+0x100>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	4b29      	ldr	r3, [pc, #164]	@ (8003d94 <HAL_GPIO_EXTI_Callback+0x104>)
 8003cee:	801a      	strh	r2, [r3, #0]
 8003cf0:	e009      	b.n	8003d06 <HAL_GPIO_EXTI_Callback+0x76>
		}
		else
		{
			top=lastDebounceTime-startDebounceTime;
 8003cf2:	4b27      	ldr	r3, [pc, #156]	@ (8003d90 <HAL_GPIO_EXTI_Callback+0x100>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	4b24      	ldr	r3, [pc, #144]	@ (8003d8c <HAL_GPIO_EXTI_Callback+0xfc>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	4b24      	ldr	r3, [pc, #144]	@ (8003d94 <HAL_GPIO_EXTI_Callback+0x104>)
 8003d04:	801a      	strh	r2, [r3, #0]
		}

		if(top>=8)
 8003d06:	4b23      	ldr	r3, [pc, #140]	@ (8003d94 <HAL_GPIO_EXTI_Callback+0x104>)
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	2b07      	cmp	r3, #7
 8003d0c:	d905      	bls.n	8003d1a <HAL_GPIO_EXTI_Callback+0x8a>
		{
			speed_count_temp++;
 8003d0e:	4b22      	ldr	r3, [pc, #136]	@ (8003d98 <HAL_GPIO_EXTI_Callback+0x108>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	3301      	adds	r3, #1
 8003d14:	4a20      	ldr	r2, [pc, #128]	@ (8003d98 <HAL_GPIO_EXTI_Callback+0x108>)
 8003d16:	6013      	str	r3, [r2, #0]
 8003d18:	e005      	b.n	8003d26 <HAL_GPIO_EXTI_Callback+0x96>
		}
		else
		{
			doc++;
 8003d1a:	4b20      	ldr	r3, [pc, #128]	@ (8003d9c <HAL_GPIO_EXTI_Callback+0x10c>)
 8003d1c:	881b      	ldrh	r3, [r3, #0]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	4b1e      	ldr	r3, [pc, #120]	@ (8003d9c <HAL_GPIO_EXTI_Callback+0x10c>)
 8003d24:	801a      	strh	r2, [r3, #0]
		}
	}
 if (GPIO_Pin ==ONE_WIRE_PRT_Pin )  	//Every rising edge detected the interrupt will be triggered.
 8003d26:	88fb      	ldrh	r3, [r7, #6]
 8003d28:	2b08      	cmp	r3, #8
 8003d2a:	d129      	bne.n	8003d80 <HAL_GPIO_EXTI_Callback+0xf0>
  {
	 if(SYC_DATA ==0)
 8003d2c:	4b1c      	ldr	r3, [pc, #112]	@ (8003da0 <HAL_GPIO_EXTI_Callback+0x110>)
 8003d2e:	881b      	ldrh	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d118      	bne.n	8003d66 <HAL_GPIO_EXTI_Callback+0xd6>
	 {
		 if(timerCounter3 > 0)
 8003d34:	4b1b      	ldr	r3, [pc, #108]	@ (8003da4 <HAL_GPIO_EXTI_Callback+0x114>)
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d014      	beq.n	8003d66 <HAL_GPIO_EXTI_Callback+0xd6>
		 {
			SYC_PASS = timerCounter3;		//whenever the interrupt triggered that corresponding timer interrupt count should be stored in variable.
 8003d3c:	4b19      	ldr	r3, [pc, #100]	@ (8003da4 <HAL_GPIO_EXTI_Callback+0x114>)
 8003d3e:	881a      	ldrh	r2, [r3, #0]
 8003d40:	4b19      	ldr	r3, [pc, #100]	@ (8003da8 <HAL_GPIO_EXTI_Callback+0x118>)
 8003d42:	801a      	strh	r2, [r3, #0]
			timerCounter3 = 0;
 8003d44:	4b17      	ldr	r3, [pc, #92]	@ (8003da4 <HAL_GPIO_EXTI_Callback+0x114>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	801a      	strh	r2, [r3, #0]
			 if(SYC_PASS >= 500)		//(SYN_PASS >=1000 For bheem)	//whenever the one interrupt to another interrupt time should be greater than 20ms , it is synchronization period . After the synchronization period data are storing process should be start.(20x50 = 1ms so 200x50 = 10ms)
 8003d4a:	4b17      	ldr	r3, [pc, #92]	@ (8003da8 <HAL_GPIO_EXTI_Callback+0x118>)
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003d52:	d308      	bcc.n	8003d66 <HAL_GPIO_EXTI_Callback+0xd6>
			 {
				SYC_DATA = 1;
 8003d54:	4b12      	ldr	r3, [pc, #72]	@ (8003da0 <HAL_GPIO_EXTI_Callback+0x110>)
 8003d56:	2201      	movs	r2, #1
 8003d58:	801a      	strh	r2, [r3, #0]
				SYC_PASS = 0;
 8003d5a:	4b13      	ldr	r3, [pc, #76]	@ (8003da8 <HAL_GPIO_EXTI_Callback+0x118>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	801a      	strh	r2, [r3, #0]
				timerCounter3 = 0;
 8003d60:	4b10      	ldr	r3, [pc, #64]	@ (8003da4 <HAL_GPIO_EXTI_Callback+0x114>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	801a      	strh	r2, [r3, #0]
			 }
		 }
	 }

	 if(SYC_DATA == 1)
 8003d66:	4b0e      	ldr	r3, [pc, #56]	@ (8003da0 <HAL_GPIO_EXTI_Callback+0x110>)
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d105      	bne.n	8003d7a <HAL_GPIO_EXTI_Callback+0xea>
	 {
		Pin_State=1;   	//after synchronization this bit set for data storing.
 8003d6e:	4b0f      	ldr	r3, [pc, #60]	@ (8003dac <HAL_GPIO_EXTI_Callback+0x11c>)
 8003d70:	2201      	movs	r2, #1
 8003d72:	701a      	strb	r2, [r3, #0]
		timerCounter2=0;
 8003d74:	4b0e      	ldr	r3, [pc, #56]	@ (8003db0 <HAL_GPIO_EXTI_Callback+0x120>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	701a      	strb	r2, [r3, #0]
	 }
	 timerCounter3 = 0;
 8003d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8003da4 <HAL_GPIO_EXTI_Callback+0x114>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	801a      	strh	r2, [r3, #0]
  }
}
 8003d80:	bf00      	nop
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	40011000 	.word	0x40011000
 8003d8c:	20001974 	.word	0x20001974
 8003d90:	20001970 	.word	0x20001970
 8003d94:	20001978 	.word	0x20001978
 8003d98:	2000187c 	.word	0x2000187c
 8003d9c:	2000196e 	.word	0x2000196e
 8003da0:	200018ea 	.word	0x200018ea
 8003da4:	200018fa 	.word	0x200018fa
 8003da8:	2000196a 	.word	0x2000196a
 8003dac:	200018ec 	.word	0x200018ec
 8003db0:	200018f8 	.word	0x200018f8

08003db4 <processData>:

void processData(void) { // find out the synchronization period and converting data into 's and 1's
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0

   uint8_t calculatedChecksum = 0;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	71fb      	strb	r3, [r7, #7]
	for (int checksum_count = 0; checksum_count < STORED_DATA_SIZE - 1; checksum_count++) { //To calculate the checksum for DATA0 to DATA10 and check the received checksum in DATA11
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	603b      	str	r3, [r7, #0]
 8003dc2:	e009      	b.n	8003dd8 <processData+0x24>
		calculatedChecksum ^= dataArray1[checksum_count];
 8003dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <processData+0x3c>)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	4413      	add	r3, r2
 8003dca:	781a      	ldrb	r2, [r3, #0]
 8003dcc:	79fb      	ldrb	r3, [r7, #7]
 8003dce:	4053      	eors	r3, r2
 8003dd0:	71fb      	strb	r3, [r7, #7]
	for (int checksum_count = 0; checksum_count < STORED_DATA_SIZE - 1; checksum_count++) { //To calculate the checksum for DATA0 to DATA10 and check the received checksum in DATA11
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	603b      	str	r3, [r7, #0]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	2b0a      	cmp	r3, #10
 8003ddc:	ddf2      	ble.n	8003dc4 <processData+0x10>
	}
	if (calculatedChecksum == dataArray1[STORED_DATA_SIZE - 1]) { // If the calculated checksum is equal to the received checksum then set the validDataFlag
 8003dde:	4b04      	ldr	r3, [pc, #16]	@ (8003df0 <processData+0x3c>)
 8003de0:	7adb      	ldrb	r3, [r3, #11]
 8003de2:	79fa      	ldrb	r2, [r7, #7]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d107      	bne.n	8003df8 <processData+0x44>
		validDataFlag = 1;
 8003de8:	4b02      	ldr	r3, [pc, #8]	@ (8003df4 <processData+0x40>)
 8003dea:	2201      	movs	r2, #1
 8003dec:	701a      	strb	r2, [r3, #0]
 8003dee:	e00c      	b.n	8003e0a <processData+0x56>
 8003df0:	200018dc 	.word	0x200018dc
 8003df4:	20001860 	.word	0x20001860
	}
	else
	{
		checksum_error++;
 8003df8:	4baf      	ldr	r3, [pc, #700]	@ (80040b8 <processData+0x304>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	3301      	adds	r3, #1
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	4bad      	ldr	r3, [pc, #692]	@ (80040b8 <processData+0x304>)
 8003e02:	701a      	strb	r2, [r3, #0]
		validDataFlag = 0;// If the calculated checksum is Not equal to the received checksum then Reset the validDataFlag
 8003e04:	4bad      	ldr	r3, [pc, #692]	@ (80040bc <processData+0x308>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	701a      	strb	r2, [r3, #0]
	}

	if(validDataFlag == 1)
 8003e0a:	4bac      	ldr	r3, [pc, #688]	@ (80040bc <processData+0x308>)
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	f040 814b 	bne.w	80040ac <processData+0x2f8>
	{
		Motor_Data.Device_Code = dataArray1[0]; // Default Device code stored in this variable. 8bit
 8003e16:	4baa      	ldr	r3, [pc, #680]	@ (80040c0 <processData+0x30c>)
 8003e18:	781a      	ldrb	r2, [r3, #0]
 8003e1a:	4baa      	ldr	r3, [pc, #680]	@ (80040c4 <processData+0x310>)
 8003e1c:	701a      	strb	r2, [r3, #0]
		Motor_Data.Sequence_code = dataArray1[1]; // Default Sequence code stored in this variable. 8bit
 8003e1e:	4ba8      	ldr	r3, [pc, #672]	@ (80040c0 <processData+0x30c>)
 8003e20:	785a      	ldrb	r2, [r3, #1]
 8003e22:	4ba8      	ldr	r3, [pc, #672]	@ (80040c4 <processData+0x310>)
 8003e24:	705a      	strb	r2, [r3, #1]
		Motor_Data.Alternate_Bit1 = ((dataArray1[2] & 0xF0) >> 4); // This variable used for Alternate Function/operation . 4bit
 8003e26:	4ba6      	ldr	r3, [pc, #664]	@ (80040c0 <processData+0x30c>)
 8003e28:	789b      	ldrb	r3, [r3, #2]
 8003e2a:	091b      	lsrs	r3, r3, #4
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	f003 030f 	and.w	r3, r3, #15
 8003e32:	b2d9      	uxtb	r1, r3
 8003e34:	4aa3      	ldr	r2, [pc, #652]	@ (80040c4 <processData+0x310>)
 8003e36:	7893      	ldrb	r3, [r2, #2]
 8003e38:	f361 0303 	bfi	r3, r1, #0, #4
 8003e3c:	7093      	strb	r3, [r2, #2]
		Motor_Data.Parking_Indication = ((dataArray1[2] & 0x08) >> 3); //This variable is stored the parking Indication state. 1bit
 8003e3e:	4ba0      	ldr	r3, [pc, #640]	@ (80040c0 <processData+0x30c>)
 8003e40:	789b      	ldrb	r3, [r3, #2]
 8003e42:	10db      	asrs	r3, r3, #3
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	b2d9      	uxtb	r1, r3
 8003e4a:	4a9e      	ldr	r2, [pc, #632]	@ (80040c4 <processData+0x310>)
 8003e4c:	7893      	ldrb	r3, [r2, #2]
 8003e4e:	f361 1304 	bfi	r3, r1, #4, #1
 8003e52:	7093      	strb	r3, [r2, #2]
		Motor_Data.Speed_Limit = ((dataArray1[2] & 0x04) >> 2); // This variable is stored the Speed limit state. 1bit
 8003e54:	4b9a      	ldr	r3, [pc, #616]	@ (80040c0 <processData+0x30c>)
 8003e56:	789b      	ldrb	r3, [r3, #2]
 8003e58:	109b      	asrs	r3, r3, #2
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	b2d9      	uxtb	r1, r3
 8003e60:	4a98      	ldr	r2, [pc, #608]	@ (80040c4 <processData+0x310>)
 8003e62:	7893      	ldrb	r3, [r2, #2]
 8003e64:	f361 1345 	bfi	r3, r1, #5, #1
 8003e68:	7093      	strb	r3, [r2, #2]
		Motor_Data.Alternate_Bit2 = ((dataArray1[2] & 0x02) << 1); // This variable used for Alternate Function/operation 1bit
 8003e6a:	4a96      	ldr	r2, [pc, #600]	@ (80040c4 <processData+0x310>)
 8003e6c:	7893      	ldrb	r3, [r2, #2]
 8003e6e:	f36f 1386 	bfc	r3, #6, #1
 8003e72:	7093      	strb	r3, [r2, #2]
		Motor_Data.Side_Brace_Indication = ((dataArray1[2] & 0x01) >> 0);
 8003e74:	4b92      	ldr	r3, [pc, #584]	@ (80040c0 <processData+0x30c>)
 8003e76:	789b      	ldrb	r3, [r3, #2]
 8003e78:	f003 0301 	and.w	r3, r3, #1
 8003e7c:	b2d9      	uxtb	r1, r3
 8003e7e:	4a91      	ldr	r2, [pc, #580]	@ (80040c4 <processData+0x310>)
 8003e80:	7893      	ldrb	r3, [r2, #2]
 8003e82:	f361 13c7 	bfi	r3, r1, #7, #1
 8003e86:	7093      	strb	r3, [r2, #2]
		Motor_Data.Pushcart_prohibitedsign = ((dataArray1[3] & 0x80) >> 7); // If any Prohibited sign to indicate the display using this variable. 1bit
 8003e88:	4b8d      	ldr	r3, [pc, #564]	@ (80040c0 <processData+0x30c>)
 8003e8a:	78db      	ldrb	r3, [r3, #3]
 8003e8c:	09db      	lsrs	r3, r3, #7
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	b2d9      	uxtb	r1, r3
 8003e96:	4a8b      	ldr	r2, [pc, #556]	@ (80040c4 <processData+0x310>)
 8003e98:	78d3      	ldrb	r3, [r2, #3]
 8003e9a:	f361 0300 	bfi	r3, r1, #0, #1
 8003e9e:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Hall_fault = ((dataArray1[3] & 0x40) >> 6); // If hall sensor status stored in this variable. 1bit(0-o hall fault, 1-Hall Fault).
 8003ea0:	4b87      	ldr	r3, [pc, #540]	@ (80040c0 <processData+0x30c>)
 8003ea2:	78db      	ldrb	r3, [r3, #3]
 8003ea4:	119b      	asrs	r3, r3, #6
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	b2d9      	uxtb	r1, r3
 8003eac:	4a85      	ldr	r2, [pc, #532]	@ (80040c4 <processData+0x310>)
 8003eae:	78d3      	ldrb	r3, [r2, #3]
 8003eb0:	f361 0341 	bfi	r3, r1, #1, #1
 8003eb4:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Throttle_fault = ((dataArray1[3] & 0x20) >> 5); //If throttle status stored in this variable. 1bit(0-No Throttle Fault, 1-Throttle Fault).
 8003eb6:	4b82      	ldr	r3, [pc, #520]	@ (80040c0 <processData+0x30c>)
 8003eb8:	78db      	ldrb	r3, [r3, #3]
 8003eba:	115b      	asrs	r3, r3, #5
 8003ebc:	f003 0301 	and.w	r3, r3, #1
 8003ec0:	b2d9      	uxtb	r1, r3
 8003ec2:	4a80      	ldr	r2, [pc, #512]	@ (80040c4 <processData+0x310>)
 8003ec4:	78d3      	ldrb	r3, [r2, #3]
 8003ec6:	f361 0382 	bfi	r3, r1, #2, #1
 8003eca:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Controller_fault = ((dataArray1[3] & 0x10) >> 4); //If the controller status stored in this variable. 1bit(0-No Controller Fault, 1-Controller Fault).
 8003ecc:	4b7c      	ldr	r3, [pc, #496]	@ (80040c0 <processData+0x30c>)
 8003ece:	78db      	ldrb	r3, [r3, #3]
 8003ed0:	111b      	asrs	r3, r3, #4
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	b2d9      	uxtb	r1, r3
 8003ed8:	4a7a      	ldr	r2, [pc, #488]	@ (80040c4 <processData+0x310>)
 8003eda:	78d3      	ldrb	r3, [r2, #3]
 8003edc:	f361 03c3 	bfi	r3, r1, #3, #1
 8003ee0:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Under_Voltageprotection = ((dataArray1[3] & 0x08) >> 3); //Under voltage protection status stored in this variable. 1bit(0-No under voltage protection, 1- under voltage protection).
 8003ee2:	4b77      	ldr	r3, [pc, #476]	@ (80040c0 <processData+0x30c>)
 8003ee4:	78db      	ldrb	r3, [r3, #3]
 8003ee6:	10db      	asrs	r3, r3, #3
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	b2d9      	uxtb	r1, r3
 8003eee:	4a75      	ldr	r2, [pc, #468]	@ (80040c4 <processData+0x310>)
 8003ef0:	78d3      	ldrb	r3, [r2, #3]
 8003ef2:	f361 1304 	bfi	r3, r1, #4, #1
 8003ef6:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Cruise = ((dataArray1[3] & 0x04) >> 2); // Cruise mode on/off status stored in this variable. 1bit(0-No cruise mode on,1-cruise mode on).
 8003ef8:	4b71      	ldr	r3, [pc, #452]	@ (80040c0 <processData+0x30c>)
 8003efa:	78db      	ldrb	r3, [r3, #3]
 8003efc:	109b      	asrs	r3, r3, #2
 8003efe:	f003 0301 	and.w	r3, r3, #1
 8003f02:	b2d9      	uxtb	r1, r3
 8003f04:	4a6f      	ldr	r2, [pc, #444]	@ (80040c4 <processData+0x310>)
 8003f06:	78d3      	ldrb	r3, [r2, #3]
 8003f08:	f361 1345 	bfi	r3, r1, #5, #1
 8003f0c:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Assistance_power = ((dataArray1[3] & 0x02) >> 1); //Power assistance status stored in this variable. 1bit(0-No power assistance, 1-Power assistance On).
 8003f0e:	4b6c      	ldr	r3, [pc, #432]	@ (80040c0 <processData+0x30c>)
 8003f10:	78db      	ldrb	r3, [r3, #3]
 8003f12:	105b      	asrs	r3, r3, #1
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	b2d9      	uxtb	r1, r3
 8003f1a:	4a6a      	ldr	r2, [pc, #424]	@ (80040c4 <processData+0x310>)
 8003f1c:	78d3      	ldrb	r3, [r2, #3]
 8003f1e:	f361 1386 	bfi	r3, r1, #6, #1
 8003f22:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Motor_phase_loss = ((dataArray1[3] & 0x01) >> 0); //Motor phase loss status stored in this variable. 1bit(0-No motor phase loss, 1-Motor phase loss).
 8003f24:	4b66      	ldr	r3, [pc, #408]	@ (80040c0 <processData+0x30c>)
 8003f26:	78db      	ldrb	r3, [r3, #3]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	b2d9      	uxtb	r1, r3
 8003f2e:	4a65      	ldr	r2, [pc, #404]	@ (80040c4 <processData+0x310>)
 8003f30:	78d3      	ldrb	r3, [r2, #3]
 8003f32:	f361 13c7 	bfi	r3, r1, #7, #1
 8003f36:	70d3      	strb	r3, [r2, #3]
		Motor_Data.Four_gear_indication = ((dataArray1[4] & 0x80) >> 7); //Four gear indication status stored in this variable. 1bit
 8003f38:	4b61      	ldr	r3, [pc, #388]	@ (80040c0 <processData+0x30c>)
 8003f3a:	791b      	ldrb	r3, [r3, #4]
 8003f3c:	09db      	lsrs	r3, r3, #7
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	b2d9      	uxtb	r1, r3
 8003f46:	4a5f      	ldr	r2, [pc, #380]	@ (80040c4 <processData+0x310>)
 8003f48:	7913      	ldrb	r3, [r2, #4]
 8003f4a:	f361 0300 	bfi	r3, r1, #0, #1
 8003f4e:	7113      	strb	r3, [r2, #4]
		Motor_Data.Motor_Running = ((dataArray1[4] & 0x40) >> 6);//Motor status stored in this variable. 1bit(0- Motor is stopping ,1- Motor is running)
 8003f50:	4b5b      	ldr	r3, [pc, #364]	@ (80040c0 <processData+0x30c>)
 8003f52:	791b      	ldrb	r3, [r3, #4]
 8003f54:	119b      	asrs	r3, r3, #6
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	b2d9      	uxtb	r1, r3
 8003f5c:	4a59      	ldr	r2, [pc, #356]	@ (80040c4 <processData+0x310>)
 8003f5e:	7913      	ldrb	r3, [r2, #4]
 8003f60:	f361 0341 	bfi	r3, r1, #1, #1
 8003f64:	7113      	strb	r3, [r2, #4]
		Motor_Data.brake = ((dataArray1[4] & 0x20) >> 5); // Brake status stored in this variable. 1bit(0-No brake applied, 1- Brake applied)
 8003f66:	4b56      	ldr	r3, [pc, #344]	@ (80040c0 <processData+0x30c>)
 8003f68:	791b      	ldrb	r3, [r3, #4]
 8003f6a:	115b      	asrs	r3, r3, #5
 8003f6c:	f003 0301 	and.w	r3, r3, #1
 8003f70:	b2d9      	uxtb	r1, r3
 8003f72:	4a54      	ldr	r2, [pc, #336]	@ (80040c4 <processData+0x310>)
 8003f74:	7913      	ldrb	r3, [r2, #4]
 8003f76:	f361 0382 	bfi	r3, r1, #2, #1
 8003f7a:	7113      	strb	r3, [r2, #4]
		Motor_Data.Controller_protect = ((dataArray1[4] & 0x10) >> 4); //Controller protection  status stored in this variable. 1bit(0-No controller protection,1-Controller protection)
 8003f7c:	4b50      	ldr	r3, [pc, #320]	@ (80040c0 <processData+0x30c>)
 8003f7e:	791b      	ldrb	r3, [r3, #4]
 8003f80:	111b      	asrs	r3, r3, #4
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	b2d9      	uxtb	r1, r3
 8003f88:	4a4e      	ldr	r2, [pc, #312]	@ (80040c4 <processData+0x310>)
 8003f8a:	7913      	ldrb	r3, [r2, #4]
 8003f8c:	f361 03c3 	bfi	r3, r1, #3, #1
 8003f90:	7113      	strb	r3, [r2, #4]
		Motor_Data.Slide_charging = ((dataArray1[4] & 0x08) >> 3); // Regeneration status stored in this variable. 1bit(0- No regeneration detected, 1- regeneration detected.	   	Motor_Data.Antiflying_vehicle_protection = ((dataArray[4] & 0x04) >> 2);
 8003f92:	4b4b      	ldr	r3, [pc, #300]	@ (80040c0 <processData+0x30c>)
 8003f94:	791b      	ldrb	r3, [r3, #4]
 8003f96:	10db      	asrs	r3, r3, #3
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	b2d9      	uxtb	r1, r3
 8003f9e:	4a49      	ldr	r2, [pc, #292]	@ (80040c4 <processData+0x310>)
 8003fa0:	7913      	ldrb	r3, [r2, #4]
 8003fa2:	f361 1304 	bfi	r3, r1, #4, #1
 8003fa6:	7113      	strb	r3, [r2, #4]
		Motor_Data.Three_speed = ((dataArray1[4] & 0x03) >> 0); // Three speed mode status stored in this variable. 2bit (00 - Controller without three speed, 01 - Low Speed, 10- Medium Speed, 11- High speed)
 8003fa8:	4b45      	ldr	r3, [pc, #276]	@ (80040c0 <processData+0x30c>)
 8003faa:	791b      	ldrb	r3, [r3, #4]
 8003fac:	f003 0303 	and.w	r3, r3, #3
 8003fb0:	b2d9      	uxtb	r1, r3
 8003fb2:	4a44      	ldr	r2, [pc, #272]	@ (80040c4 <processData+0x310>)
 8003fb4:	7913      	ldrb	r3, [r2, #4]
 8003fb6:	f361 1387 	bfi	r3, r1, #6, #2
 8003fba:	7113      	strb	r3, [r2, #4]
		Motor_Data.Cloud_powermode = ((dataArray1[5] & 0x80) >> 7); // Speed increase status stored in this variable. 1bit
 8003fbc:	4b40      	ldr	r3, [pc, #256]	@ (80040c0 <processData+0x30c>)
 8003fbe:	795b      	ldrb	r3, [r3, #5]
 8003fc0:	09db      	lsrs	r3, r3, #7
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	b2d9      	uxtb	r1, r3
 8003fca:	4a3e      	ldr	r2, [pc, #248]	@ (80040c4 <processData+0x310>)
 8003fcc:	7953      	ldrb	r3, [r2, #5]
 8003fce:	f361 0300 	bfi	r3, r1, #0, #1
 8003fd2:	7153      	strb	r3, [r2, #5]
		Motor_Data.Push_to_talk = ((dataArray1[5] & 0x40) >> 6); //Most EVs have bluetooth connectivity that allows you to connect your phone and use its features hands-free while driving. This includes making calls, sending messages, and using navigation app.1bit
 8003fd4:	4b3a      	ldr	r3, [pc, #232]	@ (80040c0 <processData+0x30c>)
 8003fd6:	795b      	ldrb	r3, [r3, #5]
 8003fd8:	119b      	asrs	r3, r3, #6
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	b2d9      	uxtb	r1, r3
 8003fe0:	4a38      	ldr	r2, [pc, #224]	@ (80040c4 <processData+0x310>)
 8003fe2:	7953      	ldrb	r3, [r2, #5]
 8003fe4:	f361 0341 	bfi	r3, r1, #1, #1
 8003fe8:	7153      	strb	r3, [r2, #5]
		Motor_Data.Standby_powersupply = ((dataArray1[5] & 0x20) >> 5); //The standby power supply are stored in this variable.1bit(0-No standby power supply,1-Standby power supply mode on).
 8003fea:	4b35      	ldr	r3, [pc, #212]	@ (80040c0 <processData+0x30c>)
 8003fec:	795b      	ldrb	r3, [r3, #5]
 8003fee:	115b      	asrs	r3, r3, #5
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	b2d9      	uxtb	r1, r3
 8003ff6:	4a33      	ldr	r2, [pc, #204]	@ (80040c4 <processData+0x310>)
 8003ff8:	7953      	ldrb	r3, [r2, #5]
 8003ffa:	f361 0382 	bfi	r3, r1, #2, #1
 8003ffe:	7153      	strb	r3, [r2, #5]
		Motor_Data.Overcurrent_protection = ((dataArray1[5] & 0x10) >> 4); //Over current protection status stored in this variable.1bit(0-No over current protection, 1-over current protection)
 8004000:	4b2f      	ldr	r3, [pc, #188]	@ (80040c0 <processData+0x30c>)
 8004002:	795b      	ldrb	r3, [r3, #5]
 8004004:	111b      	asrs	r3, r3, #4
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	b2d9      	uxtb	r1, r3
 800400c:	4a2d      	ldr	r2, [pc, #180]	@ (80040c4 <processData+0x310>)
 800400e:	7953      	ldrb	r3, [r2, #5]
 8004010:	f361 03c3 	bfi	r3, r1, #3, #1
 8004014:	7153      	strb	r3, [r2, #5]
		Motor_Data.Locked_rotor_protection = ((dataArray1[5] & 0x08) >> 3); //This variable is stored the status of Locked Rotor protection. (0-No locked Rotor protection,1-Locked Rotor Protection)
 8004016:	4b2a      	ldr	r3, [pc, #168]	@ (80040c0 <processData+0x30c>)
 8004018:	795b      	ldrb	r3, [r3, #5]
 800401a:	10db      	asrs	r3, r3, #3
 800401c:	f003 0301 	and.w	r3, r3, #1
 8004020:	b2d9      	uxtb	r1, r3
 8004022:	4a28      	ldr	r2, [pc, #160]	@ (80040c4 <processData+0x310>)
 8004024:	7953      	ldrb	r3, [r2, #5]
 8004026:	f361 1304 	bfi	r3, r1, #4, #1
 800402a:	7153      	strb	r3, [r2, #5]
		Motor_Data.Reverse = ((dataArray1[5] & 0x04) >> 2); //This variable is stored the status of reverse indication. 1bit(0- Forward, 1- Reverse).
 800402c:	4b24      	ldr	r3, [pc, #144]	@ (80040c0 <processData+0x30c>)
 800402e:	795b      	ldrb	r3, [r3, #5]
 8004030:	109b      	asrs	r3, r3, #2
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	b2d9      	uxtb	r1, r3
 8004038:	4a22      	ldr	r2, [pc, #136]	@ (80040c4 <processData+0x310>)
 800403a:	7953      	ldrb	r3, [r2, #5]
 800403c:	f361 1345 	bfi	r3, r1, #5, #1
 8004040:	7153      	strb	r3, [r2, #5]
		Motor_Data.Electronic_break = ((dataArray1[5] & 0x02) >> 1); //It is a Low Brake. The Low brake indication status are stored in this bit . 1bit
 8004042:	4b1f      	ldr	r3, [pc, #124]	@ (80040c0 <processData+0x30c>)
 8004044:	795b      	ldrb	r3, [r3, #5]
 8004046:	105b      	asrs	r3, r3, #1
 8004048:	f003 0301 	and.w	r3, r3, #1
 800404c:	b2d9      	uxtb	r1, r3
 800404e:	4a1d      	ldr	r2, [pc, #116]	@ (80040c4 <processData+0x310>)
 8004050:	7953      	ldrb	r3, [r2, #5]
 8004052:	f361 1386 	bfi	r3, r1, #6, #1
 8004056:	7153      	strb	r3, [r2, #5]
		Motor_Data.Speed_limit = ((dataArray1[5] & 0x01) >> 0); //To set the speed limit using this variable. 1bit
 8004058:	4b19      	ldr	r3, [pc, #100]	@ (80040c0 <processData+0x30c>)
 800405a:	795b      	ldrb	r3, [r3, #5]
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	b2d9      	uxtb	r1, r3
 8004062:	4a18      	ldr	r2, [pc, #96]	@ (80040c4 <processData+0x310>)
 8004064:	7953      	ldrb	r3, [r2, #5]
 8004066:	f361 13c7 	bfi	r3, r1, #7, #1
 800406a:	7153      	strb	r3, [r2, #5]
		Motor_Data.Operating_current = dataArray1[6];//Operating current rating are stored in this variable. 8bit
 800406c:	4b14      	ldr	r3, [pc, #80]	@ (80040c0 <processData+0x30c>)
 800406e:	799a      	ldrb	r2, [r3, #6]
 8004070:	4b14      	ldr	r3, [pc, #80]	@ (80040c4 <processData+0x310>)
 8004072:	719a      	strb	r2, [r3, #6]
		Motor_Data.Speed = ((dataArray1[7] << 8 )| dataArray[8]); //Speed calculation are stored in this variable. Speed byte high(8bit) and speed byte low(8bit) are combined and stored in this single variable. 16bits
 8004074:	4b12      	ldr	r3, [pc, #72]	@ (80040c0 <processData+0x30c>)
 8004076:	79db      	ldrb	r3, [r3, #7]
 8004078:	021b      	lsls	r3, r3, #8
 800407a:	b21a      	sxth	r2, r3
 800407c:	4b12      	ldr	r3, [pc, #72]	@ (80040c8 <processData+0x314>)
 800407e:	8a1b      	ldrh	r3, [r3, #16]
 8004080:	b29b      	uxth	r3, r3
 8004082:	b21b      	sxth	r3, r3
 8004084:	4313      	orrs	r3, r2
 8004086:	b21b      	sxth	r3, r3
 8004088:	b29a      	uxth	r2, r3
 800408a:	4b0e      	ldr	r3, [pc, #56]	@ (80040c4 <processData+0x310>)
 800408c:	815a      	strh	r2, [r3, #10]
		Motor_Data.Battery_Level = dataArray1[9]; //Battery level are stored in this variable. 8bit
 800408e:	4b0c      	ldr	r3, [pc, #48]	@ (80040c0 <processData+0x30c>)
 8004090:	7a5a      	ldrb	r2, [r3, #9]
 8004092:	4b0c      	ldr	r3, [pc, #48]	@ (80040c4 <processData+0x310>)
 8004094:	71da      	strb	r2, [r3, #7]
		Motor_Data.Current_Level = dataArray1[10]; //Current level are stored in this variable. 8bit
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <processData+0x30c>)
 8004098:	7a9a      	ldrb	r2, [r3, #10]
 800409a:	4b0a      	ldr	r3, [pc, #40]	@ (80040c4 <processData+0x310>)
 800409c:	721a      	strb	r2, [r3, #8]
		Motor_Data.Checksum = dataArray1[11]; // Received checksum data's are stored in this variable. 8bit
 800409e:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <processData+0x30c>)
 80040a0:	7ada      	ldrb	r2, [r3, #11]
 80040a2:	4b08      	ldr	r3, [pc, #32]	@ (80040c4 <processData+0x310>)
 80040a4:	731a      	strb	r2, [r3, #12]
		validDataFlag = 0;
 80040a6:	4b05      	ldr	r3, [pc, #20]	@ (80040bc <processData+0x308>)
 80040a8:	2200      	movs	r2, #0
 80040aa:	701a      	strb	r2, [r3, #0]
	}
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bc80      	pop	{r7}
 80040b4:	4770      	bx	lr
 80040b6:	bf00      	nop
 80040b8:	200018e8 	.word	0x200018e8
 80040bc:	20001860 	.word	0x20001860
 80040c0:	200018dc 	.word	0x200018dc
 80040c4:	200018fc 	.word	0x200018fc
 80040c8:	20001540 	.word	0x20001540

080040cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80040d0:	b672      	cpsid	i
}
 80040d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	    HAL_NVIC_SystemReset();
 80040d4:	f001 f981 	bl	80053da <HAL_NVIC_SystemReset>
 80040d8:	e7fc      	b.n	80040d4 <Error_Handler+0x8>
	...

080040dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80040e2:	4b19      	ldr	r3, [pc, #100]	@ (8004148 <HAL_MspInit+0x6c>)
 80040e4:	699b      	ldr	r3, [r3, #24]
 80040e6:	4a18      	ldr	r2, [pc, #96]	@ (8004148 <HAL_MspInit+0x6c>)
 80040e8:	f043 0301 	orr.w	r3, r3, #1
 80040ec:	6193      	str	r3, [r2, #24]
 80040ee:	4b16      	ldr	r3, [pc, #88]	@ (8004148 <HAL_MspInit+0x6c>)
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	60bb      	str	r3, [r7, #8]
 80040f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80040fa:	4b13      	ldr	r3, [pc, #76]	@ (8004148 <HAL_MspInit+0x6c>)
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	4a12      	ldr	r2, [pc, #72]	@ (8004148 <HAL_MspInit+0x6c>)
 8004100:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004104:	61d3      	str	r3, [r2, #28]
 8004106:	4b10      	ldr	r3, [pc, #64]	@ (8004148 <HAL_MspInit+0x6c>)
 8004108:	69db      	ldr	r3, [r3, #28]
 800410a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800410e:	607b      	str	r3, [r7, #4]
 8004110:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8004112:	2200      	movs	r2, #0
 8004114:	2100      	movs	r1, #0
 8004116:	2001      	movs	r0, #1
 8004118:	f001 f935 	bl	8005386 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 800411c:	2001      	movs	r0, #1
 800411e:	f001 f94e 	bl	80053be <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004122:	4b0a      	ldr	r3, [pc, #40]	@ (800414c <HAL_MspInit+0x70>)
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	4a04      	ldr	r2, [pc, #16]	@ (800414c <HAL_MspInit+0x70>)
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800413e:	bf00      	nop
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	40021000 	.word	0x40021000
 800414c:	40010000 	.word	0x40010000

08004150 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b088      	sub	sp, #32
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004158:	f107 0310 	add.w	r3, r7, #16
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	605a      	str	r2, [r3, #4]
 8004162:	609a      	str	r2, [r3, #8]
 8004164:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a20      	ldr	r2, [pc, #128]	@ (80041ec <HAL_CAN_MspInit+0x9c>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d139      	bne.n	80041e4 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004170:	4b1f      	ldr	r3, [pc, #124]	@ (80041f0 <HAL_CAN_MspInit+0xa0>)
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	4a1e      	ldr	r2, [pc, #120]	@ (80041f0 <HAL_CAN_MspInit+0xa0>)
 8004176:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800417a:	61d3      	str	r3, [r2, #28]
 800417c:	4b1c      	ldr	r3, [pc, #112]	@ (80041f0 <HAL_CAN_MspInit+0xa0>)
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004184:	60fb      	str	r3, [r7, #12]
 8004186:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004188:	4b19      	ldr	r3, [pc, #100]	@ (80041f0 <HAL_CAN_MspInit+0xa0>)
 800418a:	699b      	ldr	r3, [r3, #24]
 800418c:	4a18      	ldr	r2, [pc, #96]	@ (80041f0 <HAL_CAN_MspInit+0xa0>)
 800418e:	f043 0304 	orr.w	r3, r3, #4
 8004192:	6193      	str	r3, [r2, #24]
 8004194:	4b16      	ldr	r3, [pc, #88]	@ (80041f0 <HAL_CAN_MspInit+0xa0>)
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	f003 0304 	and.w	r3, r3, #4
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80041a0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80041a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041a6:	2300      	movs	r3, #0
 80041a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041ae:	f107 0310 	add.w	r3, r7, #16
 80041b2:	4619      	mov	r1, r3
 80041b4:	480f      	ldr	r0, [pc, #60]	@ (80041f4 <HAL_CAN_MspInit+0xa4>)
 80041b6:	f001 f921 	bl	80053fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80041ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041c0:	2302      	movs	r3, #2
 80041c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041c4:	2303      	movs	r3, #3
 80041c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041c8:	f107 0310 	add.w	r3, r7, #16
 80041cc:	4619      	mov	r1, r3
 80041ce:	4809      	ldr	r0, [pc, #36]	@ (80041f4 <HAL_CAN_MspInit+0xa4>)
 80041d0:	f001 f914 	bl	80053fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80041d4:	2200      	movs	r2, #0
 80041d6:	2100      	movs	r1, #0
 80041d8:	2014      	movs	r0, #20
 80041da:	f001 f8d4 	bl	8005386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80041de:	2014      	movs	r0, #20
 80041e0:	f001 f8ed 	bl	80053be <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 80041e4:	bf00      	nop
 80041e6:	3720      	adds	r7, #32
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40006400 	.word	0x40006400
 80041f0:	40021000 	.word	0x40021000
 80041f4:	40010800 	.word	0x40010800

080041f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b08a      	sub	sp, #40	@ 0x28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004200:	f107 0314 	add.w	r3, r7, #20
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	605a      	str	r2, [r3, #4]
 800420a:	609a      	str	r2, [r3, #8]
 800420c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1d      	ldr	r2, [pc, #116]	@ (8004288 <HAL_I2C_MspInit+0x90>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d132      	bne.n	800427e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004218:	4b1c      	ldr	r3, [pc, #112]	@ (800428c <HAL_I2C_MspInit+0x94>)
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	4a1b      	ldr	r2, [pc, #108]	@ (800428c <HAL_I2C_MspInit+0x94>)
 800421e:	f043 0308 	orr.w	r3, r3, #8
 8004222:	6193      	str	r3, [r2, #24]
 8004224:	4b19      	ldr	r3, [pc, #100]	@ (800428c <HAL_I2C_MspInit+0x94>)
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f003 0308 	and.w	r3, r3, #8
 800422c:	613b      	str	r3, [r7, #16]
 800422e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004230:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004234:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004236:	2312      	movs	r3, #18
 8004238:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800423a:	2303      	movs	r3, #3
 800423c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800423e:	f107 0314 	add.w	r3, r7, #20
 8004242:	4619      	mov	r1, r3
 8004244:	4812      	ldr	r0, [pc, #72]	@ (8004290 <HAL_I2C_MspInit+0x98>)
 8004246:	f001 f8d9 	bl	80053fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800424a:	4b12      	ldr	r3, [pc, #72]	@ (8004294 <HAL_I2C_MspInit+0x9c>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004252:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8004256:	627b      	str	r3, [r7, #36]	@ 0x24
 8004258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425a:	f043 0302 	orr.w	r3, r3, #2
 800425e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004260:	4a0c      	ldr	r2, [pc, #48]	@ (8004294 <HAL_I2C_MspInit+0x9c>)
 8004262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004264:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004266:	4b09      	ldr	r3, [pc, #36]	@ (800428c <HAL_I2C_MspInit+0x94>)
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	4a08      	ldr	r2, [pc, #32]	@ (800428c <HAL_I2C_MspInit+0x94>)
 800426c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004270:	61d3      	str	r3, [r2, #28]
 8004272:	4b06      	ldr	r3, [pc, #24]	@ (800428c <HAL_I2C_MspInit+0x94>)
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800427e:	bf00      	nop
 8004280:	3728      	adds	r7, #40	@ 0x28
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40005400 	.word	0x40005400
 800428c:	40021000 	.word	0x40021000
 8004290:	40010c00 	.word	0x40010c00
 8004294:	40010000 	.word	0x40010000

08004298 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042a8:	d113      	bne.n	80042d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042aa:	4b0c      	ldr	r3, [pc, #48]	@ (80042dc <HAL_TIM_Base_MspInit+0x44>)
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	4a0b      	ldr	r2, [pc, #44]	@ (80042dc <HAL_TIM_Base_MspInit+0x44>)
 80042b0:	f043 0301 	orr.w	r3, r3, #1
 80042b4:	61d3      	str	r3, [r2, #28]
 80042b6:	4b09      	ldr	r3, [pc, #36]	@ (80042dc <HAL_TIM_Base_MspInit+0x44>)
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80042c2:	2200      	movs	r2, #0
 80042c4:	2100      	movs	r1, #0
 80042c6:	201c      	movs	r0, #28
 80042c8:	f001 f85d 	bl	8005386 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80042cc:	201c      	movs	r0, #28
 80042ce:	f001 f876 	bl	80053be <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80042d2:	bf00      	nop
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40021000 	.word	0x40021000

080042e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042e0:	b480      	push	{r7}
 80042e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80042e4:	bf00      	nop
 80042e6:	e7fd      	b.n	80042e4 <NMI_Handler+0x4>

080042e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042e8:	b480      	push	{r7}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042ec:	bf00      	nop
 80042ee:	e7fd      	b.n	80042ec <HardFault_Handler+0x4>

080042f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042f4:	bf00      	nop
 80042f6:	e7fd      	b.n	80042f4 <MemManage_Handler+0x4>

080042f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042f8:	b480      	push	{r7}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042fc:	bf00      	nop
 80042fe:	e7fd      	b.n	80042fc <BusFault_Handler+0x4>

08004300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004304:	bf00      	nop
 8004306:	e7fd      	b.n	8004304 <UsageFault_Handler+0x4>

08004308 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004308:	b480      	push	{r7}
 800430a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800430c:	bf00      	nop
 800430e:	46bd      	mov	sp, r7
 8004310:	bc80      	pop	{r7}
 8004312:	4770      	bx	lr

08004314 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004314:	b480      	push	{r7}
 8004316:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr

08004320 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004324:	bf00      	nop
 8004326:	46bd      	mov	sp, r7
 8004328:	bc80      	pop	{r7}
 800432a:	4770      	bx	lr

0800432c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004330:	f000 f8bc 	bl	80044ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004334:	bf00      	nop
 8004336:	bd80      	pop	{r7, pc}

08004338 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 800433c:	f002 fb64 	bl	8006a08 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8004340:	bf00      	nop
 8004342:	bd80      	pop	{r7, pc}

08004344 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ONE_WIRE_PRT_Pin);
 8004348:	2008      	movs	r0, #8
 800434a:	f001 fa23 	bl	8005794 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800434e:	bf00      	nop
 8004350:	bd80      	pop	{r7, pc}
	...

08004354 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8004358:	4802      	ldr	r0, [pc, #8]	@ (8004364 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800435a:	f000 fd04 	bl	8004d66 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800435e:	bf00      	nop
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20001468 	.word	0x20001468

08004368 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800436c:	4802      	ldr	r0, [pc, #8]	@ (8004378 <TIM2_IRQHandler+0x10>)
 800436e:	f002 fffb 	bl	8007368 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004372:	bf00      	nop
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	200014f0 	.word	0x200014f0

0800437c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(speed_sensor_Pin);
 8004380:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8004384:	f001 fa06 	bl	8005794 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004388:	bf00      	nop
 800438a:	bd80      	pop	{r7, pc}

0800438c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004390:	bf00      	nop
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <HAL_PWR_PVDCallback>:

/**
  * @brief  called by PVD interrupt
  * 		in case of Powerdown.
  */
void HAL_PWR_PVDCallback(void) {
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
    // Check if the PVD flag is set
        HAL_GPIO_WritePin(GPIOB, lcd_reset_Pin,RESET); // low reset button
 800439c:	2200      	movs	r2, #0
 800439e:	2104      	movs	r1, #4
 80043a0:	4802      	ldr	r0, [pc, #8]	@ (80043ac <HAL_PWR_PVDCallback+0x14>)
 80043a2:	f001 f9c6 	bl	8005732 <HAL_GPIO_WritePin>
    };
 80043a6:	bf00      	nop
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	40010c00 	.word	0x40010c00

080043b0 <PVD_Init>:
  * @brief  setup and start Power Voltage Detector interrupt
  * 		calling HAL_PWR_PVDCallback() in case of powerdown.
  */
//#include "stm32f1xx_hal.h"

void PVD_Init(void) {
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0

    // Enable the PWR clock
//    __HAL_RCC_PWR_CLK_ENABLE();

    // Configure the PVD Level to 2.9V (PVD Level 4 corresponds to 2.9V)
    sConfigPVD.PVDLevel = PWR_PVDLEVEL_4;
 80043b6:	2380      	movs	r3, #128	@ 0x80
 80043b8:	603b      	str	r3, [r7, #0]
    sConfigPVD.Mode = PWR_MODE_IT_RISING; // Interrupt on rising edge
 80043ba:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80043be:	607b      	str	r3, [r7, #4]

    // Initialize the PVD
    HAL_PWR_ConfigPVD(&sConfigPVD);
 80043c0:	463b      	mov	r3, r7
 80043c2:	4618      	mov	r0, r3
 80043c4:	f002 fab6 	bl	8006934 <HAL_PWR_ConfigPVD>

    // Enable the PVD
    HAL_PWR_EnablePVD();
 80043c8:	f002 fb12 	bl	80069f0 <HAL_PWR_EnablePVD>

    // Enable and set the PVD Interrupt priority
  //  HAL_NVIC_SetPriority(PVD_IRQn, 2, 0);
//    HAL_NVIC_EnableIRQ(PVD_IRQn);
}
 80043cc:	bf00      	nop
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80043d4:	f7ff ffda 	bl	800438c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80043d8:	480b      	ldr	r0, [pc, #44]	@ (8004408 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80043da:	490c      	ldr	r1, [pc, #48]	@ (800440c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80043dc:	4a0c      	ldr	r2, [pc, #48]	@ (8004410 <LoopFillZerobss+0x16>)
  movs r3, #0
 80043de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043e0:	e002      	b.n	80043e8 <LoopCopyDataInit>

080043e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043e6:	3304      	adds	r3, #4

080043e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043ec:	d3f9      	bcc.n	80043e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043ee:	4a09      	ldr	r2, [pc, #36]	@ (8004414 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80043f0:	4c09      	ldr	r4, [pc, #36]	@ (8004418 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80043f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043f4:	e001      	b.n	80043fa <LoopFillZerobss>

080043f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043f8:	3204      	adds	r2, #4

080043fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043fc:	d3fb      	bcc.n	80043f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80043fe:	f003 fb0b 	bl	8007a18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004402:	f7fe ffd5 	bl	80033b0 <main>
  bx lr
 8004406:	4770      	bx	lr
  ldr r0, =_sdata
 8004408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800440c:	200007f0 	.word	0x200007f0
  ldr r2, =_sidata
 8004410:	08009888 	.word	0x08009888
  ldr r2, =_sbss
 8004414:	200007f0 	.word	0x200007f0
  ldr r4, =_ebss
 8004418:	20001980 	.word	0x20001980

0800441c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800441c:	e7fe      	b.n	800441c <ADC1_2_IRQHandler>
	...

08004420 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004424:	4b08      	ldr	r3, [pc, #32]	@ (8004448 <HAL_Init+0x28>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a07      	ldr	r2, [pc, #28]	@ (8004448 <HAL_Init+0x28>)
 800442a:	f043 0310 	orr.w	r3, r3, #16
 800442e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004430:	2003      	movs	r0, #3
 8004432:	f000 ff9d 	bl	8005370 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004436:	200f      	movs	r0, #15
 8004438:	f000 f808 	bl	800444c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800443c:	f7ff fe4e 	bl	80040dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	bd80      	pop	{r7, pc}
 8004446:	bf00      	nop
 8004448:	40022000 	.word	0x40022000

0800444c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b082      	sub	sp, #8
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004454:	4b12      	ldr	r3, [pc, #72]	@ (80044a0 <HAL_InitTick+0x54>)
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	4b12      	ldr	r3, [pc, #72]	@ (80044a4 <HAL_InitTick+0x58>)
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	4619      	mov	r1, r3
 800445e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004462:	fbb3 f3f1 	udiv	r3, r3, r1
 8004466:	fbb2 f3f3 	udiv	r3, r2, r3
 800446a:	4618      	mov	r0, r3
 800446c:	f000 ffb9 	bl	80053e2 <HAL_SYSTICK_Config>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e00e      	b.n	8004498 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b0f      	cmp	r3, #15
 800447e:	d80a      	bhi.n	8004496 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004480:	2200      	movs	r2, #0
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	f04f 30ff 	mov.w	r0, #4294967295
 8004488:	f000 ff7d 	bl	8005386 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800448c:	4a06      	ldr	r2, [pc, #24]	@ (80044a8 <HAL_InitTick+0x5c>)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004492:	2300      	movs	r3, #0
 8004494:	e000      	b.n	8004498 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
}
 8004498:	4618      	mov	r0, r3
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	200007e4 	.word	0x200007e4
 80044a4:	200007ec 	.word	0x200007ec
 80044a8:	200007e8 	.word	0x200007e8

080044ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044b0:	4b05      	ldr	r3, [pc, #20]	@ (80044c8 <HAL_IncTick+0x1c>)
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	461a      	mov	r2, r3
 80044b6:	4b05      	ldr	r3, [pc, #20]	@ (80044cc <HAL_IncTick+0x20>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4413      	add	r3, r2
 80044bc:	4a03      	ldr	r2, [pc, #12]	@ (80044cc <HAL_IncTick+0x20>)
 80044be:	6013      	str	r3, [r2, #0]
}
 80044c0:	bf00      	nop
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc80      	pop	{r7}
 80044c6:	4770      	bx	lr
 80044c8:	200007ec 	.word	0x200007ec
 80044cc:	2000197c 	.word	0x2000197c

080044d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  return uwTick;
 80044d4:	4b02      	ldr	r3, [pc, #8]	@ (80044e0 <HAL_GetTick+0x10>)
 80044d6:	681b      	ldr	r3, [r3, #0]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	46bd      	mov	sp, r7
 80044dc:	bc80      	pop	{r7}
 80044de:	4770      	bx	lr
 80044e0:	2000197c 	.word	0x2000197c

080044e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7ff fff0 	bl	80044d0 <HAL_GetTick>
 80044f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044fc:	d005      	beq.n	800450a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004528 <HAL_Delay+0x44>)
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4413      	add	r3, r2
 8004508:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800450a:	bf00      	nop
 800450c:	f7ff ffe0 	bl	80044d0 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	429a      	cmp	r2, r3
 800451a:	d8f7      	bhi.n	800450c <HAL_Delay+0x28>
  {
  }
}
 800451c:	bf00      	nop
 800451e:	bf00      	nop
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	200007ec 	.word	0x200007ec

0800452c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d101      	bne.n	800453e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e0ed      	b.n	800471a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d102      	bne.n	8004550 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7ff fe00 	bl	8004150 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0201 	orr.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004560:	f7ff ffb6 	bl	80044d0 <HAL_GetTick>
 8004564:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004566:	e012      	b.n	800458e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004568:	f7ff ffb2 	bl	80044d0 <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	2b0a      	cmp	r3, #10
 8004574:	d90b      	bls.n	800458e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2205      	movs	r2, #5
 8004586:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800458a:	2301      	movs	r3, #1
 800458c:	e0c5      	b.n	800471a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b00      	cmp	r3, #0
 800459a:	d0e5      	beq.n	8004568 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f022 0202 	bic.w	r2, r2, #2
 80045aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045ac:	f7ff ff90 	bl	80044d0 <HAL_GetTick>
 80045b0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80045b2:	e012      	b.n	80045da <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80045b4:	f7ff ff8c 	bl	80044d0 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b0a      	cmp	r3, #10
 80045c0:	d90b      	bls.n	80045da <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2205      	movs	r2, #5
 80045d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e09f      	b.n	800471a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f003 0302 	and.w	r3, r3, #2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d1e5      	bne.n	80045b4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	7e1b      	ldrb	r3, [r3, #24]
 80045ec:	2b01      	cmp	r3, #1
 80045ee:	d108      	bne.n	8004602 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	e007      	b.n	8004612 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004610:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	7e5b      	ldrb	r3, [r3, #25]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d108      	bne.n	800462c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	e007      	b.n	800463c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800463a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	7e9b      	ldrb	r3, [r3, #26]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d108      	bne.n	8004656 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0220 	orr.w	r2, r2, #32
 8004652:	601a      	str	r2, [r3, #0]
 8004654:	e007      	b.n	8004666 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0220 	bic.w	r2, r2, #32
 8004664:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	7edb      	ldrb	r3, [r3, #27]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d108      	bne.n	8004680 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	681a      	ldr	r2, [r3, #0]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f022 0210 	bic.w	r2, r2, #16
 800467c:	601a      	str	r2, [r3, #0]
 800467e:	e007      	b.n	8004690 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0210 	orr.w	r2, r2, #16
 800468e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	7f1b      	ldrb	r3, [r3, #28]
 8004694:	2b01      	cmp	r3, #1
 8004696:	d108      	bne.n	80046aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0208 	orr.w	r2, r2, #8
 80046a6:	601a      	str	r2, [r3, #0]
 80046a8:	e007      	b.n	80046ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 0208 	bic.w	r2, r2, #8
 80046b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	7f5b      	ldrb	r3, [r3, #29]
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d108      	bne.n	80046d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0204 	orr.w	r2, r2, #4
 80046d0:	601a      	str	r2, [r3, #0]
 80046d2:	e007      	b.n	80046e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0204 	bic.w	r2, r2, #4
 80046e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	ea42 0103 	orr.w	r1, r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	1e5a      	subs	r2, r3, #1
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	430a      	orrs	r2, r1
 8004708:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	4618      	mov	r0, r3
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004722:	b480      	push	{r7}
 8004724:	b087      	sub	sp, #28
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004738:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800473a:	7cfb      	ldrb	r3, [r7, #19]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d003      	beq.n	8004748 <HAL_CAN_ConfigFilter+0x26>
 8004740:	7cfb      	ldrb	r3, [r7, #19]
 8004742:	2b02      	cmp	r3, #2
 8004744:	f040 80aa 	bne.w	800489c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800474e:	f043 0201 	orr.w	r2, r3, #1
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	f003 031f 	and.w	r3, r3, #31
 8004760:	2201      	movs	r2, #1
 8004762:	fa02 f303 	lsl.w	r3, r2, r3
 8004766:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	43db      	mvns	r3, r3
 8004772:	401a      	ands	r2, r3
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	69db      	ldr	r3, [r3, #28]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d123      	bne.n	80047ca <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	43db      	mvns	r3, r3
 800478c:	401a      	ands	r2, r3
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80047a0:	683a      	ldr	r2, [r7, #0]
 80047a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80047a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	3248      	adds	r2, #72	@ 0x48
 80047aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80047be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80047c0:	6979      	ldr	r1, [r7, #20]
 80047c2:	3348      	adds	r3, #72	@ 0x48
 80047c4:	00db      	lsls	r3, r3, #3
 80047c6:	440b      	add	r3, r1
 80047c8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	69db      	ldr	r3, [r3, #28]
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d122      	bne.n	8004818 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	431a      	orrs	r2, r3
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685b      	ldr	r3, [r3, #4]
 80047ec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80047f2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	3248      	adds	r2, #72	@ 0x48
 80047f8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800480c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800480e:	6979      	ldr	r1, [r7, #20]
 8004810:	3348      	adds	r3, #72	@ 0x48
 8004812:	00db      	lsls	r3, r3, #3
 8004814:	440b      	add	r3, r1
 8004816:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d109      	bne.n	8004834 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	43db      	mvns	r3, r3
 800482a:	401a      	ands	r2, r3
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004832:	e007      	b.n	8004844 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	431a      	orrs	r2, r3
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	691b      	ldr	r3, [r3, #16]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d109      	bne.n	8004860 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	43db      	mvns	r3, r3
 8004856:	401a      	ands	r2, r3
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800485e:	e007      	b.n	8004870 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	431a      	orrs	r2, r3
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d107      	bne.n	8004888 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	431a      	orrs	r2, r3
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800488e:	f023 0201 	bic.w	r2, r3, #1
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004898:	2300      	movs	r3, #0
 800489a:	e006      	b.n	80048aa <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
  }
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	371c      	adds	r7, #28
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bc80      	pop	{r7}
 80048b2:	4770      	bx	lr

080048b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d12e      	bne.n	8004926 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2202      	movs	r2, #2
 80048cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f022 0201 	bic.w	r2, r2, #1
 80048de:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80048e0:	f7ff fdf6 	bl	80044d0 <HAL_GetTick>
 80048e4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80048e6:	e012      	b.n	800490e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80048e8:	f7ff fdf2 	bl	80044d0 <HAL_GetTick>
 80048ec:	4602      	mov	r2, r0
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	2b0a      	cmp	r3, #10
 80048f4:	d90b      	bls.n	800490e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2205      	movs	r2, #5
 8004906:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e012      	b.n	8004934 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f003 0301 	and.w	r3, r3, #1
 8004918:	2b00      	cmp	r3, #0
 800491a:	d1e5      	bne.n	80048e8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004922:	2300      	movs	r3, #0
 8004924:	e006      	b.n	8004934 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
  }
}
 8004934:	4618      	mov	r0, r3
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800493c:	b480      	push	{r7}
 800493e:	b089      	sub	sp, #36	@ 0x24
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004950:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800495a:	7ffb      	ldrb	r3, [r7, #31]
 800495c:	2b01      	cmp	r3, #1
 800495e:	d003      	beq.n	8004968 <HAL_CAN_AddTxMessage+0x2c>
 8004960:	7ffb      	ldrb	r3, [r7, #31]
 8004962:	2b02      	cmp	r3, #2
 8004964:	f040 80ad 	bne.w	8004ac2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d10a      	bne.n	8004988 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004978:	2b00      	cmp	r3, #0
 800497a:	d105      	bne.n	8004988 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 8095 	beq.w	8004ab2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	0e1b      	lsrs	r3, r3, #24
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004992:	2201      	movs	r2, #1
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	409a      	lsls	r2, r3
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d10d      	bne.n	80049c0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80049ae:	68f9      	ldr	r1, [r7, #12]
 80049b0:	6809      	ldr	r1, [r1, #0]
 80049b2:	431a      	orrs	r2, r3
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	3318      	adds	r3, #24
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	440b      	add	r3, r1
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	e00f      	b.n	80049e0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80049ca:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80049d0:	68f9      	ldr	r1, [r7, #12]
 80049d2:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80049d4:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	3318      	adds	r3, #24
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	440b      	add	r3, r1
 80049de:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6819      	ldr	r1, [r3, #0]
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	3318      	adds	r3, #24
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	440b      	add	r3, r1
 80049f0:	3304      	adds	r3, #4
 80049f2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	7d1b      	ldrb	r3, [r3, #20]
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d111      	bne.n	8004a20 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	3318      	adds	r3, #24
 8004a04:	011b      	lsls	r3, r3, #4
 8004a06:	4413      	add	r3, r2
 8004a08:	3304      	adds	r3, #4
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	68fa      	ldr	r2, [r7, #12]
 8004a0e:	6811      	ldr	r1, [r2, #0]
 8004a10:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	3318      	adds	r3, #24
 8004a18:	011b      	lsls	r3, r3, #4
 8004a1a:	440b      	add	r3, r1
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3307      	adds	r3, #7
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	061a      	lsls	r2, r3, #24
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	3306      	adds	r3, #6
 8004a2c:	781b      	ldrb	r3, [r3, #0]
 8004a2e:	041b      	lsls	r3, r3, #16
 8004a30:	431a      	orrs	r2, r3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	3305      	adds	r3, #5
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	021b      	lsls	r3, r3, #8
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	3204      	adds	r2, #4
 8004a40:	7812      	ldrb	r2, [r2, #0]
 8004a42:	4610      	mov	r0, r2
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	6811      	ldr	r1, [r2, #0]
 8004a48:	ea43 0200 	orr.w	r2, r3, r0
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	440b      	add	r3, r1
 8004a52:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004a56:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	3303      	adds	r3, #3
 8004a5c:	781b      	ldrb	r3, [r3, #0]
 8004a5e:	061a      	lsls	r2, r3, #24
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3302      	adds	r3, #2
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	041b      	lsls	r3, r3, #16
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	021b      	lsls	r3, r3, #8
 8004a72:	4313      	orrs	r3, r2
 8004a74:	687a      	ldr	r2, [r7, #4]
 8004a76:	7812      	ldrb	r2, [r2, #0]
 8004a78:	4610      	mov	r0, r2
 8004a7a:	68fa      	ldr	r2, [r7, #12]
 8004a7c:	6811      	ldr	r1, [r2, #0]
 8004a7e:	ea43 0200 	orr.w	r2, r3, r0
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	440b      	add	r3, r1
 8004a88:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004a8c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	3318      	adds	r3, #24
 8004a96:	011b      	lsls	r3, r3, #4
 8004a98:	4413      	add	r3, r2
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	6811      	ldr	r1, [r2, #0]
 8004aa0:	f043 0201 	orr.w	r2, r3, #1
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	3318      	adds	r3, #24
 8004aa8:	011b      	lsls	r3, r3, #4
 8004aaa:	440b      	add	r3, r1
 8004aac:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	e00e      	b.n	8004ad0 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e006      	b.n	8004ad0 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
  }
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3724      	adds	r7, #36	@ 0x24
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bc80      	pop	{r7}
 8004ad8:	4770      	bx	lr

08004ada <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004ada:	b480      	push	{r7}
 8004adc:	b087      	sub	sp, #28
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	60f8      	str	r0, [r7, #12]
 8004ae2:	60b9      	str	r1, [r7, #8]
 8004ae4:	607a      	str	r2, [r7, #4]
 8004ae6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004aee:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004af0:	7dfb      	ldrb	r3, [r7, #23]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d003      	beq.n	8004afe <HAL_CAN_GetRxMessage+0x24>
 8004af6:	7dfb      	ldrb	r3, [r7, #23]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	f040 8103 	bne.w	8004d04 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d10e      	bne.n	8004b22 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d116      	bne.n	8004b40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b16:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e0f7      	b.n	8004d12 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	f003 0303 	and.w	r3, r3, #3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d107      	bne.n	8004b40 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e0e8      	b.n	8004d12 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681a      	ldr	r2, [r3, #0]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	331b      	adds	r3, #27
 8004b48:	011b      	lsls	r3, r3, #4
 8004b4a:	4413      	add	r3, r2
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0204 	and.w	r2, r3, #4
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10c      	bne.n	8004b78 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	331b      	adds	r3, #27
 8004b66:	011b      	lsls	r3, r3, #4
 8004b68:	4413      	add	r3, r2
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	0d5b      	lsrs	r3, r3, #21
 8004b6e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	e00b      	b.n	8004b90 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	331b      	adds	r3, #27
 8004b80:	011b      	lsls	r3, r3, #4
 8004b82:	4413      	add	r3, r2
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	08db      	lsrs	r3, r3, #3
 8004b88:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	331b      	adds	r3, #27
 8004b98:	011b      	lsls	r3, r3, #4
 8004b9a:	4413      	add	r3, r2
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0202 	and.w	r2, r3, #2
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	331b      	adds	r3, #27
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	4413      	add	r3, r2
 8004bb2:	3304      	adds	r3, #4
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	611a      	str	r2, [r3, #16]
 8004bc4:	e00b      	b.n	8004bde <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	331b      	adds	r3, #27
 8004bce:	011b      	lsls	r3, r3, #4
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 020f 	and.w	r2, r3, #15
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	331b      	adds	r3, #27
 8004be6:	011b      	lsls	r3, r3, #4
 8004be8:	4413      	add	r3, r2
 8004bea:	3304      	adds	r3, #4
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	0a1b      	lsrs	r3, r3, #8
 8004bf0:	b2da      	uxtb	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	331b      	adds	r3, #27
 8004bfe:	011b      	lsls	r3, r3, #4
 8004c00:	4413      	add	r3, r2
 8004c02:	3304      	adds	r3, #4
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	0c1b      	lsrs	r3, r3, #16
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	4413      	add	r3, r2
 8004c18:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	011b      	lsls	r3, r3, #4
 8004c2c:	4413      	add	r3, r2
 8004c2e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	0a1a      	lsrs	r2, r3, #8
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	3301      	adds	r3, #1
 8004c3a:	b2d2      	uxtb	r2, r2
 8004c3c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	011b      	lsls	r3, r3, #4
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	0c1a      	lsrs	r2, r3, #16
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	3302      	adds	r3, #2
 8004c54:	b2d2      	uxtb	r2, r2
 8004c56:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	011b      	lsls	r3, r3, #4
 8004c60:	4413      	add	r3, r2
 8004c62:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	0e1a      	lsrs	r2, r3, #24
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	3303      	adds	r3, #3
 8004c6e:	b2d2      	uxtb	r2, r2
 8004c70:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	3304      	adds	r3, #4
 8004c86:	b2d2      	uxtb	r2, r2
 8004c88:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	4413      	add	r3, r2
 8004c94:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	0a1a      	lsrs	r2, r3, #8
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	3305      	adds	r3, #5
 8004ca0:	b2d2      	uxtb	r2, r2
 8004ca2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	4413      	add	r3, r2
 8004cae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	0c1a      	lsrs	r2, r3, #16
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	3306      	adds	r3, #6
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	0e1a      	lsrs	r2, r3, #24
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	3307      	adds	r3, #7
 8004cd4:	b2d2      	uxtb	r2, r2
 8004cd6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d108      	bne.n	8004cf0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0220 	orr.w	r2, r2, #32
 8004cec:	60da      	str	r2, [r3, #12]
 8004cee:	e007      	b.n	8004d00 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	691a      	ldr	r2, [r3, #16]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0220 	orr.w	r2, r2, #32
 8004cfe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	e006      	b.n	8004d12 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
  }
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	371c      	adds	r7, #28
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b085      	sub	sp, #20
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d2c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004d2e:	7bfb      	ldrb	r3, [r7, #15]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d002      	beq.n	8004d3a <HAL_CAN_ActivateNotification+0x1e>
 8004d34:	7bfb      	ldrb	r3, [r7, #15]
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d109      	bne.n	8004d4e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6959      	ldr	r1, [r3, #20]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	683a      	ldr	r2, [r7, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	e006      	b.n	8004d5c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d52:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
  }
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	3714      	adds	r7, #20
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bc80      	pop	{r7}
 8004d64:	4770      	bx	lr

08004d66 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b08a      	sub	sp, #40	@ 0x28
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695b      	ldr	r3, [r3, #20]
 8004d78:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	699b      	ldr	r3, [r3, #24]
 8004da0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004da2:	6a3b      	ldr	r3, [r7, #32]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d07c      	beq.n	8004ea6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004dac:	69bb      	ldr	r3, [r7, #24]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d023      	beq.n	8004dfe <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	f003 0302 	and.w	r3, r3, #2
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 f983 	bl	80050d4 <HAL_CAN_TxMailbox0CompleteCallback>
 8004dce:	e016      	b.n	8004dfe <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	f003 0304 	and.w	r3, r3, #4
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d004      	beq.n	8004de4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ddc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004de0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de2:	e00c      	b.n	8004dfe <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	f003 0308 	and.w	r3, r3, #8
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d004      	beq.n	8004df8 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004df4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004df6:	e002      	b.n	8004dfe <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f986 	bl	800510a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d024      	beq.n	8004e52 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004e10:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 f962 	bl	80050e6 <HAL_CAN_TxMailbox1CompleteCallback>
 8004e22:	e016      	b.n	8004e52 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d004      	beq.n	8004e38 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004e34:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e36:	e00c      	b.n	8004e52 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d004      	beq.n	8004e4c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004e48:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e4a:	e002      	b.n	8004e52 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 f965 	bl	800511c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004e52:	69bb      	ldr	r3, [r7, #24]
 8004e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d024      	beq.n	8004ea6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004e64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d003      	beq.n	8004e78 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 f941 	bl	80050f8 <HAL_CAN_TxMailbox2CompleteCallback>
 8004e76:	e016      	b.n	8004ea6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d004      	beq.n	8004e8c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e8a:	e00c      	b.n	8004ea6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d004      	beq.n	8004ea0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e9e:	e002      	b.n	8004ea6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f000 f944 	bl	800512e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004ea6:	6a3b      	ldr	r3, [r7, #32]
 8004ea8:	f003 0308 	and.w	r3, r3, #8
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d00c      	beq.n	8004eca <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f003 0310 	and.w	r3, r3, #16
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d007      	beq.n	8004eca <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ebc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2210      	movs	r2, #16
 8004ec8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004eca:	6a3b      	ldr	r3, [r7, #32]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00b      	beq.n	8004eec <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d006      	beq.n	8004eec <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2208      	movs	r2, #8
 8004ee4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f92a 	bl	8005140 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004eec:	6a3b      	ldr	r3, [r7, #32]
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d009      	beq.n	8004f0a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	f003 0303 	and.w	r3, r3, #3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d002      	beq.n	8004f0a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7fe f819 	bl	8002f3c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00c      	beq.n	8004f2e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	f003 0310 	and.w	r3, r3, #16
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d007      	beq.n	8004f2e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004f24:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2210      	movs	r2, #16
 8004f2c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004f2e:	6a3b      	ldr	r3, [r7, #32]
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d00b      	beq.n	8004f50 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	f003 0308 	and.w	r3, r3, #8
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d006      	beq.n	8004f50 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2208      	movs	r2, #8
 8004f48:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f90a 	bl	8005164 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004f50:	6a3b      	ldr	r3, [r7, #32]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d009      	beq.n	8004f6e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	691b      	ldr	r3, [r3, #16]
 8004f60:	f003 0303 	and.w	r3, r3, #3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d002      	beq.n	8004f6e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004f68:	6878      	ldr	r0, [r7, #4]
 8004f6a:	f000 f8f2 	bl	8005152 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004f6e:	6a3b      	ldr	r3, [r7, #32]
 8004f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d00b      	beq.n	8004f90 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f003 0310 	and.w	r3, r3, #16
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d006      	beq.n	8004f90 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	2210      	movs	r2, #16
 8004f88:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 f8f3 	bl	8005176 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d00b      	beq.n	8004fb2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	f003 0308 	and.w	r3, r3, #8
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d006      	beq.n	8004fb2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2208      	movs	r2, #8
 8004faa:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f8eb 	bl	8005188 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004fb2:	6a3b      	ldr	r3, [r7, #32]
 8004fb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d07b      	beq.n	80050b4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f003 0304 	and.w	r3, r3, #4
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d072      	beq.n	80050ac <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d008      	beq.n	8004fe2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d003      	beq.n	8004fe2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	f043 0301 	orr.w	r3, r3, #1
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d008      	beq.n	8004ffe <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d003      	beq.n	8004ffe <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff8:	f043 0302 	orr.w	r3, r3, #2
 8004ffc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004ffe:	6a3b      	ldr	r3, [r7, #32]
 8005000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005004:	2b00      	cmp	r3, #0
 8005006:	d008      	beq.n	800501a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800500e:	2b00      	cmp	r3, #0
 8005010:	d003      	beq.n	800501a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005014:	f043 0304 	orr.w	r3, r3, #4
 8005018:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005020:	2b00      	cmp	r3, #0
 8005022:	d043      	beq.n	80050ac <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800502a:	2b00      	cmp	r3, #0
 800502c:	d03e      	beq.n	80050ac <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005034:	2b60      	cmp	r3, #96	@ 0x60
 8005036:	d02b      	beq.n	8005090 <HAL_CAN_IRQHandler+0x32a>
 8005038:	2b60      	cmp	r3, #96	@ 0x60
 800503a:	d82e      	bhi.n	800509a <HAL_CAN_IRQHandler+0x334>
 800503c:	2b50      	cmp	r3, #80	@ 0x50
 800503e:	d022      	beq.n	8005086 <HAL_CAN_IRQHandler+0x320>
 8005040:	2b50      	cmp	r3, #80	@ 0x50
 8005042:	d82a      	bhi.n	800509a <HAL_CAN_IRQHandler+0x334>
 8005044:	2b40      	cmp	r3, #64	@ 0x40
 8005046:	d019      	beq.n	800507c <HAL_CAN_IRQHandler+0x316>
 8005048:	2b40      	cmp	r3, #64	@ 0x40
 800504a:	d826      	bhi.n	800509a <HAL_CAN_IRQHandler+0x334>
 800504c:	2b30      	cmp	r3, #48	@ 0x30
 800504e:	d010      	beq.n	8005072 <HAL_CAN_IRQHandler+0x30c>
 8005050:	2b30      	cmp	r3, #48	@ 0x30
 8005052:	d822      	bhi.n	800509a <HAL_CAN_IRQHandler+0x334>
 8005054:	2b10      	cmp	r3, #16
 8005056:	d002      	beq.n	800505e <HAL_CAN_IRQHandler+0x2f8>
 8005058:	2b20      	cmp	r3, #32
 800505a:	d005      	beq.n	8005068 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800505c:	e01d      	b.n	800509a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	f043 0308 	orr.w	r3, r3, #8
 8005064:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005066:	e019      	b.n	800509c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	f043 0310 	orr.w	r3, r3, #16
 800506e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005070:	e014      	b.n	800509c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	f043 0320 	orr.w	r3, r3, #32
 8005078:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800507a:	e00f      	b.n	800509c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800507c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800507e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005084:	e00a      	b.n	800509c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800508c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800508e:	e005      	b.n	800509c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005096:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8005098:	e000      	b.n	800509c <HAL_CAN_IRQHandler+0x336>
            break;
 800509a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	699a      	ldr	r2, [r3, #24]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80050aa:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2204      	movs	r2, #4
 80050b2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d008      	beq.n	80050cc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c0:	431a      	orrs	r2, r3
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 f867 	bl	800519a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80050cc:	bf00      	nop
 80050ce:	3728      	adds	r7, #40	@ 0x28
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bc80      	pop	{r7}
 80050e4:	4770      	bx	lr

080050e6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80050e6:	b480      	push	{r7}
 80050e8:	b083      	sub	sp, #12
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80050ee:	bf00      	nop
 80050f0:	370c      	adds	r7, #12
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bc80      	pop	{r7}
 80050f6:	4770      	bx	lr

080050f8 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8005100:	bf00      	nop
 8005102:	370c      	adds	r7, #12
 8005104:	46bd      	mov	sp, r7
 8005106:	bc80      	pop	{r7}
 8005108:	4770      	bx	lr

0800510a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005112:	bf00      	nop
 8005114:	370c      	adds	r7, #12
 8005116:	46bd      	mov	sp, r7
 8005118:	bc80      	pop	{r7}
 800511a:	4770      	bx	lr

0800511c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr

0800512e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800512e:	b480      	push	{r7}
 8005130:	b083      	sub	sp, #12
 8005132:	af00      	add	r7, sp, #0
 8005134:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005136:	bf00      	nop
 8005138:	370c      	adds	r7, #12
 800513a:	46bd      	mov	sp, r7
 800513c:	bc80      	pop	{r7}
 800513e:	4770      	bx	lr

08005140 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr

08005152 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8005152:	b480      	push	{r7}
 8005154:	b083      	sub	sp, #12
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800515a:	bf00      	nop
 800515c:	370c      	adds	r7, #12
 800515e:	46bd      	mov	sp, r7
 8005160:	bc80      	pop	{r7}
 8005162:	4770      	bx	lr

08005164 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	bc80      	pop	{r7}
 8005174:	4770      	bx	lr

08005176 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005176:	b480      	push	{r7}
 8005178:	b083      	sub	sp, #12
 800517a:	af00      	add	r7, sp, #0
 800517c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800517e:	bf00      	nop
 8005180:	370c      	adds	r7, #12
 8005182:	46bd      	mov	sp, r7
 8005184:	bc80      	pop	{r7}
 8005186:	4770      	bx	lr

08005188 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005188:	b480      	push	{r7}
 800518a:	b083      	sub	sp, #12
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005190:	bf00      	nop
 8005192:	370c      	adds	r7, #12
 8005194:	46bd      	mov	sp, r7
 8005196:	bc80      	pop	{r7}
 8005198:	4770      	bx	lr

0800519a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800519a:	b480      	push	{r7}
 800519c:	b083      	sub	sp, #12
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr

080051ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b085      	sub	sp, #20
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f003 0307 	and.w	r3, r3, #7
 80051ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80051bc:	4b0c      	ldr	r3, [pc, #48]	@ (80051f0 <__NVIC_SetPriorityGrouping+0x44>)
 80051be:	68db      	ldr	r3, [r3, #12]
 80051c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80051c2:	68ba      	ldr	r2, [r7, #8]
 80051c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80051c8:	4013      	ands	r3, r2
 80051ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80051d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80051d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80051de:	4a04      	ldr	r2, [pc, #16]	@ (80051f0 <__NVIC_SetPriorityGrouping+0x44>)
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	60d3      	str	r3, [r2, #12]
}
 80051e4:	bf00      	nop
 80051e6:	3714      	adds	r7, #20
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bc80      	pop	{r7}
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	e000ed00 	.word	0xe000ed00

080051f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051f4:	b480      	push	{r7}
 80051f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051f8:	4b04      	ldr	r3, [pc, #16]	@ (800520c <__NVIC_GetPriorityGrouping+0x18>)
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	0a1b      	lsrs	r3, r3, #8
 80051fe:	f003 0307 	and.w	r3, r3, #7
}
 8005202:	4618      	mov	r0, r3
 8005204:	46bd      	mov	sp, r7
 8005206:	bc80      	pop	{r7}
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	e000ed00 	.word	0xe000ed00

08005210 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	4603      	mov	r3, r0
 8005218:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800521a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800521e:	2b00      	cmp	r3, #0
 8005220:	db0b      	blt.n	800523a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005222:	79fb      	ldrb	r3, [r7, #7]
 8005224:	f003 021f 	and.w	r2, r3, #31
 8005228:	4906      	ldr	r1, [pc, #24]	@ (8005244 <__NVIC_EnableIRQ+0x34>)
 800522a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800522e:	095b      	lsrs	r3, r3, #5
 8005230:	2001      	movs	r0, #1
 8005232:	fa00 f202 	lsl.w	r2, r0, r2
 8005236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr
 8005244:	e000e100 	.word	0xe000e100

08005248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	4603      	mov	r3, r0
 8005250:	6039      	str	r1, [r7, #0]
 8005252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005258:	2b00      	cmp	r3, #0
 800525a:	db0a      	blt.n	8005272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	b2da      	uxtb	r2, r3
 8005260:	490c      	ldr	r1, [pc, #48]	@ (8005294 <__NVIC_SetPriority+0x4c>)
 8005262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005266:	0112      	lsls	r2, r2, #4
 8005268:	b2d2      	uxtb	r2, r2
 800526a:	440b      	add	r3, r1
 800526c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005270:	e00a      	b.n	8005288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	b2da      	uxtb	r2, r3
 8005276:	4908      	ldr	r1, [pc, #32]	@ (8005298 <__NVIC_SetPriority+0x50>)
 8005278:	79fb      	ldrb	r3, [r7, #7]
 800527a:	f003 030f 	and.w	r3, r3, #15
 800527e:	3b04      	subs	r3, #4
 8005280:	0112      	lsls	r2, r2, #4
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	440b      	add	r3, r1
 8005286:	761a      	strb	r2, [r3, #24]
}
 8005288:	bf00      	nop
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	bc80      	pop	{r7}
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	e000e100 	.word	0xe000e100
 8005298:	e000ed00 	.word	0xe000ed00

0800529c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800529c:	b480      	push	{r7}
 800529e:	b089      	sub	sp, #36	@ 0x24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f003 0307 	and.w	r3, r3, #7
 80052ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	f1c3 0307 	rsb	r3, r3, #7
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	bf28      	it	cs
 80052ba:	2304      	movcs	r3, #4
 80052bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	3304      	adds	r3, #4
 80052c2:	2b06      	cmp	r3, #6
 80052c4:	d902      	bls.n	80052cc <NVIC_EncodePriority+0x30>
 80052c6:	69fb      	ldr	r3, [r7, #28]
 80052c8:	3b03      	subs	r3, #3
 80052ca:	e000      	b.n	80052ce <NVIC_EncodePriority+0x32>
 80052cc:	2300      	movs	r3, #0
 80052ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052d0:	f04f 32ff 	mov.w	r2, #4294967295
 80052d4:	69bb      	ldr	r3, [r7, #24]
 80052d6:	fa02 f303 	lsl.w	r3, r2, r3
 80052da:	43da      	mvns	r2, r3
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	401a      	ands	r2, r3
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80052e4:	f04f 31ff 	mov.w	r1, #4294967295
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	fa01 f303 	lsl.w	r3, r1, r3
 80052ee:	43d9      	mvns	r1, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052f4:	4313      	orrs	r3, r2
         );
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3724      	adds	r7, #36	@ 0x24
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bc80      	pop	{r7}
 80052fe:	4770      	bx	lr

08005300 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005304:	f3bf 8f4f 	dsb	sy
}
 8005308:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800530a:	4b06      	ldr	r3, [pc, #24]	@ (8005324 <__NVIC_SystemReset+0x24>)
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8005312:	4904      	ldr	r1, [pc, #16]	@ (8005324 <__NVIC_SystemReset+0x24>)
 8005314:	4b04      	ldr	r3, [pc, #16]	@ (8005328 <__NVIC_SystemReset+0x28>)
 8005316:	4313      	orrs	r3, r2
 8005318:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800531a:	f3bf 8f4f 	dsb	sy
}
 800531e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8005320:	bf00      	nop
 8005322:	e7fd      	b.n	8005320 <__NVIC_SystemReset+0x20>
 8005324:	e000ed00 	.word	0xe000ed00
 8005328:	05fa0004 	.word	0x05fa0004

0800532c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	3b01      	subs	r3, #1
 8005338:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800533c:	d301      	bcc.n	8005342 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800533e:	2301      	movs	r3, #1
 8005340:	e00f      	b.n	8005362 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005342:	4a0a      	ldr	r2, [pc, #40]	@ (800536c <SysTick_Config+0x40>)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	3b01      	subs	r3, #1
 8005348:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800534a:	210f      	movs	r1, #15
 800534c:	f04f 30ff 	mov.w	r0, #4294967295
 8005350:	f7ff ff7a 	bl	8005248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005354:	4b05      	ldr	r3, [pc, #20]	@ (800536c <SysTick_Config+0x40>)
 8005356:	2200      	movs	r2, #0
 8005358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800535a:	4b04      	ldr	r3, [pc, #16]	@ (800536c <SysTick_Config+0x40>)
 800535c:	2207      	movs	r2, #7
 800535e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	e000e010 	.word	0xe000e010

08005370 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f7ff ff17 	bl	80051ac <__NVIC_SetPriorityGrouping>
}
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}

08005386 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005386:	b580      	push	{r7, lr}
 8005388:	b086      	sub	sp, #24
 800538a:	af00      	add	r7, sp, #0
 800538c:	4603      	mov	r3, r0
 800538e:	60b9      	str	r1, [r7, #8]
 8005390:	607a      	str	r2, [r7, #4]
 8005392:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005394:	2300      	movs	r3, #0
 8005396:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005398:	f7ff ff2c 	bl	80051f4 <__NVIC_GetPriorityGrouping>
 800539c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	68b9      	ldr	r1, [r7, #8]
 80053a2:	6978      	ldr	r0, [r7, #20]
 80053a4:	f7ff ff7a 	bl	800529c <NVIC_EncodePriority>
 80053a8:	4602      	mov	r2, r0
 80053aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80053ae:	4611      	mov	r1, r2
 80053b0:	4618      	mov	r0, r3
 80053b2:	f7ff ff49 	bl	8005248 <__NVIC_SetPriority>
}
 80053b6:	bf00      	nop
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	4603      	mov	r3, r0
 80053c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053cc:	4618      	mov	r0, r3
 80053ce:	f7ff ff1f 	bl	8005210 <__NVIC_EnableIRQ>
}
 80053d2:	bf00      	nop
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}

080053da <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80053da:	b580      	push	{r7, lr}
 80053dc:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80053de:	f7ff ff8f 	bl	8005300 <__NVIC_SystemReset>

080053e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b082      	sub	sp, #8
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7ff ff9e 	bl	800532c <SysTick_Config>
 80053f0:	4603      	mov	r3, r0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3708      	adds	r7, #8
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
	...

080053fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053fc:	b480      	push	{r7}
 80053fe:	b08b      	sub	sp, #44	@ 0x2c
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005406:	2300      	movs	r3, #0
 8005408:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800540a:	2300      	movs	r3, #0
 800540c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800540e:	e169      	b.n	80056e4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005410:	2201      	movs	r2, #1
 8005412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	4013      	ands	r3, r2
 8005422:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005424:	69ba      	ldr	r2, [r7, #24]
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	429a      	cmp	r2, r3
 800542a:	f040 8158 	bne.w	80056de <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	4a9a      	ldr	r2, [pc, #616]	@ (800569c <HAL_GPIO_Init+0x2a0>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d05e      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005438:	4a98      	ldr	r2, [pc, #608]	@ (800569c <HAL_GPIO_Init+0x2a0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d875      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 800543e:	4a98      	ldr	r2, [pc, #608]	@ (80056a0 <HAL_GPIO_Init+0x2a4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d058      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005444:	4a96      	ldr	r2, [pc, #600]	@ (80056a0 <HAL_GPIO_Init+0x2a4>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d86f      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 800544a:	4a96      	ldr	r2, [pc, #600]	@ (80056a4 <HAL_GPIO_Init+0x2a8>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d052      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005450:	4a94      	ldr	r2, [pc, #592]	@ (80056a4 <HAL_GPIO_Init+0x2a8>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d869      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 8005456:	4a94      	ldr	r2, [pc, #592]	@ (80056a8 <HAL_GPIO_Init+0x2ac>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d04c      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 800545c:	4a92      	ldr	r2, [pc, #584]	@ (80056a8 <HAL_GPIO_Init+0x2ac>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d863      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 8005462:	4a92      	ldr	r2, [pc, #584]	@ (80056ac <HAL_GPIO_Init+0x2b0>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d046      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
 8005468:	4a90      	ldr	r2, [pc, #576]	@ (80056ac <HAL_GPIO_Init+0x2b0>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d85d      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 800546e:	2b12      	cmp	r3, #18
 8005470:	d82a      	bhi.n	80054c8 <HAL_GPIO_Init+0xcc>
 8005472:	2b12      	cmp	r3, #18
 8005474:	d859      	bhi.n	800552a <HAL_GPIO_Init+0x12e>
 8005476:	a201      	add	r2, pc, #4	@ (adr r2, 800547c <HAL_GPIO_Init+0x80>)
 8005478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800547c:	080054f7 	.word	0x080054f7
 8005480:	080054d1 	.word	0x080054d1
 8005484:	080054e3 	.word	0x080054e3
 8005488:	08005525 	.word	0x08005525
 800548c:	0800552b 	.word	0x0800552b
 8005490:	0800552b 	.word	0x0800552b
 8005494:	0800552b 	.word	0x0800552b
 8005498:	0800552b 	.word	0x0800552b
 800549c:	0800552b 	.word	0x0800552b
 80054a0:	0800552b 	.word	0x0800552b
 80054a4:	0800552b 	.word	0x0800552b
 80054a8:	0800552b 	.word	0x0800552b
 80054ac:	0800552b 	.word	0x0800552b
 80054b0:	0800552b 	.word	0x0800552b
 80054b4:	0800552b 	.word	0x0800552b
 80054b8:	0800552b 	.word	0x0800552b
 80054bc:	0800552b 	.word	0x0800552b
 80054c0:	080054d9 	.word	0x080054d9
 80054c4:	080054ed 	.word	0x080054ed
 80054c8:	4a79      	ldr	r2, [pc, #484]	@ (80056b0 <HAL_GPIO_Init+0x2b4>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d013      	beq.n	80054f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80054ce:	e02c      	b.n	800552a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	623b      	str	r3, [r7, #32]
          break;
 80054d6:	e029      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	3304      	adds	r3, #4
 80054de:	623b      	str	r3, [r7, #32]
          break;
 80054e0:	e024      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	3308      	adds	r3, #8
 80054e8:	623b      	str	r3, [r7, #32]
          break;
 80054ea:	e01f      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	330c      	adds	r3, #12
 80054f2:	623b      	str	r3, [r7, #32]
          break;
 80054f4:	e01a      	b.n	800552c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80054fe:	2304      	movs	r3, #4
 8005500:	623b      	str	r3, [r7, #32]
          break;
 8005502:	e013      	b.n	800552c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	2b01      	cmp	r3, #1
 800550a:	d105      	bne.n	8005518 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800550c:	2308      	movs	r3, #8
 800550e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	69fa      	ldr	r2, [r7, #28]
 8005514:	611a      	str	r2, [r3, #16]
          break;
 8005516:	e009      	b.n	800552c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005518:	2308      	movs	r3, #8
 800551a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	615a      	str	r2, [r3, #20]
          break;
 8005522:	e003      	b.n	800552c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005524:	2300      	movs	r3, #0
 8005526:	623b      	str	r3, [r7, #32]
          break;
 8005528:	e000      	b.n	800552c <HAL_GPIO_Init+0x130>
          break;
 800552a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2bff      	cmp	r3, #255	@ 0xff
 8005530:	d801      	bhi.n	8005536 <HAL_GPIO_Init+0x13a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	e001      	b.n	800553a <HAL_GPIO_Init+0x13e>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	3304      	adds	r3, #4
 800553a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	2bff      	cmp	r3, #255	@ 0xff
 8005540:	d802      	bhi.n	8005548 <HAL_GPIO_Init+0x14c>
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	e002      	b.n	800554e <HAL_GPIO_Init+0x152>
 8005548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554a:	3b08      	subs	r3, #8
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	210f      	movs	r1, #15
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	fa01 f303 	lsl.w	r3, r1, r3
 800555c:	43db      	mvns	r3, r3
 800555e:	401a      	ands	r2, r3
 8005560:	6a39      	ldr	r1, [r7, #32]
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	fa01 f303 	lsl.w	r3, r1, r3
 8005568:	431a      	orrs	r2, r3
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005576:	2b00      	cmp	r3, #0
 8005578:	f000 80b1 	beq.w	80056de <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800557c:	4b4d      	ldr	r3, [pc, #308]	@ (80056b4 <HAL_GPIO_Init+0x2b8>)
 800557e:	699b      	ldr	r3, [r3, #24]
 8005580:	4a4c      	ldr	r2, [pc, #304]	@ (80056b4 <HAL_GPIO_Init+0x2b8>)
 8005582:	f043 0301 	orr.w	r3, r3, #1
 8005586:	6193      	str	r3, [r2, #24]
 8005588:	4b4a      	ldr	r3, [pc, #296]	@ (80056b4 <HAL_GPIO_Init+0x2b8>)
 800558a:	699b      	ldr	r3, [r3, #24]
 800558c:	f003 0301 	and.w	r3, r3, #1
 8005590:	60bb      	str	r3, [r7, #8]
 8005592:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005594:	4a48      	ldr	r2, [pc, #288]	@ (80056b8 <HAL_GPIO_Init+0x2bc>)
 8005596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005598:	089b      	lsrs	r3, r3, #2
 800559a:	3302      	adds	r3, #2
 800559c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	f003 0303 	and.w	r3, r3, #3
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	220f      	movs	r2, #15
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	43db      	mvns	r3, r3
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4013      	ands	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a40      	ldr	r2, [pc, #256]	@ (80056bc <HAL_GPIO_Init+0x2c0>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d013      	beq.n	80055e8 <HAL_GPIO_Init+0x1ec>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a3f      	ldr	r2, [pc, #252]	@ (80056c0 <HAL_GPIO_Init+0x2c4>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d00d      	beq.n	80055e4 <HAL_GPIO_Init+0x1e8>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a3e      	ldr	r2, [pc, #248]	@ (80056c4 <HAL_GPIO_Init+0x2c8>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d007      	beq.n	80055e0 <HAL_GPIO_Init+0x1e4>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	4a3d      	ldr	r2, [pc, #244]	@ (80056c8 <HAL_GPIO_Init+0x2cc>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d101      	bne.n	80055dc <HAL_GPIO_Init+0x1e0>
 80055d8:	2303      	movs	r3, #3
 80055da:	e006      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055dc:	2304      	movs	r3, #4
 80055de:	e004      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055e0:	2302      	movs	r3, #2
 80055e2:	e002      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e000      	b.n	80055ea <HAL_GPIO_Init+0x1ee>
 80055e8:	2300      	movs	r3, #0
 80055ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ec:	f002 0203 	and.w	r2, r2, #3
 80055f0:	0092      	lsls	r2, r2, #2
 80055f2:	4093      	lsls	r3, r2
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80055fa:	492f      	ldr	r1, [pc, #188]	@ (80056b8 <HAL_GPIO_Init+0x2bc>)
 80055fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fe:	089b      	lsrs	r3, r3, #2
 8005600:	3302      	adds	r3, #2
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005610:	2b00      	cmp	r3, #0
 8005612:	d006      	beq.n	8005622 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005614:	4b2d      	ldr	r3, [pc, #180]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005616:	689a      	ldr	r2, [r3, #8]
 8005618:	492c      	ldr	r1, [pc, #176]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800561a:	69bb      	ldr	r3, [r7, #24]
 800561c:	4313      	orrs	r3, r2
 800561e:	608b      	str	r3, [r1, #8]
 8005620:	e006      	b.n	8005630 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005622:	4b2a      	ldr	r3, [pc, #168]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005624:	689a      	ldr	r2, [r3, #8]
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	43db      	mvns	r3, r3
 800562a:	4928      	ldr	r1, [pc, #160]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800562c:	4013      	ands	r3, r2
 800562e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d006      	beq.n	800564a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800563c:	4b23      	ldr	r3, [pc, #140]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	4922      	ldr	r1, [pc, #136]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	4313      	orrs	r3, r2
 8005646:	60cb      	str	r3, [r1, #12]
 8005648:	e006      	b.n	8005658 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800564a:	4b20      	ldr	r3, [pc, #128]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800564c:	68da      	ldr	r2, [r3, #12]
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	43db      	mvns	r3, r3
 8005652:	491e      	ldr	r1, [pc, #120]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005654:	4013      	ands	r3, r2
 8005656:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d006      	beq.n	8005672 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005664:	4b19      	ldr	r3, [pc, #100]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005666:	685a      	ldr	r2, [r3, #4]
 8005668:	4918      	ldr	r1, [pc, #96]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	4313      	orrs	r3, r2
 800566e:	604b      	str	r3, [r1, #4]
 8005670:	e006      	b.n	8005680 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005672:	4b16      	ldr	r3, [pc, #88]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005674:	685a      	ldr	r2, [r3, #4]
 8005676:	69bb      	ldr	r3, [r7, #24]
 8005678:	43db      	mvns	r3, r3
 800567a:	4914      	ldr	r1, [pc, #80]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800567c:	4013      	ands	r3, r2
 800567e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005688:	2b00      	cmp	r3, #0
 800568a:	d021      	beq.n	80056d0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800568c:	4b0f      	ldr	r3, [pc, #60]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	490e      	ldr	r1, [pc, #56]	@ (80056cc <HAL_GPIO_Init+0x2d0>)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	4313      	orrs	r3, r2
 8005696:	600b      	str	r3, [r1, #0]
 8005698:	e021      	b.n	80056de <HAL_GPIO_Init+0x2e2>
 800569a:	bf00      	nop
 800569c:	10320000 	.word	0x10320000
 80056a0:	10310000 	.word	0x10310000
 80056a4:	10220000 	.word	0x10220000
 80056a8:	10210000 	.word	0x10210000
 80056ac:	10120000 	.word	0x10120000
 80056b0:	10110000 	.word	0x10110000
 80056b4:	40021000 	.word	0x40021000
 80056b8:	40010000 	.word	0x40010000
 80056bc:	40010800 	.word	0x40010800
 80056c0:	40010c00 	.word	0x40010c00
 80056c4:	40011000 	.word	0x40011000
 80056c8:	40011400 	.word	0x40011400
 80056cc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80056d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005700 <HAL_GPIO_Init+0x304>)
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	43db      	mvns	r3, r3
 80056d8:	4909      	ldr	r1, [pc, #36]	@ (8005700 <HAL_GPIO_Init+0x304>)
 80056da:	4013      	ands	r3, r2
 80056dc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80056de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e0:	3301      	adds	r3, #1
 80056e2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ea:	fa22 f303 	lsr.w	r3, r2, r3
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f47f ae8e 	bne.w	8005410 <HAL_GPIO_Init+0x14>
  }
}
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop
 80056f8:	372c      	adds	r7, #44	@ 0x2c
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bc80      	pop	{r7}
 80056fe:	4770      	bx	lr
 8005700:	40010400 	.word	0x40010400

08005704 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	460b      	mov	r3, r1
 800570e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	689a      	ldr	r2, [r3, #8]
 8005714:	887b      	ldrh	r3, [r7, #2]
 8005716:	4013      	ands	r3, r2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d002      	beq.n	8005722 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800571c:	2301      	movs	r3, #1
 800571e:	73fb      	strb	r3, [r7, #15]
 8005720:	e001      	b.n	8005726 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005722:	2300      	movs	r3, #0
 8005724:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005726:	7bfb      	ldrb	r3, [r7, #15]
}
 8005728:	4618      	mov	r0, r3
 800572a:	3714      	adds	r7, #20
 800572c:	46bd      	mov	sp, r7
 800572e:	bc80      	pop	{r7}
 8005730:	4770      	bx	lr

08005732 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
 800573a:	460b      	mov	r3, r1
 800573c:	807b      	strh	r3, [r7, #2]
 800573e:	4613      	mov	r3, r2
 8005740:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005742:	787b      	ldrb	r3, [r7, #1]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d003      	beq.n	8005750 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005748:	887a      	ldrh	r2, [r7, #2]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800574e:	e003      	b.n	8005758 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005750:	887b      	ldrh	r3, [r7, #2]
 8005752:	041a      	lsls	r2, r3, #16
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	611a      	str	r2, [r3, #16]
}
 8005758:	bf00      	nop
 800575a:	370c      	adds	r7, #12
 800575c:	46bd      	mov	sp, r7
 800575e:	bc80      	pop	{r7}
 8005760:	4770      	bx	lr

08005762 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005762:	b480      	push	{r7}
 8005764:	b085      	sub	sp, #20
 8005766:	af00      	add	r7, sp, #0
 8005768:	6078      	str	r0, [r7, #4]
 800576a:	460b      	mov	r3, r1
 800576c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005774:	887a      	ldrh	r2, [r7, #2]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	4013      	ands	r3, r2
 800577a:	041a      	lsls	r2, r3, #16
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	43d9      	mvns	r1, r3
 8005780:	887b      	ldrh	r3, [r7, #2]
 8005782:	400b      	ands	r3, r1
 8005784:	431a      	orrs	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	611a      	str	r2, [r3, #16]
}
 800578a:	bf00      	nop
 800578c:	3714      	adds	r7, #20
 800578e:	46bd      	mov	sp, r7
 8005790:	bc80      	pop	{r7}
 8005792:	4770      	bx	lr

08005794 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	4603      	mov	r3, r0
 800579c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800579e:	4b08      	ldr	r3, [pc, #32]	@ (80057c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057a0:	695a      	ldr	r2, [r3, #20]
 80057a2:	88fb      	ldrh	r3, [r7, #6]
 80057a4:	4013      	ands	r3, r2
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d006      	beq.n	80057b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057aa:	4a05      	ldr	r2, [pc, #20]	@ (80057c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057ac:	88fb      	ldrh	r3, [r7, #6]
 80057ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057b0:	88fb      	ldrh	r3, [r7, #6]
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7fe fa6c 	bl	8003c90 <HAL_GPIO_EXTI_Callback>
  }
}
 80057b8:	bf00      	nop
 80057ba:	3708      	adds	r7, #8
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	40010400 	.word	0x40010400

080057c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b084      	sub	sp, #16
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e12b      	b.n	8005a2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d106      	bne.n	80057f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7fe fd04 	bl	80041f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2224      	movs	r2, #36	@ 0x24
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f022 0201 	bic.w	r2, r2, #1
 8005806:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005816:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005826:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005828:	f001 fcca 	bl	80071c0 <HAL_RCC_GetPCLK1Freq>
 800582c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	4a81      	ldr	r2, [pc, #516]	@ (8005a38 <HAL_I2C_Init+0x274>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d807      	bhi.n	8005848 <HAL_I2C_Init+0x84>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	4a80      	ldr	r2, [pc, #512]	@ (8005a3c <HAL_I2C_Init+0x278>)
 800583c:	4293      	cmp	r3, r2
 800583e:	bf94      	ite	ls
 8005840:	2301      	movls	r3, #1
 8005842:	2300      	movhi	r3, #0
 8005844:	b2db      	uxtb	r3, r3
 8005846:	e006      	b.n	8005856 <HAL_I2C_Init+0x92>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4a7d      	ldr	r2, [pc, #500]	@ (8005a40 <HAL_I2C_Init+0x27c>)
 800584c:	4293      	cmp	r3, r2
 800584e:	bf94      	ite	ls
 8005850:	2301      	movls	r3, #1
 8005852:	2300      	movhi	r3, #0
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e0e7      	b.n	8005a2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	4a78      	ldr	r2, [pc, #480]	@ (8005a44 <HAL_I2C_Init+0x280>)
 8005862:	fba2 2303 	umull	r2, r3, r2, r3
 8005866:	0c9b      	lsrs	r3, r3, #18
 8005868:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	430a      	orrs	r2, r1
 800587c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6a1b      	ldr	r3, [r3, #32]
 8005884:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	4a6a      	ldr	r2, [pc, #424]	@ (8005a38 <HAL_I2C_Init+0x274>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d802      	bhi.n	8005898 <HAL_I2C_Init+0xd4>
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	3301      	adds	r3, #1
 8005896:	e009      	b.n	80058ac <HAL_I2C_Init+0xe8>
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800589e:	fb02 f303 	mul.w	r3, r2, r3
 80058a2:	4a69      	ldr	r2, [pc, #420]	@ (8005a48 <HAL_I2C_Init+0x284>)
 80058a4:	fba2 2303 	umull	r2, r3, r2, r3
 80058a8:	099b      	lsrs	r3, r3, #6
 80058aa:	3301      	adds	r3, #1
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	6812      	ldr	r2, [r2, #0]
 80058b0:	430b      	orrs	r3, r1
 80058b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	69db      	ldr	r3, [r3, #28]
 80058ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80058be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	495c      	ldr	r1, [pc, #368]	@ (8005a38 <HAL_I2C_Init+0x274>)
 80058c8:	428b      	cmp	r3, r1
 80058ca:	d819      	bhi.n	8005900 <HAL_I2C_Init+0x13c>
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	1e59      	subs	r1, r3, #1
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80058da:	1c59      	adds	r1, r3, #1
 80058dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80058e0:	400b      	ands	r3, r1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00a      	beq.n	80058fc <HAL_I2C_Init+0x138>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	1e59      	subs	r1, r3, #1
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	005b      	lsls	r3, r3, #1
 80058f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80058f4:	3301      	adds	r3, #1
 80058f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80058fa:	e051      	b.n	80059a0 <HAL_I2C_Init+0x1dc>
 80058fc:	2304      	movs	r3, #4
 80058fe:	e04f      	b.n	80059a0 <HAL_I2C_Init+0x1dc>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d111      	bne.n	800592c <HAL_I2C_Init+0x168>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	1e58      	subs	r0, r3, #1
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6859      	ldr	r1, [r3, #4]
 8005910:	460b      	mov	r3, r1
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	440b      	add	r3, r1
 8005916:	fbb0 f3f3 	udiv	r3, r0, r3
 800591a:	3301      	adds	r3, #1
 800591c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005920:	2b00      	cmp	r3, #0
 8005922:	bf0c      	ite	eq
 8005924:	2301      	moveq	r3, #1
 8005926:	2300      	movne	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	e012      	b.n	8005952 <HAL_I2C_Init+0x18e>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	1e58      	subs	r0, r3, #1
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6859      	ldr	r1, [r3, #4]
 8005934:	460b      	mov	r3, r1
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	440b      	add	r3, r1
 800593a:	0099      	lsls	r1, r3, #2
 800593c:	440b      	add	r3, r1
 800593e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005942:	3301      	adds	r3, #1
 8005944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005948:	2b00      	cmp	r3, #0
 800594a:	bf0c      	ite	eq
 800594c:	2301      	moveq	r3, #1
 800594e:	2300      	movne	r3, #0
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <HAL_I2C_Init+0x196>
 8005956:	2301      	movs	r3, #1
 8005958:	e022      	b.n	80059a0 <HAL_I2C_Init+0x1dc>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10e      	bne.n	8005980 <HAL_I2C_Init+0x1bc>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	1e58      	subs	r0, r3, #1
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6859      	ldr	r1, [r3, #4]
 800596a:	460b      	mov	r3, r1
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	440b      	add	r3, r1
 8005970:	fbb0 f3f3 	udiv	r3, r0, r3
 8005974:	3301      	adds	r3, #1
 8005976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800597a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800597e:	e00f      	b.n	80059a0 <HAL_I2C_Init+0x1dc>
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	1e58      	subs	r0, r3, #1
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6859      	ldr	r1, [r3, #4]
 8005988:	460b      	mov	r3, r1
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	440b      	add	r3, r1
 800598e:	0099      	lsls	r1, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	fbb0 f3f3 	udiv	r3, r0, r3
 8005996:	3301      	adds	r3, #1
 8005998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800599c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	6809      	ldr	r1, [r1, #0]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	69da      	ldr	r2, [r3, #28]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6a1b      	ldr	r3, [r3, #32]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	430a      	orrs	r2, r1
 80059c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80059ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80059d2:	687a      	ldr	r2, [r7, #4]
 80059d4:	6911      	ldr	r1, [r2, #16]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	68d2      	ldr	r2, [r2, #12]
 80059da:	4311      	orrs	r1, r2
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6812      	ldr	r2, [r2, #0]
 80059e0:	430b      	orrs	r3, r1
 80059e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	695a      	ldr	r2, [r3, #20]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	431a      	orrs	r2, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	430a      	orrs	r2, r1
 80059fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f042 0201 	orr.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	bf00      	nop
 8005a38:	000186a0 	.word	0x000186a0
 8005a3c:	001e847f 	.word	0x001e847f
 8005a40:	003d08ff 	.word	0x003d08ff
 8005a44:	431bde83 	.word	0x431bde83
 8005a48:	10624dd3 	.word	0x10624dd3

08005a4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af02      	add	r7, sp, #8
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	4608      	mov	r0, r1
 8005a56:	4611      	mov	r1, r2
 8005a58:	461a      	mov	r2, r3
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	817b      	strh	r3, [r7, #10]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	813b      	strh	r3, [r7, #8]
 8005a62:	4613      	mov	r3, r2
 8005a64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a66:	f7fe fd33 	bl	80044d0 <HAL_GetTick>
 8005a6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	f040 80d9 	bne.w	8005c2c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	9300      	str	r3, [sp, #0]
 8005a7e:	2319      	movs	r3, #25
 8005a80:	2201      	movs	r2, #1
 8005a82:	496d      	ldr	r1, [pc, #436]	@ (8005c38 <HAL_I2C_Mem_Write+0x1ec>)
 8005a84:	68f8      	ldr	r0, [r7, #12]
 8005a86:	f000 fccd 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d001      	beq.n	8005a94 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005a90:	2302      	movs	r3, #2
 8005a92:	e0cc      	b.n	8005c2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d101      	bne.n	8005aa2 <HAL_I2C_Mem_Write+0x56>
 8005a9e:	2302      	movs	r3, #2
 8005aa0:	e0c5      	b.n	8005c2e <HAL_I2C_Mem_Write+0x1e2>
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2201      	movs	r2, #1
 8005aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0301 	and.w	r3, r3, #1
 8005ab4:	2b01      	cmp	r3, #1
 8005ab6:	d007      	beq.n	8005ac8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f042 0201 	orr.w	r2, r2, #1
 8005ac6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ad6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2221      	movs	r2, #33	@ 0x21
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2240      	movs	r2, #64	@ 0x40
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	6a3a      	ldr	r2, [r7, #32]
 8005af2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005af8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4a4d      	ldr	r2, [pc, #308]	@ (8005c3c <HAL_I2C_Mem_Write+0x1f0>)
 8005b08:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b0a:	88f8      	ldrh	r0, [r7, #6]
 8005b0c:	893a      	ldrh	r2, [r7, #8]
 8005b0e:	8979      	ldrh	r1, [r7, #10]
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	9301      	str	r3, [sp, #4]
 8005b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	4603      	mov	r3, r0
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f000 fb04 	bl	8006128 <I2C_RequestMemoryWrite>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d052      	beq.n	8005bcc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e081      	b.n	8005c2e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b2a:	697a      	ldr	r2, [r7, #20]
 8005b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 fd92 	bl	8006658 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00d      	beq.n	8005b56 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d107      	bne.n	8005b52 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e06b      	b.n	8005c2e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5a:	781a      	ldrb	r2, [r3, #0]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b66:	1c5a      	adds	r2, r3, #1
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b70:	3b01      	subs	r3, #1
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	b29a      	uxth	r2, r3
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	f003 0304 	and.w	r3, r3, #4
 8005b90:	2b04      	cmp	r3, #4
 8005b92:	d11b      	bne.n	8005bcc <HAL_I2C_Mem_Write+0x180>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d017      	beq.n	8005bcc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba0:	781a      	ldrb	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	b29a      	uxth	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bc2:	b29b      	uxth	r3, r3
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d1aa      	bne.n	8005b2a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f000 fd85 	bl	80066e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00d      	beq.n	8005c00 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005be8:	2b04      	cmp	r3, #4
 8005bea:	d107      	bne.n	8005bfc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681a      	ldr	r2, [r3, #0]
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005bfa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e016      	b.n	8005c2e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2220      	movs	r2, #32
 8005c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	e000      	b.n	8005c2e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005c2c:	2302      	movs	r3, #2
  }
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3718      	adds	r7, #24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	00100002 	.word	0x00100002
 8005c3c:	ffff0000 	.word	0xffff0000

08005c40 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b08c      	sub	sp, #48	@ 0x30
 8005c44:	af02      	add	r7, sp, #8
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	4608      	mov	r0, r1
 8005c4a:	4611      	mov	r1, r2
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	4603      	mov	r3, r0
 8005c50:	817b      	strh	r3, [r7, #10]
 8005c52:	460b      	mov	r3, r1
 8005c54:	813b      	strh	r3, [r7, #8]
 8005c56:	4613      	mov	r3, r2
 8005c58:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c5e:	f7fe fc37 	bl	80044d0 <HAL_GetTick>
 8005c62:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	f040 8250 	bne.w	8006112 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	2319      	movs	r3, #25
 8005c78:	2201      	movs	r2, #1
 8005c7a:	4982      	ldr	r1, [pc, #520]	@ (8005e84 <HAL_I2C_Mem_Read+0x244>)
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fbd1 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d001      	beq.n	8005c8c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8005c88:	2302      	movs	r3, #2
 8005c8a:	e243      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_I2C_Mem_Read+0x5a>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e23c      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0301 	and.w	r3, r3, #1
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d007      	beq.n	8005cc0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005cce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2222      	movs	r2, #34	@ 0x22
 8005cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2240      	movs	r2, #64	@ 0x40
 8005cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005cea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4a62      	ldr	r2, [pc, #392]	@ (8005e88 <HAL_I2C_Mem_Read+0x248>)
 8005d00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d02:	88f8      	ldrh	r0, [r7, #6]
 8005d04:	893a      	ldrh	r2, [r7, #8]
 8005d06:	8979      	ldrh	r1, [r7, #10]
 8005d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0a:	9301      	str	r3, [sp, #4]
 8005d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	4603      	mov	r3, r0
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f000 fa9e 	bl	8006254 <I2C_RequestMemoryRead>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d001      	beq.n	8005d22 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e1f8      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d113      	bne.n	8005d52 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	61fb      	str	r3, [r7, #28]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	695b      	ldr	r3, [r3, #20]
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	61fb      	str	r3, [r7, #28]
 8005d3e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d4e:	601a      	str	r2, [r3, #0]
 8005d50:	e1cc      	b.n	80060ec <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d11e      	bne.n	8005d98 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d68:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d6a:	b672      	cpsid	i
}
 8005d6c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d6e:	2300      	movs	r3, #0
 8005d70:	61bb      	str	r3, [r7, #24]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	61bb      	str	r3, [r7, #24]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	61bb      	str	r3, [r7, #24]
 8005d82:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d92:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005d94:	b662      	cpsie	i
}
 8005d96:	e035      	b.n	8005e04 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d11e      	bne.n	8005dde <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005db0:	b672      	cpsid	i
}
 8005db2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005db4:	2300      	movs	r3, #0
 8005db6:	617b      	str	r3, [r7, #20]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	617b      	str	r3, [r7, #20]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	617b      	str	r3, [r7, #20]
 8005dc8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dd8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005dda:	b662      	cpsie	i
}
 8005ddc:	e012      	b.n	8005e04 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005dec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dee:	2300      	movs	r3, #0
 8005df0:	613b      	str	r3, [r7, #16]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	613b      	str	r3, [r7, #16]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005e04:	e172      	b.n	80060ec <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e0a:	2b03      	cmp	r3, #3
 8005e0c:	f200 811f 	bhi.w	800604e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d123      	bne.n	8005e60 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e1a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005e1c:	68f8      	ldr	r0, [r7, #12]
 8005e1e:	f000 fcab 	bl	8006778 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e22:	4603      	mov	r3, r0
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e173      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	691a      	ldr	r2, [r3, #16]
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3e:	1c5a      	adds	r2, r3, #1
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e48:	3b01      	subs	r3, #1
 8005e4a:	b29a      	uxth	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	3b01      	subs	r3, #1
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e5e:	e145      	b.n	80060ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d152      	bne.n	8005f0e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e6e:	2200      	movs	r2, #0
 8005e70:	4906      	ldr	r1, [pc, #24]	@ (8005e8c <HAL_I2C_Mem_Read+0x24c>)
 8005e72:	68f8      	ldr	r0, [r7, #12]
 8005e74:	f000 fad6 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d008      	beq.n	8005e90 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e148      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
 8005e82:	bf00      	nop
 8005e84:	00100002 	.word	0x00100002
 8005e88:	ffff0000 	.word	0xffff0000
 8005e8c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005e90:	b672      	cpsid	i
}
 8005e92:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	681a      	ldr	r2, [r3, #0]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ea2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	691a      	ldr	r2, [r3, #16]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	1c5a      	adds	r2, r3, #1
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	b29a      	uxth	r2, r3
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	b29a      	uxth	r2, r3
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005ed6:	b662      	cpsie	i
}
 8005ed8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	691a      	ldr	r2, [r3, #16]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ee4:	b2d2      	uxtb	r2, r2
 8005ee6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eec:	1c5a      	adds	r2, r3, #1
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ef6:	3b01      	subs	r3, #1
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	3b01      	subs	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f0c:	e0ee      	b.n	80060ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f14:	2200      	movs	r2, #0
 8005f16:	4981      	ldr	r1, [pc, #516]	@ (800611c <HAL_I2C_Mem_Read+0x4dc>)
 8005f18:	68f8      	ldr	r0, [r7, #12]
 8005f1a:	f000 fa83 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d001      	beq.n	8005f28 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e0f5      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005f38:	b672      	cpsid	i
}
 8005f3a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	691a      	ldr	r2, [r3, #16]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f46:	b2d2      	uxtb	r2, r2
 8005f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f6e:	4b6c      	ldr	r3, [pc, #432]	@ (8006120 <HAL_I2C_Mem_Read+0x4e0>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	08db      	lsrs	r3, r3, #3
 8005f74:	4a6b      	ldr	r2, [pc, #428]	@ (8006124 <HAL_I2C_Mem_Read+0x4e4>)
 8005f76:	fba2 2303 	umull	r2, r3, r2, r3
 8005f7a:	0a1a      	lsrs	r2, r3, #8
 8005f7c:	4613      	mov	r3, r2
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	4413      	add	r3, r2
 8005f82:	00da      	lsls	r2, r3, #3
 8005f84:	1ad3      	subs	r3, r2, r3
 8005f86:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005f88:	6a3b      	ldr	r3, [r7, #32]
 8005f8a:	3b01      	subs	r3, #1
 8005f8c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d118      	bne.n	8005fc6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	2200      	movs	r2, #0
 8005f98:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2220      	movs	r2, #32
 8005f9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fae:	f043 0220 	orr.w	r2, r3, #32
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005fb6:	b662      	cpsie	i
}
 8005fb8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e0a6      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	695b      	ldr	r3, [r3, #20]
 8005fcc:	f003 0304 	and.w	r3, r3, #4
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	d1d9      	bne.n	8005f88 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fe2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fee:	b2d2      	uxtb	r2, r2
 8005ff0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff6:	1c5a      	adds	r2, r3, #1
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006016:	b662      	cpsie	i
}
 8006018:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	691a      	ldr	r2, [r3, #16]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006024:	b2d2      	uxtb	r2, r2
 8006026:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602c:	1c5a      	adds	r2, r3, #1
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006036:	3b01      	subs	r3, #1
 8006038:	b29a      	uxth	r2, r3
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006042:	b29b      	uxth	r3, r3
 8006044:	3b01      	subs	r3, #1
 8006046:	b29a      	uxth	r2, r3
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800604c:	e04e      	b.n	80060ec <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800604e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006050:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f000 fb90 	bl	8006778 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d001      	beq.n	8006062 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	e058      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	691a      	ldr	r2, [r3, #16]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606c:	b2d2      	uxtb	r2, r2
 800606e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607e:	3b01      	subs	r3, #1
 8006080:	b29a      	uxth	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800608a:	b29b      	uxth	r3, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	b29a      	uxth	r2, r3
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	f003 0304 	and.w	r3, r3, #4
 800609e:	2b04      	cmp	r3, #4
 80060a0:	d124      	bne.n	80060ec <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060a6:	2b03      	cmp	r3, #3
 80060a8:	d107      	bne.n	80060ba <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29a      	uxth	r2, r3
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	3b01      	subs	r3, #1
 80060e6:	b29a      	uxth	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f47f ae88 	bne.w	8005e06 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2220      	movs	r2, #32
 80060fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800610e:	2300      	movs	r3, #0
 8006110:	e000      	b.n	8006114 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8006112:	2302      	movs	r3, #2
  }
}
 8006114:	4618      	mov	r0, r3
 8006116:	3728      	adds	r7, #40	@ 0x28
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}
 800611c:	00010004 	.word	0x00010004
 8006120:	200007e4 	.word	0x200007e4
 8006124:	14f8b589 	.word	0x14f8b589

08006128 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b088      	sub	sp, #32
 800612c:	af02      	add	r7, sp, #8
 800612e:	60f8      	str	r0, [r7, #12]
 8006130:	4608      	mov	r0, r1
 8006132:	4611      	mov	r1, r2
 8006134:	461a      	mov	r2, r3
 8006136:	4603      	mov	r3, r0
 8006138:	817b      	strh	r3, [r7, #10]
 800613a:	460b      	mov	r3, r1
 800613c:	813b      	strh	r3, [r7, #8]
 800613e:	4613      	mov	r3, r2
 8006140:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006150:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	6a3b      	ldr	r3, [r7, #32]
 8006158:	2200      	movs	r2, #0
 800615a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800615e:	68f8      	ldr	r0, [r7, #12]
 8006160:	f000 f960 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d00d      	beq.n	8006186 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006178:	d103      	bne.n	8006182 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006180:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e05f      	b.n	8006246 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006186:	897b      	ldrh	r3, [r7, #10]
 8006188:	b2db      	uxtb	r3, r3
 800618a:	461a      	mov	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006194:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006198:	6a3a      	ldr	r2, [r7, #32]
 800619a:	492d      	ldr	r1, [pc, #180]	@ (8006250 <I2C_RequestMemoryWrite+0x128>)
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f9bb 	bl	8006518 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d001      	beq.n	80061ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e04c      	b.n	8006246 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	695b      	ldr	r3, [r3, #20]
 80061b6:	617b      	str	r3, [r7, #20]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	699b      	ldr	r3, [r3, #24]
 80061be:	617b      	str	r3, [r7, #20]
 80061c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80061c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061c4:	6a39      	ldr	r1, [r7, #32]
 80061c6:	68f8      	ldr	r0, [r7, #12]
 80061c8:	f000 fa46 	bl	8006658 <I2C_WaitOnTXEFlagUntilTimeout>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00d      	beq.n	80061ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d6:	2b04      	cmp	r3, #4
 80061d8:	d107      	bne.n	80061ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
 80061ec:	e02b      	b.n	8006246 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80061ee:	88fb      	ldrh	r3, [r7, #6]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d105      	bne.n	8006200 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061f4:	893b      	ldrh	r3, [r7, #8]
 80061f6:	b2da      	uxtb	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	611a      	str	r2, [r3, #16]
 80061fe:	e021      	b.n	8006244 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006200:	893b      	ldrh	r3, [r7, #8]
 8006202:	0a1b      	lsrs	r3, r3, #8
 8006204:	b29b      	uxth	r3, r3
 8006206:	b2da      	uxtb	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800620e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006210:	6a39      	ldr	r1, [r7, #32]
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f000 fa20 	bl	8006658 <I2C_WaitOnTXEFlagUntilTimeout>
 8006218:	4603      	mov	r3, r0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00d      	beq.n	800623a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006222:	2b04      	cmp	r3, #4
 8006224:	d107      	bne.n	8006236 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006234:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	e005      	b.n	8006246 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800623a:	893b      	ldrh	r3, [r7, #8]
 800623c:	b2da      	uxtb	r2, r3
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006244:	2300      	movs	r3, #0
}
 8006246:	4618      	mov	r0, r3
 8006248:	3718      	adds	r7, #24
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	00010002 	.word	0x00010002

08006254 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b088      	sub	sp, #32
 8006258:	af02      	add	r7, sp, #8
 800625a:	60f8      	str	r0, [r7, #12]
 800625c:	4608      	mov	r0, r1
 800625e:	4611      	mov	r1, r2
 8006260:	461a      	mov	r2, r3
 8006262:	4603      	mov	r3, r0
 8006264:	817b      	strh	r3, [r7, #10]
 8006266:	460b      	mov	r3, r1
 8006268:	813b      	strh	r3, [r7, #8]
 800626a:	4613      	mov	r3, r2
 800626c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800627c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800628c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800628e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	2200      	movs	r2, #0
 8006296:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 f8c2 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00d      	beq.n	80062c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80062b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062b4:	d103      	bne.n	80062be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e0aa      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80062c2:	897b      	ldrh	r3, [r7, #10]
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	461a      	mov	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80062d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d4:	6a3a      	ldr	r2, [r7, #32]
 80062d6:	4952      	ldr	r1, [pc, #328]	@ (8006420 <I2C_RequestMemoryRead+0x1cc>)
 80062d8:	68f8      	ldr	r0, [r7, #12]
 80062da:	f000 f91d 	bl	8006518 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d001      	beq.n	80062e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	e097      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062e8:	2300      	movs	r3, #0
 80062ea:	617b      	str	r3, [r7, #20]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	695b      	ldr	r3, [r3, #20]
 80062f2:	617b      	str	r3, [r7, #20]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	699b      	ldr	r3, [r3, #24]
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006300:	6a39      	ldr	r1, [r7, #32]
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 f9a8 	bl	8006658 <I2C_WaitOnTXEFlagUntilTimeout>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00d      	beq.n	800632a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006312:	2b04      	cmp	r3, #4
 8006314:	d107      	bne.n	8006326 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006324:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	e076      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800632a:	88fb      	ldrh	r3, [r7, #6]
 800632c:	2b01      	cmp	r3, #1
 800632e:	d105      	bne.n	800633c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006330:	893b      	ldrh	r3, [r7, #8]
 8006332:	b2da      	uxtb	r2, r3
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	611a      	str	r2, [r3, #16]
 800633a:	e021      	b.n	8006380 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800633c:	893b      	ldrh	r3, [r7, #8]
 800633e:	0a1b      	lsrs	r3, r3, #8
 8006340:	b29b      	uxth	r3, r3
 8006342:	b2da      	uxtb	r2, r3
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800634a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800634c:	6a39      	ldr	r1, [r7, #32]
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	f000 f982 	bl	8006658 <I2C_WaitOnTXEFlagUntilTimeout>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00d      	beq.n	8006376 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800635e:	2b04      	cmp	r3, #4
 8006360:	d107      	bne.n	8006372 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006370:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e050      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006376:	893b      	ldrh	r3, [r7, #8]
 8006378:	b2da      	uxtb	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006380:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006382:	6a39      	ldr	r1, [r7, #32]
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 f967 	bl	8006658 <I2C_WaitOnTXEFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d00d      	beq.n	80063ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006394:	2b04      	cmp	r3, #4
 8006396:	d107      	bne.n	80063a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681a      	ldr	r2, [r3, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e035      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80063ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	2200      	movs	r2, #0
 80063c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80063c8:	68f8      	ldr	r0, [r7, #12]
 80063ca:	f000 f82b 	bl	8006424 <I2C_WaitOnFlagUntilTimeout>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00d      	beq.n	80063f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063e2:	d103      	bne.n	80063ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80063ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80063ec:	2303      	movs	r3, #3
 80063ee:	e013      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80063f0:	897b      	ldrh	r3, [r7, #10]
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	f043 0301 	orr.w	r3, r3, #1
 80063f8:	b2da      	uxtb	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006402:	6a3a      	ldr	r2, [r7, #32]
 8006404:	4906      	ldr	r1, [pc, #24]	@ (8006420 <I2C_RequestMemoryRead+0x1cc>)
 8006406:	68f8      	ldr	r0, [r7, #12]
 8006408:	f000 f886 	bl	8006518 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e000      	b.n	8006418 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006416:	2300      	movs	r3, #0
}
 8006418:	4618      	mov	r0, r3
 800641a:	3718      	adds	r7, #24
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}
 8006420:	00010002 	.word	0x00010002

08006424 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b084      	sub	sp, #16
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	603b      	str	r3, [r7, #0]
 8006430:	4613      	mov	r3, r2
 8006432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006434:	e048      	b.n	80064c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800643c:	d044      	beq.n	80064c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800643e:	f7fe f847 	bl	80044d0 <HAL_GetTick>
 8006442:	4602      	mov	r2, r0
 8006444:	69bb      	ldr	r3, [r7, #24]
 8006446:	1ad3      	subs	r3, r2, r3
 8006448:	683a      	ldr	r2, [r7, #0]
 800644a:	429a      	cmp	r2, r3
 800644c:	d302      	bcc.n	8006454 <I2C_WaitOnFlagUntilTimeout+0x30>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d139      	bne.n	80064c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	0c1b      	lsrs	r3, r3, #16
 8006458:	b2db      	uxtb	r3, r3
 800645a:	2b01      	cmp	r3, #1
 800645c:	d10d      	bne.n	800647a <I2C_WaitOnFlagUntilTimeout+0x56>
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	43da      	mvns	r2, r3
 8006466:	68bb      	ldr	r3, [r7, #8]
 8006468:	4013      	ands	r3, r2
 800646a:	b29b      	uxth	r3, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	bf0c      	ite	eq
 8006470:	2301      	moveq	r3, #1
 8006472:	2300      	movne	r3, #0
 8006474:	b2db      	uxtb	r3, r3
 8006476:	461a      	mov	r2, r3
 8006478:	e00c      	b.n	8006494 <I2C_WaitOnFlagUntilTimeout+0x70>
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	699b      	ldr	r3, [r3, #24]
 8006480:	43da      	mvns	r2, r3
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	4013      	ands	r3, r2
 8006486:	b29b      	uxth	r3, r3
 8006488:	2b00      	cmp	r3, #0
 800648a:	bf0c      	ite	eq
 800648c:	2301      	moveq	r3, #1
 800648e:	2300      	movne	r3, #0
 8006490:	b2db      	uxtb	r3, r3
 8006492:	461a      	mov	r2, r3
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	429a      	cmp	r2, r3
 8006498:	d116      	bne.n	80064c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2220      	movs	r2, #32
 80064a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b4:	f043 0220 	orr.w	r2, r3, #32
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e023      	b.n	8006510 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	0c1b      	lsrs	r3, r3, #16
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b01      	cmp	r3, #1
 80064d0:	d10d      	bne.n	80064ee <I2C_WaitOnFlagUntilTimeout+0xca>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	695b      	ldr	r3, [r3, #20]
 80064d8:	43da      	mvns	r2, r3
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	4013      	ands	r3, r2
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	bf0c      	ite	eq
 80064e4:	2301      	moveq	r3, #1
 80064e6:	2300      	movne	r3, #0
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	461a      	mov	r2, r3
 80064ec:	e00c      	b.n	8006508 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	43da      	mvns	r2, r3
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	4013      	ands	r3, r2
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	bf0c      	ite	eq
 8006500:	2301      	moveq	r3, #1
 8006502:	2300      	movne	r3, #0
 8006504:	b2db      	uxtb	r3, r3
 8006506:	461a      	mov	r2, r3
 8006508:	79fb      	ldrb	r3, [r7, #7]
 800650a:	429a      	cmp	r2, r3
 800650c:	d093      	beq.n	8006436 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3710      	adds	r7, #16
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	60f8      	str	r0, [r7, #12]
 8006520:	60b9      	str	r1, [r7, #8]
 8006522:	607a      	str	r2, [r7, #4]
 8006524:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006526:	e071      	b.n	800660c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006532:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006536:	d123      	bne.n	8006580 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006546:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006550:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2200      	movs	r2, #0
 8006556:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2220      	movs	r2, #32
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	2200      	movs	r2, #0
 8006564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656c:	f043 0204 	orr.w	r2, r3, #4
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2200      	movs	r2, #0
 8006578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e067      	b.n	8006650 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006586:	d041      	beq.n	800660c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006588:	f7fd ffa2 	bl	80044d0 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	429a      	cmp	r2, r3
 8006596:	d302      	bcc.n	800659e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d136      	bne.n	800660c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	0c1b      	lsrs	r3, r3, #16
 80065a2:	b2db      	uxtb	r3, r3
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d10c      	bne.n	80065c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	43da      	mvns	r2, r3
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	4013      	ands	r3, r2
 80065b4:	b29b      	uxth	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	bf14      	ite	ne
 80065ba:	2301      	movne	r3, #1
 80065bc:	2300      	moveq	r3, #0
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	e00b      	b.n	80065da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	43da      	mvns	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	4013      	ands	r3, r2
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	bf14      	ite	ne
 80065d4:	2301      	movne	r3, #1
 80065d6:	2300      	moveq	r3, #0
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d016      	beq.n	800660c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2200      	movs	r2, #0
 80065e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2220      	movs	r2, #32
 80065e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f8:	f043 0220 	orr.w	r2, r3, #32
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006608:	2301      	movs	r3, #1
 800660a:	e021      	b.n	8006650 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	0c1b      	lsrs	r3, r3, #16
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b01      	cmp	r3, #1
 8006614:	d10c      	bne.n	8006630 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	43da      	mvns	r2, r3
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	4013      	ands	r3, r2
 8006622:	b29b      	uxth	r3, r3
 8006624:	2b00      	cmp	r3, #0
 8006626:	bf14      	ite	ne
 8006628:	2301      	movne	r3, #1
 800662a:	2300      	moveq	r3, #0
 800662c:	b2db      	uxtb	r3, r3
 800662e:	e00b      	b.n	8006648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	43da      	mvns	r2, r3
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	4013      	ands	r3, r2
 800663c:	b29b      	uxth	r3, r3
 800663e:	2b00      	cmp	r3, #0
 8006640:	bf14      	ite	ne
 8006642:	2301      	movne	r3, #1
 8006644:	2300      	moveq	r3, #0
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b00      	cmp	r3, #0
 800664a:	f47f af6d 	bne.w	8006528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006664:	e034      	b.n	80066d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006666:	68f8      	ldr	r0, [r7, #12]
 8006668:	f000 f8e3 	bl	8006832 <I2C_IsAcknowledgeFailed>
 800666c:	4603      	mov	r3, r0
 800666e:	2b00      	cmp	r3, #0
 8006670:	d001      	beq.n	8006676 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e034      	b.n	80066e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667c:	d028      	beq.n	80066d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800667e:	f7fd ff27 	bl	80044d0 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	429a      	cmp	r2, r3
 800668c:	d302      	bcc.n	8006694 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d11d      	bne.n	80066d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	695b      	ldr	r3, [r3, #20]
 800669a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800669e:	2b80      	cmp	r3, #128	@ 0x80
 80066a0:	d016      	beq.n	80066d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2220      	movs	r2, #32
 80066ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066bc:	f043 0220 	orr.w	r2, r3, #32
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e007      	b.n	80066e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066da:	2b80      	cmp	r3, #128	@ 0x80
 80066dc:	d1c3      	bne.n	8006666 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066f4:	e034      	b.n	8006760 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f000 f89b 	bl	8006832 <I2C_IsAcknowledgeFailed>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d001      	beq.n	8006706 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e034      	b.n	8006770 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670c:	d028      	beq.n	8006760 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800670e:	f7fd fedf 	bl	80044d0 <HAL_GetTick>
 8006712:	4602      	mov	r2, r0
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	1ad3      	subs	r3, r2, r3
 8006718:	68ba      	ldr	r2, [r7, #8]
 800671a:	429a      	cmp	r2, r3
 800671c:	d302      	bcc.n	8006724 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d11d      	bne.n	8006760 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	695b      	ldr	r3, [r3, #20]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b04      	cmp	r3, #4
 8006730:	d016      	beq.n	8006760 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2200      	movs	r2, #0
 8006736:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2220      	movs	r2, #32
 800673c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	2200      	movs	r2, #0
 8006744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674c:	f043 0220 	orr.w	r2, r3, #32
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e007      	b.n	8006770 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b04      	cmp	r3, #4
 800676c:	d1c3      	bne.n	80066f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3710      	adds	r7, #16
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006784:	e049      	b.n	800681a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	f003 0310 	and.w	r3, r3, #16
 8006790:	2b10      	cmp	r3, #16
 8006792:	d119      	bne.n	80067c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f06f 0210 	mvn.w	r2, #16
 800679c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2220      	movs	r2, #32
 80067a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2200      	movs	r2, #0
 80067c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e030      	b.n	800682a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067c8:	f7fd fe82 	bl	80044d0 <HAL_GetTick>
 80067cc:	4602      	mov	r2, r0
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	d302      	bcc.n	80067de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d11d      	bne.n	800681a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067e8:	2b40      	cmp	r3, #64	@ 0x40
 80067ea:	d016      	beq.n	800681a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2220      	movs	r2, #32
 80067f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006806:	f043 0220 	orr.w	r2, r3, #32
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e007      	b.n	800682a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006824:	2b40      	cmp	r3, #64	@ 0x40
 8006826:	d1ae      	bne.n	8006786 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006832:	b480      	push	{r7}
 8006834:	b083      	sub	sp, #12
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	695b      	ldr	r3, [r3, #20]
 8006840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006844:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006848:	d11b      	bne.n	8006882 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006852:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2220      	movs	r2, #32
 800685e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800686e:	f043 0204 	orr.w	r2, r3, #4
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e000      	b.n	8006884 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006882:	2300      	movs	r3, #0
}
 8006884:	4618      	mov	r0, r3
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	bc80      	pop	{r7}
 800688c:	4770      	bx	lr

0800688e <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800688e:	b580      	push	{r7, lr}
 8006890:	b084      	sub	sp, #16
 8006892:	af00      	add	r7, sp, #0
 8006894:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d101      	bne.n	80068a0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800689c:	2301      	movs	r3, #1
 800689e:	e036      	b.n	800690e <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80068a8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f245 5255 	movw	r2, #21845	@ 0x5555
 80068b2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6852      	ldr	r2, [r2, #4]
 80068bc:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	687a      	ldr	r2, [r7, #4]
 80068c4:	6892      	ldr	r2, [r2, #8]
 80068c6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80068c8:	f7fd fe02 	bl	80044d0 <HAL_GetTick>
 80068cc:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80068ce:	e011      	b.n	80068f4 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80068d0:	f7fd fdfe 	bl	80044d0 <HAL_GetTick>
 80068d4:	4602      	mov	r2, r0
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	f241 323c 	movw	r2, #4924	@ 0x133c
 80068de:	4293      	cmp	r3, r2
 80068e0:	d908      	bls.n	80068f4 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	68db      	ldr	r3, [r3, #12]
 80068e8:	f003 0303 	and.w	r3, r3, #3
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d001      	beq.n	80068f4 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80068f0:	2303      	movs	r3, #3
 80068f2:	e00c      	b.n	800690e <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	68db      	ldr	r3, [r3, #12]
 80068fa:	f003 0303 	and.w	r3, r3, #3
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d1e6      	bne.n	80068d0 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800690a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800690c:	2300      	movs	r3, #0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}

08006916 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006916:	b480      	push	{r7}
 8006918:	b083      	sub	sp, #12
 800691a:	af00      	add	r7, sp, #0
 800691c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006926:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	bc80      	pop	{r7}
 8006932:	4770      	bx	lr

08006934 <HAL_PWR_ConfigPVD>:
  *         more details about the voltage threshold corresponding to each
  *         detection level.
  * @retval None
  */
void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
 800693c:	4b2a      	ldr	r3, [pc, #168]	@ (80069e8 <HAL_PWR_ConfigPVD+0xb4>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4927      	ldr	r1, [pc, #156]	@ (80069e8 <HAL_PWR_ConfigPVD+0xb4>)
 800694a:	4313      	orrs	r3, r2
 800694c:	600b      	str	r3, [r1, #0]
  
  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 800694e:	4b27      	ldr	r3, [pc, #156]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	4a26      	ldr	r2, [pc, #152]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006958:	6053      	str	r3, [r2, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 800695a:	4b24      	ldr	r3, [pc, #144]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	4a23      	ldr	r2, [pc, #140]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006960:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006964:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
 8006966:	4b21      	ldr	r3, [pc, #132]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	4a20      	ldr	r2, [pc, #128]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 800696c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006970:	60d3      	str	r3, [r2, #12]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 8006972:	4b1e      	ldr	r3, [pc, #120]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	4a1d      	ldr	r2, [pc, #116]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006978:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800697c:	6093      	str	r3, [r2, #8]

  /* Configure interrupt mode */
  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006986:	2b00      	cmp	r3, #0
 8006988:	d005      	beq.n	8006996 <HAL_PWR_ConfigPVD+0x62>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 800698a:	4b18      	ldr	r3, [pc, #96]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a17      	ldr	r2, [pc, #92]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 8006990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006994:	6013      	str	r3, [r2, #0]
  }
  
  /* Configure event mode */
  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <HAL_PWR_ConfigPVD+0x7a>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 80069a2:	4b12      	ldr	r3, [pc, #72]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	4a11      	ldr	r2, [pc, #68]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 80069a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069ac:	6053      	str	r3, [r2, #4]
  }
  
  /* Configure the edge */
  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d005      	beq.n	80069c6 <HAL_PWR_ConfigPVD+0x92>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 80069ba:	4b0c      	ldr	r3, [pc, #48]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	4a0b      	ldr	r2, [pc, #44]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 80069c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069c4:	6093      	str	r3, [r2, #8]
  }
  
  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f003 0302 	and.w	r3, r3, #2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d005      	beq.n	80069de <HAL_PWR_ConfigPVD+0xaa>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 80069d2:	4b06      	ldr	r3, [pc, #24]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	4a05      	ldr	r2, [pc, #20]	@ (80069ec <HAL_PWR_ConfigPVD+0xb8>)
 80069d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069dc:	60d3      	str	r3, [r2, #12]
  }
}
 80069de:	bf00      	nop
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bc80      	pop	{r7}
 80069e6:	4770      	bx	lr
 80069e8:	40007000 	.word	0x40007000
 80069ec:	40010400 	.word	0x40010400

080069f0 <HAL_PWR_EnablePVD>:
/**
  * @brief  Enables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
 80069f0:	b480      	push	{r7}
 80069f2:	af00      	add	r7, sp, #0
  /* Enable the power voltage detector */
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
 80069f4:	4b03      	ldr	r3, [pc, #12]	@ (8006a04 <HAL_PWR_EnablePVD+0x14>)
 80069f6:	2201      	movs	r2, #1
 80069f8:	601a      	str	r2, [r3, #0]
}
 80069fa:	bf00      	nop
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bc80      	pop	{r7}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	420e0010 	.word	0x420e0010

08006a08 <HAL_PWR_PVD_IRQHandler>:
  * @brief  This function handles the PWR PVD interrupt request.
  * @note   This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8006a0c:	4b06      	ldr	r3, [pc, #24]	@ (8006a28 <HAL_PWR_PVD_IRQHandler+0x20>)
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d005      	beq.n	8006a24 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8006a18:	f7fd fcbe 	bl	8004398 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8006a1c:	4b02      	ldr	r3, [pc, #8]	@ (8006a28 <HAL_PWR_PVD_IRQHandler+0x20>)
 8006a1e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006a22:	615a      	str	r2, [r3, #20]
  }
}
 8006a24:	bf00      	nop
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	40010400 	.word	0x40010400

08006a2c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b086      	sub	sp, #24
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d101      	bne.n	8006a3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	e272      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f000 8087 	beq.w	8006b5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a4c:	4b92      	ldr	r3, [pc, #584]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	f003 030c 	and.w	r3, r3, #12
 8006a54:	2b04      	cmp	r3, #4
 8006a56:	d00c      	beq.n	8006a72 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006a58:	4b8f      	ldr	r3, [pc, #572]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f003 030c 	and.w	r3, r3, #12
 8006a60:	2b08      	cmp	r3, #8
 8006a62:	d112      	bne.n	8006a8a <HAL_RCC_OscConfig+0x5e>
 8006a64:	4b8c      	ldr	r3, [pc, #560]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a70:	d10b      	bne.n	8006a8a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a72:	4b89      	ldr	r3, [pc, #548]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d06c      	beq.n	8006b58 <HAL_RCC_OscConfig+0x12c>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d168      	bne.n	8006b58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e24c      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a92:	d106      	bne.n	8006aa2 <HAL_RCC_OscConfig+0x76>
 8006a94:	4b80      	ldr	r3, [pc, #512]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a7f      	ldr	r2, [pc, #508]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006a9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a9e:	6013      	str	r3, [r2, #0]
 8006aa0:	e02e      	b.n	8006b00 <HAL_RCC_OscConfig+0xd4>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10c      	bne.n	8006ac4 <HAL_RCC_OscConfig+0x98>
 8006aaa:	4b7b      	ldr	r3, [pc, #492]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a7a      	ldr	r2, [pc, #488]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006ab0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ab4:	6013      	str	r3, [r2, #0]
 8006ab6:	4b78      	ldr	r3, [pc, #480]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a77      	ldr	r2, [pc, #476]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006abc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ac0:	6013      	str	r3, [r2, #0]
 8006ac2:	e01d      	b.n	8006b00 <HAL_RCC_OscConfig+0xd4>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006acc:	d10c      	bne.n	8006ae8 <HAL_RCC_OscConfig+0xbc>
 8006ace:	4b72      	ldr	r3, [pc, #456]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a71      	ldr	r2, [pc, #452]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006ad4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006ad8:	6013      	str	r3, [r2, #0]
 8006ada:	4b6f      	ldr	r3, [pc, #444]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a6e      	ldr	r2, [pc, #440]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006ae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ae4:	6013      	str	r3, [r2, #0]
 8006ae6:	e00b      	b.n	8006b00 <HAL_RCC_OscConfig+0xd4>
 8006ae8:	4b6b      	ldr	r3, [pc, #428]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a6a      	ldr	r2, [pc, #424]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006aee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006af2:	6013      	str	r3, [r2, #0]
 8006af4:	4b68      	ldr	r3, [pc, #416]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a67      	ldr	r2, [pc, #412]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006afa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006afe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d013      	beq.n	8006b30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b08:	f7fd fce2 	bl	80044d0 <HAL_GetTick>
 8006b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b0e:	e008      	b.n	8006b22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b10:	f7fd fcde 	bl	80044d0 <HAL_GetTick>
 8006b14:	4602      	mov	r2, r0
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	1ad3      	subs	r3, r2, r3
 8006b1a:	2b64      	cmp	r3, #100	@ 0x64
 8006b1c:	d901      	bls.n	8006b22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e200      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b22:	4b5d      	ldr	r3, [pc, #372]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d0f0      	beq.n	8006b10 <HAL_RCC_OscConfig+0xe4>
 8006b2e:	e014      	b.n	8006b5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b30:	f7fd fcce 	bl	80044d0 <HAL_GetTick>
 8006b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b36:	e008      	b.n	8006b4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b38:	f7fd fcca 	bl	80044d0 <HAL_GetTick>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	1ad3      	subs	r3, r2, r3
 8006b42:	2b64      	cmp	r3, #100	@ 0x64
 8006b44:	d901      	bls.n	8006b4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006b46:	2303      	movs	r3, #3
 8006b48:	e1ec      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b4a:	4b53      	ldr	r3, [pc, #332]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1f0      	bne.n	8006b38 <HAL_RCC_OscConfig+0x10c>
 8006b56:	e000      	b.n	8006b5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0302 	and.w	r3, r3, #2
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d063      	beq.n	8006c2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b66:	4b4c      	ldr	r3, [pc, #304]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	f003 030c 	and.w	r3, r3, #12
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00b      	beq.n	8006b8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006b72:	4b49      	ldr	r3, [pc, #292]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f003 030c 	and.w	r3, r3, #12
 8006b7a:	2b08      	cmp	r3, #8
 8006b7c:	d11c      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x18c>
 8006b7e:	4b46      	ldr	r3, [pc, #280]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d116      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b8a:	4b43      	ldr	r3, [pc, #268]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d005      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x176>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d001      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	e1c0      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	00db      	lsls	r3, r3, #3
 8006bb0:	4939      	ldr	r1, [pc, #228]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bb6:	e03a      	b.n	8006c2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d020      	beq.n	8006c02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006bc0:	4b36      	ldr	r3, [pc, #216]	@ (8006c9c <HAL_RCC_OscConfig+0x270>)
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bc6:	f7fd fc83 	bl	80044d0 <HAL_GetTick>
 8006bca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bcc:	e008      	b.n	8006be0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bce:	f7fd fc7f 	bl	80044d0 <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e1a1      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006be0:	4b2d      	ldr	r3, [pc, #180]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0f0      	beq.n	8006bce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bec:	4b2a      	ldr	r3, [pc, #168]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	695b      	ldr	r3, [r3, #20]
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	4927      	ldr	r1, [pc, #156]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	600b      	str	r3, [r1, #0]
 8006c00:	e015      	b.n	8006c2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c02:	4b26      	ldr	r3, [pc, #152]	@ (8006c9c <HAL_RCC_OscConfig+0x270>)
 8006c04:	2200      	movs	r2, #0
 8006c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c08:	f7fd fc62 	bl	80044d0 <HAL_GetTick>
 8006c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c0e:	e008      	b.n	8006c22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c10:	f7fd fc5e 	bl	80044d0 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	2b02      	cmp	r3, #2
 8006c1c:	d901      	bls.n	8006c22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	e180      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c22:	4b1d      	ldr	r3, [pc, #116]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0302 	and.w	r3, r3, #2
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d1f0      	bne.n	8006c10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f003 0308 	and.w	r3, r3, #8
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d03a      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	699b      	ldr	r3, [r3, #24]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d019      	beq.n	8006c76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c42:	4b17      	ldr	r3, [pc, #92]	@ (8006ca0 <HAL_RCC_OscConfig+0x274>)
 8006c44:	2201      	movs	r2, #1
 8006c46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c48:	f7fd fc42 	bl	80044d0 <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c4e:	e008      	b.n	8006c62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c50:	f7fd fc3e 	bl	80044d0 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	2b02      	cmp	r3, #2
 8006c5c:	d901      	bls.n	8006c62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006c5e:	2303      	movs	r3, #3
 8006c60:	e160      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c62:	4b0d      	ldr	r3, [pc, #52]	@ (8006c98 <HAL_RCC_OscConfig+0x26c>)
 8006c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c66:	f003 0302 	and.w	r3, r3, #2
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d0f0      	beq.n	8006c50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006c6e:	2001      	movs	r0, #1
 8006c70:	f000 faba 	bl	80071e8 <RCC_Delay>
 8006c74:	e01c      	b.n	8006cb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c76:	4b0a      	ldr	r3, [pc, #40]	@ (8006ca0 <HAL_RCC_OscConfig+0x274>)
 8006c78:	2200      	movs	r2, #0
 8006c7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c7c:	f7fd fc28 	bl	80044d0 <HAL_GetTick>
 8006c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c82:	e00f      	b.n	8006ca4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006c84:	f7fd fc24 	bl	80044d0 <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d908      	bls.n	8006ca4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e146      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
 8006c96:	bf00      	nop
 8006c98:	40021000 	.word	0x40021000
 8006c9c:	42420000 	.word	0x42420000
 8006ca0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ca4:	4b92      	ldr	r3, [pc, #584]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ca8:	f003 0302 	and.w	r3, r3, #2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1e9      	bne.n	8006c84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f003 0304 	and.w	r3, r3, #4
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	f000 80a6 	beq.w	8006e0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006cc2:	4b8b      	ldr	r3, [pc, #556]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006cc4:	69db      	ldr	r3, [r3, #28]
 8006cc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10d      	bne.n	8006cea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006cce:	4b88      	ldr	r3, [pc, #544]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	4a87      	ldr	r2, [pc, #540]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cd8:	61d3      	str	r3, [r2, #28]
 8006cda:	4b85      	ldr	r3, [pc, #532]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006cdc:	69db      	ldr	r3, [r3, #28]
 8006cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ce2:	60bb      	str	r3, [r7, #8]
 8006ce4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cea:	4b82      	ldr	r3, [pc, #520]	@ (8006ef4 <HAL_RCC_OscConfig+0x4c8>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d118      	bne.n	8006d28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006cf6:	4b7f      	ldr	r3, [pc, #508]	@ (8006ef4 <HAL_RCC_OscConfig+0x4c8>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	4a7e      	ldr	r2, [pc, #504]	@ (8006ef4 <HAL_RCC_OscConfig+0x4c8>)
 8006cfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d02:	f7fd fbe5 	bl	80044d0 <HAL_GetTick>
 8006d06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d08:	e008      	b.n	8006d1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d0a:	f7fd fbe1 	bl	80044d0 <HAL_GetTick>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	1ad3      	subs	r3, r2, r3
 8006d14:	2b64      	cmp	r3, #100	@ 0x64
 8006d16:	d901      	bls.n	8006d1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e103      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d1c:	4b75      	ldr	r3, [pc, #468]	@ (8006ef4 <HAL_RCC_OscConfig+0x4c8>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d0f0      	beq.n	8006d0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d106      	bne.n	8006d3e <HAL_RCC_OscConfig+0x312>
 8006d30:	4b6f      	ldr	r3, [pc, #444]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d32:	6a1b      	ldr	r3, [r3, #32]
 8006d34:	4a6e      	ldr	r2, [pc, #440]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d36:	f043 0301 	orr.w	r3, r3, #1
 8006d3a:	6213      	str	r3, [r2, #32]
 8006d3c:	e02d      	b.n	8006d9a <HAL_RCC_OscConfig+0x36e>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d10c      	bne.n	8006d60 <HAL_RCC_OscConfig+0x334>
 8006d46:	4b6a      	ldr	r3, [pc, #424]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d48:	6a1b      	ldr	r3, [r3, #32]
 8006d4a:	4a69      	ldr	r2, [pc, #420]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d4c:	f023 0301 	bic.w	r3, r3, #1
 8006d50:	6213      	str	r3, [r2, #32]
 8006d52:	4b67      	ldr	r3, [pc, #412]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d54:	6a1b      	ldr	r3, [r3, #32]
 8006d56:	4a66      	ldr	r2, [pc, #408]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d58:	f023 0304 	bic.w	r3, r3, #4
 8006d5c:	6213      	str	r3, [r2, #32]
 8006d5e:	e01c      	b.n	8006d9a <HAL_RCC_OscConfig+0x36e>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	2b05      	cmp	r3, #5
 8006d66:	d10c      	bne.n	8006d82 <HAL_RCC_OscConfig+0x356>
 8006d68:	4b61      	ldr	r3, [pc, #388]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d6a:	6a1b      	ldr	r3, [r3, #32]
 8006d6c:	4a60      	ldr	r2, [pc, #384]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d6e:	f043 0304 	orr.w	r3, r3, #4
 8006d72:	6213      	str	r3, [r2, #32]
 8006d74:	4b5e      	ldr	r3, [pc, #376]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	4a5d      	ldr	r2, [pc, #372]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d7a:	f043 0301 	orr.w	r3, r3, #1
 8006d7e:	6213      	str	r3, [r2, #32]
 8006d80:	e00b      	b.n	8006d9a <HAL_RCC_OscConfig+0x36e>
 8006d82:	4b5b      	ldr	r3, [pc, #364]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	4a5a      	ldr	r2, [pc, #360]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d88:	f023 0301 	bic.w	r3, r3, #1
 8006d8c:	6213      	str	r3, [r2, #32]
 8006d8e:	4b58      	ldr	r3, [pc, #352]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d90:	6a1b      	ldr	r3, [r3, #32]
 8006d92:	4a57      	ldr	r2, [pc, #348]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006d94:	f023 0304 	bic.w	r3, r3, #4
 8006d98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d015      	beq.n	8006dce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006da2:	f7fd fb95 	bl	80044d0 <HAL_GetTick>
 8006da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006da8:	e00a      	b.n	8006dc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006daa:	f7fd fb91 	bl	80044d0 <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	693b      	ldr	r3, [r7, #16]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d901      	bls.n	8006dc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006dbc:	2303      	movs	r3, #3
 8006dbe:	e0b1      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dc0:	4b4b      	ldr	r3, [pc, #300]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006dc2:	6a1b      	ldr	r3, [r3, #32]
 8006dc4:	f003 0302 	and.w	r3, r3, #2
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d0ee      	beq.n	8006daa <HAL_RCC_OscConfig+0x37e>
 8006dcc:	e014      	b.n	8006df8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006dce:	f7fd fb7f 	bl	80044d0 <HAL_GetTick>
 8006dd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dd4:	e00a      	b.n	8006dec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dd6:	f7fd fb7b 	bl	80044d0 <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d901      	bls.n	8006dec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006de8:	2303      	movs	r3, #3
 8006dea:	e09b      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006dec:	4b40      	ldr	r3, [pc, #256]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006dee:	6a1b      	ldr	r3, [r3, #32]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d1ee      	bne.n	8006dd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006df8:	7dfb      	ldrb	r3, [r7, #23]
 8006dfa:	2b01      	cmp	r3, #1
 8006dfc:	d105      	bne.n	8006e0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dfe:	4b3c      	ldr	r3, [pc, #240]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	4a3b      	ldr	r2, [pc, #236]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006e08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f000 8087 	beq.w	8006f22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e14:	4b36      	ldr	r3, [pc, #216]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	f003 030c 	and.w	r3, r3, #12
 8006e1c:	2b08      	cmp	r3, #8
 8006e1e:	d061      	beq.n	8006ee4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69db      	ldr	r3, [r3, #28]
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d146      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e28:	4b33      	ldr	r3, [pc, #204]	@ (8006ef8 <HAL_RCC_OscConfig+0x4cc>)
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e2e:	f7fd fb4f 	bl	80044d0 <HAL_GetTick>
 8006e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e34:	e008      	b.n	8006e48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e36:	f7fd fb4b 	bl	80044d0 <HAL_GetTick>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	1ad3      	subs	r3, r2, r3
 8006e40:	2b02      	cmp	r3, #2
 8006e42:	d901      	bls.n	8006e48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006e44:	2303      	movs	r3, #3
 8006e46:	e06d      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e48:	4b29      	ldr	r3, [pc, #164]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1f0      	bne.n	8006e36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e5c:	d108      	bne.n	8006e70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006e5e:	4b24      	ldr	r3, [pc, #144]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	4921      	ldr	r1, [pc, #132]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e6c:	4313      	orrs	r3, r2
 8006e6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006e70:	4b1f      	ldr	r3, [pc, #124]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a19      	ldr	r1, [r3, #32]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e80:	430b      	orrs	r3, r1
 8006e82:	491b      	ldr	r1, [pc, #108]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e88:	4b1b      	ldr	r3, [pc, #108]	@ (8006ef8 <HAL_RCC_OscConfig+0x4cc>)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e8e:	f7fd fb1f 	bl	80044d0 <HAL_GetTick>
 8006e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006e94:	e008      	b.n	8006ea8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e96:	f7fd fb1b 	bl	80044d0 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e03d      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006ea8:	4b11      	ldr	r3, [pc, #68]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0f0      	beq.n	8006e96 <HAL_RCC_OscConfig+0x46a>
 8006eb4:	e035      	b.n	8006f22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eb6:	4b10      	ldr	r3, [pc, #64]	@ (8006ef8 <HAL_RCC_OscConfig+0x4cc>)
 8006eb8:	2200      	movs	r2, #0
 8006eba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ebc:	f7fd fb08 	bl	80044d0 <HAL_GetTick>
 8006ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ec2:	e008      	b.n	8006ed6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ec4:	f7fd fb04 	bl	80044d0 <HAL_GetTick>
 8006ec8:	4602      	mov	r2, r0
 8006eca:	693b      	ldr	r3, [r7, #16]
 8006ecc:	1ad3      	subs	r3, r2, r3
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	d901      	bls.n	8006ed6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e026      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ed6:	4b06      	ldr	r3, [pc, #24]	@ (8006ef0 <HAL_RCC_OscConfig+0x4c4>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d1f0      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x498>
 8006ee2:	e01e      	b.n	8006f22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	69db      	ldr	r3, [r3, #28]
 8006ee8:	2b01      	cmp	r3, #1
 8006eea:	d107      	bne.n	8006efc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e019      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
 8006ef0:	40021000 	.word	0x40021000
 8006ef4:	40007000 	.word	0x40007000
 8006ef8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006efc:	4b0b      	ldr	r3, [pc, #44]	@ (8006f2c <HAL_RCC_OscConfig+0x500>)
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6a1b      	ldr	r3, [r3, #32]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d106      	bne.n	8006f1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f1a:	429a      	cmp	r2, r3
 8006f1c:	d001      	beq.n	8006f22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e000      	b.n	8006f24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3718      	adds	r7, #24
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	40021000 	.word	0x40021000

08006f30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d101      	bne.n	8006f44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e0d0      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f44:	4b6a      	ldr	r3, [pc, #424]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f003 0307 	and.w	r3, r3, #7
 8006f4c:	683a      	ldr	r2, [r7, #0]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d910      	bls.n	8006f74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f52:	4b67      	ldr	r3, [pc, #412]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f023 0207 	bic.w	r2, r3, #7
 8006f5a:	4965      	ldr	r1, [pc, #404]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f62:	4b63      	ldr	r3, [pc, #396]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0307 	and.w	r3, r3, #7
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d001      	beq.n	8006f74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e0b8      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0302 	and.w	r3, r3, #2
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d020      	beq.n	8006fc2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0304 	and.w	r3, r3, #4
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d005      	beq.n	8006f98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f8c:	4b59      	ldr	r3, [pc, #356]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	4a58      	ldr	r2, [pc, #352]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006f96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f003 0308 	and.w	r3, r3, #8
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d005      	beq.n	8006fb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006fa4:	4b53      	ldr	r3, [pc, #332]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	4a52      	ldr	r2, [pc, #328]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006faa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006fae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fb0:	4b50      	ldr	r3, [pc, #320]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	494d      	ldr	r1, [pc, #308]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d040      	beq.n	8007050 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d107      	bne.n	8006fe6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006fd6:	4b47      	ldr	r3, [pc, #284]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d115      	bne.n	800700e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e07f      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d107      	bne.n	8006ffe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006fee:	4b41      	ldr	r3, [pc, #260]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d109      	bne.n	800700e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e073      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e06b      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800700e:	4b39      	ldr	r3, [pc, #228]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	f023 0203 	bic.w	r2, r3, #3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	4936      	ldr	r1, [pc, #216]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 800701c:	4313      	orrs	r3, r2
 800701e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007020:	f7fd fa56 	bl	80044d0 <HAL_GetTick>
 8007024:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007026:	e00a      	b.n	800703e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007028:	f7fd fa52 	bl	80044d0 <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007036:	4293      	cmp	r3, r2
 8007038:	d901      	bls.n	800703e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800703a:	2303      	movs	r3, #3
 800703c:	e053      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800703e:	4b2d      	ldr	r3, [pc, #180]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	f003 020c 	and.w	r2, r3, #12
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	685b      	ldr	r3, [r3, #4]
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	429a      	cmp	r2, r3
 800704e:	d1eb      	bne.n	8007028 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007050:	4b27      	ldr	r3, [pc, #156]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f003 0307 	and.w	r3, r3, #7
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d210      	bcs.n	8007080 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800705e:	4b24      	ldr	r3, [pc, #144]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f023 0207 	bic.w	r2, r3, #7
 8007066:	4922      	ldr	r1, [pc, #136]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	4313      	orrs	r3, r2
 800706c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800706e:	4b20      	ldr	r3, [pc, #128]	@ (80070f0 <HAL_RCC_ClockConfig+0x1c0>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0307 	and.w	r3, r3, #7
 8007076:	683a      	ldr	r2, [r7, #0]
 8007078:	429a      	cmp	r2, r3
 800707a:	d001      	beq.n	8007080 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e032      	b.n	80070e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 0304 	and.w	r3, r3, #4
 8007088:	2b00      	cmp	r3, #0
 800708a:	d008      	beq.n	800709e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800708c:	4b19      	ldr	r3, [pc, #100]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	4916      	ldr	r1, [pc, #88]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 800709a:	4313      	orrs	r3, r2
 800709c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 0308 	and.w	r3, r3, #8
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d009      	beq.n	80070be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80070aa:	4b12      	ldr	r3, [pc, #72]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	691b      	ldr	r3, [r3, #16]
 80070b6:	00db      	lsls	r3, r3, #3
 80070b8:	490e      	ldr	r1, [pc, #56]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 80070ba:	4313      	orrs	r3, r2
 80070bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80070be:	f000 f821 	bl	8007104 <HAL_RCC_GetSysClockFreq>
 80070c2:	4602      	mov	r2, r0
 80070c4:	4b0b      	ldr	r3, [pc, #44]	@ (80070f4 <HAL_RCC_ClockConfig+0x1c4>)
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	091b      	lsrs	r3, r3, #4
 80070ca:	f003 030f 	and.w	r3, r3, #15
 80070ce:	490a      	ldr	r1, [pc, #40]	@ (80070f8 <HAL_RCC_ClockConfig+0x1c8>)
 80070d0:	5ccb      	ldrb	r3, [r1, r3]
 80070d2:	fa22 f303 	lsr.w	r3, r2, r3
 80070d6:	4a09      	ldr	r2, [pc, #36]	@ (80070fc <HAL_RCC_ClockConfig+0x1cc>)
 80070d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80070da:	4b09      	ldr	r3, [pc, #36]	@ (8007100 <HAL_RCC_ClockConfig+0x1d0>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fd f9b4 	bl	800444c <HAL_InitTick>

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	40022000 	.word	0x40022000
 80070f4:	40021000 	.word	0x40021000
 80070f8:	08009854 	.word	0x08009854
 80070fc:	200007e4 	.word	0x200007e4
 8007100:	200007e8 	.word	0x200007e8

08007104 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007104:	b480      	push	{r7}
 8007106:	b087      	sub	sp, #28
 8007108:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800710a:	2300      	movs	r3, #0
 800710c:	60fb      	str	r3, [r7, #12]
 800710e:	2300      	movs	r3, #0
 8007110:	60bb      	str	r3, [r7, #8]
 8007112:	2300      	movs	r3, #0
 8007114:	617b      	str	r3, [r7, #20]
 8007116:	2300      	movs	r3, #0
 8007118:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800711a:	2300      	movs	r3, #0
 800711c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800711e:	4b1e      	ldr	r3, [pc, #120]	@ (8007198 <HAL_RCC_GetSysClockFreq+0x94>)
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f003 030c 	and.w	r3, r3, #12
 800712a:	2b04      	cmp	r3, #4
 800712c:	d002      	beq.n	8007134 <HAL_RCC_GetSysClockFreq+0x30>
 800712e:	2b08      	cmp	r3, #8
 8007130:	d003      	beq.n	800713a <HAL_RCC_GetSysClockFreq+0x36>
 8007132:	e027      	b.n	8007184 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007134:	4b19      	ldr	r3, [pc, #100]	@ (800719c <HAL_RCC_GetSysClockFreq+0x98>)
 8007136:	613b      	str	r3, [r7, #16]
      break;
 8007138:	e027      	b.n	800718a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	0c9b      	lsrs	r3, r3, #18
 800713e:	f003 030f 	and.w	r3, r3, #15
 8007142:	4a17      	ldr	r2, [pc, #92]	@ (80071a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007144:	5cd3      	ldrb	r3, [r2, r3]
 8007146:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d010      	beq.n	8007174 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007152:	4b11      	ldr	r3, [pc, #68]	@ (8007198 <HAL_RCC_GetSysClockFreq+0x94>)
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	0c5b      	lsrs	r3, r3, #17
 8007158:	f003 0301 	and.w	r3, r3, #1
 800715c:	4a11      	ldr	r2, [pc, #68]	@ (80071a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800715e:	5cd3      	ldrb	r3, [r2, r3]
 8007160:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a0d      	ldr	r2, [pc, #52]	@ (800719c <HAL_RCC_GetSysClockFreq+0x98>)
 8007166:	fb03 f202 	mul.w	r2, r3, r2
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007170:	617b      	str	r3, [r7, #20]
 8007172:	e004      	b.n	800717e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a0c      	ldr	r2, [pc, #48]	@ (80071a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007178:	fb02 f303 	mul.w	r3, r2, r3
 800717c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	613b      	str	r3, [r7, #16]
      break;
 8007182:	e002      	b.n	800718a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007184:	4b05      	ldr	r3, [pc, #20]	@ (800719c <HAL_RCC_GetSysClockFreq+0x98>)
 8007186:	613b      	str	r3, [r7, #16]
      break;
 8007188:	bf00      	nop
    }
  }
  return sysclockfreq;
 800718a:	693b      	ldr	r3, [r7, #16]
}
 800718c:	4618      	mov	r0, r3
 800718e:	371c      	adds	r7, #28
 8007190:	46bd      	mov	sp, r7
 8007192:	bc80      	pop	{r7}
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	40021000 	.word	0x40021000
 800719c:	007a1200 	.word	0x007a1200
 80071a0:	0800986c 	.word	0x0800986c
 80071a4:	0800987c 	.word	0x0800987c
 80071a8:	003d0900 	.word	0x003d0900

080071ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071ac:	b480      	push	{r7}
 80071ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071b0:	4b02      	ldr	r3, [pc, #8]	@ (80071bc <HAL_RCC_GetHCLKFreq+0x10>)
 80071b2:	681b      	ldr	r3, [r3, #0]
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bc80      	pop	{r7}
 80071ba:	4770      	bx	lr
 80071bc:	200007e4 	.word	0x200007e4

080071c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80071c4:	f7ff fff2 	bl	80071ac <HAL_RCC_GetHCLKFreq>
 80071c8:	4602      	mov	r2, r0
 80071ca:	4b05      	ldr	r3, [pc, #20]	@ (80071e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	0a1b      	lsrs	r3, r3, #8
 80071d0:	f003 0307 	and.w	r3, r3, #7
 80071d4:	4903      	ldr	r1, [pc, #12]	@ (80071e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071d6:	5ccb      	ldrb	r3, [r1, r3]
 80071d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071dc:	4618      	mov	r0, r3
 80071de:	bd80      	pop	{r7, pc}
 80071e0:	40021000 	.word	0x40021000
 80071e4:	08009864 	.word	0x08009864

080071e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80071f0:	4b0a      	ldr	r3, [pc, #40]	@ (800721c <RCC_Delay+0x34>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a0a      	ldr	r2, [pc, #40]	@ (8007220 <RCC_Delay+0x38>)
 80071f6:	fba2 2303 	umull	r2, r3, r2, r3
 80071fa:	0a5b      	lsrs	r3, r3, #9
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	fb02 f303 	mul.w	r3, r2, r3
 8007202:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007204:	bf00      	nop
  }
  while (Delay --);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	1e5a      	subs	r2, r3, #1
 800720a:	60fa      	str	r2, [r7, #12]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d1f9      	bne.n	8007204 <RCC_Delay+0x1c>
}
 8007210:	bf00      	nop
 8007212:	bf00      	nop
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	bc80      	pop	{r7}
 800721a:	4770      	bx	lr
 800721c:	200007e4 	.word	0x200007e4
 8007220:	10624dd3 	.word	0x10624dd3

08007224 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e041      	b.n	80072ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d106      	bne.n	8007250 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7fd f824 	bl	8004298 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	3304      	adds	r3, #4
 8007260:	4619      	mov	r1, r3
 8007262:	4610      	mov	r0, r2
 8007264:	f000 fa5c 	bl	8007720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3708      	adds	r7, #8
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}
	...

080072c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b085      	sub	sp, #20
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d001      	beq.n	80072dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072d8:	2301      	movs	r3, #1
 80072da:	e03a      	b.n	8007352 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2202      	movs	r2, #2
 80072e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68da      	ldr	r2, [r3, #12]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f042 0201 	orr.w	r2, r2, #1
 80072f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a18      	ldr	r2, [pc, #96]	@ (800735c <HAL_TIM_Base_Start_IT+0x98>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d00e      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x58>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007306:	d009      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x58>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a14      	ldr	r2, [pc, #80]	@ (8007360 <HAL_TIM_Base_Start_IT+0x9c>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d004      	beq.n	800731c <HAL_TIM_Base_Start_IT+0x58>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a13      	ldr	r2, [pc, #76]	@ (8007364 <HAL_TIM_Base_Start_IT+0xa0>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d111      	bne.n	8007340 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f003 0307 	and.w	r3, r3, #7
 8007326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	2b06      	cmp	r3, #6
 800732c:	d010      	beq.n	8007350 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681a      	ldr	r2, [r3, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f042 0201 	orr.w	r2, r2, #1
 800733c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800733e:	e007      	b.n	8007350 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f042 0201 	orr.w	r2, r2, #1
 800734e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007350:	2300      	movs	r3, #0
}
 8007352:	4618      	mov	r0, r3
 8007354:	3714      	adds	r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	bc80      	pop	{r7}
 800735a:	4770      	bx	lr
 800735c:	40012c00 	.word	0x40012c00
 8007360:	40000400 	.word	0x40000400
 8007364:	40000800 	.word	0x40000800

08007368 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b084      	sub	sp, #16
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	f003 0302 	and.w	r3, r3, #2
 8007386:	2b00      	cmp	r3, #0
 8007388:	d020      	beq.n	80073cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f003 0302 	and.w	r3, r3, #2
 8007390:	2b00      	cmp	r3, #0
 8007392:	d01b      	beq.n	80073cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f06f 0202 	mvn.w	r2, #2
 800739c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2201      	movs	r2, #1
 80073a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	699b      	ldr	r3, [r3, #24]
 80073aa:	f003 0303 	and.w	r3, r3, #3
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d003      	beq.n	80073ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 f998 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 80073b8:	e005      	b.n	80073c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f98b 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f000 f99a 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	f003 0304 	and.w	r3, r3, #4
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d020      	beq.n	8007418 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f003 0304 	and.w	r3, r3, #4
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d01b      	beq.n	8007418 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f06f 0204 	mvn.w	r2, #4
 80073e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2202      	movs	r2, #2
 80073ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	699b      	ldr	r3, [r3, #24]
 80073f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d003      	beq.n	8007406 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 f972 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8007404:	e005      	b.n	8007412 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f965 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f974 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2200      	movs	r2, #0
 8007416:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	f003 0308 	and.w	r3, r3, #8
 800741e:	2b00      	cmp	r3, #0
 8007420:	d020      	beq.n	8007464 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f003 0308 	and.w	r3, r3, #8
 8007428:	2b00      	cmp	r3, #0
 800742a:	d01b      	beq.n	8007464 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f06f 0208 	mvn.w	r2, #8
 8007434:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	2204      	movs	r2, #4
 800743a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	69db      	ldr	r3, [r3, #28]
 8007442:	f003 0303 	and.w	r3, r3, #3
 8007446:	2b00      	cmp	r3, #0
 8007448:	d003      	beq.n	8007452 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 f94c 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 8007450:	e005      	b.n	800745e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007452:	6878      	ldr	r0, [r7, #4]
 8007454:	f000 f93f 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f000 f94e 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	f003 0310 	and.w	r3, r3, #16
 800746a:	2b00      	cmp	r3, #0
 800746c:	d020      	beq.n	80074b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f003 0310 	and.w	r3, r3, #16
 8007474:	2b00      	cmp	r3, #0
 8007476:	d01b      	beq.n	80074b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f06f 0210 	mvn.w	r2, #16
 8007480:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2208      	movs	r2, #8
 8007486:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	69db      	ldr	r3, [r3, #28]
 800748e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007492:	2b00      	cmp	r3, #0
 8007494:	d003      	beq.n	800749e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f926 	bl	80076e8 <HAL_TIM_IC_CaptureCallback>
 800749c:	e005      	b.n	80074aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 f919 	bl	80076d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 f928 	bl	80076fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	f003 0301 	and.w	r3, r3, #1
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00c      	beq.n	80074d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d007      	beq.n	80074d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f06f 0201 	mvn.w	r2, #1
 80074cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f7fc fa32 	bl	8003938 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00c      	beq.n	80074f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d007      	beq.n	80074f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80074f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 fa7f 	bl	80079f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00c      	beq.n	800751c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007508:	2b00      	cmp	r3, #0
 800750a:	d007      	beq.n	800751c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007514:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 f8f8 	bl	800770c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00c      	beq.n	8007540 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f003 0320 	and.w	r3, r3, #32
 800752c:	2b00      	cmp	r3, #0
 800752e:	d007      	beq.n	8007540 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0220 	mvn.w	r2, #32
 8007538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fa52 	bl	80079e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007540:	bf00      	nop
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007552:	2300      	movs	r3, #0
 8007554:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800755c:	2b01      	cmp	r3, #1
 800755e:	d101      	bne.n	8007564 <HAL_TIM_ConfigClockSource+0x1c>
 8007560:	2302      	movs	r3, #2
 8007562:	e0b4      	b.n	80076ce <HAL_TIM_ConfigClockSource+0x186>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2201      	movs	r2, #1
 8007568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2202      	movs	r2, #2
 8007570:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800758a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800759c:	d03e      	beq.n	800761c <HAL_TIM_ConfigClockSource+0xd4>
 800759e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075a2:	f200 8087 	bhi.w	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075aa:	f000 8086 	beq.w	80076ba <HAL_TIM_ConfigClockSource+0x172>
 80075ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075b2:	d87f      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075b4:	2b70      	cmp	r3, #112	@ 0x70
 80075b6:	d01a      	beq.n	80075ee <HAL_TIM_ConfigClockSource+0xa6>
 80075b8:	2b70      	cmp	r3, #112	@ 0x70
 80075ba:	d87b      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075bc:	2b60      	cmp	r3, #96	@ 0x60
 80075be:	d050      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0x11a>
 80075c0:	2b60      	cmp	r3, #96	@ 0x60
 80075c2:	d877      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075c4:	2b50      	cmp	r3, #80	@ 0x50
 80075c6:	d03c      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0xfa>
 80075c8:	2b50      	cmp	r3, #80	@ 0x50
 80075ca:	d873      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075cc:	2b40      	cmp	r3, #64	@ 0x40
 80075ce:	d058      	beq.n	8007682 <HAL_TIM_ConfigClockSource+0x13a>
 80075d0:	2b40      	cmp	r3, #64	@ 0x40
 80075d2:	d86f      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075d4:	2b30      	cmp	r3, #48	@ 0x30
 80075d6:	d064      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075d8:	2b30      	cmp	r3, #48	@ 0x30
 80075da:	d86b      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075dc:	2b20      	cmp	r3, #32
 80075de:	d060      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075e0:	2b20      	cmp	r3, #32
 80075e2:	d867      	bhi.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d05c      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075e8:	2b10      	cmp	r3, #16
 80075ea:	d05a      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x15a>
 80075ec:	e062      	b.n	80076b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075fe:	f000 f974 	bl	80078ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007610:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	68ba      	ldr	r2, [r7, #8]
 8007618:	609a      	str	r2, [r3, #8]
      break;
 800761a:	e04f      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800762c:	f000 f95d 	bl	80078ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689a      	ldr	r2, [r3, #8]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800763e:	609a      	str	r2, [r3, #8]
      break;
 8007640:	e03c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800764e:	461a      	mov	r2, r3
 8007650:	f000 f8d4 	bl	80077fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2150      	movs	r1, #80	@ 0x50
 800765a:	4618      	mov	r0, r3
 800765c:	f000 f92b 	bl	80078b6 <TIM_ITRx_SetConfig>
      break;
 8007660:	e02c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800766e:	461a      	mov	r2, r3
 8007670:	f000 f8f2 	bl	8007858 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2160      	movs	r1, #96	@ 0x60
 800767a:	4618      	mov	r0, r3
 800767c:	f000 f91b 	bl	80078b6 <TIM_ITRx_SetConfig>
      break;
 8007680:	e01c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800768e:	461a      	mov	r2, r3
 8007690:	f000 f8b4 	bl	80077fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2140      	movs	r1, #64	@ 0x40
 800769a:	4618      	mov	r0, r3
 800769c:	f000 f90b 	bl	80078b6 <TIM_ITRx_SetConfig>
      break;
 80076a0:	e00c      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4619      	mov	r1, r3
 80076ac:	4610      	mov	r0, r2
 80076ae:	f000 f902 	bl	80078b6 <TIM_ITRx_SetConfig>
      break;
 80076b2:	e003      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	73fb      	strb	r3, [r7, #15]
      break;
 80076b8:	e000      	b.n	80076bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2200      	movs	r2, #0
 80076c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b083      	sub	sp, #12
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076de:	bf00      	nop
 80076e0:	370c      	adds	r7, #12
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bc80      	pop	{r7}
 80076e6:	4770      	bx	lr

080076e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076f0:	bf00      	nop
 80076f2:	370c      	adds	r7, #12
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bc80      	pop	{r7}
 80076f8:	4770      	bx	lr

080076fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b083      	sub	sp, #12
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007702:	bf00      	nop
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	bc80      	pop	{r7}
 800770a:	4770      	bx	lr

0800770c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007714:	bf00      	nop
 8007716:	370c      	adds	r7, #12
 8007718:	46bd      	mov	sp, r7
 800771a:	bc80      	pop	{r7}
 800771c:	4770      	bx	lr
	...

08007720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a2f      	ldr	r2, [pc, #188]	@ (80077f0 <TIM_Base_SetConfig+0xd0>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d00b      	beq.n	8007750 <TIM_Base_SetConfig+0x30>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800773e:	d007      	beq.n	8007750 <TIM_Base_SetConfig+0x30>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a2c      	ldr	r2, [pc, #176]	@ (80077f4 <TIM_Base_SetConfig+0xd4>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d003      	beq.n	8007750 <TIM_Base_SetConfig+0x30>
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a2b      	ldr	r2, [pc, #172]	@ (80077f8 <TIM_Base_SetConfig+0xd8>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d108      	bne.n	8007762 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	68fa      	ldr	r2, [r7, #12]
 800775e:	4313      	orrs	r3, r2
 8007760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a22      	ldr	r2, [pc, #136]	@ (80077f0 <TIM_Base_SetConfig+0xd0>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d00b      	beq.n	8007782 <TIM_Base_SetConfig+0x62>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007770:	d007      	beq.n	8007782 <TIM_Base_SetConfig+0x62>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a1f      	ldr	r2, [pc, #124]	@ (80077f4 <TIM_Base_SetConfig+0xd4>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d003      	beq.n	8007782 <TIM_Base_SetConfig+0x62>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a1e      	ldr	r2, [pc, #120]	@ (80077f8 <TIM_Base_SetConfig+0xd8>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d108      	bne.n	8007794 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007788:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	4313      	orrs	r3, r2
 8007792:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	695b      	ldr	r3, [r3, #20]
 800779e:	4313      	orrs	r3, r2
 80077a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	689a      	ldr	r2, [r3, #8]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	4a0d      	ldr	r2, [pc, #52]	@ (80077f0 <TIM_Base_SetConfig+0xd0>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d103      	bne.n	80077c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	691b      	ldr	r3, [r3, #16]
 80077d2:	f003 0301 	and.w	r3, r3, #1
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d005      	beq.n	80077e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	f023 0201 	bic.w	r2, r3, #1
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	611a      	str	r2, [r3, #16]
  }
}
 80077e6:	bf00      	nop
 80077e8:	3714      	adds	r7, #20
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bc80      	pop	{r7}
 80077ee:	4770      	bx	lr
 80077f0:	40012c00 	.word	0x40012c00
 80077f4:	40000400 	.word	0x40000400
 80077f8:	40000800 	.word	0x40000800

080077fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b087      	sub	sp, #28
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	f023 0201 	bic.w	r2, r3, #1
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	699b      	ldr	r3, [r3, #24]
 800781e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007826:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	011b      	lsls	r3, r3, #4
 800782c:	693a      	ldr	r2, [r7, #16]
 800782e:	4313      	orrs	r3, r2
 8007830:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 030a 	bic.w	r3, r3, #10
 8007838:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800783a:	697a      	ldr	r2, [r7, #20]
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	4313      	orrs	r3, r2
 8007840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	693a      	ldr	r2, [r7, #16]
 8007846:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	621a      	str	r2, [r3, #32]
}
 800784e:	bf00      	nop
 8007850:	371c      	adds	r7, #28
 8007852:	46bd      	mov	sp, r7
 8007854:	bc80      	pop	{r7}
 8007856:	4770      	bx	lr

08007858 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007858:	b480      	push	{r7}
 800785a:	b087      	sub	sp, #28
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6a1b      	ldr	r3, [r3, #32]
 800786e:	f023 0210 	bic.w	r2, r3, #16
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007882:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	031b      	lsls	r3, r3, #12
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007894:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	011b      	lsls	r3, r3, #4
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	4313      	orrs	r3, r2
 800789e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	693a      	ldr	r2, [r7, #16]
 80078a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	621a      	str	r2, [r3, #32]
}
 80078ac:	bf00      	nop
 80078ae:	371c      	adds	r7, #28
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bc80      	pop	{r7}
 80078b4:	4770      	bx	lr

080078b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078b6:	b480      	push	{r7}
 80078b8:	b085      	sub	sp, #20
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
 80078be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078ce:	683a      	ldr	r2, [r7, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	f043 0307 	orr.w	r3, r3, #7
 80078d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	68fa      	ldr	r2, [r7, #12]
 80078de:	609a      	str	r2, [r3, #8]
}
 80078e0:	bf00      	nop
 80078e2:	3714      	adds	r7, #20
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bc80      	pop	{r7}
 80078e8:	4770      	bx	lr

080078ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b087      	sub	sp, #28
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	60f8      	str	r0, [r7, #12]
 80078f2:	60b9      	str	r1, [r7, #8]
 80078f4:	607a      	str	r2, [r7, #4]
 80078f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007904:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	021a      	lsls	r2, r3, #8
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	431a      	orrs	r2, r3
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	4313      	orrs	r3, r2
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	4313      	orrs	r3, r2
 8007916:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	609a      	str	r2, [r3, #8]
}
 800791e:	bf00      	nop
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	bc80      	pop	{r7}
 8007926:	4770      	bx	lr

08007928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007928:	b480      	push	{r7}
 800792a:	b085      	sub	sp, #20
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
 8007930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007938:	2b01      	cmp	r3, #1
 800793a:	d101      	bne.n	8007940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800793c:	2302      	movs	r3, #2
 800793e:	e046      	b.n	80079ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2202      	movs	r2, #2
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007966:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	4313      	orrs	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	4a16      	ldr	r2, [pc, #88]	@ (80079d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d00e      	beq.n	80079a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800798c:	d009      	beq.n	80079a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a12      	ldr	r2, [pc, #72]	@ (80079dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d004      	beq.n	80079a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a10      	ldr	r2, [pc, #64]	@ (80079e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800799e:	4293      	cmp	r3, r2
 80079a0:	d10c      	bne.n	80079bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	68ba      	ldr	r2, [r7, #8]
 80079b0:	4313      	orrs	r3, r2
 80079b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68ba      	ldr	r2, [r7, #8]
 80079ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80079cc:	2300      	movs	r3, #0
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3714      	adds	r7, #20
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr
 80079d8:	40012c00 	.word	0x40012c00
 80079dc:	40000400 	.word	0x40000400
 80079e0:	40000800 	.word	0x40000800

080079e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bc80      	pop	{r7}
 80079f4:	4770      	bx	lr

080079f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b083      	sub	sp, #12
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80079fe:	bf00      	nop
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bc80      	pop	{r7}
 8007a06:	4770      	bx	lr

08007a08 <memset>:
 8007a08:	4603      	mov	r3, r0
 8007a0a:	4402      	add	r2, r0
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d100      	bne.n	8007a12 <memset+0xa>
 8007a10:	4770      	bx	lr
 8007a12:	f803 1b01 	strb.w	r1, [r3], #1
 8007a16:	e7f9      	b.n	8007a0c <memset+0x4>

08007a18 <__libc_init_array>:
 8007a18:	b570      	push	{r4, r5, r6, lr}
 8007a1a:	2600      	movs	r6, #0
 8007a1c:	4d0c      	ldr	r5, [pc, #48]	@ (8007a50 <__libc_init_array+0x38>)
 8007a1e:	4c0d      	ldr	r4, [pc, #52]	@ (8007a54 <__libc_init_array+0x3c>)
 8007a20:	1b64      	subs	r4, r4, r5
 8007a22:	10a4      	asrs	r4, r4, #2
 8007a24:	42a6      	cmp	r6, r4
 8007a26:	d109      	bne.n	8007a3c <__libc_init_array+0x24>
 8007a28:	f000 f81a 	bl	8007a60 <_init>
 8007a2c:	2600      	movs	r6, #0
 8007a2e:	4d0a      	ldr	r5, [pc, #40]	@ (8007a58 <__libc_init_array+0x40>)
 8007a30:	4c0a      	ldr	r4, [pc, #40]	@ (8007a5c <__libc_init_array+0x44>)
 8007a32:	1b64      	subs	r4, r4, r5
 8007a34:	10a4      	asrs	r4, r4, #2
 8007a36:	42a6      	cmp	r6, r4
 8007a38:	d105      	bne.n	8007a46 <__libc_init_array+0x2e>
 8007a3a:	bd70      	pop	{r4, r5, r6, pc}
 8007a3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a40:	4798      	blx	r3
 8007a42:	3601      	adds	r6, #1
 8007a44:	e7ee      	b.n	8007a24 <__libc_init_array+0xc>
 8007a46:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a4a:	4798      	blx	r3
 8007a4c:	3601      	adds	r6, #1
 8007a4e:	e7f2      	b.n	8007a36 <__libc_init_array+0x1e>
 8007a50:	08009880 	.word	0x08009880
 8007a54:	08009880 	.word	0x08009880
 8007a58:	08009880 	.word	0x08009880
 8007a5c:	08009884 	.word	0x08009884

08007a60 <_init>:
 8007a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a62:	bf00      	nop
 8007a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a66:	bc08      	pop	{r3}
 8007a68:	469e      	mov	lr, r3
 8007a6a:	4770      	bx	lr

08007a6c <_fini>:
 8007a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a6e:	bf00      	nop
 8007a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a72:	bc08      	pop	{r3}
 8007a74:	469e      	mov	lr, r3
 8007a76:	4770      	bx	lr
