<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_rsp_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_cmd_mux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="adc_0_adc_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="adc_0_adc_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="adc_0_adc_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="nios2_gen2_0_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s2_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="bel_fft_project_0_avalon_master_translator" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/nios_processor_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/nios_processor_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/nios_processor_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="simulation/submodules/nios_processor_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/nios_processor_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="simulation/submodules/nios_processor_nios2_gen2_0.v"
   type="VERILOG"
   library="nios2_gen2_0" />
 <file
   path="simulation/submodules/nios_processor_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="simulation/submodules/nios_processor_freqsep_1.v"
   type="VERILOG"
   library="freqsep_1" />
 <file
   path="simulation/submodules/bel_butterfly4.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_butterfly2.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_cadd.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_caddsub.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_cdiv4.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_cdiv2.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_cmac.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_cmul.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_copy.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_csub.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_core.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_avl.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_avl_sif.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_avl_mif_32.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_project_twiddle_rom0.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_project_twiddle_roms.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_project.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_def.v"
   type="VERILOG"
   library="bel_fft_project_0" />
 <file
   path="simulation/submodules/bel_fft_project_twiddle_rom0.mif"
   type="MIF"
   library="bel_fft_project_0" />
 <file path="simulation/nios_processor.vhd" type="VHDL" />
 <file path="simulation/nios_processor_rst_controller.vhd" type="VHDL" />
 <file path="simulation/nios_processor_rst_controller_001.vhd" type="VHDL" />
 <topLevel name="nios_processor" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="nios_processor.onchip_memory2_0"
   modelPath="nios_processor.onchip_memory2_0" />
</simPackage>
