<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: ISPR</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ISPR<div class="ingroups"><a class="el" href="group__Memory__Map.html">Memory Map</a> &raquo; <a class="el" href="group__CORTEX__M4.html">Cortex-M4</a> &raquo; <a class="el" href="group__NVIC.html">Nested Vector Interrupt Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt Set-Pending Register group.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ISPR:</div>
<div class="dyncontent">
<div class="center"><img src="group__ISPR.png" border="0" usemap="#agroup____ISPR" alt=""/></div>
<map name="agroup____ISPR" id="agroup____ISPR">
<area shape="rect" href="group__NVIC.html" title="ARM Cortex&#45;M4 Processor NVIC." alt="" coords="5,5,179,45"/>
<area shape="rect" title="Interrupt Set&#45;Pending Register group." alt="" coords="227,13,277,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gac5c4c22865b33441cb6feb9cc7cc921e">NVIC_ISPR0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E200)</td></tr>
<tr class="memdesc:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 0.  <a href="group__ISPR.html#gac5c4c22865b33441cb6feb9cc7cc921e">More...</a><br /></td></tr>
<tr class="separator:gac5c4c22865b33441cb6feb9cc7cc921e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50b0bf3244a15085b11885d05f5a774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gaa50b0bf3244a15085b11885d05f5a774">NVIC_ISPR1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E204)</td></tr>
<tr class="memdesc:gaa50b0bf3244a15085b11885d05f5a774"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 1.  <a href="group__ISPR.html#gaa50b0bf3244a15085b11885d05f5a774">More...</a><br /></td></tr>
<tr class="separator:gaa50b0bf3244a15085b11885d05f5a774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a4ea90db38167de74624e30058ee96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#ga63a4ea90db38167de74624e30058ee96">NVIC_ISPR2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E208)</td></tr>
<tr class="memdesc:ga63a4ea90db38167de74624e30058ee96"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 2.  <a href="group__ISPR.html#ga63a4ea90db38167de74624e30058ee96">More...</a><br /></td></tr>
<tr class="separator:ga63a4ea90db38167de74624e30058ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gacb92151cbb09ef7ec5491d6cb040b6e0">NVIC_ISPR3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E20C)</td></tr>
<tr class="memdesc:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 3.  <a href="group__ISPR.html#gacb92151cbb09ef7ec5491d6cb040b6e0">More...</a><br /></td></tr>
<tr class="separator:gacb92151cbb09ef7ec5491d6cb040b6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e7eab2d243422c893a11a11289608c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gae7e7eab2d243422c893a11a11289608c">NVIC_ISPR4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E210)</td></tr>
<tr class="memdesc:gae7e7eab2d243422c893a11a11289608c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 4.  <a href="group__ISPR.html#gae7e7eab2d243422c893a11a11289608c">More...</a><br /></td></tr>
<tr class="separator:gae7e7eab2d243422c893a11a11289608c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567cc360e61ed462acca80d6beb2aebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#ga567cc360e61ed462acca80d6beb2aebe">NVIC_ISPR5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E214)</td></tr>
<tr class="memdesc:ga567cc360e61ed462acca80d6beb2aebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 5.  <a href="group__ISPR.html#ga567cc360e61ed462acca80d6beb2aebe">More...</a><br /></td></tr>
<tr class="separator:ga567cc360e61ed462acca80d6beb2aebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#ga8c53974ca6054c97f9ab7889ccbbc285">NVIC_ISPR6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E218)</td></tr>
<tr class="memdesc:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 6.  <a href="group__ISPR.html#ga8c53974ca6054c97f9ab7889ccbbc285">More...</a><br /></td></tr>
<tr class="separator:ga8c53974ca6054c97f9ab7889ccbbc285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISPR.html#gacbe2f25e124e1cc8f84f4d831fe39dbe">NVIC_ISPR7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E21C)</td></tr>
<tr class="memdesc:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Pending Register 7.  <a href="group__ISPR.html#gacbe2f25e124e1cc8f84f4d831fe39dbe">More...</a><br /></td></tr>
<tr class="separator:gacbe2f25e124e1cc8f84f4d831fe39dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The ISPR registers force interrupts into the pending state, and show which interrupts are pending. </p><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Bit Number   </th><th class="markdownTableHeadNone">Name   </th><th class="markdownTableHeadNone">Description   </th><th class="markdownTableHeadNone">Access    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">31:0   </td><td class="markdownTableBodyNone">SETPEND   </td><td class="markdownTableBodyNone">Interrupt clear-pending bits   </td><td class="markdownTableBodyNone">rw   </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac5c4c22865b33441cb6feb9cc7cc921e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5c4c22865b33441cb6feb9cc7cc921e">&#9670;&nbsp;</a></span>NVIC_ISPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa50b0bf3244a15085b11885d05f5a774"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa50b0bf3244a15085b11885d05f5a774">&#9670;&nbsp;</a></span>NVIC_ISPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E204)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga63a4ea90db38167de74624e30058ee96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63a4ea90db38167de74624e30058ee96">&#9670;&nbsp;</a></span>NVIC_ISPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E208)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacb92151cbb09ef7ec5491d6cb040b6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb92151cbb09ef7ec5491d6cb040b6e0">&#9670;&nbsp;</a></span>NVIC_ISPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E20C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae7e7eab2d243422c893a11a11289608c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7e7eab2d243422c893a11a11289608c">&#9670;&nbsp;</a></span>NVIC_ISPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E210)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga567cc360e61ed462acca80d6beb2aebe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga567cc360e61ed462acca80d6beb2aebe">&#9670;&nbsp;</a></span>NVIC_ISPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E214)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8c53974ca6054c97f9ab7889ccbbc285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c53974ca6054c97f9ab7889ccbbc285">&#9670;&nbsp;</a></span>NVIC_ISPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E218)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacbe2f25e124e1cc8f84f4d831fe39dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbe2f25e124e1cc8f84f4d831fe39dbe">&#9670;&nbsp;</a></span>NVIC_ISPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISPR7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E21C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
