;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 29/11/2020 08:02:42
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x09710000  	2417
0x0008	0x09690000  	2409
0x000C	0x09690000  	2409
0x0010	0x09690000  	2409
0x0014	0x09690000  	2409
0x0018	0x09690000  	2409
0x001C	0x09690000  	2409
0x0020	0x09690000  	2409
0x0024	0x09690000  	2409
0x0028	0x09690000  	2409
0x002C	0x09690000  	2409
0x0030	0x09690000  	2409
0x0034	0x09690000  	2409
0x0038	0x09690000  	2409
0x003C	0x09690000  	2409
0x0040	0x09690000  	2409
0x0044	0x09690000  	2409
0x0048	0x09690000  	2409
0x004C	0x09690000  	2409
0x0050	0x09690000  	2409
0x0054	0x09690000  	2409
0x0058	0x09690000  	2409
0x005C	0x09690000  	2409
0x0060	0x09690000  	2409
0x0064	0x09690000  	2409
0x0068	0x09690000  	2409
0x006C	0x09690000  	2409
0x0070	0x09690000  	2409
0x0074	0x09690000  	2409
0x0078	0x09690000  	2409
0x007C	0x09690000  	2409
0x0080	0x09690000  	2409
0x0084	0x09690000  	2409
0x0088	0x09690000  	2409
0x008C	0x09690000  	2409
0x0090	0x09690000  	2409
0x0094	0x09690000  	2409
0x0098	0x09690000  	2409
0x009C	0x09690000  	2409
0x00A0	0x09690000  	2409
0x00A4	0x09690000  	2409
0x00A8	0x09690000  	2409
0x00AC	0x09690000  	2409
0x00B0	0x09690000  	2409
0x00B4	0x09690000  	2409
0x00B8	0x09690000  	2409
0x00BC	0x09690000  	2409
0x00C0	0x09690000  	2409
0x00C4	0x09690000  	2409
0x00C8	0x09690000  	2409
0x00CC	0x09690000  	2409
0x00D0	0x09690000  	2409
0x00D4	0x09690000  	2409
0x00D8	0x09690000  	2409
0x00DC	0x09690000  	2409
0x00E0	0x09690000  	2409
0x00E4	0x09690000  	2409
0x00E8	0x09690000  	2409
0x00EC	0x09690000  	2409
0x00F0	0x09690000  	2409
0x00F4	0x09690000  	2409
0x00F8	0x09690000  	2409
0x00FC	0x09690000  	2409
0x0100	0x09690000  	2409
0x0104	0x09690000  	2409
0x0108	0x09690000  	2409
0x010C	0x09690000  	2409
0x0110	0x09690000  	2409
0x0114	0x09690000  	2409
0x0118	0x09690000  	2409
0x011C	0x09690000  	2409
0x0120	0x09690000  	2409
0x0124	0x09690000  	2409
0x0128	0x09690000  	2409
0x012C	0x09690000  	2409
; end of ____SysVT
_main:
;main_OLED_SH1106.c, 10 :: 		void main() {
0x0970	0xF000F850  BL	2580
0x0974	0xF000FA12  BL	3484
0x0978	0xF7FFFFEC  BL	2388
0x097C	0xF000F9CE  BL	3356
;main_OLED_SH1106.c, 11 :: 		unsigned char auxX = 0;
;main_OLED_SH1106.c, 12 :: 		unsigned char auxY = 0;
;main_OLED_SH1106.c, 14 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_13);    // LED da placa
0x0980	0xF2420100  MOVW	R1, #8192
0x0984	0x4820    LDR	R0, [PC, #128]
0x0986	0xF7FFFFD7  BL	_GPIO_Digital_Output+0
;main_OLED_SH1106.c, 16 :: 		Soft_I2C_Init();
0x098A	0xF7FFFF6F  BL	_Soft_I2C_Init+0
;main_OLED_SH1106.c, 18 :: 		Delay_ms(1000);
0x098E	0xF24B07A9  MOVW	R7, #45225
0x0992	0xF2C00728  MOVT	R7, #40
0x0996	0xBF00    NOP
0x0998	0xBF00    NOP
L_main0:
0x099A	0x1E7F    SUBS	R7, R7, #1
0x099C	0xD1FD    BNE	L_main0
0x099E	0xBF00    NOP
0x09A0	0xBF00    NOP
;main_OLED_SH1106.c, 19 :: 		offDisplay();
0x09A2	0xF7FFFF3F  BL	_offDisplay+0
;main_OLED_SH1106.c, 20 :: 		clsDisplay();
0x09A6	0xF7FFFF47  BL	_clsDisplay+0
;main_OLED_SH1106.c, 21 :: 		setNormal();
0x09AA	0xF7FFFF31  BL	_setNormal+0
;main_OLED_SH1106.c, 22 :: 		setContrast(255);
0x09AE	0x20FF    MOVS	R0, #255
0x09B0	0xF7FFFECC  BL	_setContrast+0
;main_OLED_SH1106.c, 23 :: 		onDisplay();
0x09B4	0xF7FFFD98  BL	_onDisplay+0
;main_OLED_SH1106.c, 24 :: 		setDisplayClock();
0x09B8	0xF7FFFED6  BL	_setDisplayClock+0
;main_OLED_SH1106.c, 26 :: 		while(1){
L_main2:
;main_OLED_SH1106.c, 27 :: 		GPIOC_ODR.B13 = 1;
0x09BC	0x2101    MOVS	R1, #1
0x09BE	0xB249    SXTB	R1, R1
0x09C0	0x4812    LDR	R0, [PC, #72]
0x09C2	0x6001    STR	R1, [R0, #0]
;main_OLED_SH1106.c, 28 :: 		Delay_ms(1000);
0x09C4	0xF24B07A9  MOVW	R7, #45225
0x09C8	0xF2C00728  MOVT	R7, #40
0x09CC	0xBF00    NOP
0x09CE	0xBF00    NOP
L_main4:
0x09D0	0x1E7F    SUBS	R7, R7, #1
0x09D2	0xD1FD    BNE	L_main4
0x09D4	0xBF00    NOP
0x09D6	0xBF00    NOP
;main_OLED_SH1106.c, 29 :: 		GPIOC_ODR.B13 = 0;
0x09D8	0x2100    MOVS	R1, #0
0x09DA	0xB249    SXTB	R1, R1
0x09DC	0x480B    LDR	R0, [PC, #44]
0x09DE	0x6001    STR	R1, [R0, #0]
;main_OLED_SH1106.c, 30 :: 		Delay_ms(1000);
0x09E0	0xF24B07A9  MOVW	R7, #45225
0x09E4	0xF2C00728  MOVT	R7, #40
0x09E8	0xBF00    NOP
0x09EA	0xBF00    NOP
L_main6:
0x09EC	0x1E7F    SUBS	R7, R7, #1
0x09EE	0xD1FD    BNE	L_main6
0x09F0	0xBF00    NOP
0x09F2	0xBF00    NOP
;main_OLED_SH1106.c, 31 :: 		cursorXY(0,0);
0x09F4	0x2100    MOVS	R1, #0
0x09F6	0x2000    MOVS	R0, #0
0x09F8	0xF7FFFCF2  BL	_cursorXY+0
;main_OLED_SH1106.c, 32 :: 		strFont5("Nelson Lima! Teste.");
0x09FC	0x4804    LDR	R0, [PC, #16]
0x09FE	0xF7FFFEF3  BL	_strFont5+0
;main_OLED_SH1106.c, 33 :: 		continue;
0x0A02	0xE7DB    B	L_main2
;main_OLED_SH1106.c, 71 :: 		}
L_end_main:
L__main_end_loop:
0x0A04	0xE7FE    B	L__main_end_loop
0x0A06	0xBF00    NOP
0x0A08	0x10004001  	GPIOC_BASE+0
0x0A0C	0x01B44222  	GPIOC_ODR+0
0x0A10	0x00002000  	?lstr1_main_OLED_SH1106+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x07D4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x07D6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x07DA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x07DE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x07E2	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x07E4	0xB001    ADD	SP, SP, #4
0x07E6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x08FC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x08FE	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x0902	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0906	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x090A	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x090C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x0910	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x0912	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0914	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0916	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x091A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x091E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x0920	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0924	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0926	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0928	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x092C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x0930	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x0932	0xB001    ADD	SP, SP, #4
0x0934	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0938	0xB081    SUB	SP, SP, #4
0x093A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x093E	0x4A04    LDR	R2, [PC, #16]
0x0940	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0942	0xF7FFFDF3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0946	0xF8DDE000  LDR	LR, [SP, #0]
0x094A	0xB001    ADD	SP, SP, #4
0x094C	0x4770    BX	LR
0x094E	0xBF00    NOP
0x0950	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x052C	0xB081    SUB	SP, SP, #4
0x052E	0xF8CDE000  STR	LR, [SP, #0]
0x0532	0xB28C    UXTH	R4, R1
0x0534	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0536	0x4B77    LDR	R3, [PC, #476]
0x0538	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x053C	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x053E	0x4618    MOV	R0, R3
0x0540	0xF7FFFF5C  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0544	0xF1B40FFF  CMP	R4, #255
0x0548	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x054A	0x4B73    LDR	R3, [PC, #460]
0x054C	0x429D    CMP	R5, R3
0x054E	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0550	0xF04F3333  MOV	R3, #858993459
0x0554	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0556	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0558	0x2D42    CMP	R5, #66
0x055A	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x055C	0xF04F3344  MOV	R3, #1145324612
0x0560	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0562	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0564	0xF64F73FF  MOVW	R3, #65535
0x0568	0x429C    CMP	R4, R3
0x056A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x056C	0x4B6A    LDR	R3, [PC, #424]
0x056E	0x429D    CMP	R5, R3
0x0570	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0572	0xF04F3333  MOV	R3, #858993459
0x0576	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0578	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x057A	0xF04F3333  MOV	R3, #858993459
0x057E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0580	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0582	0x2D42    CMP	R5, #66
0x0584	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0586	0xF04F3344  MOV	R3, #1145324612
0x058A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x058C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x058E	0xF04F3344  MOV	R3, #1145324612
0x0592	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0594	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0596	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0598	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x059A	0xF0050301  AND	R3, R5, #1
0x059E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x05A0	0x2100    MOVS	R1, #0
0x05A2	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x05A4	0xF0050302  AND	R3, R5, #2
0x05A8	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x05AA	0xF40573C0  AND	R3, R5, #384
0x05AE	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x05B0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x05B2	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x05B4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x05B6	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x05B8	0xF0050304  AND	R3, R5, #4
0x05BC	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x05BE	0xF0050320  AND	R3, R5, #32
0x05C2	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x05C4	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x05C6	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x05C8	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x05CA	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x05CC	0xF0050308  AND	R3, R5, #8
0x05D0	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x05D2	0xF0050320  AND	R3, R5, #32
0x05D6	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x05D8	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x05DA	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x05DC	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x05DE	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x05E0	0x4B4E    LDR	R3, [PC, #312]
0x05E2	0xEA050303  AND	R3, R5, R3, LSL #0
0x05E6	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x05E8	0x2003    MOVS	R0, #3
0x05EA	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x05EC	0xF4057300  AND	R3, R5, #512
0x05F0	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x05F2	0x2002    MOVS	R0, #2
0x05F4	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x05F6	0xF4056380  AND	R3, R5, #1024
0x05FA	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x05FC	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x05FE	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0600	0xF005030C  AND	R3, R5, #12
0x0604	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0606	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0608	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x060A	0xF00403FF  AND	R3, R4, #255
0x060E	0xB29B    UXTH	R3, R3
0x0610	0x2B00    CMP	R3, #0
0x0612	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0614	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0616	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0618	0xFA1FF884  UXTH	R8, R4
0x061C	0x4632    MOV	R2, R6
0x061E	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0620	0x2808    CMP	R0, #8
0x0622	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0624	0xF04F0301  MOV	R3, #1
0x0628	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x062C	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0630	0x42A3    CMP	R3, R4
0x0632	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0634	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0636	0xF04F030F  MOV	R3, #15
0x063A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x063C	0x43DB    MVN	R3, R3
0x063E	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0642	0xFA01F305  LSL	R3, R1, R5
0x0646	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x064A	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x064C	0xF4067381  AND	R3, R6, #258
0x0650	0xF5B37F81  CMP	R3, #258
0x0654	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0656	0xF2020414  ADDW	R4, R2, #20
0x065A	0xF04F0301  MOV	R3, #1
0x065E	0x4083    LSLS	R3, R0
0x0660	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0662	0xF0060382  AND	R3, R6, #130
0x0666	0x2B82    CMP	R3, #130
0x0668	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x066A	0xF2020410  ADDW	R4, R2, #16
0x066E	0xF04F0301  MOV	R3, #1
0x0672	0x4083    LSLS	R3, R0
0x0674	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0676	0x462F    MOV	R7, R5
0x0678	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x067A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x067C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x067E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0680	0xFA1FF088  UXTH	R0, R8
0x0684	0x460F    MOV	R7, R1
0x0686	0x4631    MOV	R1, R6
0x0688	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x068A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x068C	0x460F    MOV	R7, R1
0x068E	0x4629    MOV	R1, R5
0x0690	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0692	0xF1B00FFF  CMP	R0, #255
0x0696	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0698	0x1D33    ADDS	R3, R6, #4
0x069A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x069E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x06A0	0x2A08    CMP	R2, #8
0x06A2	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x06A4	0xF2020408  ADDW	R4, R2, #8
0x06A8	0xF04F0301  MOV	R3, #1
0x06AC	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x06B0	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x06B4	0x42A3    CMP	R3, R4
0x06B6	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x06B8	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x06BA	0xF04F030F  MOV	R3, #15
0x06BE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x06C0	0x43DB    MVN	R3, R3
0x06C2	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x06C6	0xFA07F305  LSL	R3, R7, R5
0x06CA	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x06CE	0xF4017381  AND	R3, R1, #258
0x06D2	0xF5B37F81  CMP	R3, #258
0x06D6	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x06D8	0xF2060514  ADDW	R5, R6, #20
0x06DC	0xF2020408  ADDW	R4, R2, #8
0x06E0	0xF04F0301  MOV	R3, #1
0x06E4	0x40A3    LSLS	R3, R4
0x06E6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x06E8	0xF0010382  AND	R3, R1, #130
0x06EC	0x2B82    CMP	R3, #130
0x06EE	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x06F0	0xF2060510  ADDW	R5, R6, #16
0x06F4	0xF2020408  ADDW	R4, R2, #8
0x06F8	0xF04F0301  MOV	R3, #1
0x06FC	0x40A3    LSLS	R3, R4
0x06FE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0700	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0702	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0704	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0706	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0708	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x070C	0xF8DDE000  LDR	LR, [SP, #0]
0x0710	0xB001    ADD	SP, SP, #4
0x0712	0x4770    BX	LR
0x0714	0xFC00FFFF  	#-1024
0x0718	0x00140008  	#524308
0x071C	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x03FC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x03FE	0x4919    LDR	R1, [PC, #100]
0x0400	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0404	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0406	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0408	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x040A	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x040C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x040E	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0410	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0412	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0414	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0416	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0418	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x041A	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x041C	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x041E	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0420	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0422	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0426	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0428	0x490F    LDR	R1, [PC, #60]
0x042A	0x4288    CMP	R0, R1
0x042C	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x042E	0x490F    LDR	R1, [PC, #60]
0x0430	0x4288    CMP	R0, R1
0x0432	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0434	0x490E    LDR	R1, [PC, #56]
0x0436	0x4288    CMP	R0, R1
0x0438	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x043A	0x490E    LDR	R1, [PC, #56]
0x043C	0x4288    CMP	R0, R1
0x043E	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0440	0x490D    LDR	R1, [PC, #52]
0x0442	0x4288    CMP	R0, R1
0x0444	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x0446	0x490D    LDR	R1, [PC, #52]
0x0448	0x4288    CMP	R0, R1
0x044A	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x044C	0x490C    LDR	R1, [PC, #48]
0x044E	0x4288    CMP	R0, R1
0x0450	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0452	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0454	0x490B    LDR	R1, [PC, #44]
0x0456	0x6809    LDR	R1, [R1, #0]
0x0458	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x045C	0x4909    LDR	R1, [PC, #36]
0x045E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0460	0xB001    ADD	SP, SP, #4
0x0462	0x4770    BX	LR
0x0464	0xFC00FFFF  	#-1024
0x0468	0x08004001  	#1073809408
0x046C	0x0C004001  	#1073810432
0x0470	0x10004001  	#1073811456
0x0474	0x14004001  	#1073812480
0x0478	0x18004001  	#1073813504
0x047C	0x1C004001  	#1073814528
0x0480	0x20004001  	#1073815552
0x0484	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Soft_I2C_Init:
;__Lib_SoftI2C.c, 25 :: 		
0x086C	0xB081    SUB	SP, SP, #4
0x086E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 28 :: 		
0x0872	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 29 :: 		
0x0876	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 31 :: 		
0x087A	0xF7FFFDBF  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 34 :: 		
0x087E	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 35 :: 		
0x0882	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 37 :: 		
0x0886	0xF7FFFDB9  BL	_GPIO_Clk_Enable+0
;__Lib_SoftI2C.c, 39 :: 		
0x088A	0x2101    MOVS	R1, #1
0x088C	0xB249    SXTB	R1, R1
0x088E	0x4816    LDR	R0, [PC, #88]
0x0890	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 40 :: 		
0x0892	0x4816    LDR	R0, [PC, #88]
0x0894	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 45 :: 		
0x0896	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 46 :: 		
0x089A	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 47 :: 		
0x089E	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 48 :: 		
0x08A2	0xEA4F2141  LSL	R1, R1, BitPos(Soft_I2C_Sda_Input+0)
;__Lib_SoftI2C.c, 50 :: 		
0x08A6	0x4A12    LDR	R2, [PC, #72]
0x08A8	0xB289    UXTH	R1, R1
0x08AA	0xF7FFFE3F  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 54 :: 		
0x08AE	0xF6404008  MOVW	R0, #lo_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 55 :: 		
0x08B2	0xF2C40001  MOVT	R0, #hi_addr(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 56 :: 		
0x08B6	0xF04F0101  MOV	R1, #1
;__Lib_SoftI2C.c, 57 :: 		
0x08BA	0xEA4F2101  LSL	R1, R1, BitPos(Soft_I2C_Scl_Input+0)
;__Lib_SoftI2C.c, 59 :: 		
0x08BE	0x4A0C    LDR	R2, [PC, #48]
0x08C0	0xB289    UXTH	R1, R1
0x08C2	0xF7FFFE33  BL	_GPIO_Config+0
;__Lib_SoftI2C.c, 63 :: 		
0x08C6	0x2100    MOVS	R1, #0
0x08C8	0xB249    SXTB	R1, R1
0x08CA	0x480A    LDR	R0, [PC, #40]
0x08CC	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 64 :: 		
L_Soft_I2C_Init0:
0x08CE	0x490A    LDR	R1, [PC, #40]
0x08D0	0x6808    LDR	R0, [R1, #0]
0x08D2	0xB928    CBNZ	R0, L_Soft_I2C_Init1
;__Lib_SoftI2C.c, 65 :: 		
0x08D4	0x4907    LDR	R1, [PC, #28]
0x08D6	0x6808    LDR	R0, [R1, #0]
0x08D8	0x2800    CMP	R0, #0
0x08DA	0xD000    BEQ	L_Soft_I2C_Init2
;__Lib_SoftI2C.c, 66 :: 		
0x08DC	0xE000    B	L_Soft_I2C_Init1
L_Soft_I2C_Init2:
0x08DE	0xE7F6    B	L_Soft_I2C_Init0
L_Soft_I2C_Init1:
;__Lib_SoftI2C.c, 68 :: 		
L_end_Soft_I2C_Init:
0x08E0	0xF8DDE000  LDR	LR, [SP, #0]
0x08E4	0xB001    ADD	SP, SP, #4
0x08E6	0x4770    BX	LR
0x08E8	0x81A44221  	Soft_I2C_Sda_Output+0
0x08EC	0x81A04221  	Soft_I2C_Scl_Output+0
0x08F0	0x00240008  	#524324
0x08F4	0x02802200  	__Lib_SoftI2C___StopWaiting+0
0x08F8	0x81204221  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Init
_offDisplay:
;J3_OLED_SH1106.c, 101 :: 		void offDisplay(void){
0x0824	0xB081    SUB	SP, SP, #4
0x0826	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 102 :: 		sendCmd(0xAE) ;                     // turn off OLED panel
0x082A	0x20AE    MOVS	R0, #174
0x082C	0xF7FFFF78  BL	_sendCmd+0
;J3_OLED_SH1106.c, 103 :: 		}
L_end_offDisplay:
0x0830	0xF8DDE000  LDR	LR, [SP, #0]
0x0834	0xB001    ADD	SP, SP, #4
0x0836	0x4770    BX	LR
; end of _offDisplay
_sendCmd:
;J3_OLED_SH1106.c, 49 :: 		void sendCmd(unsigned char cmd){
; cmd start address is: 0 (R0)
0x0720	0xB081    SUB	SP, SP, #4
0x0722	0xF8CDE000  STR	LR, [SP, #0]
0x0726	0xB2C4    UXTB	R4, R0
; cmd end address is: 0 (R0)
; cmd start address is: 16 (R4)
;J3_OLED_SH1106.c, 50 :: 		Soft_I2C_Start();
0x0728	0xF7FFFD4C  BL	_Soft_I2C_Start+0
;J3_OLED_SH1106.c, 51 :: 		Soft_I2C_Write(OLED_I2C_ADDRESS);
0x072C	0x2078    MOVS	R0, #120
0x072E	0xF7FFFDB1  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 52 :: 		Soft_I2C_Write(0x00);
0x0732	0x2000    MOVS	R0, #0
0x0734	0xF7FFFDAE  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 53 :: 		Soft_I2C_Write(cmd);
0x0738	0xB2E0    UXTB	R0, R4
; cmd end address is: 16 (R4)
0x073A	0xF7FFFDAB  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 54 :: 		Soft_I2C_Stop();
0x073E	0xF7FFFD69  BL	_Soft_I2C_Stop+0
;J3_OLED_SH1106.c, 55 :: 		}
L_end_sendCmd:
0x0742	0xF8DDE000  LDR	LR, [SP, #0]
0x0746	0xB001    ADD	SP, SP, #4
0x0748	0x4770    BX	LR
; end of _sendCmd
_Soft_I2C_Start:
;__Lib_SoftI2C.c, 129 :: 		
0x01C4	0xB081    SUB	SP, SP, #4
0x01C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 130 :: 		
0x01CA	0x2101    MOVS	R1, #1
0x01CC	0xB249    SXTB	R1, R1
0x01CE	0x480F    LDR	R0, [PC, #60]
0x01D0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 132 :: 		
0x01D2	0xF7FFFFCF  BL	_Delay_1us+0
0x01D6	0xF7FFFFCD  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 134 :: 		
0x01DA	0x2101    MOVS	R1, #1
0x01DC	0xB249    SXTB	R1, R1
0x01DE	0x480C    LDR	R0, [PC, #48]
0x01E0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 136 :: 		
0x01E2	0xF7FFFFC7  BL	_Delay_1us+0
0x01E6	0xF7FFFFC5  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 138 :: 		
0x01EA	0x2100    MOVS	R1, #0
0x01EC	0xB249    SXTB	R1, R1
0x01EE	0x4807    LDR	R0, [PC, #28]
0x01F0	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 140 :: 		
0x01F2	0xF7FFFFBF  BL	_Delay_1us+0
0x01F6	0xF7FFFFBD  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 142 :: 		
0x01FA	0x2100    MOVS	R1, #0
0x01FC	0xB249    SXTB	R1, R1
0x01FE	0x4804    LDR	R0, [PC, #16]
0x0200	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 145 :: 		
L_end_Soft_I2C_Start:
0x0202	0xF8DDE000  LDR	LR, [SP, #0]
0x0206	0xB001    ADD	SP, SP, #4
0x0208	0x4770    BX	LR
0x020A	0xBF00    NOP
0x020C	0x81A44221  	Soft_I2C_Sda_Output+0
0x0210	0x81A04221  	Soft_I2C_Scl_Output+0
; end of _Soft_I2C_Start
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0174	0xF2400701  MOVW	R7, #1
0x0178	0xF2C00700  MOVT	R7, #0
0x017C	0xBF00    NOP
0x017E	0xBF00    NOP
L_Delay_1us0:
0x0180	0x1E7F    SUBS	R7, R7, #1
0x0182	0xD1FD    BNE	L_Delay_1us0
0x0184	0xBF00    NOP
0x0186	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0188	0x4770    BX	LR
; end of _Delay_1us
_Soft_I2C_Write:
;__Lib_SoftI2C.c, 173 :: 		
; data_ start address is: 0 (R0)
0x0294	0xB081    SUB	SP, SP, #4
0x0296	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__Lib_SoftI2C.c, 174 :: 		
;__Lib_SoftI2C.c, 176 :: 		
; temp start address is: 12 (R3)
0x029A	0x2380    MOVS	R3, #128
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 178 :: 		
L_Soft_I2C_Write16:
; temp start address is: 12 (R3)
; data_ start address is: 0 (R0)
0x029C	0x2B00    CMP	R3, #0
0x029E	0xD034    BEQ	L_Soft_I2C_Write17
;__Lib_SoftI2C.c, 179 :: 		
0x02A0	0xF7FFFF68  BL	_Delay_1us+0
0x02A4	0xF7FFFF66  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 180 :: 		
0x02A8	0xF7FFFF64  BL	_Delay_1us+0
0x02AC	0xF7FFFF62  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 182 :: 		
0x02B0	0x2200    MOVS	R2, #0
0x02B2	0xB252    SXTB	R2, R2
0x02B4	0x4945    LDR	R1, [PC, #276]
0x02B6	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 184 :: 		
0x02B8	0xF7FFFF5C  BL	_Delay_1us+0
0x02BC	0xF7FFFF5A  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 186 :: 		
0x02C0	0xEA000103  AND	R1, R0, R3, LSL #0
0x02C4	0xB289    UXTH	R1, R1
0x02C6	0xB121    CBZ	R1, L_Soft_I2C_Write18
;__Lib_SoftI2C.c, 187 :: 		
0x02C8	0x2201    MOVS	R2, #1
0x02CA	0xB252    SXTB	R2, R2
0x02CC	0x4940    LDR	R1, [PC, #256]
0x02CE	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 188 :: 		
0x02D0	0xE003    B	L_Soft_I2C_Write19
L_Soft_I2C_Write18:
;__Lib_SoftI2C.c, 190 :: 		
0x02D2	0x2200    MOVS	R2, #0
0x02D4	0xB252    SXTB	R2, R2
0x02D6	0x493E    LDR	R1, [PC, #248]
0x02D8	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 191 :: 		
L_Soft_I2C_Write19:
;__Lib_SoftI2C.c, 193 :: 		
0x02DA	0xF7FFFF4B  BL	_Delay_1us+0
0x02DE	0xF7FFFF49  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 195 :: 		
0x02E2	0x2201    MOVS	R2, #1
0x02E4	0xB252    SXTB	R2, R2
0x02E6	0x4939    LDR	R1, [PC, #228]
0x02E8	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 197 :: 		
0x02EA	0x2200    MOVS	R2, #0
0x02EC	0xB252    SXTB	R2, R2
0x02EE	0x4939    LDR	R1, [PC, #228]
0x02F0	0x600A    STR	R2, [R1, #0]
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
;__Lib_SoftI2C.c, 198 :: 		
L_Soft_I2C_Write20:
; data_ start address is: 0 (R0)
; temp start address is: 12 (R3)
0x02F2	0x4A39    LDR	R2, [PC, #228]
0x02F4	0x6811    LDR	R1, [R2, #0]
0x02F6	0xB929    CBNZ	R1, L_Soft_I2C_Write21
;__Lib_SoftI2C.c, 199 :: 		
0x02F8	0x4A36    LDR	R2, [PC, #216]
0x02FA	0x6811    LDR	R1, [R2, #0]
0x02FC	0x2900    CMP	R1, #0
0x02FE	0xD000    BEQ	L_Soft_I2C_Write22
;__Lib_SoftI2C.c, 200 :: 		
0x0300	0xE000    B	L_Soft_I2C_Write21
L_Soft_I2C_Write22:
0x0302	0xE7F6    B	L_Soft_I2C_Write20
L_Soft_I2C_Write21:
;__Lib_SoftI2C.c, 202 :: 		
0x0304	0x085B    LSRS	R3, R3, #1
0x0306	0xB29B    UXTH	R3, R3
;__Lib_SoftI2C.c, 203 :: 		
; data_ end address is: 0 (R0)
; temp end address is: 12 (R3)
0x0308	0xE7C8    B	L_Soft_I2C_Write16
L_Soft_I2C_Write17:
;__Lib_SoftI2C.c, 207 :: 		
0x030A	0xF7FFFF33  BL	_Delay_1us+0
0x030E	0xF7FFFF31  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 209 :: 		
0x0312	0x2200    MOVS	R2, #0
0x0314	0xB252    SXTB	R2, R2
0x0316	0x492D    LDR	R1, [PC, #180]
0x0318	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 211 :: 		
0x031A	0xF7FFFF2B  BL	_Delay_1us+0
0x031E	0xF7FFFF29  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 213 :: 		
0x0322	0x2201    MOVS	R2, #1
0x0324	0xB252    SXTB	R2, R2
0x0326	0x492A    LDR	R1, [PC, #168]
0x0328	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 215 :: 		
0x032A	0xF7FFFF23  BL	_Delay_1us+0
0x032E	0xF7FFFF21  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 216 :: 		
0x0332	0xF7FFFF1F  BL	_Delay_1us+0
0x0336	0xF7FFFF1D  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 218 :: 		
0x033A	0x2201    MOVS	R2, #1
0x033C	0xB252    SXTB	R2, R2
0x033E	0x4923    LDR	R1, [PC, #140]
0x0340	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 220 :: 		
0x0342	0x2200    MOVS	R2, #0
0x0344	0xB252    SXTB	R2, R2
0x0346	0x4923    LDR	R1, [PC, #140]
0x0348	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 221 :: 		
L_Soft_I2C_Write23:
0x034A	0x4A23    LDR	R2, [PC, #140]
0x034C	0x6811    LDR	R1, [R2, #0]
0x034E	0xB929    CBNZ	R1, L_Soft_I2C_Write24
;__Lib_SoftI2C.c, 222 :: 		
0x0350	0x4A20    LDR	R2, [PC, #128]
0x0352	0x6811    LDR	R1, [R2, #0]
0x0354	0x2900    CMP	R1, #0
0x0356	0xD000    BEQ	L_Soft_I2C_Write25
;__Lib_SoftI2C.c, 223 :: 		
0x0358	0xE000    B	L_Soft_I2C_Write24
L_Soft_I2C_Write25:
0x035A	0xE7F6    B	L_Soft_I2C_Write23
L_Soft_I2C_Write24:
;__Lib_SoftI2C.c, 225 :: 		
; result start address is: 0 (R0)
0x035C	0x2000    MOVS	R0, #0
;__Lib_SoftI2C.c, 227 :: 		
0x035E	0xF7FFFF09  BL	_Delay_1us+0
0x0362	0xF7FFFF07  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 229 :: 		
0x0366	0x4A1D    LDR	R2, [PC, #116]
0x0368	0x6811    LDR	R1, [R2, #0]
0x036A	0xB119    CBZ	R1, L__Soft_I2C_Write28
;__Lib_SoftI2C.c, 230 :: 		
0x036C	0xF0400001  ORR	R0, R0, #1
0x0370	0xB280    UXTH	R0, R0
; result end address is: 0 (R0)
0x0372	0xE7FF    B	L_Soft_I2C_Write26
L__Soft_I2C_Write28:
;__Lib_SoftI2C.c, 229 :: 		
;__Lib_SoftI2C.c, 230 :: 		
L_Soft_I2C_Write26:
;__Lib_SoftI2C.c, 232 :: 		
; result start address is: 0 (R0)
0x0374	0xF7FFFEFE  BL	_Delay_1us+0
0x0378	0xF7FFFEFC  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 233 :: 		
0x037C	0xF7FFFEFA  BL	_Delay_1us+0
0x0380	0xF7FFFEF8  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 234 :: 		
0x0384	0xF7FFFEF6  BL	_Delay_1us+0
0x0388	0xF7FFFEF4  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 235 :: 		
0x038C	0xF7FFFEF2  BL	_Delay_1us+0
0x0390	0xF7FFFEF0  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 236 :: 		
0x0394	0xF7FFFEEE  BL	_Delay_1us+0
0x0398	0xF7FFFEEC  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 237 :: 		
0x039C	0xF7FFFEEA  BL	_Delay_1us+0
0x03A0	0xF7FFFEE8  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 238 :: 		
0x03A4	0xF7FFFEE6  BL	_Delay_1us+0
0x03A8	0xF7FFFEE4  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 239 :: 		
0x03AC	0xF7FFFEE2  BL	_Delay_1us+0
0x03B0	0xF7FFFEE0  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 242 :: 		
0x03B4	0x2200    MOVS	R2, #0
0x03B6	0xB252    SXTB	R2, R2
0x03B8	0x4904    LDR	R1, [PC, #16]
0x03BA	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 243 :: 		
0x03BC	0x4904    LDR	R1, [PC, #16]
0x03BE	0x600A    STR	R2, [R1, #0]
;__Lib_SoftI2C.c, 245 :: 		
0x03C0	0xB2C0    UXTB	R0, R0
; result end address is: 0 (R0)
;__Lib_SoftI2C.c, 246 :: 		
L_end_Soft_I2C_Write:
0x03C2	0xF8DDE000  LDR	LR, [SP, #0]
0x03C6	0xB001    ADD	SP, SP, #4
0x03C8	0x4770    BX	LR
0x03CA	0xBF00    NOP
0x03CC	0x81A04221  	Soft_I2C_Scl_Output+0
0x03D0	0x81A44221  	Soft_I2C_Sda_Output+0
0x03D4	0x02802200  	__Lib_SoftI2C___StopWaiting+0
0x03D8	0x81204221  	Soft_I2C_Scl_Input+0
0x03DC	0x81244221  	Soft_I2C_Sda_Input+0
; end of _Soft_I2C_Write
_Soft_I2C_Stop:
;__Lib_SoftI2C.c, 148 :: 		
0x0214	0xB081    SUB	SP, SP, #4
0x0216	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SoftI2C.c, 150 :: 		
0x021A	0x2100    MOVS	R1, #0
0x021C	0xB249    SXTB	R1, R1
0x021E	0x4819    LDR	R0, [PC, #100]
0x0220	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 152 :: 		
0x0222	0xF7FFFFA7  BL	_Delay_1us+0
0x0226	0xF7FFFFA5  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 154 :: 		
0x022A	0x2101    MOVS	R1, #1
0x022C	0xB249    SXTB	R1, R1
0x022E	0x4816    LDR	R0, [PC, #88]
0x0230	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 156 :: 		
0x0232	0x2100    MOVS	R1, #0
0x0234	0xB249    SXTB	R1, R1
0x0236	0x4815    LDR	R0, [PC, #84]
0x0238	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 157 :: 		
L_Soft_I2C_Stop13:
0x023A	0x4915    LDR	R1, [PC, #84]
0x023C	0x6808    LDR	R0, [R1, #0]
0x023E	0xB928    CBNZ	R0, L_Soft_I2C_Stop14
;__Lib_SoftI2C.c, 158 :: 		
0x0240	0x4912    LDR	R1, [PC, #72]
0x0242	0x6808    LDR	R0, [R1, #0]
0x0244	0x2800    CMP	R0, #0
0x0246	0xD000    BEQ	L_Soft_I2C_Stop15
;__Lib_SoftI2C.c, 159 :: 		
0x0248	0xE000    B	L_Soft_I2C_Stop14
L_Soft_I2C_Stop15:
0x024A	0xE7F6    B	L_Soft_I2C_Stop13
L_Soft_I2C_Stop14:
;__Lib_SoftI2C.c, 161 :: 		
0x024C	0xF7FFFF92  BL	_Delay_1us+0
0x0250	0xF7FFFF90  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 162 :: 		
0x0254	0xF7FFFF8E  BL	_Delay_1us+0
0x0258	0xF7FFFF8C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 163 :: 		
0x025C	0xF7FFFF8A  BL	_Delay_1us+0
0x0260	0xF7FFFF88  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 164 :: 		
0x0264	0xF7FFFF86  BL	_Delay_1us+0
0x0268	0xF7FFFF84  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 166 :: 		
0x026C	0x2101    MOVS	R1, #1
0x026E	0xB249    SXTB	R1, R1
0x0270	0x4804    LDR	R0, [PC, #16]
0x0272	0x6001    STR	R1, [R0, #0]
;__Lib_SoftI2C.c, 168 :: 		
0x0274	0xF7FFFF7E  BL	_Delay_1us+0
0x0278	0xF7FFFF7C  BL	_Delay_1us+0
;__Lib_SoftI2C.c, 169 :: 		
L_end_Soft_I2C_Stop:
0x027C	0xF8DDE000  LDR	LR, [SP, #0]
0x0280	0xB001    ADD	SP, SP, #4
0x0282	0x4770    BX	LR
0x0284	0x81A44221  	Soft_I2C_Sda_Output+0
0x0288	0x81A04221  	Soft_I2C_Scl_Output+0
0x028C	0x02802200  	__Lib_SoftI2C___StopWaiting+0
0x0290	0x81204221  	Soft_I2C_Scl_Input+0
; end of _Soft_I2C_Stop
_clsDisplay:
;J3_OLED_SH1106.c, 143 :: 		void clsDisplay(void){ // Erase the entire display DDRAM and set cursor home (0,0)
0x0838	0xB081    SUB	SP, SP, #4
0x083A	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 145 :: 		offDisplay() ;                      // turn off OLED panel
0x083E	0xF7FFFFF1  BL	_offDisplay+0
;J3_OLED_SH1106.c, 146 :: 		for (line = 8 ; line > 0 ; line--)  // 8 lines of Display DDRAM
; line start address is: 32 (R8)
0x0842	0xF2400808  MOVW	R8, #8
; line end address is: 32 (R8)
L_clsDisplay15:
; line start address is: 32 (R8)
0x0846	0xF1B80F00  CMP	R8, #0
0x084A	0xD909    BLS	L_clsDisplay16
;J3_OLED_SH1106.c, 147 :: 		{ clLnDisplay(8 - line) ; }         // erase each in turn, home cursor to line
0x084C	0xF1C80008  RSB	R0, R8, #8
0x0850	0xB2C0    UXTB	R0, R0
0x0852	0xF7FFFE2F  BL	_clLnDisplay+0
;J3_OLED_SH1106.c, 146 :: 		for (line = 8 ; line > 0 ; line--)  // 8 lines of Display DDRAM
0x0856	0xF1A80801  SUB	R8, R8, #1
0x085A	0xFA5FF888  UXTB	R8, R8
;J3_OLED_SH1106.c, 147 :: 		{ clLnDisplay(8 - line) ; }         // erase each in turn, home cursor to line
; line end address is: 32 (R8)
0x085E	0xE7F2    B	L_clsDisplay15
L_clsDisplay16:
;J3_OLED_SH1106.c, 148 :: 		onDisplay() ;                       // turn on OLED panel
0x0860	0xF7FFFE42  BL	_onDisplay+0
;J3_OLED_SH1106.c, 149 :: 		}
L_end_clsDisplay:
0x0864	0xF8DDE000  LDR	LR, [SP, #0]
0x0868	0xB001    ADD	SP, SP, #4
0x086A	0x4770    BX	LR
; end of _clsDisplay
_clLnDisplay:
;J3_OLED_SH1106.c, 136 :: 		void clLnDisplay(unsigned char yline){ // Clear single line 0-7 on display, cursor to line start
; yline start address is: 0 (R0)
0x04B4	0xB081    SUB	SP, SP, #4
0x04B6	0xF8CDE000  STR	LR, [SP, #0]
0x04BA	0xB2C6    UXTB	R6, R0
; yline end address is: 0 (R0)
; yline start address is: 24 (R6)
;J3_OLED_SH1106.c, 138 :: 		cursorXY(0, yline)    ;            // Cursor Home
0x04BC	0xB2F1    UXTB	R1, R6
0x04BE	0x2000    MOVS	R0, #0
0x04C0	0xF7FFFF8E  BL	_cursorXY+0
;J3_OLED_SH1106.c, 139 :: 		for (ram=sWidth ; ram>0 ; ram--)   // sWidth DDRAM addresses in each line
; ram start address is: 20 (R5)
0x04C4	0x2580    MOVS	R5, #128
; yline end address is: 24 (R6)
; ram end address is: 20 (R5)
L_clLnDisplay12:
; ram start address is: 20 (R5)
; yline start address is: 24 (R6)
0x04C6	0x2D00    CMP	R5, #0
0x04C8	0xD905    BLS	L_clLnDisplay13
;J3_OLED_SH1106.c, 140 :: 		{ sendData(0); }                   // clear RAM
0x04CA	0x2000    MOVS	R0, #0
0x04CC	0xF7FFFFDC  BL	_sendData+0
;J3_OLED_SH1106.c, 139 :: 		for (ram=sWidth ; ram>0 ; ram--)   // sWidth DDRAM addresses in each line
0x04D0	0x1E6D    SUBS	R5, R5, #1
0x04D2	0xB2ED    UXTB	R5, R5
;J3_OLED_SH1106.c, 140 :: 		{ sendData(0); }                   // clear RAM
; ram end address is: 20 (R5)
0x04D4	0xE7F7    B	L_clLnDisplay12
L_clLnDisplay13:
;J3_OLED_SH1106.c, 141 :: 		cursorXY(0, yline) ;               // Cursor Home
0x04D6	0xB2F1    UXTB	R1, R6
; yline end address is: 24 (R6)
0x04D8	0x2000    MOVS	R0, #0
0x04DA	0xF7FFFF81  BL	_cursorXY+0
;J3_OLED_SH1106.c, 142 :: 		}
L_end_clLnDisplay:
0x04DE	0xF8DDE000  LDR	LR, [SP, #0]
0x04E2	0xB001    ADD	SP, SP, #4
0x04E4	0x4770    BX	LR
; end of _clLnDisplay
_cursorXY:
;J3_OLED_SH1106.c, 132 :: 		void cursorXY(unsigned char x, unsigned char y){ // Position cursor to column, line
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x03E0	0xB081    SUB	SP, SP, #4
0x03E2	0xF8CDE000  STR	LR, [SP, #0]
0x03E6	0xB2C5    UXTB	R5, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 20 (R5)
; y start address is: 4 (R1)
;J3_OLED_SH1106.c, 133 :: 		cursorY(y) ; // Y axis = line 0-7
0x03E8	0xB2C8    UXTB	R0, R1
; y end address is: 4 (R1)
0x03EA	0xF7FFFEB7  BL	_cursorY+0
;J3_OLED_SH1106.c, 134 :: 		cursorX(x) ; // X axis = column 0 - (sWidth - 1)
0x03EE	0xB2E8    UXTB	R0, R5
; x end address is: 20 (R5)
0x03F0	0xF7FFFE9E  BL	_cursorX+0
;J3_OLED_SH1106.c, 135 :: 		}
L_end_cursorXY:
0x03F4	0xF8DDE000  LDR	LR, [SP, #0]
0x03F8	0xB001    ADD	SP, SP, #4
0x03FA	0x4770    BX	LR
; end of _cursorXY
_cursorY:
;J3_OLED_SH1106.c, 123 :: 		void cursorY(unsigned char add) { //Set page address for Page Addressing Mode
; add start address is: 0 (R0)
0x015C	0xB081    SUB	SP, SP, #4
0x015E	0xF8CDE000  STR	LR, [SP, #0]
; add end address is: 0 (R0)
; add start address is: 0 (R0)
;J3_OLED_SH1106.c, 124 :: 		sendCmd(0xB0 | add) ;
0x0162	0xF04001B0  ORR	R1, R0, #176
; add end address is: 0 (R0)
0x0166	0xB2C8    UXTB	R0, R1
0x0168	0xF000FADA  BL	_sendCmd+0
;J3_OLED_SH1106.c, 125 :: 		}
L_end_cursorY:
0x016C	0xF8DDE000  LDR	LR, [SP, #0]
0x0170	0xB001    ADD	SP, SP, #4
0x0172	0x4770    BX	LR
; end of _cursorY
_cursorX:
;J3_OLED_SH1106.c, 127 :: 		void cursorX(unsigned char add){ //Set column adress for Page Addressing Mode
; add start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
0x0132	0xF8CDE000  STR	LR, [SP, #0]
; add end address is: 0 (R0)
; add start address is: 0 (R0)
;J3_OLED_SH1106.c, 128 :: 		add = add+sXOffset ;
0x0136	0x1C81    ADDS	R1, R0, #2
; add end address is: 0 (R0)
; add start address is: 20 (R5)
0x0138	0xB2CD    UXTB	R5, R1
;J3_OLED_SH1106.c, 129 :: 		sendCmd(0x10 | (add>>4)) ; //  shift high 4
0x013A	0xB2C9    UXTB	R1, R1
0x013C	0x0909    LSRS	R1, R1, #4
0x013E	0xB2C9    UXTB	R1, R1
0x0140	0xF0410110  ORR	R1, R1, #16
0x0144	0xB2C8    UXTB	R0, R1
0x0146	0xF000FAEB  BL	_sendCmd+0
;J3_OLED_SH1106.c, 130 :: 		sendCmd(0x0F & add) ;      // low 4
0x014A	0xF005010F  AND	R1, R5, #15
; add end address is: 20 (R5)
0x014E	0xB2C8    UXTB	R0, R1
0x0150	0xF000FAE6  BL	_sendCmd+0
;J3_OLED_SH1106.c, 131 :: 		}
L_end_cursorX:
0x0154	0xF8DDE000  LDR	LR, [SP, #0]
0x0158	0xB001    ADD	SP, SP, #4
0x015A	0x4770    BX	LR
; end of _cursorX
_sendData:
;J3_OLED_SH1106.c, 56 :: 		void sendData(unsigned char dat){
; dat start address is: 0 (R0)
0x0488	0xB081    SUB	SP, SP, #4
0x048A	0xF8CDE000  STR	LR, [SP, #0]
0x048E	0xB2C4    UXTB	R4, R0
; dat end address is: 0 (R0)
; dat start address is: 16 (R4)
;J3_OLED_SH1106.c, 57 :: 		Soft_I2C_Start();
0x0490	0xF7FFFE98  BL	_Soft_I2C_Start+0
;J3_OLED_SH1106.c, 58 :: 		Soft_I2C_Write(OLED_I2C_ADDRESS);
0x0494	0x2078    MOVS	R0, #120
0x0496	0xF7FFFEFD  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 59 :: 		Soft_I2C_Write(0x40);
0x049A	0x2040    MOVS	R0, #64
0x049C	0xF7FFFEFA  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 60 :: 		Soft_I2C_Write(dat);
0x04A0	0xB2E0    UXTB	R0, R4
; dat end address is: 16 (R4)
0x04A2	0xF7FFFEF7  BL	_Soft_I2C_Write+0
;J3_OLED_SH1106.c, 61 :: 		Soft_I2C_Stop();
0x04A6	0xF7FFFEB5  BL	_Soft_I2C_Stop+0
;J3_OLED_SH1106.c, 62 :: 		}
L_end_sendData:
0x04AA	0xF8DDE000  LDR	LR, [SP, #0]
0x04AE	0xB001    ADD	SP, SP, #4
0x04B0	0x4770    BX	LR
; end of _sendData
_onDisplay:
;J3_OLED_SH1106.c, 98 :: 		void onDisplay(void){
0x04E8	0xB081    SUB	SP, SP, #4
0x04EA	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 99 :: 		sendCmd(0xAF) ;                     // turn on OLED panel
0x04EE	0x20AF    MOVS	R0, #175
0x04F0	0xF000F916  BL	_sendCmd+0
;J3_OLED_SH1106.c, 100 :: 		}
L_end_onDisplay:
0x04F4	0xF8DDE000  LDR	LR, [SP, #0]
0x04F8	0xB001    ADD	SP, SP, #4
0x04FA	0x4770    BX	LR
; end of _onDisplay
_setNormal:
;J3_OLED_SH1106.c, 111 :: 		void setNormal(void){// set
0x0810	0xB081    SUB	SP, SP, #4
0x0812	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 112 :: 		sendCmd(0xA6);
0x0816	0x20A6    MOVS	R0, #166
0x0818	0xF7FFFF82  BL	_sendCmd+0
;J3_OLED_SH1106.c, 113 :: 		}
L_end_setNormal:
0x081C	0xF8DDE000  LDR	LR, [SP, #0]
0x0820	0xB001    ADD	SP, SP, #4
0x0822	0x4770    BX	LR
; end of _setNormal
_setContrast:
;J3_OLED_SH1106.c, 104 :: 		void setContrast(unsigned char contr){// set contrast control register
; contr start address is: 0 (R0)
0x074C	0xB081    SUB	SP, SP, #4
0x074E	0xF8CDE000  STR	LR, [SP, #0]
0x0752	0xB2C5    UXTB	R5, R0
; contr end address is: 0 (R0)
; contr start address is: 20 (R5)
;J3_OLED_SH1106.c, 105 :: 		sendCmd(0x81);
0x0754	0x2081    MOVS	R0, #129
0x0756	0xF7FFFFE3  BL	_sendCmd+0
;J3_OLED_SH1106.c, 106 :: 		sendCmd(contr);
0x075A	0xB2E8    UXTB	R0, R5
; contr end address is: 20 (R5)
0x075C	0xF7FFFFE0  BL	_sendCmd+0
;J3_OLED_SH1106.c, 107 :: 		}
L_end_setContrast:
0x0760	0xF8DDE000  LDR	LR, [SP, #0]
0x0764	0xB001    ADD	SP, SP, #4
0x0766	0x4770    BX	LR
; end of _setContrast
_setDisplayClock:
;J3_OLED_SH1106.c, 118 :: 		void setDisplayClock(void){// set
0x0768	0xB081    SUB	SP, SP, #4
0x076A	0xF8CDE000  STR	LR, [SP, #0]
;J3_OLED_SH1106.c, 119 :: 		sendCmd(0xD5);
0x076E	0x20D5    MOVS	R0, #213
0x0770	0xF7FFFFD6  BL	_sendCmd+0
;J3_OLED_SH1106.c, 120 :: 		sendCmd(0x00);
0x0774	0x2000    MOVS	R0, #0
0x0776	0xF7FFFFD3  BL	_sendCmd+0
;J3_OLED_SH1106.c, 121 :: 		}
L_end_setDisplayClock:
0x077A	0xF8DDE000  LDR	LR, [SP, #0]
0x077E	0xB001    ADD	SP, SP, #4
0x0780	0x4770    BX	LR
; end of _setDisplayClock
_strFont5:
;J3_OLED_SH1106.c, 196 :: 		void strFont5(unsigned char s[])
; s start address is: 0 (R0)
0x07E8	0xB081    SUB	SP, SP, #4
0x07EA	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
0x07EE	0x4681    MOV	R9, R0
; s end address is: 0 (R0)
;J3_OLED_SH1106.c, 198 :: 		while(*s) {charFont5(*s++);} // Points to character, or terminator
L_strFont529:
; s start address is: 36 (R9)
0x07F0	0xF8991000  LDRB	R1, [R9, #0]
0x07F4	0xB139    CBZ	R1, L_strFont530
0x07F6	0xF8991000  LDRB	R1, [R9, #0]
0x07FA	0xB2C8    UXTB	R0, R1
0x07FC	0xF7FFFE7E  BL	_charFont5+0
0x0800	0xF1090901  ADD	R9, R9, #1
; s end address is: 36 (R9)
0x0804	0xE7F4    B	L_strFont529
L_strFont530:
;J3_OLED_SH1106.c, 199 :: 		}
L_end_strFont5:
0x0806	0xF8DDE000  LDR	LR, [SP, #0]
0x080A	0xB001    ADD	SP, SP, #4
0x080C	0x4770    BX	LR
; end of _strFont5
_charFont5:
;J3_OLED_SH1106.c, 186 :: 		void charFont5(unsigned char character){ // MODIFY IF FONT RANGE CHANGED
; character start address is: 0 (R0)
0x04FC	0xB081    SUB	SP, SP, #4
0x04FE	0xF8CDE000  STR	LR, [SP, #0]
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;J3_OLED_SH1106.c, 188 :: 		if (character == ' ')  // munge ' ' to empty ';' character
0x0502	0x2820    CMP	R0, #32
0x0504	0xD101    BNE	L__charFont534
;J3_OLED_SH1106.c, 189 :: 		{ character = ';' ; }
0x0506	0x203B    MOVS	R0, #59
; character end address is: 0 (R0)
0x0508	0xE7FF    B	L_charFont528
L__charFont534:
;J3_OLED_SH1106.c, 188 :: 		if (character == ' ')  // munge ' ' to empty ';' character
;J3_OLED_SH1106.c, 189 :: 		{ character = ';' ; }
L_charFont528:
;J3_OLED_SH1106.c, 193 :: 		sendGlyphs(font5[character - '.'], sizeof font5[0]);
; character start address is: 0 (R0)
0x050A	0xF2A0022E  SUBW	R2, R0, #46
0x050E	0xB212    SXTH	R2, R2
; character end address is: 0 (R0)
0x0510	0x2105    MOVS	R1, #5
0x0512	0x434A    MULS	R2, R1, R2
0x0514	0x4904    LDR	R1, [PC, #16]
0x0516	0x1889    ADDS	R1, R1, R2
0x0518	0x4608    MOV	R0, R1
0x051A	0x2105    MOVS	R1, #5
0x051C	0xF7FFFE36  BL	_sendGlyphs+0
;J3_OLED_SH1106.c, 194 :: 		}
L_end_charFont5:
0x0520	0xF8DDE000  LDR	LR, [SP, #0]
0x0524	0xB001    ADD	SP, SP, #4
0x0526	0x4770    BX	LR
0x0528	0x0B180000  	_font5+0
; end of _charFont5
_sendGlyphs:
;J3_OLED_SH1106.c, 178 :: 		void sendGlyphs(const unsigned char *pRow, unsigned char size){ //Send any font row to print character
; size start address is: 4 (R1)
; pRow start address is: 0 (R0)
0x018C	0xB081    SUB	SP, SP, #4
0x018E	0xF8CDE000  STR	LR, [SP, #0]
; size end address is: 4 (R1)
; pRow end address is: 0 (R0)
; pRow start address is: 0 (R0)
; size start address is: 4 (R1)
;J3_OLED_SH1106.c, 180 :: 		for (count = 0 ; count < size ; count++)  // Send row to print the character
; count start address is: 32 (R8)
0x0192	0xF2400800  MOVW	R8, #0
; pRow end address is: 0 (R0)
; size end address is: 4 (R1)
; count end address is: 32 (R8)
0x0196	0x4606    MOV	R6, R0
0x0198	0xB2CD    UXTB	R5, R1
L_sendGlyphs25:
; count start address is: 32 (R8)
; pRow start address is: 24 (R6)
; size start address is: 20 (R5)
; pRow start address is: 24 (R6)
; pRow end address is: 24 (R6)
0x019A	0x45A8    CMP	R8, R5
0x019C	0xD20A    BCS	L_sendGlyphs26
; pRow end address is: 24 (R6)
;J3_OLED_SH1106.c, 182 :: 		sendData(pRow[count]);
; pRow start address is: 24 (R6)
0x019E	0xEB060208  ADD	R2, R6, R8, LSL #0
0x01A2	0x7812    LDRB	R2, [R2, #0]
0x01A4	0xB2D0    UXTB	R0, R2
0x01A6	0xF000F96F  BL	_sendData+0
;J3_OLED_SH1106.c, 180 :: 		for (count = 0 ; count < size ; count++)  // Send row to print the character
0x01AA	0xF1080801  ADD	R8, R8, #1
0x01AE	0xFA5FF888  UXTB	R8, R8
;J3_OLED_SH1106.c, 183 :: 		}
; size end address is: 20 (R5)
; pRow end address is: 24 (R6)
; count end address is: 32 (R8)
0x01B2	0xE7F2    B	L_sendGlyphs25
L_sendGlyphs26:
;J3_OLED_SH1106.c, 184 :: 		sendData(0x00);  // 1 pixel horizontal space after character
0x01B4	0x2000    MOVS	R0, #0
0x01B6	0xF000F967  BL	_sendData+0
;J3_OLED_SH1106.c, 185 :: 		}
L_end_sendGlyphs:
0x01BA	0xF8DDE000  LDR	LR, [SP, #0]
0x01BE	0xB001    ADD	SP, SP, #4
0x01C0	0x4770    BX	LR
; end of _sendGlyphs
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x0A14	0xB082    SUB	SP, SP, #8
0x0A16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0A1A	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0A1C	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x0A1E	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x0A20	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x0A24	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x0A26	0x4837    LDR	R0, [PC, #220]
0x0A28	0x1840    ADDS	R0, R0, R1
0x0A2A	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x0A2C	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x0A30	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x0A32	0xF64B3080  MOVW	R0, #48000
0x0A36	0x4281    CMP	R1, R0
0x0A38	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x0A3A	0x4833    LDR	R0, [PC, #204]
0x0A3C	0x6800    LDR	R0, [R0, #0]
0x0A3E	0xF0400102  ORR	R1, R0, #2
0x0A42	0x4831    LDR	R0, [PC, #196]
0x0A44	0x6001    STR	R1, [R0, #0]
0x0A46	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x0A48	0xF64550C0  MOVW	R0, #24000
0x0A4C	0x4284    CMP	R4, R0
0x0A4E	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x0A50	0x482D    LDR	R0, [PC, #180]
0x0A52	0x6800    LDR	R0, [R0, #0]
0x0A54	0xF0400101  ORR	R1, R0, #1
0x0A58	0x482B    LDR	R0, [PC, #172]
0x0A5A	0x6001    STR	R1, [R0, #0]
0x0A5C	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x0A5E	0x482A    LDR	R0, [PC, #168]
0x0A60	0x6801    LDR	R1, [R0, #0]
0x0A62	0xF06F0007  MVN	R0, #7
0x0A66	0x4001    ANDS	R1, R0
0x0A68	0x4827    LDR	R0, [PC, #156]
0x0A6A	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x0A6C	0xF7FFFE8A  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x0A70	0x4826    LDR	R0, [PC, #152]
0x0A72	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x0A74	0x4826    LDR	R0, [PC, #152]
0x0A76	0xEA020100  AND	R1, R2, R0, LSL #0
0x0A7A	0x4826    LDR	R0, [PC, #152]
0x0A7C	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x0A7E	0xF0020001  AND	R0, R2, #1
0x0A82	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0A84	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0A86	0x4823    LDR	R0, [PC, #140]
0x0A88	0x6800    LDR	R0, [R0, #0]
0x0A8A	0xF0000002  AND	R0, R0, #2
0x0A8E	0x2800    CMP	R0, #0
0x0A90	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x0A92	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0A94	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x0A96	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0A98	0xF4023080  AND	R0, R2, #65536
0x0A9C	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0A9E	0x481D    LDR	R0, [PC, #116]
0x0AA0	0x6800    LDR	R0, [R0, #0]
0x0AA2	0xF4003000  AND	R0, R0, #131072
0x0AA6	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x0AA8	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x0AAA	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0AAC	0x460A    MOV	R2, R1
0x0AAE	0x9901    LDR	R1, [SP, #4]
0x0AB0	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x0AB2	0x9101    STR	R1, [SP, #4]
0x0AB4	0x4611    MOV	R1, R2
0x0AB6	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0AB8	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0ABC	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x0ABE	0x4815    LDR	R0, [PC, #84]
0x0AC0	0x6800    LDR	R0, [R0, #0]
0x0AC2	0xF0407180  ORR	R1, R0, #16777216
0x0AC6	0x4813    LDR	R0, [PC, #76]
0x0AC8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0ACA	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x0ACC	0x4811    LDR	R0, [PC, #68]
0x0ACE	0x6800    LDR	R0, [R0, #0]
0x0AD0	0xF0007000  AND	R0, R0, #33554432
0x0AD4	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x0AD6	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x0AD8	0x460A    MOV	R2, R1
0x0ADA	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x0ADC	0x480B    LDR	R0, [PC, #44]
0x0ADE	0x6800    LDR	R0, [R0, #0]
0x0AE0	0xF000010C  AND	R1, R0, #12
0x0AE4	0x0090    LSLS	R0, R2, #2
0x0AE6	0xF000000C  AND	R0, R0, #12
0x0AEA	0x4281    CMP	R1, R0
0x0AEC	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0AEE	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x0AF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF4	0xB002    ADD	SP, SP, #8
0x0AF6	0x4770    BX	LR
0x0AF8	0x00810000  	#129
0x0AFC	0x00000000  	#0
0x0B00	0x1F400000  	#8000
0x0B04	0x0D0C0000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0B08	0x20004002  	FLASH_ACR+0
0x0B0C	0x10044002  	RCC_CFGR+0
0x0B10	0xFFFF000F  	#1048575
0x0B14	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x0784	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x0786	0x480F    LDR	R0, [PC, #60]
0x0788	0x6800    LDR	R0, [R0, #0]
0x078A	0xF0400101  ORR	R1, R0, #1
0x078E	0x480D    LDR	R0, [PC, #52]
0x0790	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x0792	0x490D    LDR	R1, [PC, #52]
0x0794	0x480D    LDR	R0, [PC, #52]
0x0796	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x0798	0x480A    LDR	R0, [PC, #40]
0x079A	0x6801    LDR	R1, [R0, #0]
0x079C	0x480C    LDR	R0, [PC, #48]
0x079E	0x4001    ANDS	R1, R0
0x07A0	0x4808    LDR	R0, [PC, #32]
0x07A2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x07A4	0x4807    LDR	R0, [PC, #28]
0x07A6	0x6801    LDR	R1, [R0, #0]
0x07A8	0xF46F2080  MVN	R0, #262144
0x07AC	0x4001    ANDS	R1, R0
0x07AE	0x4805    LDR	R0, [PC, #20]
0x07B0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x07B2	0x4806    LDR	R0, [PC, #24]
0x07B4	0x6801    LDR	R1, [R0, #0]
0x07B6	0xF46F00FE  MVN	R0, #8323072
0x07BA	0x4001    ANDS	R1, R0
0x07BC	0x4803    LDR	R0, [PC, #12]
0x07BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x07C0	0xB001    ADD	SP, SP, #4
0x07C2	0x4770    BX	LR
0x07C4	0x10004002  	RCC_CR+0
0x07C8	0x0000F8FF  	#-117506048
0x07CC	0x10044002  	RCC_CFGR+0
0x07D0	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x0954	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x0956	0x4902    LDR	R1, [PC, #8]
0x0958	0x4802    LDR	R0, [PC, #8]
0x095A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x095C	0xB001    ADD	SP, SP, #4
0x095E	0x4770    BX	LR
0x0960	0x1F400000  	#8000
0x0964	0x00182000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x0968	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x096A	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x096C	0xB001    ADD	SP, SP, #4
0x096E	0x4770    BX	LR
; end of ___GenExcept
0x0D1C	0xB500    PUSH	(R14)
0x0D1E	0xF8DFB014  LDR	R11, [PC, #20]
0x0D22	0xF8DFA014  LDR	R10, [PC, #20]
0x0D26	0xF8DFC014  LDR	R12, [PC, #20]
0x0D2A	0xF7FFFD53  BL	2004
0x0D2E	0xBD00    POP	(R15)
0x0D30	0x4770    BX	LR
0x0D32	0xBF00    NOP
0x0D34	0x00002000  	#536870912
0x0D38	0x00142000  	#536870932
0x0D3C	0x0CF80000  	#3320
0x0D9C	0xB500    PUSH	(R14)
0x0D9E	0xF8DFB010  LDR	R11, [PC, #16]
0x0DA2	0xF8DFA010  LDR	R10, [PC, #16]
0x0DA6	0xF7FFFDA9  BL	2300
0x0DAA	0xBD00    POP	(R15)
0x0DAC	0x4770    BX	LR
0x0DAE	0xBF00    NOP
0x0DB0	0x00002000  	#536870912
0x0DB4	0x001C2000  	#536870940
;J3_OLED_SH1106.c,10 :: _font5 [480]
0x0B18	0x00C0C000 ;_font5+0
0x0B1C	0x10204000 ;_font5+4
0x0B20	0x827C0408 ;_font5+8
0x0B24	0x007C8282 ;_font5+12
0x0B28	0x0080FE84 ;_font5+16
0x0B2C	0x92A2C284 ;_font5+20
0x0B30	0x9282448C ;_font5+24
0x0B34	0x28306C92 ;_font5+28
0x0B38	0x4E20FE24 ;_font5+32
0x0B3C	0x728A8A8A ;_font5+36
0x0B40	0x92929478 ;_font5+40
0x0B44	0xE2020260 ;_font5+44
0x0B48	0x926C061A ;_font5+48
0x0B4C	0x0C6C9292 ;_font5+52
0x0B50	0x3C529292 ;_font5+56
0x0B54	0x006C6C00 ;_font5+60
0x0B58	0x00000000 ;_font5+64
0x0B5C	0x1C080000 ;_font5+68
0x0B60	0x28007F3E ;_font5+72
0x0B64	0x28282828 ;_font5+76
0x0B68	0x1C3E7F00 ;_font5+80
0x0B6C	0x12A20208 ;_font5+84
0x0B70	0x9264000C ;_font5+88
0x0B74	0xFC7C82F2 ;_font5+92
0x0B78	0xFC121212 ;_font5+96
0x0B7C	0x929292FE ;_font5+100
0x0B80	0x82827C6C ;_font5+104
0x0B84	0x82FE4482 ;_font5+108
0x0B88	0xFE384482 ;_font5+112
0x0B8C	0x82929292 ;_font5+116
0x0B90	0x121212FE ;_font5+120
0x0B94	0x92827C02 ;_font5+124
0x0B98	0x10FEF492 ;_font5+128
0x0B9C	0x00FE1010 ;_font5+132
0x0BA0	0x0082FE82 ;_font5+136
0x0BA4	0x7E828040 ;_font5+140
0x0BA8	0x2810FE02 ;_font5+144
0x0BAC	0x80FE8244 ;_font5+148
0x0BB0	0xFE808080 ;_font5+152
0x0BB4	0xFE041804 ;_font5+156
0x0BB8	0x201008FE ;_font5+160
0x0BBC	0x82827CFE ;_font5+164
0x0BC0	0x12FE7C82 ;_font5+168
0x0BC4	0x7C0C1212 ;_font5+172
0x0BC8	0xBC42A282 ;_font5+176
0x0BCC	0x523212FE ;_font5+180
0x0BD0	0x92924C8C ;_font5+184
0x0BD4	0x02026492 ;_font5+188
0x0BD8	0x7E0202FE ;_font5+192
0x0BDC	0x7E808080 ;_font5+196
0x0BE0	0x4080403E ;_font5+200
0x0BE4	0x70807E3E ;_font5+204
0x0BE8	0x28C67E80 ;_font5+208
0x0BEC	0x0EC62810 ;_font5+212
0x0BF0	0x0E10E010 ;_font5+216
0x0BF4	0x8A92A2C2 ;_font5+220
0x0BF8	0x82FE0086 ;_font5+224
0x0BFC	0x08040000 ;_font5+228
0x0C00	0x00402010 ;_font5+232
0x0C04	0x0000FE82 ;_font5+236
0x0C08	0x08040810 ;_font5+240
0x0C0C	0x80808010 ;_font5+244
0x0C10	0x00008080 ;_font5+248
0x0C14	0x40000402 ;_font5+252
0x0C18	0xF0A8A8A8 ;_font5+256
0x0C1C	0x888890FE ;_font5+260
0x0C20	0x88887070 ;_font5+264
0x0C24	0x88704088 ;_font5+268
0x0C28	0x70FE9088 ;_font5+272
0x0C2C	0x30A8A8A8 ;_font5+276
0x0C30	0x0212FC10 ;_font5+280
0x0C34	0xA4A41804 ;_font5+284
0x0C38	0x10FE7CA4 ;_font5+288
0x0C3C	0x00F00808 ;_font5+292
0x0C40	0x0080FA88 ;_font5+296
0x0C44	0x7A888040 ;_font5+300
0x0C48	0x5020FE00 ;_font5+304
0x0C4C	0x82000088 ;_font5+308
0x0C50	0xF80080FE ;_font5+312
0x0C54	0xF0083008 ;_font5+316
0x0C58	0x080810F8 ;_font5+320
0x0C5C	0x888870F0 ;_font5+324
0x0C60	0x28F87088 ;_font5+328
0x0C64	0x10102828 ;_font5+332
0x0C68	0xF8302828 ;_font5+336
0x0C6C	0x080810F8 ;_font5+340
0x0C70	0xA8A89010 ;_font5+344
0x0C74	0x7E0840A8 ;_font5+348
0x0C78	0x78408888 ;_font5+352
0x0C7C	0xF8408080 ;_font5+356
0x0C80	0x40804038 ;_font5+360
0x0C84	0x60807838 ;_font5+364
0x0C88	0x50887880 ;_font5+368
0x0C8C	0x18885020 ;_font5+372
0x0C90	0x78A0A0A0 ;_font5+376
0x0C94	0x98A8C888 ;_font5+380
0x0C98	0x6C101088 ;_font5+384
0x0C9C	0x00008282 ;_font5+388
0x0CA0	0x820000FE ;_font5+392
0x0CA4	0x10106C82 ;_font5+396
0x0CA8	0x20301020 ;_font5+400
0x0CAC	0x30102510 ;_font5+404
0x0CB0	0x00001020 ;_font5+408
0x0CB4	0x00000000 ;_font5+412
0x0CB8	0x00000000 ;_font5+416
0x0CBC	0x00000000 ;_font5+420
0x0CC0	0x00000000 ;_font5+424
0x0CC4	0x00000000 ;_font5+428
0x0CC8	0x00000000 ;_font5+432
0x0CCC	0x00000000 ;_font5+436
0x0CD0	0x00000000 ;_font5+440
0x0CD4	0x00000000 ;_font5+444
0x0CD8	0x00000000 ;_font5+448
0x0CDC	0x00000000 ;_font5+452
0x0CE0	0x00000000 ;_font5+456
0x0CE4	0x00000000 ;_font5+460
0x0CE8	0x00000000 ;_font5+464
0x0CEC	0x00000000 ;_font5+468
0x0CF0	0x00000000 ;_font5+472
0x0CF4	0x00000000 ;_font5+476
; end of _font5
;main_OLED_SH1106.c,0 :: ?ICS?lstr1_main_OLED_SH1106 [20]
0x0CF8	0x736C654E ;?ICS?lstr1_main_OLED_SH1106+0
0x0CFC	0x4C206E6F ;?ICS?lstr1_main_OLED_SH1106+4
0x0D00	0x21616D69 ;?ICS?lstr1_main_OLED_SH1106+8
0x0D04	0x73655420 ;?ICS?lstr1_main_OLED_SH1106+12
0x0D08	0x002E6574 ;?ICS?lstr1_main_OLED_SH1106+16
; end of ?ICS?lstr1_main_OLED_SH1106
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x0D0C	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x0D10	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x0D14	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x0D18	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [44]    _cursorX
0x015C      [24]    _cursorY
0x0174      [22]    _Delay_1us
0x018C      [54]    _sendGlyphs
0x01C4      [80]    _Soft_I2C_Start
0x0214     [128]    _Soft_I2C_Stop
0x0294     [332]    _Soft_I2C_Write
0x03E0      [28]    _cursorXY
0x03FC     [140]    _GPIO_Clk_Enable
0x0488      [42]    _sendData
0x04B4      [50]    _clLnDisplay
0x04E8      [20]    _onDisplay
0x04FC      [48]    _charFont5
0x052C     [500]    _GPIO_Config
0x0720      [42]    _sendCmd
0x074C      [28]    _setContrast
0x0768      [26]    _setDisplayClock
0x0784      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x07D4      [20]    ___CC2DW
0x07E8      [38]    _strFont5
0x0810      [20]    _setNormal
0x0824      [20]    _offDisplay
0x0838      [52]    _clsDisplay
0x086C     [144]    _Soft_I2C_Init
0x08FC      [58]    ___FillZeros
0x0938      [28]    _GPIO_Digital_Output
0x0954      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0968       [8]    ___GenExcept
0x0970     [164]    _main
0x0A14     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [20]    ?lstr1_main_OLED_SH1106
0x20000014       [0]    __Lib_SoftI2C___StopWaiting
0x20000018       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0B18     [480]    _font5
0x0CF8      [20]    ?ICS?lstr1_main_OLED_SH1106
0x0D0C      [16]    __Lib_System_101_102_103_APBAHBPrescTable
