[2025-09-16 20:58:06] START suite=cs trace=cloud9_phase0_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2305452 heartbeat IPC: 4.338 cumulative IPC: 4.338 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4473273 heartbeat IPC: 4.613 cumulative IPC: 4.471 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4473273 cumulative IPC: 4.471 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4473273 cumulative IPC: 4.471 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15434589 heartbeat IPC: 0.9123 cumulative IPC: 0.9123 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26454438 heartbeat IPC: 0.9075 cumulative IPC: 0.9099 (Simulation time: 00 hr 03 min 00 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 37607463 heartbeat IPC: 0.8966 cumulative IPC: 0.9054 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 48734866 heartbeat IPC: 0.8987 cumulative IPC: 0.9037 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 59866666 heartbeat IPC: 0.8983 cumulative IPC: 0.9026 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 71028934 heartbeat IPC: 0.8959 cumulative IPC: 0.9015 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 82145599 heartbeat IPC: 0.8996 cumulative IPC: 0.9012 (Simulation time: 00 hr 08 min 31 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 93329824 heartbeat IPC: 0.8941 cumulative IPC: 0.9003 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 104442374 heartbeat IPC: 0.8999 cumulative IPC: 0.9003 (Simulation time: 00 hr 10 min 45 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 111094680 cumulative IPC: 0.9001 (Simulation time: 00 hr 11 min 52 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 111094680 cumulative IPC: 0.9001 (Simulation time: 00 hr 11 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase0_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9001 instructions: 100000000 cycles: 111094680
CPU 0 Branch Prediction Accuracy: 96.3% MPKI: 0.6501 Average ROB Occupancy at Mispredict: 733.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6479
BRANCH_INDIRECT: 1e-05
BRANCH_CONDITIONAL: 0.00223
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 24167
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 162.07317
REPLAY_LOAD: 83.79747
NON_REPLAY_LOAD: 39.934067

== Total ==
ADDR_TRANS: 6645
REPLAY_LOAD: 6620
NON_REPLAY_LOAD: 10902

== Counts ==
ADDR_TRANS: 41
REPLAY_LOAD: 79
NON_REPLAY_LOAD: 273

cpu0->cpu0_STLB TOTAL        ACCESS:      78004 HIT:      76190 MISS:       1814 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      78004 HIT:      76190 MISS:       1814 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 247 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     318036 HIT:     128252 MISS:     189784 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     214912 HIT:      28857 MISS:     186055 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       1322 HIT:       1148 MISS:        174 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      98228 HIT:      98173 MISS:         55 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3574 HIT:         74 MISS:       3500 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 80.93 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12168168 HIT:   12168167 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   12168168 HIT:   12168167 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 114 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19011653 HIT:   18747851 MISS:     263802 MSHR_MERGE:      43995
cpu0->cpu0_L1D LOAD         ACCESS:   12948271 HIT:   12690954 MISS:     257317 MSHR_MERGE:      42406
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6059473 HIT:    6056580 MISS:       2893 MSHR_MERGE:       1571
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3909 HIT:        317 MISS:       3592 MSHR_MERGE:         18
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10360033 HIT:   10360022 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   10360033 HIT:   10360022 MISS:         11 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 49.09 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18926906 HIT:   18843976 MISS:      82930 MSHR_MERGE:       4937
cpu0->cpu0_DTLB LOAD         ACCESS:   18926906 HIT:   18843976 MISS:      82930 MSHR_MERGE:       4937
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.67 cycles
cpu0->LLC TOTAL        ACCESS:     281134 HIT:     157346 MISS:     123788 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     186055 HIT:      65291 MISS:     120764 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        174 HIT:         68 MISS:        106 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      91405 HIT:      91349 MISS:         56 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3500 HIT:        638 MISS:       2862 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.23 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        187
  ROW_BUFFER_MISS:     123543
  AVG DBUS CONGESTED CYCLE: 6.793
Channel 0 WQ ROW_BUFFER_HIT:       4921
  ROW_BUFFER_MISS:      57944
  FULL:          0
Channel 0 REFRESHES ISSUED:       9258

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        16947        13093        24242        23212
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3            3          111          512
  STLB miss resolved @ L2C                0            1            1           40          126
  STLB miss resolved @ LLC                0           16            1          196          630
  STLB miss resolved @ MEM                0           21           13          612         2583

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  9            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            0            1            1
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                2            0            0            0            3
  STLB miss resolved @ MEM                2            0            0            0            1
[2025-09-16 21:09:58] END   suite=cs trace=cloud9_phase0_core3 (rc=0)
