# IAC RISCV CPU - Team 6

## Program Counting and Instructions Block
by X

## Control Block
by Pierce

## ALU Block
by Y

## Data Memory Block
by Z

## Data Supply Block
by Z

>These headings are based off of the pipelined CPU in Lec8 Slide 10, but, obvs, without the pipelining (yet :D)
>My plan is (clearly) to pipeline the sweet Mario out of this CPU, so I thought it'd be good to assign these pipelineable blocks
>So, yeah, that's all I have to say, umm, good luck, and 加油, みんあ
