$date
	Sun Aug 10 00:29:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder4_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " co $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % ci $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % ci $end
$var wire 4 ( s [3:0] $end
$var wire 1 " co $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % ci $end
$var wire 1 + co $end
$var wire 1 . s $end
$upscope $end
$scope module fa1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + ci $end
$var wire 1 * co $end
$var wire 1 1 s $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * ci $end
$var wire 1 ) co $end
$var wire 1 4 s $end
$upscope $end
$scope module fa3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) ci $end
$var wire 1 " co $end
$var wire 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#10000
b10 !
b10 (
11
1+
1-
1,
b1 $
b1 '
b1 #
b1 &
#20000
0"
0)
0+
11
0*
14
1.
b1111 !
b1111 (
17
10
13
0,
15
b111 $
b111 '
b1000 #
b1000 &
#30000
1"
1*
1)
17
14
1+
b1111 !
b1111 (
1.
16
1,
1/
12
1%
b1111 $
b1111 '
b1111 #
b1111 &
#40000
