
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d04  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000818  08009dc0  08009dc0  0000adc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5d8  0800a5d8  0000cee0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5d8  0800a5d8  0000b5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5e0  0800a5e0  0000cee0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5e0  0800a5e0  0000b5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5e4  0800a5e4  0000b5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000ee0  20000000  0800a5e8  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007cc  20000ee0  0800b4c8  0000cee0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200016ac  0800b4c8  0000d6ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000cee0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a56f  00000000  00000000  0000cf08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000327f  00000000  00000000  00027477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017c0  00000000  00000000  0002a6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d7  00000000  00000000  0002beb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f3b4  00000000  00000000  0002d18f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001daca  00000000  00000000  0004c543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9efa  00000000  00000000  0006a00d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133f07  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060ac  00000000  00000000  00133f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00139ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000ee0 	.word	0x20000ee0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08009da8 	.word	0x08009da8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000ee4 	.word	0x20000ee4
 8000100:	08009da8 	.word	0x08009da8

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	@ 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	@ 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	@ 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			@ (mov r8, r8)

08000414 <__aeabi_cdrcmple>:
 8000414:	4684      	mov	ip, r0
 8000416:	0010      	movs	r0, r2
 8000418:	4662      	mov	r2, ip
 800041a:	468c      	mov	ip, r1
 800041c:	0019      	movs	r1, r3
 800041e:	4663      	mov	r3, ip
 8000420:	e000      	b.n	8000424 <__aeabi_cdcmpeq>
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdcmpeq>:
 8000424:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000426:	f000 ffed 	bl	8001404 <__ledf2>
 800042a:	2800      	cmp	r0, #0
 800042c:	d401      	bmi.n	8000432 <__aeabi_cdcmpeq+0xe>
 800042e:	2100      	movs	r1, #0
 8000430:	42c8      	cmn	r0, r1
 8000432:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000434 <__aeabi_dcmpeq>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 ff2d 	bl	8001294 <__eqdf2>
 800043a:	4240      	negs	r0, r0
 800043c:	3001      	adds	r0, #1
 800043e:	bd10      	pop	{r4, pc}

08000440 <__aeabi_dcmplt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f000 ffdf 	bl	8001404 <__ledf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	db01      	blt.n	800044e <__aeabi_dcmplt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			@ (mov r8, r8)

08000454 <__aeabi_dcmple>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f000 ffd5 	bl	8001404 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	dd01      	ble.n	8000462 <__aeabi_dcmple+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmpgt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f000 ff57 	bl	800131c <__gedf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dc01      	bgt.n	8000476 <__aeabi_dcmpgt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpge>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f000 ff4d 	bl	800131c <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	da01      	bge.n	800048a <__aeabi_dcmpge+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_uldivmod>:
 8000490:	2b00      	cmp	r3, #0
 8000492:	d111      	bne.n	80004b8 <__aeabi_uldivmod+0x28>
 8000494:	2a00      	cmp	r2, #0
 8000496:	d10f      	bne.n	80004b8 <__aeabi_uldivmod+0x28>
 8000498:	2900      	cmp	r1, #0
 800049a:	d100      	bne.n	800049e <__aeabi_uldivmod+0xe>
 800049c:	2800      	cmp	r0, #0
 800049e:	d002      	beq.n	80004a6 <__aeabi_uldivmod+0x16>
 80004a0:	2100      	movs	r1, #0
 80004a2:	43c9      	mvns	r1, r1
 80004a4:	0008      	movs	r0, r1
 80004a6:	b407      	push	{r0, r1, r2}
 80004a8:	4802      	ldr	r0, [pc, #8]	@ (80004b4 <__aeabi_uldivmod+0x24>)
 80004aa:	a102      	add	r1, pc, #8	@ (adr r1, 80004b4 <__aeabi_uldivmod+0x24>)
 80004ac:	1840      	adds	r0, r0, r1
 80004ae:	9002      	str	r0, [sp, #8]
 80004b0:	bd03      	pop	{r0, r1, pc}
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	ffffff5d 	.word	0xffffff5d
 80004b8:	b403      	push	{r0, r1}
 80004ba:	4668      	mov	r0, sp
 80004bc:	b501      	push	{r0, lr}
 80004be:	9802      	ldr	r0, [sp, #8]
 80004c0:	f000 f81e 	bl	8000500 <__udivmoddi4>
 80004c4:	9b01      	ldr	r3, [sp, #4]
 80004c6:	469e      	mov	lr, r3
 80004c8:	b002      	add	sp, #8
 80004ca:	bc0c      	pop	{r2, r3}
 80004cc:	4770      	bx	lr
 80004ce:	46c0      	nop			@ (mov r8, r8)

080004d0 <__aeabi_f2uiz>:
 80004d0:	219e      	movs	r1, #158	@ 0x9e
 80004d2:	b510      	push	{r4, lr}
 80004d4:	05c9      	lsls	r1, r1, #23
 80004d6:	1c04      	adds	r4, r0, #0
 80004d8:	f001 fc28 	bl	8001d2c <__aeabi_fcmpge>
 80004dc:	2800      	cmp	r0, #0
 80004de:	d103      	bne.n	80004e8 <__aeabi_f2uiz+0x18>
 80004e0:	1c20      	adds	r0, r4, #0
 80004e2:	f000 fb9d 	bl	8000c20 <__aeabi_f2iz>
 80004e6:	bd10      	pop	{r4, pc}
 80004e8:	219e      	movs	r1, #158	@ 0x9e
 80004ea:	1c20      	adds	r0, r4, #0
 80004ec:	05c9      	lsls	r1, r1, #23
 80004ee:	f000 f9f3 	bl	80008d8 <__aeabi_fsub>
 80004f2:	f000 fb95 	bl	8000c20 <__aeabi_f2iz>
 80004f6:	2380      	movs	r3, #128	@ 0x80
 80004f8:	061b      	lsls	r3, r3, #24
 80004fa:	469c      	mov	ip, r3
 80004fc:	4460      	add	r0, ip
 80004fe:	e7f2      	b.n	80004e6 <__aeabi_f2uiz+0x16>

08000500 <__udivmoddi4>:
 8000500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000502:	4657      	mov	r7, sl
 8000504:	464e      	mov	r6, r9
 8000506:	4645      	mov	r5, r8
 8000508:	46de      	mov	lr, fp
 800050a:	b5e0      	push	{r5, r6, r7, lr}
 800050c:	0004      	movs	r4, r0
 800050e:	000d      	movs	r5, r1
 8000510:	4692      	mov	sl, r2
 8000512:	4699      	mov	r9, r3
 8000514:	b083      	sub	sp, #12
 8000516:	428b      	cmp	r3, r1
 8000518:	d830      	bhi.n	800057c <__udivmoddi4+0x7c>
 800051a:	d02d      	beq.n	8000578 <__udivmoddi4+0x78>
 800051c:	4649      	mov	r1, r9
 800051e:	4650      	mov	r0, sl
 8000520:	f001 fc2c 	bl	8001d7c <__clzdi2>
 8000524:	0029      	movs	r1, r5
 8000526:	0006      	movs	r6, r0
 8000528:	0020      	movs	r0, r4
 800052a:	f001 fc27 	bl	8001d7c <__clzdi2>
 800052e:	1a33      	subs	r3, r6, r0
 8000530:	4698      	mov	r8, r3
 8000532:	3b20      	subs	r3, #32
 8000534:	d434      	bmi.n	80005a0 <__udivmoddi4+0xa0>
 8000536:	469b      	mov	fp, r3
 8000538:	4653      	mov	r3, sl
 800053a:	465a      	mov	r2, fp
 800053c:	4093      	lsls	r3, r2
 800053e:	4642      	mov	r2, r8
 8000540:	001f      	movs	r7, r3
 8000542:	4653      	mov	r3, sl
 8000544:	4093      	lsls	r3, r2
 8000546:	001e      	movs	r6, r3
 8000548:	42af      	cmp	r7, r5
 800054a:	d83b      	bhi.n	80005c4 <__udivmoddi4+0xc4>
 800054c:	42af      	cmp	r7, r5
 800054e:	d100      	bne.n	8000552 <__udivmoddi4+0x52>
 8000550:	e079      	b.n	8000646 <__udivmoddi4+0x146>
 8000552:	465b      	mov	r3, fp
 8000554:	1ba4      	subs	r4, r4, r6
 8000556:	41bd      	sbcs	r5, r7
 8000558:	2b00      	cmp	r3, #0
 800055a:	da00      	bge.n	800055e <__udivmoddi4+0x5e>
 800055c:	e076      	b.n	800064c <__udivmoddi4+0x14c>
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	9200      	str	r2, [sp, #0]
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	2301      	movs	r3, #1
 8000568:	465a      	mov	r2, fp
 800056a:	4093      	lsls	r3, r2
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	2301      	movs	r3, #1
 8000570:	4642      	mov	r2, r8
 8000572:	4093      	lsls	r3, r2
 8000574:	9300      	str	r3, [sp, #0]
 8000576:	e029      	b.n	80005cc <__udivmoddi4+0xcc>
 8000578:	4282      	cmp	r2, r0
 800057a:	d9cf      	bls.n	800051c <__udivmoddi4+0x1c>
 800057c:	2200      	movs	r2, #0
 800057e:	2300      	movs	r3, #0
 8000580:	9200      	str	r2, [sp, #0]
 8000582:	9301      	str	r3, [sp, #4]
 8000584:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <__udivmoddi4+0x8e>
 800058a:	601c      	str	r4, [r3, #0]
 800058c:	605d      	str	r5, [r3, #4]
 800058e:	9800      	ldr	r0, [sp, #0]
 8000590:	9901      	ldr	r1, [sp, #4]
 8000592:	b003      	add	sp, #12
 8000594:	bcf0      	pop	{r4, r5, r6, r7}
 8000596:	46bb      	mov	fp, r7
 8000598:	46b2      	mov	sl, r6
 800059a:	46a9      	mov	r9, r5
 800059c:	46a0      	mov	r8, r4
 800059e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005a0:	4642      	mov	r2, r8
 80005a2:	469b      	mov	fp, r3
 80005a4:	2320      	movs	r3, #32
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	4652      	mov	r2, sl
 80005aa:	40da      	lsrs	r2, r3
 80005ac:	4641      	mov	r1, r8
 80005ae:	0013      	movs	r3, r2
 80005b0:	464a      	mov	r2, r9
 80005b2:	408a      	lsls	r2, r1
 80005b4:	0017      	movs	r7, r2
 80005b6:	4642      	mov	r2, r8
 80005b8:	431f      	orrs	r7, r3
 80005ba:	4653      	mov	r3, sl
 80005bc:	4093      	lsls	r3, r2
 80005be:	001e      	movs	r6, r3
 80005c0:	42af      	cmp	r7, r5
 80005c2:	d9c3      	bls.n	800054c <__udivmoddi4+0x4c>
 80005c4:	2200      	movs	r2, #0
 80005c6:	2300      	movs	r3, #0
 80005c8:	9200      	str	r2, [sp, #0]
 80005ca:	9301      	str	r3, [sp, #4]
 80005cc:	4643      	mov	r3, r8
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0d8      	beq.n	8000584 <__udivmoddi4+0x84>
 80005d2:	07fb      	lsls	r3, r7, #31
 80005d4:	0872      	lsrs	r2, r6, #1
 80005d6:	431a      	orrs	r2, r3
 80005d8:	4646      	mov	r6, r8
 80005da:	087b      	lsrs	r3, r7, #1
 80005dc:	e00e      	b.n	80005fc <__udivmoddi4+0xfc>
 80005de:	42ab      	cmp	r3, r5
 80005e0:	d101      	bne.n	80005e6 <__udivmoddi4+0xe6>
 80005e2:	42a2      	cmp	r2, r4
 80005e4:	d80c      	bhi.n	8000600 <__udivmoddi4+0x100>
 80005e6:	1aa4      	subs	r4, r4, r2
 80005e8:	419d      	sbcs	r5, r3
 80005ea:	2001      	movs	r0, #1
 80005ec:	1924      	adds	r4, r4, r4
 80005ee:	416d      	adcs	r5, r5
 80005f0:	2100      	movs	r1, #0
 80005f2:	3e01      	subs	r6, #1
 80005f4:	1824      	adds	r4, r4, r0
 80005f6:	414d      	adcs	r5, r1
 80005f8:	2e00      	cmp	r6, #0
 80005fa:	d006      	beq.n	800060a <__udivmoddi4+0x10a>
 80005fc:	42ab      	cmp	r3, r5
 80005fe:	d9ee      	bls.n	80005de <__udivmoddi4+0xde>
 8000600:	3e01      	subs	r6, #1
 8000602:	1924      	adds	r4, r4, r4
 8000604:	416d      	adcs	r5, r5
 8000606:	2e00      	cmp	r6, #0
 8000608:	d1f8      	bne.n	80005fc <__udivmoddi4+0xfc>
 800060a:	9800      	ldr	r0, [sp, #0]
 800060c:	9901      	ldr	r1, [sp, #4]
 800060e:	465b      	mov	r3, fp
 8000610:	1900      	adds	r0, r0, r4
 8000612:	4169      	adcs	r1, r5
 8000614:	2b00      	cmp	r3, #0
 8000616:	db24      	blt.n	8000662 <__udivmoddi4+0x162>
 8000618:	002b      	movs	r3, r5
 800061a:	465a      	mov	r2, fp
 800061c:	4644      	mov	r4, r8
 800061e:	40d3      	lsrs	r3, r2
 8000620:	002a      	movs	r2, r5
 8000622:	40e2      	lsrs	r2, r4
 8000624:	001c      	movs	r4, r3
 8000626:	465b      	mov	r3, fp
 8000628:	0015      	movs	r5, r2
 800062a:	2b00      	cmp	r3, #0
 800062c:	db2a      	blt.n	8000684 <__udivmoddi4+0x184>
 800062e:	0026      	movs	r6, r4
 8000630:	409e      	lsls	r6, r3
 8000632:	0033      	movs	r3, r6
 8000634:	0026      	movs	r6, r4
 8000636:	4647      	mov	r7, r8
 8000638:	40be      	lsls	r6, r7
 800063a:	0032      	movs	r2, r6
 800063c:	1a80      	subs	r0, r0, r2
 800063e:	4199      	sbcs	r1, r3
 8000640:	9000      	str	r0, [sp, #0]
 8000642:	9101      	str	r1, [sp, #4]
 8000644:	e79e      	b.n	8000584 <__udivmoddi4+0x84>
 8000646:	42a3      	cmp	r3, r4
 8000648:	d8bc      	bhi.n	80005c4 <__udivmoddi4+0xc4>
 800064a:	e782      	b.n	8000552 <__udivmoddi4+0x52>
 800064c:	4642      	mov	r2, r8
 800064e:	2320      	movs	r3, #32
 8000650:	2100      	movs	r1, #0
 8000652:	1a9b      	subs	r3, r3, r2
 8000654:	2200      	movs	r2, #0
 8000656:	9100      	str	r1, [sp, #0]
 8000658:	9201      	str	r2, [sp, #4]
 800065a:	2201      	movs	r2, #1
 800065c:	40da      	lsrs	r2, r3
 800065e:	9201      	str	r2, [sp, #4]
 8000660:	e785      	b.n	800056e <__udivmoddi4+0x6e>
 8000662:	4642      	mov	r2, r8
 8000664:	2320      	movs	r3, #32
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	002a      	movs	r2, r5
 800066a:	4646      	mov	r6, r8
 800066c:	409a      	lsls	r2, r3
 800066e:	0023      	movs	r3, r4
 8000670:	40f3      	lsrs	r3, r6
 8000672:	4644      	mov	r4, r8
 8000674:	4313      	orrs	r3, r2
 8000676:	002a      	movs	r2, r5
 8000678:	40e2      	lsrs	r2, r4
 800067a:	001c      	movs	r4, r3
 800067c:	465b      	mov	r3, fp
 800067e:	0015      	movs	r5, r2
 8000680:	2b00      	cmp	r3, #0
 8000682:	dad4      	bge.n	800062e <__udivmoddi4+0x12e>
 8000684:	4642      	mov	r2, r8
 8000686:	002f      	movs	r7, r5
 8000688:	2320      	movs	r3, #32
 800068a:	0026      	movs	r6, r4
 800068c:	4097      	lsls	r7, r2
 800068e:	1a9b      	subs	r3, r3, r2
 8000690:	40de      	lsrs	r6, r3
 8000692:	003b      	movs	r3, r7
 8000694:	4333      	orrs	r3, r6
 8000696:	e7cd      	b.n	8000634 <__udivmoddi4+0x134>

08000698 <__aeabi_fdiv>:
 8000698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800069a:	464f      	mov	r7, r9
 800069c:	4646      	mov	r6, r8
 800069e:	46d6      	mov	lr, sl
 80006a0:	0244      	lsls	r4, r0, #9
 80006a2:	b5c0      	push	{r6, r7, lr}
 80006a4:	0047      	lsls	r7, r0, #1
 80006a6:	1c0e      	adds	r6, r1, #0
 80006a8:	0a64      	lsrs	r4, r4, #9
 80006aa:	0e3f      	lsrs	r7, r7, #24
 80006ac:	0fc5      	lsrs	r5, r0, #31
 80006ae:	2f00      	cmp	r7, #0
 80006b0:	d03c      	beq.n	800072c <__aeabi_fdiv+0x94>
 80006b2:	2fff      	cmp	r7, #255	@ 0xff
 80006b4:	d042      	beq.n	800073c <__aeabi_fdiv+0xa4>
 80006b6:	2300      	movs	r3, #0
 80006b8:	2280      	movs	r2, #128	@ 0x80
 80006ba:	4699      	mov	r9, r3
 80006bc:	469a      	mov	sl, r3
 80006be:	00e4      	lsls	r4, r4, #3
 80006c0:	04d2      	lsls	r2, r2, #19
 80006c2:	4314      	orrs	r4, r2
 80006c4:	3f7f      	subs	r7, #127	@ 0x7f
 80006c6:	0273      	lsls	r3, r6, #9
 80006c8:	0a5b      	lsrs	r3, r3, #9
 80006ca:	4698      	mov	r8, r3
 80006cc:	0073      	lsls	r3, r6, #1
 80006ce:	0e1b      	lsrs	r3, r3, #24
 80006d0:	0ff6      	lsrs	r6, r6, #31
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d01b      	beq.n	800070e <__aeabi_fdiv+0x76>
 80006d6:	2bff      	cmp	r3, #255	@ 0xff
 80006d8:	d013      	beq.n	8000702 <__aeabi_fdiv+0x6a>
 80006da:	4642      	mov	r2, r8
 80006dc:	2180      	movs	r1, #128	@ 0x80
 80006de:	00d2      	lsls	r2, r2, #3
 80006e0:	04c9      	lsls	r1, r1, #19
 80006e2:	4311      	orrs	r1, r2
 80006e4:	4688      	mov	r8, r1
 80006e6:	2000      	movs	r0, #0
 80006e8:	3b7f      	subs	r3, #127	@ 0x7f
 80006ea:	0029      	movs	r1, r5
 80006ec:	1aff      	subs	r7, r7, r3
 80006ee:	464b      	mov	r3, r9
 80006f0:	4071      	eors	r1, r6
 80006f2:	b2c9      	uxtb	r1, r1
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d900      	bls.n	80006fa <__aeabi_fdiv+0x62>
 80006f8:	e0b5      	b.n	8000866 <__aeabi_fdiv+0x1ce>
 80006fa:	4a74      	ldr	r2, [pc, #464]	@ (80008cc <__aeabi_fdiv+0x234>)
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	58d3      	ldr	r3, [r2, r3]
 8000700:	469f      	mov	pc, r3
 8000702:	4643      	mov	r3, r8
 8000704:	2b00      	cmp	r3, #0
 8000706:	d13f      	bne.n	8000788 <__aeabi_fdiv+0xf0>
 8000708:	3fff      	subs	r7, #255	@ 0xff
 800070a:	3302      	adds	r3, #2
 800070c:	e003      	b.n	8000716 <__aeabi_fdiv+0x7e>
 800070e:	4643      	mov	r3, r8
 8000710:	2b00      	cmp	r3, #0
 8000712:	d12d      	bne.n	8000770 <__aeabi_fdiv+0xd8>
 8000714:	2301      	movs	r3, #1
 8000716:	0029      	movs	r1, r5
 8000718:	464a      	mov	r2, r9
 800071a:	4071      	eors	r1, r6
 800071c:	b2c9      	uxtb	r1, r1
 800071e:	431a      	orrs	r2, r3
 8000720:	2a0e      	cmp	r2, #14
 8000722:	d838      	bhi.n	8000796 <__aeabi_fdiv+0xfe>
 8000724:	486a      	ldr	r0, [pc, #424]	@ (80008d0 <__aeabi_fdiv+0x238>)
 8000726:	0092      	lsls	r2, r2, #2
 8000728:	5882      	ldr	r2, [r0, r2]
 800072a:	4697      	mov	pc, r2
 800072c:	2c00      	cmp	r4, #0
 800072e:	d113      	bne.n	8000758 <__aeabi_fdiv+0xc0>
 8000730:	2304      	movs	r3, #4
 8000732:	4699      	mov	r9, r3
 8000734:	3b03      	subs	r3, #3
 8000736:	2700      	movs	r7, #0
 8000738:	469a      	mov	sl, r3
 800073a:	e7c4      	b.n	80006c6 <__aeabi_fdiv+0x2e>
 800073c:	2c00      	cmp	r4, #0
 800073e:	d105      	bne.n	800074c <__aeabi_fdiv+0xb4>
 8000740:	2308      	movs	r3, #8
 8000742:	4699      	mov	r9, r3
 8000744:	3b06      	subs	r3, #6
 8000746:	27ff      	movs	r7, #255	@ 0xff
 8000748:	469a      	mov	sl, r3
 800074a:	e7bc      	b.n	80006c6 <__aeabi_fdiv+0x2e>
 800074c:	230c      	movs	r3, #12
 800074e:	4699      	mov	r9, r3
 8000750:	3b09      	subs	r3, #9
 8000752:	27ff      	movs	r7, #255	@ 0xff
 8000754:	469a      	mov	sl, r3
 8000756:	e7b6      	b.n	80006c6 <__aeabi_fdiv+0x2e>
 8000758:	0020      	movs	r0, r4
 800075a:	f001 faf1 	bl	8001d40 <__clzsi2>
 800075e:	2776      	movs	r7, #118	@ 0x76
 8000760:	1f43      	subs	r3, r0, #5
 8000762:	409c      	lsls	r4, r3
 8000764:	2300      	movs	r3, #0
 8000766:	427f      	negs	r7, r7
 8000768:	4699      	mov	r9, r3
 800076a:	469a      	mov	sl, r3
 800076c:	1a3f      	subs	r7, r7, r0
 800076e:	e7aa      	b.n	80006c6 <__aeabi_fdiv+0x2e>
 8000770:	4640      	mov	r0, r8
 8000772:	f001 fae5 	bl	8001d40 <__clzsi2>
 8000776:	4642      	mov	r2, r8
 8000778:	1f43      	subs	r3, r0, #5
 800077a:	409a      	lsls	r2, r3
 800077c:	2376      	movs	r3, #118	@ 0x76
 800077e:	425b      	negs	r3, r3
 8000780:	1a1b      	subs	r3, r3, r0
 8000782:	4690      	mov	r8, r2
 8000784:	2000      	movs	r0, #0
 8000786:	e7b0      	b.n	80006ea <__aeabi_fdiv+0x52>
 8000788:	2303      	movs	r3, #3
 800078a:	464a      	mov	r2, r9
 800078c:	431a      	orrs	r2, r3
 800078e:	4691      	mov	r9, r2
 8000790:	2003      	movs	r0, #3
 8000792:	33fc      	adds	r3, #252	@ 0xfc
 8000794:	e7a9      	b.n	80006ea <__aeabi_fdiv+0x52>
 8000796:	000d      	movs	r5, r1
 8000798:	20ff      	movs	r0, #255	@ 0xff
 800079a:	2200      	movs	r2, #0
 800079c:	05c0      	lsls	r0, r0, #23
 800079e:	07ed      	lsls	r5, r5, #31
 80007a0:	4310      	orrs	r0, r2
 80007a2:	4328      	orrs	r0, r5
 80007a4:	bce0      	pop	{r5, r6, r7}
 80007a6:	46ba      	mov	sl, r7
 80007a8:	46b1      	mov	r9, r6
 80007aa:	46a8      	mov	r8, r5
 80007ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ae:	000d      	movs	r5, r1
 80007b0:	2000      	movs	r0, #0
 80007b2:	2200      	movs	r2, #0
 80007b4:	e7f2      	b.n	800079c <__aeabi_fdiv+0x104>
 80007b6:	4653      	mov	r3, sl
 80007b8:	2b02      	cmp	r3, #2
 80007ba:	d0ed      	beq.n	8000798 <__aeabi_fdiv+0x100>
 80007bc:	2b03      	cmp	r3, #3
 80007be:	d033      	beq.n	8000828 <__aeabi_fdiv+0x190>
 80007c0:	46a0      	mov	r8, r4
 80007c2:	2b01      	cmp	r3, #1
 80007c4:	d105      	bne.n	80007d2 <__aeabi_fdiv+0x13a>
 80007c6:	2000      	movs	r0, #0
 80007c8:	2200      	movs	r2, #0
 80007ca:	e7e7      	b.n	800079c <__aeabi_fdiv+0x104>
 80007cc:	0035      	movs	r5, r6
 80007ce:	2803      	cmp	r0, #3
 80007d0:	d07a      	beq.n	80008c8 <__aeabi_fdiv+0x230>
 80007d2:	003b      	movs	r3, r7
 80007d4:	337f      	adds	r3, #127	@ 0x7f
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	dd2d      	ble.n	8000836 <__aeabi_fdiv+0x19e>
 80007da:	4642      	mov	r2, r8
 80007dc:	0752      	lsls	r2, r2, #29
 80007de:	d007      	beq.n	80007f0 <__aeabi_fdiv+0x158>
 80007e0:	220f      	movs	r2, #15
 80007e2:	4641      	mov	r1, r8
 80007e4:	400a      	ands	r2, r1
 80007e6:	2a04      	cmp	r2, #4
 80007e8:	d002      	beq.n	80007f0 <__aeabi_fdiv+0x158>
 80007ea:	2204      	movs	r2, #4
 80007ec:	4694      	mov	ip, r2
 80007ee:	44e0      	add	r8, ip
 80007f0:	4642      	mov	r2, r8
 80007f2:	0112      	lsls	r2, r2, #4
 80007f4:	d505      	bpl.n	8000802 <__aeabi_fdiv+0x16a>
 80007f6:	4642      	mov	r2, r8
 80007f8:	4b36      	ldr	r3, [pc, #216]	@ (80008d4 <__aeabi_fdiv+0x23c>)
 80007fa:	401a      	ands	r2, r3
 80007fc:	003b      	movs	r3, r7
 80007fe:	4690      	mov	r8, r2
 8000800:	3380      	adds	r3, #128	@ 0x80
 8000802:	2bfe      	cmp	r3, #254	@ 0xfe
 8000804:	dcc8      	bgt.n	8000798 <__aeabi_fdiv+0x100>
 8000806:	4642      	mov	r2, r8
 8000808:	0192      	lsls	r2, r2, #6
 800080a:	0a52      	lsrs	r2, r2, #9
 800080c:	b2d8      	uxtb	r0, r3
 800080e:	e7c5      	b.n	800079c <__aeabi_fdiv+0x104>
 8000810:	2280      	movs	r2, #128	@ 0x80
 8000812:	2500      	movs	r5, #0
 8000814:	20ff      	movs	r0, #255	@ 0xff
 8000816:	03d2      	lsls	r2, r2, #15
 8000818:	e7c0      	b.n	800079c <__aeabi_fdiv+0x104>
 800081a:	2280      	movs	r2, #128	@ 0x80
 800081c:	03d2      	lsls	r2, r2, #15
 800081e:	4214      	tst	r4, r2
 8000820:	d002      	beq.n	8000828 <__aeabi_fdiv+0x190>
 8000822:	4643      	mov	r3, r8
 8000824:	4213      	tst	r3, r2
 8000826:	d049      	beq.n	80008bc <__aeabi_fdiv+0x224>
 8000828:	2280      	movs	r2, #128	@ 0x80
 800082a:	03d2      	lsls	r2, r2, #15
 800082c:	4322      	orrs	r2, r4
 800082e:	0252      	lsls	r2, r2, #9
 8000830:	20ff      	movs	r0, #255	@ 0xff
 8000832:	0a52      	lsrs	r2, r2, #9
 8000834:	e7b2      	b.n	800079c <__aeabi_fdiv+0x104>
 8000836:	2201      	movs	r2, #1
 8000838:	1ad3      	subs	r3, r2, r3
 800083a:	2b1b      	cmp	r3, #27
 800083c:	dcc3      	bgt.n	80007c6 <__aeabi_fdiv+0x12e>
 800083e:	4642      	mov	r2, r8
 8000840:	40da      	lsrs	r2, r3
 8000842:	4643      	mov	r3, r8
 8000844:	379e      	adds	r7, #158	@ 0x9e
 8000846:	40bb      	lsls	r3, r7
 8000848:	1e59      	subs	r1, r3, #1
 800084a:	418b      	sbcs	r3, r1
 800084c:	431a      	orrs	r2, r3
 800084e:	0753      	lsls	r3, r2, #29
 8000850:	d004      	beq.n	800085c <__aeabi_fdiv+0x1c4>
 8000852:	230f      	movs	r3, #15
 8000854:	4013      	ands	r3, r2
 8000856:	2b04      	cmp	r3, #4
 8000858:	d000      	beq.n	800085c <__aeabi_fdiv+0x1c4>
 800085a:	3204      	adds	r2, #4
 800085c:	0153      	lsls	r3, r2, #5
 800085e:	d529      	bpl.n	80008b4 <__aeabi_fdiv+0x21c>
 8000860:	2001      	movs	r0, #1
 8000862:	2200      	movs	r2, #0
 8000864:	e79a      	b.n	800079c <__aeabi_fdiv+0x104>
 8000866:	4642      	mov	r2, r8
 8000868:	0163      	lsls	r3, r4, #5
 800086a:	0155      	lsls	r5, r2, #5
 800086c:	42ab      	cmp	r3, r5
 800086e:	d215      	bcs.n	800089c <__aeabi_fdiv+0x204>
 8000870:	201b      	movs	r0, #27
 8000872:	2200      	movs	r2, #0
 8000874:	3f01      	subs	r7, #1
 8000876:	2601      	movs	r6, #1
 8000878:	001c      	movs	r4, r3
 800087a:	0052      	lsls	r2, r2, #1
 800087c:	005b      	lsls	r3, r3, #1
 800087e:	2c00      	cmp	r4, #0
 8000880:	db01      	blt.n	8000886 <__aeabi_fdiv+0x1ee>
 8000882:	429d      	cmp	r5, r3
 8000884:	d801      	bhi.n	800088a <__aeabi_fdiv+0x1f2>
 8000886:	1b5b      	subs	r3, r3, r5
 8000888:	4332      	orrs	r2, r6
 800088a:	3801      	subs	r0, #1
 800088c:	2800      	cmp	r0, #0
 800088e:	d1f3      	bne.n	8000878 <__aeabi_fdiv+0x1e0>
 8000890:	1e58      	subs	r0, r3, #1
 8000892:	4183      	sbcs	r3, r0
 8000894:	4313      	orrs	r3, r2
 8000896:	4698      	mov	r8, r3
 8000898:	000d      	movs	r5, r1
 800089a:	e79a      	b.n	80007d2 <__aeabi_fdiv+0x13a>
 800089c:	201a      	movs	r0, #26
 800089e:	2201      	movs	r2, #1
 80008a0:	1b5b      	subs	r3, r3, r5
 80008a2:	e7e8      	b.n	8000876 <__aeabi_fdiv+0x1de>
 80008a4:	3b02      	subs	r3, #2
 80008a6:	425a      	negs	r2, r3
 80008a8:	4153      	adcs	r3, r2
 80008aa:	425b      	negs	r3, r3
 80008ac:	0035      	movs	r5, r6
 80008ae:	2200      	movs	r2, #0
 80008b0:	b2d8      	uxtb	r0, r3
 80008b2:	e773      	b.n	800079c <__aeabi_fdiv+0x104>
 80008b4:	0192      	lsls	r2, r2, #6
 80008b6:	2000      	movs	r0, #0
 80008b8:	0a52      	lsrs	r2, r2, #9
 80008ba:	e76f      	b.n	800079c <__aeabi_fdiv+0x104>
 80008bc:	431a      	orrs	r2, r3
 80008be:	0252      	lsls	r2, r2, #9
 80008c0:	0035      	movs	r5, r6
 80008c2:	20ff      	movs	r0, #255	@ 0xff
 80008c4:	0a52      	lsrs	r2, r2, #9
 80008c6:	e769      	b.n	800079c <__aeabi_fdiv+0x104>
 80008c8:	4644      	mov	r4, r8
 80008ca:	e7ad      	b.n	8000828 <__aeabi_fdiv+0x190>
 80008cc:	08009e8c 	.word	0x08009e8c
 80008d0:	08009ecc 	.word	0x08009ecc
 80008d4:	f7ffffff 	.word	0xf7ffffff

080008d8 <__aeabi_fsub>:
 80008d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008da:	4647      	mov	r7, r8
 80008dc:	46ce      	mov	lr, r9
 80008de:	024e      	lsls	r6, r1, #9
 80008e0:	0243      	lsls	r3, r0, #9
 80008e2:	0045      	lsls	r5, r0, #1
 80008e4:	0a72      	lsrs	r2, r6, #9
 80008e6:	0fc4      	lsrs	r4, r0, #31
 80008e8:	0048      	lsls	r0, r1, #1
 80008ea:	b580      	push	{r7, lr}
 80008ec:	4694      	mov	ip, r2
 80008ee:	0a5f      	lsrs	r7, r3, #9
 80008f0:	0e2d      	lsrs	r5, r5, #24
 80008f2:	099b      	lsrs	r3, r3, #6
 80008f4:	0e00      	lsrs	r0, r0, #24
 80008f6:	0fc9      	lsrs	r1, r1, #31
 80008f8:	09b6      	lsrs	r6, r6, #6
 80008fa:	28ff      	cmp	r0, #255	@ 0xff
 80008fc:	d024      	beq.n	8000948 <__aeabi_fsub+0x70>
 80008fe:	2201      	movs	r2, #1
 8000900:	4051      	eors	r1, r2
 8000902:	1a2a      	subs	r2, r5, r0
 8000904:	428c      	cmp	r4, r1
 8000906:	d00f      	beq.n	8000928 <__aeabi_fsub+0x50>
 8000908:	2a00      	cmp	r2, #0
 800090a:	dc00      	bgt.n	800090e <__aeabi_fsub+0x36>
 800090c:	e16a      	b.n	8000be4 <__aeabi_fsub+0x30c>
 800090e:	2800      	cmp	r0, #0
 8000910:	d135      	bne.n	800097e <__aeabi_fsub+0xa6>
 8000912:	2e00      	cmp	r6, #0
 8000914:	d100      	bne.n	8000918 <__aeabi_fsub+0x40>
 8000916:	e0a2      	b.n	8000a5e <__aeabi_fsub+0x186>
 8000918:	1e51      	subs	r1, r2, #1
 800091a:	2a01      	cmp	r2, #1
 800091c:	d100      	bne.n	8000920 <__aeabi_fsub+0x48>
 800091e:	e124      	b.n	8000b6a <__aeabi_fsub+0x292>
 8000920:	2aff      	cmp	r2, #255	@ 0xff
 8000922:	d021      	beq.n	8000968 <__aeabi_fsub+0x90>
 8000924:	000a      	movs	r2, r1
 8000926:	e02f      	b.n	8000988 <__aeabi_fsub+0xb0>
 8000928:	2a00      	cmp	r2, #0
 800092a:	dc00      	bgt.n	800092e <__aeabi_fsub+0x56>
 800092c:	e167      	b.n	8000bfe <__aeabi_fsub+0x326>
 800092e:	2800      	cmp	r0, #0
 8000930:	d05e      	beq.n	80009f0 <__aeabi_fsub+0x118>
 8000932:	2dff      	cmp	r5, #255	@ 0xff
 8000934:	d018      	beq.n	8000968 <__aeabi_fsub+0x90>
 8000936:	2180      	movs	r1, #128	@ 0x80
 8000938:	04c9      	lsls	r1, r1, #19
 800093a:	430e      	orrs	r6, r1
 800093c:	2a1b      	cmp	r2, #27
 800093e:	dc00      	bgt.n	8000942 <__aeabi_fsub+0x6a>
 8000940:	e076      	b.n	8000a30 <__aeabi_fsub+0x158>
 8000942:	002a      	movs	r2, r5
 8000944:	3301      	adds	r3, #1
 8000946:	e032      	b.n	80009ae <__aeabi_fsub+0xd6>
 8000948:	002a      	movs	r2, r5
 800094a:	3aff      	subs	r2, #255	@ 0xff
 800094c:	4691      	mov	r9, r2
 800094e:	2e00      	cmp	r6, #0
 8000950:	d042      	beq.n	80009d8 <__aeabi_fsub+0x100>
 8000952:	428c      	cmp	r4, r1
 8000954:	d055      	beq.n	8000a02 <__aeabi_fsub+0x12a>
 8000956:	464a      	mov	r2, r9
 8000958:	2a00      	cmp	r2, #0
 800095a:	d100      	bne.n	800095e <__aeabi_fsub+0x86>
 800095c:	e09c      	b.n	8000a98 <__aeabi_fsub+0x1c0>
 800095e:	2d00      	cmp	r5, #0
 8000960:	d100      	bne.n	8000964 <__aeabi_fsub+0x8c>
 8000962:	e077      	b.n	8000a54 <__aeabi_fsub+0x17c>
 8000964:	000c      	movs	r4, r1
 8000966:	0033      	movs	r3, r6
 8000968:	08db      	lsrs	r3, r3, #3
 800096a:	2b00      	cmp	r3, #0
 800096c:	d100      	bne.n	8000970 <__aeabi_fsub+0x98>
 800096e:	e06e      	b.n	8000a4e <__aeabi_fsub+0x176>
 8000970:	2280      	movs	r2, #128	@ 0x80
 8000972:	03d2      	lsls	r2, r2, #15
 8000974:	4313      	orrs	r3, r2
 8000976:	025b      	lsls	r3, r3, #9
 8000978:	20ff      	movs	r0, #255	@ 0xff
 800097a:	0a5b      	lsrs	r3, r3, #9
 800097c:	e024      	b.n	80009c8 <__aeabi_fsub+0xf0>
 800097e:	2dff      	cmp	r5, #255	@ 0xff
 8000980:	d0f2      	beq.n	8000968 <__aeabi_fsub+0x90>
 8000982:	2180      	movs	r1, #128	@ 0x80
 8000984:	04c9      	lsls	r1, r1, #19
 8000986:	430e      	orrs	r6, r1
 8000988:	2101      	movs	r1, #1
 800098a:	2a1b      	cmp	r2, #27
 800098c:	dc08      	bgt.n	80009a0 <__aeabi_fsub+0xc8>
 800098e:	0031      	movs	r1, r6
 8000990:	2020      	movs	r0, #32
 8000992:	40d1      	lsrs	r1, r2
 8000994:	1a82      	subs	r2, r0, r2
 8000996:	4096      	lsls	r6, r2
 8000998:	0032      	movs	r2, r6
 800099a:	1e50      	subs	r0, r2, #1
 800099c:	4182      	sbcs	r2, r0
 800099e:	4311      	orrs	r1, r2
 80009a0:	1a5b      	subs	r3, r3, r1
 80009a2:	015a      	lsls	r2, r3, #5
 80009a4:	d460      	bmi.n	8000a68 <__aeabi_fsub+0x190>
 80009a6:	2107      	movs	r1, #7
 80009a8:	002a      	movs	r2, r5
 80009aa:	4019      	ands	r1, r3
 80009ac:	d057      	beq.n	8000a5e <__aeabi_fsub+0x186>
 80009ae:	210f      	movs	r1, #15
 80009b0:	4019      	ands	r1, r3
 80009b2:	2904      	cmp	r1, #4
 80009b4:	d000      	beq.n	80009b8 <__aeabi_fsub+0xe0>
 80009b6:	3304      	adds	r3, #4
 80009b8:	0159      	lsls	r1, r3, #5
 80009ba:	d550      	bpl.n	8000a5e <__aeabi_fsub+0x186>
 80009bc:	1c50      	adds	r0, r2, #1
 80009be:	2afe      	cmp	r2, #254	@ 0xfe
 80009c0:	d045      	beq.n	8000a4e <__aeabi_fsub+0x176>
 80009c2:	019b      	lsls	r3, r3, #6
 80009c4:	b2c0      	uxtb	r0, r0
 80009c6:	0a5b      	lsrs	r3, r3, #9
 80009c8:	05c0      	lsls	r0, r0, #23
 80009ca:	4318      	orrs	r0, r3
 80009cc:	07e4      	lsls	r4, r4, #31
 80009ce:	4320      	orrs	r0, r4
 80009d0:	bcc0      	pop	{r6, r7}
 80009d2:	46b9      	mov	r9, r7
 80009d4:	46b0      	mov	r8, r6
 80009d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80009d8:	2201      	movs	r2, #1
 80009da:	4051      	eors	r1, r2
 80009dc:	428c      	cmp	r4, r1
 80009de:	d1ba      	bne.n	8000956 <__aeabi_fsub+0x7e>
 80009e0:	464a      	mov	r2, r9
 80009e2:	2a00      	cmp	r2, #0
 80009e4:	d010      	beq.n	8000a08 <__aeabi_fsub+0x130>
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d100      	bne.n	80009ec <__aeabi_fsub+0x114>
 80009ea:	e098      	b.n	8000b1e <__aeabi_fsub+0x246>
 80009ec:	2300      	movs	r3, #0
 80009ee:	e7bb      	b.n	8000968 <__aeabi_fsub+0x90>
 80009f0:	2e00      	cmp	r6, #0
 80009f2:	d034      	beq.n	8000a5e <__aeabi_fsub+0x186>
 80009f4:	1e51      	subs	r1, r2, #1
 80009f6:	2a01      	cmp	r2, #1
 80009f8:	d06e      	beq.n	8000ad8 <__aeabi_fsub+0x200>
 80009fa:	2aff      	cmp	r2, #255	@ 0xff
 80009fc:	d0b4      	beq.n	8000968 <__aeabi_fsub+0x90>
 80009fe:	000a      	movs	r2, r1
 8000a00:	e79c      	b.n	800093c <__aeabi_fsub+0x64>
 8000a02:	2a00      	cmp	r2, #0
 8000a04:	d000      	beq.n	8000a08 <__aeabi_fsub+0x130>
 8000a06:	e088      	b.n	8000b1a <__aeabi_fsub+0x242>
 8000a08:	20fe      	movs	r0, #254	@ 0xfe
 8000a0a:	1c6a      	adds	r2, r5, #1
 8000a0c:	4210      	tst	r0, r2
 8000a0e:	d000      	beq.n	8000a12 <__aeabi_fsub+0x13a>
 8000a10:	e092      	b.n	8000b38 <__aeabi_fsub+0x260>
 8000a12:	2d00      	cmp	r5, #0
 8000a14:	d000      	beq.n	8000a18 <__aeabi_fsub+0x140>
 8000a16:	e0a4      	b.n	8000b62 <__aeabi_fsub+0x28a>
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d100      	bne.n	8000a1e <__aeabi_fsub+0x146>
 8000a1c:	e0cb      	b.n	8000bb6 <__aeabi_fsub+0x2de>
 8000a1e:	2e00      	cmp	r6, #0
 8000a20:	d000      	beq.n	8000a24 <__aeabi_fsub+0x14c>
 8000a22:	e0ca      	b.n	8000bba <__aeabi_fsub+0x2e2>
 8000a24:	2200      	movs	r2, #0
 8000a26:	08db      	lsrs	r3, r3, #3
 8000a28:	025b      	lsls	r3, r3, #9
 8000a2a:	0a5b      	lsrs	r3, r3, #9
 8000a2c:	b2d0      	uxtb	r0, r2
 8000a2e:	e7cb      	b.n	80009c8 <__aeabi_fsub+0xf0>
 8000a30:	0031      	movs	r1, r6
 8000a32:	2020      	movs	r0, #32
 8000a34:	40d1      	lsrs	r1, r2
 8000a36:	1a82      	subs	r2, r0, r2
 8000a38:	4096      	lsls	r6, r2
 8000a3a:	0032      	movs	r2, r6
 8000a3c:	1e50      	subs	r0, r2, #1
 8000a3e:	4182      	sbcs	r2, r0
 8000a40:	430a      	orrs	r2, r1
 8000a42:	189b      	adds	r3, r3, r2
 8000a44:	015a      	lsls	r2, r3, #5
 8000a46:	d5ae      	bpl.n	80009a6 <__aeabi_fsub+0xce>
 8000a48:	1c6a      	adds	r2, r5, #1
 8000a4a:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a4c:	d14a      	bne.n	8000ae4 <__aeabi_fsub+0x20c>
 8000a4e:	20ff      	movs	r0, #255	@ 0xff
 8000a50:	2300      	movs	r3, #0
 8000a52:	e7b9      	b.n	80009c8 <__aeabi_fsub+0xf0>
 8000a54:	22ff      	movs	r2, #255	@ 0xff
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d14b      	bne.n	8000af2 <__aeabi_fsub+0x21a>
 8000a5a:	000c      	movs	r4, r1
 8000a5c:	0033      	movs	r3, r6
 8000a5e:	08db      	lsrs	r3, r3, #3
 8000a60:	2aff      	cmp	r2, #255	@ 0xff
 8000a62:	d100      	bne.n	8000a66 <__aeabi_fsub+0x18e>
 8000a64:	e781      	b.n	800096a <__aeabi_fsub+0x92>
 8000a66:	e7df      	b.n	8000a28 <__aeabi_fsub+0x150>
 8000a68:	019f      	lsls	r7, r3, #6
 8000a6a:	09bf      	lsrs	r7, r7, #6
 8000a6c:	0038      	movs	r0, r7
 8000a6e:	f001 f967 	bl	8001d40 <__clzsi2>
 8000a72:	3805      	subs	r0, #5
 8000a74:	4087      	lsls	r7, r0
 8000a76:	4285      	cmp	r5, r0
 8000a78:	dc21      	bgt.n	8000abe <__aeabi_fsub+0x1e6>
 8000a7a:	003b      	movs	r3, r7
 8000a7c:	2120      	movs	r1, #32
 8000a7e:	1b42      	subs	r2, r0, r5
 8000a80:	3201      	adds	r2, #1
 8000a82:	40d3      	lsrs	r3, r2
 8000a84:	1a8a      	subs	r2, r1, r2
 8000a86:	4097      	lsls	r7, r2
 8000a88:	1e7a      	subs	r2, r7, #1
 8000a8a:	4197      	sbcs	r7, r2
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	433b      	orrs	r3, r7
 8000a90:	0759      	lsls	r1, r3, #29
 8000a92:	d000      	beq.n	8000a96 <__aeabi_fsub+0x1be>
 8000a94:	e78b      	b.n	80009ae <__aeabi_fsub+0xd6>
 8000a96:	e78f      	b.n	80009b8 <__aeabi_fsub+0xe0>
 8000a98:	20fe      	movs	r0, #254	@ 0xfe
 8000a9a:	1c6a      	adds	r2, r5, #1
 8000a9c:	4210      	tst	r0, r2
 8000a9e:	d112      	bne.n	8000ac6 <__aeabi_fsub+0x1ee>
 8000aa0:	2d00      	cmp	r5, #0
 8000aa2:	d152      	bne.n	8000b4a <__aeabi_fsub+0x272>
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d07c      	beq.n	8000ba2 <__aeabi_fsub+0x2ca>
 8000aa8:	2e00      	cmp	r6, #0
 8000aaa:	d0bb      	beq.n	8000a24 <__aeabi_fsub+0x14c>
 8000aac:	1b9a      	subs	r2, r3, r6
 8000aae:	0150      	lsls	r0, r2, #5
 8000ab0:	d400      	bmi.n	8000ab4 <__aeabi_fsub+0x1dc>
 8000ab2:	e08b      	b.n	8000bcc <__aeabi_fsub+0x2f4>
 8000ab4:	2401      	movs	r4, #1
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	1af3      	subs	r3, r6, r3
 8000aba:	400c      	ands	r4, r1
 8000abc:	e7e8      	b.n	8000a90 <__aeabi_fsub+0x1b8>
 8000abe:	4b56      	ldr	r3, [pc, #344]	@ (8000c18 <__aeabi_fsub+0x340>)
 8000ac0:	1a2a      	subs	r2, r5, r0
 8000ac2:	403b      	ands	r3, r7
 8000ac4:	e7e4      	b.n	8000a90 <__aeabi_fsub+0x1b8>
 8000ac6:	1b9f      	subs	r7, r3, r6
 8000ac8:	017a      	lsls	r2, r7, #5
 8000aca:	d446      	bmi.n	8000b5a <__aeabi_fsub+0x282>
 8000acc:	2f00      	cmp	r7, #0
 8000ace:	d1cd      	bne.n	8000a6c <__aeabi_fsub+0x194>
 8000ad0:	2400      	movs	r4, #0
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	e777      	b.n	80009c8 <__aeabi_fsub+0xf0>
 8000ad8:	199b      	adds	r3, r3, r6
 8000ada:	2501      	movs	r5, #1
 8000adc:	3201      	adds	r2, #1
 8000ade:	0159      	lsls	r1, r3, #5
 8000ae0:	d400      	bmi.n	8000ae4 <__aeabi_fsub+0x20c>
 8000ae2:	e760      	b.n	80009a6 <__aeabi_fsub+0xce>
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	484d      	ldr	r0, [pc, #308]	@ (8000c1c <__aeabi_fsub+0x344>)
 8000ae8:	4019      	ands	r1, r3
 8000aea:	085b      	lsrs	r3, r3, #1
 8000aec:	4003      	ands	r3, r0
 8000aee:	430b      	orrs	r3, r1
 8000af0:	e7ce      	b.n	8000a90 <__aeabi_fsub+0x1b8>
 8000af2:	1e57      	subs	r7, r2, #1
 8000af4:	2a01      	cmp	r2, #1
 8000af6:	d05a      	beq.n	8000bae <__aeabi_fsub+0x2d6>
 8000af8:	000c      	movs	r4, r1
 8000afa:	2aff      	cmp	r2, #255	@ 0xff
 8000afc:	d033      	beq.n	8000b66 <__aeabi_fsub+0x28e>
 8000afe:	2201      	movs	r2, #1
 8000b00:	2f1b      	cmp	r7, #27
 8000b02:	dc07      	bgt.n	8000b14 <__aeabi_fsub+0x23c>
 8000b04:	2120      	movs	r1, #32
 8000b06:	1bc9      	subs	r1, r1, r7
 8000b08:	001a      	movs	r2, r3
 8000b0a:	408b      	lsls	r3, r1
 8000b0c:	40fa      	lsrs	r2, r7
 8000b0e:	1e59      	subs	r1, r3, #1
 8000b10:	418b      	sbcs	r3, r1
 8000b12:	431a      	orrs	r2, r3
 8000b14:	0005      	movs	r5, r0
 8000b16:	1ab3      	subs	r3, r6, r2
 8000b18:	e743      	b.n	80009a2 <__aeabi_fsub+0xca>
 8000b1a:	2d00      	cmp	r5, #0
 8000b1c:	d123      	bne.n	8000b66 <__aeabi_fsub+0x28e>
 8000b1e:	22ff      	movs	r2, #255	@ 0xff
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d09b      	beq.n	8000a5c <__aeabi_fsub+0x184>
 8000b24:	1e51      	subs	r1, r2, #1
 8000b26:	2a01      	cmp	r2, #1
 8000b28:	d0d6      	beq.n	8000ad8 <__aeabi_fsub+0x200>
 8000b2a:	2aff      	cmp	r2, #255	@ 0xff
 8000b2c:	d01b      	beq.n	8000b66 <__aeabi_fsub+0x28e>
 8000b2e:	291b      	cmp	r1, #27
 8000b30:	dd2c      	ble.n	8000b8c <__aeabi_fsub+0x2b4>
 8000b32:	0002      	movs	r2, r0
 8000b34:	1c73      	adds	r3, r6, #1
 8000b36:	e73a      	b.n	80009ae <__aeabi_fsub+0xd6>
 8000b38:	2aff      	cmp	r2, #255	@ 0xff
 8000b3a:	d088      	beq.n	8000a4e <__aeabi_fsub+0x176>
 8000b3c:	199b      	adds	r3, r3, r6
 8000b3e:	085b      	lsrs	r3, r3, #1
 8000b40:	0759      	lsls	r1, r3, #29
 8000b42:	d000      	beq.n	8000b46 <__aeabi_fsub+0x26e>
 8000b44:	e733      	b.n	80009ae <__aeabi_fsub+0xd6>
 8000b46:	08db      	lsrs	r3, r3, #3
 8000b48:	e76e      	b.n	8000a28 <__aeabi_fsub+0x150>
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d110      	bne.n	8000b70 <__aeabi_fsub+0x298>
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	d043      	beq.n	8000bda <__aeabi_fsub+0x302>
 8000b52:	2401      	movs	r4, #1
 8000b54:	0033      	movs	r3, r6
 8000b56:	400c      	ands	r4, r1
 8000b58:	e706      	b.n	8000968 <__aeabi_fsub+0x90>
 8000b5a:	2401      	movs	r4, #1
 8000b5c:	1af7      	subs	r7, r6, r3
 8000b5e:	400c      	ands	r4, r1
 8000b60:	e784      	b.n	8000a6c <__aeabi_fsub+0x194>
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d104      	bne.n	8000b70 <__aeabi_fsub+0x298>
 8000b66:	0033      	movs	r3, r6
 8000b68:	e6fe      	b.n	8000968 <__aeabi_fsub+0x90>
 8000b6a:	2501      	movs	r5, #1
 8000b6c:	1b9b      	subs	r3, r3, r6
 8000b6e:	e718      	b.n	80009a2 <__aeabi_fsub+0xca>
 8000b70:	2e00      	cmp	r6, #0
 8000b72:	d100      	bne.n	8000b76 <__aeabi_fsub+0x29e>
 8000b74:	e6f8      	b.n	8000968 <__aeabi_fsub+0x90>
 8000b76:	2280      	movs	r2, #128	@ 0x80
 8000b78:	03d2      	lsls	r2, r2, #15
 8000b7a:	4297      	cmp	r7, r2
 8000b7c:	d304      	bcc.n	8000b88 <__aeabi_fsub+0x2b0>
 8000b7e:	4594      	cmp	ip, r2
 8000b80:	d202      	bcs.n	8000b88 <__aeabi_fsub+0x2b0>
 8000b82:	2401      	movs	r4, #1
 8000b84:	0033      	movs	r3, r6
 8000b86:	400c      	ands	r4, r1
 8000b88:	08db      	lsrs	r3, r3, #3
 8000b8a:	e6f1      	b.n	8000970 <__aeabi_fsub+0x98>
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	2520      	movs	r5, #32
 8000b90:	40ca      	lsrs	r2, r1
 8000b92:	1a69      	subs	r1, r5, r1
 8000b94:	408b      	lsls	r3, r1
 8000b96:	1e59      	subs	r1, r3, #1
 8000b98:	418b      	sbcs	r3, r1
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	0005      	movs	r5, r0
 8000b9e:	199b      	adds	r3, r3, r6
 8000ba0:	e750      	b.n	8000a44 <__aeabi_fsub+0x16c>
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d094      	beq.n	8000ad0 <__aeabi_fsub+0x1f8>
 8000ba6:	2401      	movs	r4, #1
 8000ba8:	0033      	movs	r3, r6
 8000baa:	400c      	ands	r4, r1
 8000bac:	e73a      	b.n	8000a24 <__aeabi_fsub+0x14c>
 8000bae:	000c      	movs	r4, r1
 8000bb0:	2501      	movs	r5, #1
 8000bb2:	1af3      	subs	r3, r6, r3
 8000bb4:	e6f5      	b.n	80009a2 <__aeabi_fsub+0xca>
 8000bb6:	0033      	movs	r3, r6
 8000bb8:	e734      	b.n	8000a24 <__aeabi_fsub+0x14c>
 8000bba:	199b      	adds	r3, r3, r6
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	0159      	lsls	r1, r3, #5
 8000bc0:	d5c1      	bpl.n	8000b46 <__aeabi_fsub+0x26e>
 8000bc2:	4a15      	ldr	r2, [pc, #84]	@ (8000c18 <__aeabi_fsub+0x340>)
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	08db      	lsrs	r3, r3, #3
 8000bc8:	2201      	movs	r2, #1
 8000bca:	e72d      	b.n	8000a28 <__aeabi_fsub+0x150>
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d100      	bne.n	8000bd2 <__aeabi_fsub+0x2fa>
 8000bd0:	e77e      	b.n	8000ad0 <__aeabi_fsub+0x1f8>
 8000bd2:	0013      	movs	r3, r2
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	08db      	lsrs	r3, r3, #3
 8000bd8:	e726      	b.n	8000a28 <__aeabi_fsub+0x150>
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	2400      	movs	r4, #0
 8000bde:	20ff      	movs	r0, #255	@ 0xff
 8000be0:	03db      	lsls	r3, r3, #15
 8000be2:	e6f1      	b.n	80009c8 <__aeabi_fsub+0xf0>
 8000be4:	2a00      	cmp	r2, #0
 8000be6:	d100      	bne.n	8000bea <__aeabi_fsub+0x312>
 8000be8:	e756      	b.n	8000a98 <__aeabi_fsub+0x1c0>
 8000bea:	1b47      	subs	r7, r0, r5
 8000bec:	003a      	movs	r2, r7
 8000bee:	2d00      	cmp	r5, #0
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_fsub+0x31c>
 8000bf2:	e730      	b.n	8000a56 <__aeabi_fsub+0x17e>
 8000bf4:	2280      	movs	r2, #128	@ 0x80
 8000bf6:	04d2      	lsls	r2, r2, #19
 8000bf8:	000c      	movs	r4, r1
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	e77f      	b.n	8000afe <__aeabi_fsub+0x226>
 8000bfe:	2a00      	cmp	r2, #0
 8000c00:	d100      	bne.n	8000c04 <__aeabi_fsub+0x32c>
 8000c02:	e701      	b.n	8000a08 <__aeabi_fsub+0x130>
 8000c04:	1b41      	subs	r1, r0, r5
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	d101      	bne.n	8000c0e <__aeabi_fsub+0x336>
 8000c0a:	000a      	movs	r2, r1
 8000c0c:	e788      	b.n	8000b20 <__aeabi_fsub+0x248>
 8000c0e:	2280      	movs	r2, #128	@ 0x80
 8000c10:	04d2      	lsls	r2, r2, #19
 8000c12:	4313      	orrs	r3, r2
 8000c14:	e78b      	b.n	8000b2e <__aeabi_fsub+0x256>
 8000c16:	46c0      	nop			@ (mov r8, r8)
 8000c18:	fbffffff 	.word	0xfbffffff
 8000c1c:	7dffffff 	.word	0x7dffffff

08000c20 <__aeabi_f2iz>:
 8000c20:	0241      	lsls	r1, r0, #9
 8000c22:	0042      	lsls	r2, r0, #1
 8000c24:	0fc3      	lsrs	r3, r0, #31
 8000c26:	0a49      	lsrs	r1, r1, #9
 8000c28:	2000      	movs	r0, #0
 8000c2a:	0e12      	lsrs	r2, r2, #24
 8000c2c:	2a7e      	cmp	r2, #126	@ 0x7e
 8000c2e:	dd03      	ble.n	8000c38 <__aeabi_f2iz+0x18>
 8000c30:	2a9d      	cmp	r2, #157	@ 0x9d
 8000c32:	dd02      	ble.n	8000c3a <__aeabi_f2iz+0x1a>
 8000c34:	4a09      	ldr	r2, [pc, #36]	@ (8000c5c <__aeabi_f2iz+0x3c>)
 8000c36:	1898      	adds	r0, r3, r2
 8000c38:	4770      	bx	lr
 8000c3a:	2080      	movs	r0, #128	@ 0x80
 8000c3c:	0400      	lsls	r0, r0, #16
 8000c3e:	4301      	orrs	r1, r0
 8000c40:	2a95      	cmp	r2, #149	@ 0x95
 8000c42:	dc07      	bgt.n	8000c54 <__aeabi_f2iz+0x34>
 8000c44:	2096      	movs	r0, #150	@ 0x96
 8000c46:	1a82      	subs	r2, r0, r2
 8000c48:	40d1      	lsrs	r1, r2
 8000c4a:	4248      	negs	r0, r1
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d1f3      	bne.n	8000c38 <__aeabi_f2iz+0x18>
 8000c50:	0008      	movs	r0, r1
 8000c52:	e7f1      	b.n	8000c38 <__aeabi_f2iz+0x18>
 8000c54:	3a96      	subs	r2, #150	@ 0x96
 8000c56:	4091      	lsls	r1, r2
 8000c58:	e7f7      	b.n	8000c4a <__aeabi_f2iz+0x2a>
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	7fffffff 	.word	0x7fffffff

08000c60 <__aeabi_ddiv>:
 8000c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c62:	46de      	mov	lr, fp
 8000c64:	4645      	mov	r5, r8
 8000c66:	4657      	mov	r7, sl
 8000c68:	464e      	mov	r6, r9
 8000c6a:	b5e0      	push	{r5, r6, r7, lr}
 8000c6c:	b087      	sub	sp, #28
 8000c6e:	9200      	str	r2, [sp, #0]
 8000c70:	9301      	str	r3, [sp, #4]
 8000c72:	030b      	lsls	r3, r1, #12
 8000c74:	0b1b      	lsrs	r3, r3, #12
 8000c76:	469b      	mov	fp, r3
 8000c78:	0fca      	lsrs	r2, r1, #31
 8000c7a:	004b      	lsls	r3, r1, #1
 8000c7c:	0004      	movs	r4, r0
 8000c7e:	4680      	mov	r8, r0
 8000c80:	0d5b      	lsrs	r3, r3, #21
 8000c82:	9202      	str	r2, [sp, #8]
 8000c84:	d100      	bne.n	8000c88 <__aeabi_ddiv+0x28>
 8000c86:	e16a      	b.n	8000f5e <__aeabi_ddiv+0x2fe>
 8000c88:	4ad4      	ldr	r2, [pc, #848]	@ (8000fdc <__aeabi_ddiv+0x37c>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	d100      	bne.n	8000c90 <__aeabi_ddiv+0x30>
 8000c8e:	e18c      	b.n	8000faa <__aeabi_ddiv+0x34a>
 8000c90:	4659      	mov	r1, fp
 8000c92:	0f42      	lsrs	r2, r0, #29
 8000c94:	00c9      	lsls	r1, r1, #3
 8000c96:	430a      	orrs	r2, r1
 8000c98:	2180      	movs	r1, #128	@ 0x80
 8000c9a:	0409      	lsls	r1, r1, #16
 8000c9c:	4311      	orrs	r1, r2
 8000c9e:	00c2      	lsls	r2, r0, #3
 8000ca0:	4690      	mov	r8, r2
 8000ca2:	4acf      	ldr	r2, [pc, #828]	@ (8000fe0 <__aeabi_ddiv+0x380>)
 8000ca4:	4689      	mov	r9, r1
 8000ca6:	4692      	mov	sl, r2
 8000ca8:	449a      	add	sl, r3
 8000caa:	2300      	movs	r3, #0
 8000cac:	2400      	movs	r4, #0
 8000cae:	9303      	str	r3, [sp, #12]
 8000cb0:	9e00      	ldr	r6, [sp, #0]
 8000cb2:	9f01      	ldr	r7, [sp, #4]
 8000cb4:	033b      	lsls	r3, r7, #12
 8000cb6:	0b1b      	lsrs	r3, r3, #12
 8000cb8:	469b      	mov	fp, r3
 8000cba:	007b      	lsls	r3, r7, #1
 8000cbc:	0030      	movs	r0, r6
 8000cbe:	0d5b      	lsrs	r3, r3, #21
 8000cc0:	0ffd      	lsrs	r5, r7, #31
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_ddiv+0x68>
 8000cc6:	e128      	b.n	8000f1a <__aeabi_ddiv+0x2ba>
 8000cc8:	4ac4      	ldr	r2, [pc, #784]	@ (8000fdc <__aeabi_ddiv+0x37c>)
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d100      	bne.n	8000cd0 <__aeabi_ddiv+0x70>
 8000cce:	e177      	b.n	8000fc0 <__aeabi_ddiv+0x360>
 8000cd0:	4659      	mov	r1, fp
 8000cd2:	0f72      	lsrs	r2, r6, #29
 8000cd4:	00c9      	lsls	r1, r1, #3
 8000cd6:	430a      	orrs	r2, r1
 8000cd8:	2180      	movs	r1, #128	@ 0x80
 8000cda:	0409      	lsls	r1, r1, #16
 8000cdc:	4311      	orrs	r1, r2
 8000cde:	468b      	mov	fp, r1
 8000ce0:	49bf      	ldr	r1, [pc, #764]	@ (8000fe0 <__aeabi_ddiv+0x380>)
 8000ce2:	00f2      	lsls	r2, r6, #3
 8000ce4:	468c      	mov	ip, r1
 8000ce6:	4651      	mov	r1, sl
 8000ce8:	4463      	add	r3, ip
 8000cea:	1acb      	subs	r3, r1, r3
 8000cec:	469a      	mov	sl, r3
 8000cee:	2300      	movs	r3, #0
 8000cf0:	9e02      	ldr	r6, [sp, #8]
 8000cf2:	406e      	eors	r6, r5
 8000cf4:	2c0f      	cmp	r4, #15
 8000cf6:	d827      	bhi.n	8000d48 <__aeabi_ddiv+0xe8>
 8000cf8:	49ba      	ldr	r1, [pc, #744]	@ (8000fe4 <__aeabi_ddiv+0x384>)
 8000cfa:	00a4      	lsls	r4, r4, #2
 8000cfc:	5909      	ldr	r1, [r1, r4]
 8000cfe:	468f      	mov	pc, r1
 8000d00:	46cb      	mov	fp, r9
 8000d02:	4642      	mov	r2, r8
 8000d04:	9e02      	ldr	r6, [sp, #8]
 8000d06:	9b03      	ldr	r3, [sp, #12]
 8000d08:	2b02      	cmp	r3, #2
 8000d0a:	d016      	beq.n	8000d3a <__aeabi_ddiv+0xda>
 8000d0c:	2b03      	cmp	r3, #3
 8000d0e:	d100      	bne.n	8000d12 <__aeabi_ddiv+0xb2>
 8000d10:	e2a6      	b.n	8001260 <__aeabi_ddiv+0x600>
 8000d12:	2b01      	cmp	r3, #1
 8000d14:	d000      	beq.n	8000d18 <__aeabi_ddiv+0xb8>
 8000d16:	e0df      	b.n	8000ed8 <__aeabi_ddiv+0x278>
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	2400      	movs	r4, #0
 8000d1e:	4690      	mov	r8, r2
 8000d20:	051b      	lsls	r3, r3, #20
 8000d22:	4323      	orrs	r3, r4
 8000d24:	07f6      	lsls	r6, r6, #31
 8000d26:	4333      	orrs	r3, r6
 8000d28:	4640      	mov	r0, r8
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	b007      	add	sp, #28
 8000d2e:	bcf0      	pop	{r4, r5, r6, r7}
 8000d30:	46bb      	mov	fp, r7
 8000d32:	46b2      	mov	sl, r6
 8000d34:	46a9      	mov	r9, r5
 8000d36:	46a0      	mov	r8, r4
 8000d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2400      	movs	r4, #0
 8000d3e:	4690      	mov	r8, r2
 8000d40:	4ba6      	ldr	r3, [pc, #664]	@ (8000fdc <__aeabi_ddiv+0x37c>)
 8000d42:	e7ed      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 8000d44:	002e      	movs	r6, r5
 8000d46:	e7df      	b.n	8000d08 <__aeabi_ddiv+0xa8>
 8000d48:	45cb      	cmp	fp, r9
 8000d4a:	d200      	bcs.n	8000d4e <__aeabi_ddiv+0xee>
 8000d4c:	e1d4      	b.n	80010f8 <__aeabi_ddiv+0x498>
 8000d4e:	d100      	bne.n	8000d52 <__aeabi_ddiv+0xf2>
 8000d50:	e1cf      	b.n	80010f2 <__aeabi_ddiv+0x492>
 8000d52:	2301      	movs	r3, #1
 8000d54:	425b      	negs	r3, r3
 8000d56:	469c      	mov	ip, r3
 8000d58:	4644      	mov	r4, r8
 8000d5a:	4648      	mov	r0, r9
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	44e2      	add	sl, ip
 8000d60:	465b      	mov	r3, fp
 8000d62:	0e15      	lsrs	r5, r2, #24
 8000d64:	021b      	lsls	r3, r3, #8
 8000d66:	431d      	orrs	r5, r3
 8000d68:	0c19      	lsrs	r1, r3, #16
 8000d6a:	042b      	lsls	r3, r5, #16
 8000d6c:	0212      	lsls	r2, r2, #8
 8000d6e:	9500      	str	r5, [sp, #0]
 8000d70:	0c1d      	lsrs	r5, r3, #16
 8000d72:	4691      	mov	r9, r2
 8000d74:	9102      	str	r1, [sp, #8]
 8000d76:	9503      	str	r5, [sp, #12]
 8000d78:	f7ff fa5c 	bl	8000234 <__aeabi_uidivmod>
 8000d7c:	0002      	movs	r2, r0
 8000d7e:	436a      	muls	r2, r5
 8000d80:	040b      	lsls	r3, r1, #16
 8000d82:	0c21      	lsrs	r1, r4, #16
 8000d84:	4680      	mov	r8, r0
 8000d86:	4319      	orrs	r1, r3
 8000d88:	428a      	cmp	r2, r1
 8000d8a:	d909      	bls.n	8000da0 <__aeabi_ddiv+0x140>
 8000d8c:	9d00      	ldr	r5, [sp, #0]
 8000d8e:	2301      	movs	r3, #1
 8000d90:	46ac      	mov	ip, r5
 8000d92:	425b      	negs	r3, r3
 8000d94:	4461      	add	r1, ip
 8000d96:	469c      	mov	ip, r3
 8000d98:	44e0      	add	r8, ip
 8000d9a:	428d      	cmp	r5, r1
 8000d9c:	d800      	bhi.n	8000da0 <__aeabi_ddiv+0x140>
 8000d9e:	e1fb      	b.n	8001198 <__aeabi_ddiv+0x538>
 8000da0:	1a88      	subs	r0, r1, r2
 8000da2:	9902      	ldr	r1, [sp, #8]
 8000da4:	f7ff fa46 	bl	8000234 <__aeabi_uidivmod>
 8000da8:	9a03      	ldr	r2, [sp, #12]
 8000daa:	0424      	lsls	r4, r4, #16
 8000dac:	4342      	muls	r2, r0
 8000dae:	0409      	lsls	r1, r1, #16
 8000db0:	0c24      	lsrs	r4, r4, #16
 8000db2:	0003      	movs	r3, r0
 8000db4:	430c      	orrs	r4, r1
 8000db6:	42a2      	cmp	r2, r4
 8000db8:	d906      	bls.n	8000dc8 <__aeabi_ddiv+0x168>
 8000dba:	9900      	ldr	r1, [sp, #0]
 8000dbc:	3b01      	subs	r3, #1
 8000dbe:	468c      	mov	ip, r1
 8000dc0:	4464      	add	r4, ip
 8000dc2:	42a1      	cmp	r1, r4
 8000dc4:	d800      	bhi.n	8000dc8 <__aeabi_ddiv+0x168>
 8000dc6:	e1e1      	b.n	800118c <__aeabi_ddiv+0x52c>
 8000dc8:	1aa0      	subs	r0, r4, r2
 8000dca:	4642      	mov	r2, r8
 8000dcc:	0412      	lsls	r2, r2, #16
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	4693      	mov	fp, r2
 8000dd2:	464b      	mov	r3, r9
 8000dd4:	4659      	mov	r1, fp
 8000dd6:	0c1b      	lsrs	r3, r3, #16
 8000dd8:	001d      	movs	r5, r3
 8000dda:	9304      	str	r3, [sp, #16]
 8000ddc:	040b      	lsls	r3, r1, #16
 8000dde:	4649      	mov	r1, r9
 8000de0:	0409      	lsls	r1, r1, #16
 8000de2:	0c09      	lsrs	r1, r1, #16
 8000de4:	000c      	movs	r4, r1
 8000de6:	0c1b      	lsrs	r3, r3, #16
 8000de8:	435c      	muls	r4, r3
 8000dea:	0c12      	lsrs	r2, r2, #16
 8000dec:	436b      	muls	r3, r5
 8000dee:	4688      	mov	r8, r1
 8000df0:	4351      	muls	r1, r2
 8000df2:	436a      	muls	r2, r5
 8000df4:	0c25      	lsrs	r5, r4, #16
 8000df6:	46ac      	mov	ip, r5
 8000df8:	185b      	adds	r3, r3, r1
 8000dfa:	4463      	add	r3, ip
 8000dfc:	4299      	cmp	r1, r3
 8000dfe:	d903      	bls.n	8000e08 <__aeabi_ddiv+0x1a8>
 8000e00:	2180      	movs	r1, #128	@ 0x80
 8000e02:	0249      	lsls	r1, r1, #9
 8000e04:	468c      	mov	ip, r1
 8000e06:	4462      	add	r2, ip
 8000e08:	0c19      	lsrs	r1, r3, #16
 8000e0a:	0424      	lsls	r4, r4, #16
 8000e0c:	041b      	lsls	r3, r3, #16
 8000e0e:	0c24      	lsrs	r4, r4, #16
 8000e10:	188a      	adds	r2, r1, r2
 8000e12:	191c      	adds	r4, r3, r4
 8000e14:	4290      	cmp	r0, r2
 8000e16:	d302      	bcc.n	8000e1e <__aeabi_ddiv+0x1be>
 8000e18:	d116      	bne.n	8000e48 <__aeabi_ddiv+0x1e8>
 8000e1a:	42a7      	cmp	r7, r4
 8000e1c:	d214      	bcs.n	8000e48 <__aeabi_ddiv+0x1e8>
 8000e1e:	465b      	mov	r3, fp
 8000e20:	9d00      	ldr	r5, [sp, #0]
 8000e22:	3b01      	subs	r3, #1
 8000e24:	444f      	add	r7, r9
 8000e26:	9305      	str	r3, [sp, #20]
 8000e28:	454f      	cmp	r7, r9
 8000e2a:	419b      	sbcs	r3, r3
 8000e2c:	46ac      	mov	ip, r5
 8000e2e:	425b      	negs	r3, r3
 8000e30:	4463      	add	r3, ip
 8000e32:	18c0      	adds	r0, r0, r3
 8000e34:	4285      	cmp	r5, r0
 8000e36:	d300      	bcc.n	8000e3a <__aeabi_ddiv+0x1da>
 8000e38:	e1a1      	b.n	800117e <__aeabi_ddiv+0x51e>
 8000e3a:	4282      	cmp	r2, r0
 8000e3c:	d900      	bls.n	8000e40 <__aeabi_ddiv+0x1e0>
 8000e3e:	e1f6      	b.n	800122e <__aeabi_ddiv+0x5ce>
 8000e40:	d100      	bne.n	8000e44 <__aeabi_ddiv+0x1e4>
 8000e42:	e1f1      	b.n	8001228 <__aeabi_ddiv+0x5c8>
 8000e44:	9b05      	ldr	r3, [sp, #20]
 8000e46:	469b      	mov	fp, r3
 8000e48:	1b3c      	subs	r4, r7, r4
 8000e4a:	42a7      	cmp	r7, r4
 8000e4c:	41bf      	sbcs	r7, r7
 8000e4e:	9d00      	ldr	r5, [sp, #0]
 8000e50:	1a80      	subs	r0, r0, r2
 8000e52:	427f      	negs	r7, r7
 8000e54:	1bc0      	subs	r0, r0, r7
 8000e56:	4285      	cmp	r5, r0
 8000e58:	d100      	bne.n	8000e5c <__aeabi_ddiv+0x1fc>
 8000e5a:	e1d0      	b.n	80011fe <__aeabi_ddiv+0x59e>
 8000e5c:	9902      	ldr	r1, [sp, #8]
 8000e5e:	f7ff f9e9 	bl	8000234 <__aeabi_uidivmod>
 8000e62:	9a03      	ldr	r2, [sp, #12]
 8000e64:	040b      	lsls	r3, r1, #16
 8000e66:	4342      	muls	r2, r0
 8000e68:	0c21      	lsrs	r1, r4, #16
 8000e6a:	0007      	movs	r7, r0
 8000e6c:	4319      	orrs	r1, r3
 8000e6e:	428a      	cmp	r2, r1
 8000e70:	d900      	bls.n	8000e74 <__aeabi_ddiv+0x214>
 8000e72:	e178      	b.n	8001166 <__aeabi_ddiv+0x506>
 8000e74:	1a88      	subs	r0, r1, r2
 8000e76:	9902      	ldr	r1, [sp, #8]
 8000e78:	f7ff f9dc 	bl	8000234 <__aeabi_uidivmod>
 8000e7c:	9a03      	ldr	r2, [sp, #12]
 8000e7e:	0424      	lsls	r4, r4, #16
 8000e80:	4342      	muls	r2, r0
 8000e82:	0409      	lsls	r1, r1, #16
 8000e84:	0c24      	lsrs	r4, r4, #16
 8000e86:	0003      	movs	r3, r0
 8000e88:	430c      	orrs	r4, r1
 8000e8a:	42a2      	cmp	r2, r4
 8000e8c:	d900      	bls.n	8000e90 <__aeabi_ddiv+0x230>
 8000e8e:	e15d      	b.n	800114c <__aeabi_ddiv+0x4ec>
 8000e90:	4641      	mov	r1, r8
 8000e92:	1aa4      	subs	r4, r4, r2
 8000e94:	043a      	lsls	r2, r7, #16
 8000e96:	431a      	orrs	r2, r3
 8000e98:	9d04      	ldr	r5, [sp, #16]
 8000e9a:	0413      	lsls	r3, r2, #16
 8000e9c:	0c1b      	lsrs	r3, r3, #16
 8000e9e:	4359      	muls	r1, r3
 8000ea0:	4647      	mov	r7, r8
 8000ea2:	436b      	muls	r3, r5
 8000ea4:	469c      	mov	ip, r3
 8000ea6:	0c10      	lsrs	r0, r2, #16
 8000ea8:	4347      	muls	r7, r0
 8000eaa:	0c0b      	lsrs	r3, r1, #16
 8000eac:	44bc      	add	ip, r7
 8000eae:	4463      	add	r3, ip
 8000eb0:	4368      	muls	r0, r5
 8000eb2:	429f      	cmp	r7, r3
 8000eb4:	d903      	bls.n	8000ebe <__aeabi_ddiv+0x25e>
 8000eb6:	2580      	movs	r5, #128	@ 0x80
 8000eb8:	026d      	lsls	r5, r5, #9
 8000eba:	46ac      	mov	ip, r5
 8000ebc:	4460      	add	r0, ip
 8000ebe:	0c1f      	lsrs	r7, r3, #16
 8000ec0:	0409      	lsls	r1, r1, #16
 8000ec2:	041b      	lsls	r3, r3, #16
 8000ec4:	0c09      	lsrs	r1, r1, #16
 8000ec6:	183f      	adds	r7, r7, r0
 8000ec8:	185b      	adds	r3, r3, r1
 8000eca:	42bc      	cmp	r4, r7
 8000ecc:	d200      	bcs.n	8000ed0 <__aeabi_ddiv+0x270>
 8000ece:	e102      	b.n	80010d6 <__aeabi_ddiv+0x476>
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0x274>
 8000ed2:	e0fd      	b.n	80010d0 <__aeabi_ddiv+0x470>
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	431a      	orrs	r2, r3
 8000ed8:	4b43      	ldr	r3, [pc, #268]	@ (8000fe8 <__aeabi_ddiv+0x388>)
 8000eda:	4453      	add	r3, sl
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	dc00      	bgt.n	8000ee2 <__aeabi_ddiv+0x282>
 8000ee0:	e0ae      	b.n	8001040 <__aeabi_ddiv+0x3e0>
 8000ee2:	0751      	lsls	r1, r2, #29
 8000ee4:	d000      	beq.n	8000ee8 <__aeabi_ddiv+0x288>
 8000ee6:	e198      	b.n	800121a <__aeabi_ddiv+0x5ba>
 8000ee8:	4659      	mov	r1, fp
 8000eea:	01c9      	lsls	r1, r1, #7
 8000eec:	d506      	bpl.n	8000efc <__aeabi_ddiv+0x29c>
 8000eee:	4659      	mov	r1, fp
 8000ef0:	4b3e      	ldr	r3, [pc, #248]	@ (8000fec <__aeabi_ddiv+0x38c>)
 8000ef2:	4019      	ands	r1, r3
 8000ef4:	2380      	movs	r3, #128	@ 0x80
 8000ef6:	468b      	mov	fp, r1
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	4453      	add	r3, sl
 8000efc:	493c      	ldr	r1, [pc, #240]	@ (8000ff0 <__aeabi_ddiv+0x390>)
 8000efe:	428b      	cmp	r3, r1
 8000f00:	dd00      	ble.n	8000f04 <__aeabi_ddiv+0x2a4>
 8000f02:	e71a      	b.n	8000d3a <__aeabi_ddiv+0xda>
 8000f04:	4659      	mov	r1, fp
 8000f06:	08d2      	lsrs	r2, r2, #3
 8000f08:	0749      	lsls	r1, r1, #29
 8000f0a:	4311      	orrs	r1, r2
 8000f0c:	465a      	mov	r2, fp
 8000f0e:	055b      	lsls	r3, r3, #21
 8000f10:	0254      	lsls	r4, r2, #9
 8000f12:	4688      	mov	r8, r1
 8000f14:	0b24      	lsrs	r4, r4, #12
 8000f16:	0d5b      	lsrs	r3, r3, #21
 8000f18:	e702      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 8000f1a:	465a      	mov	r2, fp
 8000f1c:	9b00      	ldr	r3, [sp, #0]
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	d100      	bne.n	8000f24 <__aeabi_ddiv+0x2c4>
 8000f22:	e07e      	b.n	8001022 <__aeabi_ddiv+0x3c2>
 8000f24:	465b      	mov	r3, fp
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d100      	bne.n	8000f2c <__aeabi_ddiv+0x2cc>
 8000f2a:	e100      	b.n	800112e <__aeabi_ddiv+0x4ce>
 8000f2c:	4658      	mov	r0, fp
 8000f2e:	f000 ff07 	bl	8001d40 <__clzsi2>
 8000f32:	0002      	movs	r2, r0
 8000f34:	0003      	movs	r3, r0
 8000f36:	3a0b      	subs	r2, #11
 8000f38:	271d      	movs	r7, #29
 8000f3a:	9e00      	ldr	r6, [sp, #0]
 8000f3c:	1aba      	subs	r2, r7, r2
 8000f3e:	0019      	movs	r1, r3
 8000f40:	4658      	mov	r0, fp
 8000f42:	40d6      	lsrs	r6, r2
 8000f44:	3908      	subs	r1, #8
 8000f46:	4088      	lsls	r0, r1
 8000f48:	0032      	movs	r2, r6
 8000f4a:	4302      	orrs	r2, r0
 8000f4c:	4693      	mov	fp, r2
 8000f4e:	9a00      	ldr	r2, [sp, #0]
 8000f50:	408a      	lsls	r2, r1
 8000f52:	4928      	ldr	r1, [pc, #160]	@ (8000ff4 <__aeabi_ddiv+0x394>)
 8000f54:	4453      	add	r3, sl
 8000f56:	468a      	mov	sl, r1
 8000f58:	449a      	add	sl, r3
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	e6c8      	b.n	8000cf0 <__aeabi_ddiv+0x90>
 8000f5e:	465b      	mov	r3, fp
 8000f60:	4303      	orrs	r3, r0
 8000f62:	4699      	mov	r9, r3
 8000f64:	d056      	beq.n	8001014 <__aeabi_ddiv+0x3b4>
 8000f66:	465b      	mov	r3, fp
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d100      	bne.n	8000f6e <__aeabi_ddiv+0x30e>
 8000f6c:	e0cd      	b.n	800110a <__aeabi_ddiv+0x4aa>
 8000f6e:	4658      	mov	r0, fp
 8000f70:	f000 fee6 	bl	8001d40 <__clzsi2>
 8000f74:	230b      	movs	r3, #11
 8000f76:	425b      	negs	r3, r3
 8000f78:	469c      	mov	ip, r3
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	4484      	add	ip, r0
 8000f7e:	4666      	mov	r6, ip
 8000f80:	231d      	movs	r3, #29
 8000f82:	1b9b      	subs	r3, r3, r6
 8000f84:	0026      	movs	r6, r4
 8000f86:	0011      	movs	r1, r2
 8000f88:	4658      	mov	r0, fp
 8000f8a:	40de      	lsrs	r6, r3
 8000f8c:	3908      	subs	r1, #8
 8000f8e:	4088      	lsls	r0, r1
 8000f90:	0033      	movs	r3, r6
 8000f92:	4303      	orrs	r3, r0
 8000f94:	4699      	mov	r9, r3
 8000f96:	0023      	movs	r3, r4
 8000f98:	408b      	lsls	r3, r1
 8000f9a:	4698      	mov	r8, r3
 8000f9c:	4b16      	ldr	r3, [pc, #88]	@ (8000ff8 <__aeabi_ddiv+0x398>)
 8000f9e:	2400      	movs	r4, #0
 8000fa0:	1a9b      	subs	r3, r3, r2
 8000fa2:	469a      	mov	sl, r3
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	9303      	str	r3, [sp, #12]
 8000fa8:	e682      	b.n	8000cb0 <__aeabi_ddiv+0x50>
 8000faa:	465a      	mov	r2, fp
 8000fac:	4302      	orrs	r2, r0
 8000fae:	4691      	mov	r9, r2
 8000fb0:	d12a      	bne.n	8001008 <__aeabi_ddiv+0x3a8>
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	469a      	mov	sl, r3
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	4690      	mov	r8, r2
 8000fba:	2408      	movs	r4, #8
 8000fbc:	9303      	str	r3, [sp, #12]
 8000fbe:	e677      	b.n	8000cb0 <__aeabi_ddiv+0x50>
 8000fc0:	465a      	mov	r2, fp
 8000fc2:	9b00      	ldr	r3, [sp, #0]
 8000fc4:	431a      	orrs	r2, r3
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <__aeabi_ddiv+0x39c>)
 8000fc8:	469c      	mov	ip, r3
 8000fca:	44e2      	add	sl, ip
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d117      	bne.n	8001000 <__aeabi_ddiv+0x3a0>
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	431c      	orrs	r4, r3
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	469b      	mov	fp, r3
 8000fd8:	3302      	adds	r3, #2
 8000fda:	e689      	b.n	8000cf0 <__aeabi_ddiv+0x90>
 8000fdc:	000007ff 	.word	0x000007ff
 8000fe0:	fffffc01 	.word	0xfffffc01
 8000fe4:	08009f08 	.word	0x08009f08
 8000fe8:	000003ff 	.word	0x000003ff
 8000fec:	feffffff 	.word	0xfeffffff
 8000ff0:	000007fe 	.word	0x000007fe
 8000ff4:	000003f3 	.word	0x000003f3
 8000ff8:	fffffc0d 	.word	0xfffffc0d
 8000ffc:	fffff801 	.word	0xfffff801
 8001000:	2303      	movs	r3, #3
 8001002:	0032      	movs	r2, r6
 8001004:	431c      	orrs	r4, r3
 8001006:	e673      	b.n	8000cf0 <__aeabi_ddiv+0x90>
 8001008:	469a      	mov	sl, r3
 800100a:	2303      	movs	r3, #3
 800100c:	46d9      	mov	r9, fp
 800100e:	240c      	movs	r4, #12
 8001010:	9303      	str	r3, [sp, #12]
 8001012:	e64d      	b.n	8000cb0 <__aeabi_ddiv+0x50>
 8001014:	2300      	movs	r3, #0
 8001016:	4698      	mov	r8, r3
 8001018:	469a      	mov	sl, r3
 800101a:	3301      	adds	r3, #1
 800101c:	2404      	movs	r4, #4
 800101e:	9303      	str	r3, [sp, #12]
 8001020:	e646      	b.n	8000cb0 <__aeabi_ddiv+0x50>
 8001022:	2301      	movs	r3, #1
 8001024:	431c      	orrs	r4, r3
 8001026:	2300      	movs	r3, #0
 8001028:	469b      	mov	fp, r3
 800102a:	3301      	adds	r3, #1
 800102c:	e660      	b.n	8000cf0 <__aeabi_ddiv+0x90>
 800102e:	2300      	movs	r3, #0
 8001030:	2480      	movs	r4, #128	@ 0x80
 8001032:	4698      	mov	r8, r3
 8001034:	2600      	movs	r6, #0
 8001036:	4b92      	ldr	r3, [pc, #584]	@ (8001280 <__aeabi_ddiv+0x620>)
 8001038:	0324      	lsls	r4, r4, #12
 800103a:	e671      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 800103c:	2201      	movs	r2, #1
 800103e:	4252      	negs	r2, r2
 8001040:	2101      	movs	r1, #1
 8001042:	1ac9      	subs	r1, r1, r3
 8001044:	2938      	cmp	r1, #56	@ 0x38
 8001046:	dd00      	ble.n	800104a <__aeabi_ddiv+0x3ea>
 8001048:	e666      	b.n	8000d18 <__aeabi_ddiv+0xb8>
 800104a:	291f      	cmp	r1, #31
 800104c:	dc00      	bgt.n	8001050 <__aeabi_ddiv+0x3f0>
 800104e:	e0ab      	b.n	80011a8 <__aeabi_ddiv+0x548>
 8001050:	201f      	movs	r0, #31
 8001052:	4240      	negs	r0, r0
 8001054:	1ac3      	subs	r3, r0, r3
 8001056:	4658      	mov	r0, fp
 8001058:	40d8      	lsrs	r0, r3
 800105a:	0003      	movs	r3, r0
 800105c:	2920      	cmp	r1, #32
 800105e:	d004      	beq.n	800106a <__aeabi_ddiv+0x40a>
 8001060:	4658      	mov	r0, fp
 8001062:	4988      	ldr	r1, [pc, #544]	@ (8001284 <__aeabi_ddiv+0x624>)
 8001064:	4451      	add	r1, sl
 8001066:	4088      	lsls	r0, r1
 8001068:	4302      	orrs	r2, r0
 800106a:	1e51      	subs	r1, r2, #1
 800106c:	418a      	sbcs	r2, r1
 800106e:	431a      	orrs	r2, r3
 8001070:	2307      	movs	r3, #7
 8001072:	0019      	movs	r1, r3
 8001074:	2400      	movs	r4, #0
 8001076:	4011      	ands	r1, r2
 8001078:	4213      	tst	r3, r2
 800107a:	d00c      	beq.n	8001096 <__aeabi_ddiv+0x436>
 800107c:	230f      	movs	r3, #15
 800107e:	4013      	ands	r3, r2
 8001080:	2b04      	cmp	r3, #4
 8001082:	d100      	bne.n	8001086 <__aeabi_ddiv+0x426>
 8001084:	e0f9      	b.n	800127a <__aeabi_ddiv+0x61a>
 8001086:	1d11      	adds	r1, r2, #4
 8001088:	4291      	cmp	r1, r2
 800108a:	419b      	sbcs	r3, r3
 800108c:	000a      	movs	r2, r1
 800108e:	425b      	negs	r3, r3
 8001090:	0759      	lsls	r1, r3, #29
 8001092:	025b      	lsls	r3, r3, #9
 8001094:	0b1c      	lsrs	r4, r3, #12
 8001096:	08d2      	lsrs	r2, r2, #3
 8001098:	430a      	orrs	r2, r1
 800109a:	4690      	mov	r8, r2
 800109c:	2300      	movs	r3, #0
 800109e:	e63f      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 80010a0:	2480      	movs	r4, #128	@ 0x80
 80010a2:	464b      	mov	r3, r9
 80010a4:	0324      	lsls	r4, r4, #12
 80010a6:	4223      	tst	r3, r4
 80010a8:	d009      	beq.n	80010be <__aeabi_ddiv+0x45e>
 80010aa:	465b      	mov	r3, fp
 80010ac:	4223      	tst	r3, r4
 80010ae:	d106      	bne.n	80010be <__aeabi_ddiv+0x45e>
 80010b0:	431c      	orrs	r4, r3
 80010b2:	0324      	lsls	r4, r4, #12
 80010b4:	002e      	movs	r6, r5
 80010b6:	4690      	mov	r8, r2
 80010b8:	4b71      	ldr	r3, [pc, #452]	@ (8001280 <__aeabi_ddiv+0x620>)
 80010ba:	0b24      	lsrs	r4, r4, #12
 80010bc:	e630      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 80010be:	2480      	movs	r4, #128	@ 0x80
 80010c0:	464b      	mov	r3, r9
 80010c2:	0324      	lsls	r4, r4, #12
 80010c4:	431c      	orrs	r4, r3
 80010c6:	0324      	lsls	r4, r4, #12
 80010c8:	9e02      	ldr	r6, [sp, #8]
 80010ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001280 <__aeabi_ddiv+0x620>)
 80010cc:	0b24      	lsrs	r4, r4, #12
 80010ce:	e627      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d100      	bne.n	80010d6 <__aeabi_ddiv+0x476>
 80010d4:	e700      	b.n	8000ed8 <__aeabi_ddiv+0x278>
 80010d6:	9800      	ldr	r0, [sp, #0]
 80010d8:	1e51      	subs	r1, r2, #1
 80010da:	4684      	mov	ip, r0
 80010dc:	4464      	add	r4, ip
 80010de:	4284      	cmp	r4, r0
 80010e0:	d200      	bcs.n	80010e4 <__aeabi_ddiv+0x484>
 80010e2:	e084      	b.n	80011ee <__aeabi_ddiv+0x58e>
 80010e4:	42bc      	cmp	r4, r7
 80010e6:	d200      	bcs.n	80010ea <__aeabi_ddiv+0x48a>
 80010e8:	e0ae      	b.n	8001248 <__aeabi_ddiv+0x5e8>
 80010ea:	d100      	bne.n	80010ee <__aeabi_ddiv+0x48e>
 80010ec:	e0c1      	b.n	8001272 <__aeabi_ddiv+0x612>
 80010ee:	000a      	movs	r2, r1
 80010f0:	e6f0      	b.n	8000ed4 <__aeabi_ddiv+0x274>
 80010f2:	4542      	cmp	r2, r8
 80010f4:	d900      	bls.n	80010f8 <__aeabi_ddiv+0x498>
 80010f6:	e62c      	b.n	8000d52 <__aeabi_ddiv+0xf2>
 80010f8:	464b      	mov	r3, r9
 80010fa:	07dc      	lsls	r4, r3, #31
 80010fc:	0858      	lsrs	r0, r3, #1
 80010fe:	4643      	mov	r3, r8
 8001100:	085b      	lsrs	r3, r3, #1
 8001102:	431c      	orrs	r4, r3
 8001104:	4643      	mov	r3, r8
 8001106:	07df      	lsls	r7, r3, #31
 8001108:	e62a      	b.n	8000d60 <__aeabi_ddiv+0x100>
 800110a:	f000 fe19 	bl	8001d40 <__clzsi2>
 800110e:	2315      	movs	r3, #21
 8001110:	469c      	mov	ip, r3
 8001112:	4484      	add	ip, r0
 8001114:	0002      	movs	r2, r0
 8001116:	4663      	mov	r3, ip
 8001118:	3220      	adds	r2, #32
 800111a:	2b1c      	cmp	r3, #28
 800111c:	dc00      	bgt.n	8001120 <__aeabi_ddiv+0x4c0>
 800111e:	e72e      	b.n	8000f7e <__aeabi_ddiv+0x31e>
 8001120:	0023      	movs	r3, r4
 8001122:	3808      	subs	r0, #8
 8001124:	4083      	lsls	r3, r0
 8001126:	4699      	mov	r9, r3
 8001128:	2300      	movs	r3, #0
 800112a:	4698      	mov	r8, r3
 800112c:	e736      	b.n	8000f9c <__aeabi_ddiv+0x33c>
 800112e:	f000 fe07 	bl	8001d40 <__clzsi2>
 8001132:	0002      	movs	r2, r0
 8001134:	0003      	movs	r3, r0
 8001136:	3215      	adds	r2, #21
 8001138:	3320      	adds	r3, #32
 800113a:	2a1c      	cmp	r2, #28
 800113c:	dc00      	bgt.n	8001140 <__aeabi_ddiv+0x4e0>
 800113e:	e6fb      	b.n	8000f38 <__aeabi_ddiv+0x2d8>
 8001140:	9900      	ldr	r1, [sp, #0]
 8001142:	3808      	subs	r0, #8
 8001144:	4081      	lsls	r1, r0
 8001146:	2200      	movs	r2, #0
 8001148:	468b      	mov	fp, r1
 800114a:	e702      	b.n	8000f52 <__aeabi_ddiv+0x2f2>
 800114c:	9900      	ldr	r1, [sp, #0]
 800114e:	3b01      	subs	r3, #1
 8001150:	468c      	mov	ip, r1
 8001152:	4464      	add	r4, ip
 8001154:	42a1      	cmp	r1, r4
 8001156:	d900      	bls.n	800115a <__aeabi_ddiv+0x4fa>
 8001158:	e69a      	b.n	8000e90 <__aeabi_ddiv+0x230>
 800115a:	42a2      	cmp	r2, r4
 800115c:	d800      	bhi.n	8001160 <__aeabi_ddiv+0x500>
 800115e:	e697      	b.n	8000e90 <__aeabi_ddiv+0x230>
 8001160:	1e83      	subs	r3, r0, #2
 8001162:	4464      	add	r4, ip
 8001164:	e694      	b.n	8000e90 <__aeabi_ddiv+0x230>
 8001166:	46ac      	mov	ip, r5
 8001168:	4461      	add	r1, ip
 800116a:	3f01      	subs	r7, #1
 800116c:	428d      	cmp	r5, r1
 800116e:	d900      	bls.n	8001172 <__aeabi_ddiv+0x512>
 8001170:	e680      	b.n	8000e74 <__aeabi_ddiv+0x214>
 8001172:	428a      	cmp	r2, r1
 8001174:	d800      	bhi.n	8001178 <__aeabi_ddiv+0x518>
 8001176:	e67d      	b.n	8000e74 <__aeabi_ddiv+0x214>
 8001178:	1e87      	subs	r7, r0, #2
 800117a:	4461      	add	r1, ip
 800117c:	e67a      	b.n	8000e74 <__aeabi_ddiv+0x214>
 800117e:	4285      	cmp	r5, r0
 8001180:	d000      	beq.n	8001184 <__aeabi_ddiv+0x524>
 8001182:	e65f      	b.n	8000e44 <__aeabi_ddiv+0x1e4>
 8001184:	45b9      	cmp	r9, r7
 8001186:	d900      	bls.n	800118a <__aeabi_ddiv+0x52a>
 8001188:	e65c      	b.n	8000e44 <__aeabi_ddiv+0x1e4>
 800118a:	e656      	b.n	8000e3a <__aeabi_ddiv+0x1da>
 800118c:	42a2      	cmp	r2, r4
 800118e:	d800      	bhi.n	8001192 <__aeabi_ddiv+0x532>
 8001190:	e61a      	b.n	8000dc8 <__aeabi_ddiv+0x168>
 8001192:	1e83      	subs	r3, r0, #2
 8001194:	4464      	add	r4, ip
 8001196:	e617      	b.n	8000dc8 <__aeabi_ddiv+0x168>
 8001198:	428a      	cmp	r2, r1
 800119a:	d800      	bhi.n	800119e <__aeabi_ddiv+0x53e>
 800119c:	e600      	b.n	8000da0 <__aeabi_ddiv+0x140>
 800119e:	46ac      	mov	ip, r5
 80011a0:	1e83      	subs	r3, r0, #2
 80011a2:	4698      	mov	r8, r3
 80011a4:	4461      	add	r1, ip
 80011a6:	e5fb      	b.n	8000da0 <__aeabi_ddiv+0x140>
 80011a8:	4837      	ldr	r0, [pc, #220]	@ (8001288 <__aeabi_ddiv+0x628>)
 80011aa:	0014      	movs	r4, r2
 80011ac:	4450      	add	r0, sl
 80011ae:	4082      	lsls	r2, r0
 80011b0:	465b      	mov	r3, fp
 80011b2:	0017      	movs	r7, r2
 80011b4:	4083      	lsls	r3, r0
 80011b6:	40cc      	lsrs	r4, r1
 80011b8:	1e7a      	subs	r2, r7, #1
 80011ba:	4197      	sbcs	r7, r2
 80011bc:	4323      	orrs	r3, r4
 80011be:	433b      	orrs	r3, r7
 80011c0:	001a      	movs	r2, r3
 80011c2:	465b      	mov	r3, fp
 80011c4:	40cb      	lsrs	r3, r1
 80011c6:	0751      	lsls	r1, r2, #29
 80011c8:	d009      	beq.n	80011de <__aeabi_ddiv+0x57e>
 80011ca:	210f      	movs	r1, #15
 80011cc:	4011      	ands	r1, r2
 80011ce:	2904      	cmp	r1, #4
 80011d0:	d005      	beq.n	80011de <__aeabi_ddiv+0x57e>
 80011d2:	1d11      	adds	r1, r2, #4
 80011d4:	4291      	cmp	r1, r2
 80011d6:	4192      	sbcs	r2, r2
 80011d8:	4252      	negs	r2, r2
 80011da:	189b      	adds	r3, r3, r2
 80011dc:	000a      	movs	r2, r1
 80011de:	0219      	lsls	r1, r3, #8
 80011e0:	d400      	bmi.n	80011e4 <__aeabi_ddiv+0x584>
 80011e2:	e755      	b.n	8001090 <__aeabi_ddiv+0x430>
 80011e4:	2200      	movs	r2, #0
 80011e6:	2301      	movs	r3, #1
 80011e8:	2400      	movs	r4, #0
 80011ea:	4690      	mov	r8, r2
 80011ec:	e598      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 80011ee:	000a      	movs	r2, r1
 80011f0:	42bc      	cmp	r4, r7
 80011f2:	d000      	beq.n	80011f6 <__aeabi_ddiv+0x596>
 80011f4:	e66e      	b.n	8000ed4 <__aeabi_ddiv+0x274>
 80011f6:	454b      	cmp	r3, r9
 80011f8:	d000      	beq.n	80011fc <__aeabi_ddiv+0x59c>
 80011fa:	e66b      	b.n	8000ed4 <__aeabi_ddiv+0x274>
 80011fc:	e66c      	b.n	8000ed8 <__aeabi_ddiv+0x278>
 80011fe:	4b23      	ldr	r3, [pc, #140]	@ (800128c <__aeabi_ddiv+0x62c>)
 8001200:	4a23      	ldr	r2, [pc, #140]	@ (8001290 <__aeabi_ddiv+0x630>)
 8001202:	4453      	add	r3, sl
 8001204:	4592      	cmp	sl, r2
 8001206:	da00      	bge.n	800120a <__aeabi_ddiv+0x5aa>
 8001208:	e718      	b.n	800103c <__aeabi_ddiv+0x3dc>
 800120a:	2101      	movs	r1, #1
 800120c:	4249      	negs	r1, r1
 800120e:	1d0a      	adds	r2, r1, #4
 8001210:	428a      	cmp	r2, r1
 8001212:	4189      	sbcs	r1, r1
 8001214:	4249      	negs	r1, r1
 8001216:	448b      	add	fp, r1
 8001218:	e666      	b.n	8000ee8 <__aeabi_ddiv+0x288>
 800121a:	210f      	movs	r1, #15
 800121c:	4011      	ands	r1, r2
 800121e:	2904      	cmp	r1, #4
 8001220:	d100      	bne.n	8001224 <__aeabi_ddiv+0x5c4>
 8001222:	e661      	b.n	8000ee8 <__aeabi_ddiv+0x288>
 8001224:	0011      	movs	r1, r2
 8001226:	e7f2      	b.n	800120e <__aeabi_ddiv+0x5ae>
 8001228:	42bc      	cmp	r4, r7
 800122a:	d800      	bhi.n	800122e <__aeabi_ddiv+0x5ce>
 800122c:	e60a      	b.n	8000e44 <__aeabi_ddiv+0x1e4>
 800122e:	2302      	movs	r3, #2
 8001230:	425b      	negs	r3, r3
 8001232:	469c      	mov	ip, r3
 8001234:	9900      	ldr	r1, [sp, #0]
 8001236:	444f      	add	r7, r9
 8001238:	454f      	cmp	r7, r9
 800123a:	419b      	sbcs	r3, r3
 800123c:	44e3      	add	fp, ip
 800123e:	468c      	mov	ip, r1
 8001240:	425b      	negs	r3, r3
 8001242:	4463      	add	r3, ip
 8001244:	18c0      	adds	r0, r0, r3
 8001246:	e5ff      	b.n	8000e48 <__aeabi_ddiv+0x1e8>
 8001248:	4649      	mov	r1, r9
 800124a:	9d00      	ldr	r5, [sp, #0]
 800124c:	0048      	lsls	r0, r1, #1
 800124e:	4548      	cmp	r0, r9
 8001250:	4189      	sbcs	r1, r1
 8001252:	46ac      	mov	ip, r5
 8001254:	4249      	negs	r1, r1
 8001256:	4461      	add	r1, ip
 8001258:	4681      	mov	r9, r0
 800125a:	3a02      	subs	r2, #2
 800125c:	1864      	adds	r4, r4, r1
 800125e:	e7c7      	b.n	80011f0 <__aeabi_ddiv+0x590>
 8001260:	2480      	movs	r4, #128	@ 0x80
 8001262:	465b      	mov	r3, fp
 8001264:	0324      	lsls	r4, r4, #12
 8001266:	431c      	orrs	r4, r3
 8001268:	0324      	lsls	r4, r4, #12
 800126a:	4690      	mov	r8, r2
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <__aeabi_ddiv+0x620>)
 800126e:	0b24      	lsrs	r4, r4, #12
 8001270:	e556      	b.n	8000d20 <__aeabi_ddiv+0xc0>
 8001272:	4599      	cmp	r9, r3
 8001274:	d3e8      	bcc.n	8001248 <__aeabi_ddiv+0x5e8>
 8001276:	000a      	movs	r2, r1
 8001278:	e7bd      	b.n	80011f6 <__aeabi_ddiv+0x596>
 800127a:	2300      	movs	r3, #0
 800127c:	e708      	b.n	8001090 <__aeabi_ddiv+0x430>
 800127e:	46c0      	nop			@ (mov r8, r8)
 8001280:	000007ff 	.word	0x000007ff
 8001284:	0000043e 	.word	0x0000043e
 8001288:	0000041e 	.word	0x0000041e
 800128c:	000003ff 	.word	0x000003ff
 8001290:	fffffc02 	.word	0xfffffc02

08001294 <__eqdf2>:
 8001294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001296:	4657      	mov	r7, sl
 8001298:	46de      	mov	lr, fp
 800129a:	464e      	mov	r6, r9
 800129c:	4645      	mov	r5, r8
 800129e:	b5e0      	push	{r5, r6, r7, lr}
 80012a0:	000d      	movs	r5, r1
 80012a2:	0004      	movs	r4, r0
 80012a4:	0fe8      	lsrs	r0, r5, #31
 80012a6:	4683      	mov	fp, r0
 80012a8:	0309      	lsls	r1, r1, #12
 80012aa:	0fd8      	lsrs	r0, r3, #31
 80012ac:	0b09      	lsrs	r1, r1, #12
 80012ae:	4682      	mov	sl, r0
 80012b0:	4819      	ldr	r0, [pc, #100]	@ (8001318 <__eqdf2+0x84>)
 80012b2:	468c      	mov	ip, r1
 80012b4:	031f      	lsls	r7, r3, #12
 80012b6:	0069      	lsls	r1, r5, #1
 80012b8:	005e      	lsls	r6, r3, #1
 80012ba:	0d49      	lsrs	r1, r1, #21
 80012bc:	0b3f      	lsrs	r7, r7, #12
 80012be:	0d76      	lsrs	r6, r6, #21
 80012c0:	4281      	cmp	r1, r0
 80012c2:	d018      	beq.n	80012f6 <__eqdf2+0x62>
 80012c4:	4286      	cmp	r6, r0
 80012c6:	d00f      	beq.n	80012e8 <__eqdf2+0x54>
 80012c8:	2001      	movs	r0, #1
 80012ca:	42b1      	cmp	r1, r6
 80012cc:	d10d      	bne.n	80012ea <__eqdf2+0x56>
 80012ce:	45bc      	cmp	ip, r7
 80012d0:	d10b      	bne.n	80012ea <__eqdf2+0x56>
 80012d2:	4294      	cmp	r4, r2
 80012d4:	d109      	bne.n	80012ea <__eqdf2+0x56>
 80012d6:	45d3      	cmp	fp, sl
 80012d8:	d01c      	beq.n	8001314 <__eqdf2+0x80>
 80012da:	2900      	cmp	r1, #0
 80012dc:	d105      	bne.n	80012ea <__eqdf2+0x56>
 80012de:	4660      	mov	r0, ip
 80012e0:	4320      	orrs	r0, r4
 80012e2:	1e43      	subs	r3, r0, #1
 80012e4:	4198      	sbcs	r0, r3
 80012e6:	e000      	b.n	80012ea <__eqdf2+0x56>
 80012e8:	2001      	movs	r0, #1
 80012ea:	bcf0      	pop	{r4, r5, r6, r7}
 80012ec:	46bb      	mov	fp, r7
 80012ee:	46b2      	mov	sl, r6
 80012f0:	46a9      	mov	r9, r5
 80012f2:	46a0      	mov	r8, r4
 80012f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012f6:	2001      	movs	r0, #1
 80012f8:	428e      	cmp	r6, r1
 80012fa:	d1f6      	bne.n	80012ea <__eqdf2+0x56>
 80012fc:	4661      	mov	r1, ip
 80012fe:	4339      	orrs	r1, r7
 8001300:	000f      	movs	r7, r1
 8001302:	4317      	orrs	r7, r2
 8001304:	4327      	orrs	r7, r4
 8001306:	d1f0      	bne.n	80012ea <__eqdf2+0x56>
 8001308:	465b      	mov	r3, fp
 800130a:	4652      	mov	r2, sl
 800130c:	1a98      	subs	r0, r3, r2
 800130e:	1e43      	subs	r3, r0, #1
 8001310:	4198      	sbcs	r0, r3
 8001312:	e7ea      	b.n	80012ea <__eqdf2+0x56>
 8001314:	2000      	movs	r0, #0
 8001316:	e7e8      	b.n	80012ea <__eqdf2+0x56>
 8001318:	000007ff 	.word	0x000007ff

0800131c <__gedf2>:
 800131c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131e:	4657      	mov	r7, sl
 8001320:	464e      	mov	r6, r9
 8001322:	4645      	mov	r5, r8
 8001324:	46de      	mov	lr, fp
 8001326:	b5e0      	push	{r5, r6, r7, lr}
 8001328:	000d      	movs	r5, r1
 800132a:	030f      	lsls	r7, r1, #12
 800132c:	0b39      	lsrs	r1, r7, #12
 800132e:	b083      	sub	sp, #12
 8001330:	0004      	movs	r4, r0
 8001332:	4680      	mov	r8, r0
 8001334:	9101      	str	r1, [sp, #4]
 8001336:	0058      	lsls	r0, r3, #1
 8001338:	0fe9      	lsrs	r1, r5, #31
 800133a:	4f31      	ldr	r7, [pc, #196]	@ (8001400 <__gedf2+0xe4>)
 800133c:	0d40      	lsrs	r0, r0, #21
 800133e:	468c      	mov	ip, r1
 8001340:	006e      	lsls	r6, r5, #1
 8001342:	0319      	lsls	r1, r3, #12
 8001344:	4682      	mov	sl, r0
 8001346:	4691      	mov	r9, r2
 8001348:	0d76      	lsrs	r6, r6, #21
 800134a:	0b09      	lsrs	r1, r1, #12
 800134c:	0fd8      	lsrs	r0, r3, #31
 800134e:	42be      	cmp	r6, r7
 8001350:	d01f      	beq.n	8001392 <__gedf2+0x76>
 8001352:	45ba      	cmp	sl, r7
 8001354:	d00f      	beq.n	8001376 <__gedf2+0x5a>
 8001356:	2e00      	cmp	r6, #0
 8001358:	d12f      	bne.n	80013ba <__gedf2+0x9e>
 800135a:	4655      	mov	r5, sl
 800135c:	9e01      	ldr	r6, [sp, #4]
 800135e:	4334      	orrs	r4, r6
 8001360:	2d00      	cmp	r5, #0
 8001362:	d127      	bne.n	80013b4 <__gedf2+0x98>
 8001364:	430a      	orrs	r2, r1
 8001366:	d03a      	beq.n	80013de <__gedf2+0xc2>
 8001368:	2c00      	cmp	r4, #0
 800136a:	d145      	bne.n	80013f8 <__gedf2+0xdc>
 800136c:	2800      	cmp	r0, #0
 800136e:	d11a      	bne.n	80013a6 <__gedf2+0x8a>
 8001370:	2001      	movs	r0, #1
 8001372:	4240      	negs	r0, r0
 8001374:	e017      	b.n	80013a6 <__gedf2+0x8a>
 8001376:	4311      	orrs	r1, r2
 8001378:	d13b      	bne.n	80013f2 <__gedf2+0xd6>
 800137a:	2e00      	cmp	r6, #0
 800137c:	d102      	bne.n	8001384 <__gedf2+0x68>
 800137e:	9f01      	ldr	r7, [sp, #4]
 8001380:	4327      	orrs	r7, r4
 8001382:	d0f3      	beq.n	800136c <__gedf2+0x50>
 8001384:	4584      	cmp	ip, r0
 8001386:	d109      	bne.n	800139c <__gedf2+0x80>
 8001388:	4663      	mov	r3, ip
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f0      	beq.n	8001370 <__gedf2+0x54>
 800138e:	4660      	mov	r0, ip
 8001390:	e009      	b.n	80013a6 <__gedf2+0x8a>
 8001392:	9f01      	ldr	r7, [sp, #4]
 8001394:	4327      	orrs	r7, r4
 8001396:	d12c      	bne.n	80013f2 <__gedf2+0xd6>
 8001398:	45b2      	cmp	sl, r6
 800139a:	d024      	beq.n	80013e6 <__gedf2+0xca>
 800139c:	4663      	mov	r3, ip
 800139e:	2002      	movs	r0, #2
 80013a0:	3b01      	subs	r3, #1
 80013a2:	4018      	ands	r0, r3
 80013a4:	3801      	subs	r0, #1
 80013a6:	b003      	add	sp, #12
 80013a8:	bcf0      	pop	{r4, r5, r6, r7}
 80013aa:	46bb      	mov	fp, r7
 80013ac:	46b2      	mov	sl, r6
 80013ae:	46a9      	mov	r9, r5
 80013b0:	46a0      	mov	r8, r4
 80013b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013b4:	2c00      	cmp	r4, #0
 80013b6:	d0d9      	beq.n	800136c <__gedf2+0x50>
 80013b8:	e7e4      	b.n	8001384 <__gedf2+0x68>
 80013ba:	4654      	mov	r4, sl
 80013bc:	2c00      	cmp	r4, #0
 80013be:	d0ed      	beq.n	800139c <__gedf2+0x80>
 80013c0:	4584      	cmp	ip, r0
 80013c2:	d1eb      	bne.n	800139c <__gedf2+0x80>
 80013c4:	4556      	cmp	r6, sl
 80013c6:	dce9      	bgt.n	800139c <__gedf2+0x80>
 80013c8:	dbde      	blt.n	8001388 <__gedf2+0x6c>
 80013ca:	9b01      	ldr	r3, [sp, #4]
 80013cc:	428b      	cmp	r3, r1
 80013ce:	d8e5      	bhi.n	800139c <__gedf2+0x80>
 80013d0:	d1da      	bne.n	8001388 <__gedf2+0x6c>
 80013d2:	45c8      	cmp	r8, r9
 80013d4:	d8e2      	bhi.n	800139c <__gedf2+0x80>
 80013d6:	2000      	movs	r0, #0
 80013d8:	45c8      	cmp	r8, r9
 80013da:	d2e4      	bcs.n	80013a6 <__gedf2+0x8a>
 80013dc:	e7d4      	b.n	8001388 <__gedf2+0x6c>
 80013de:	2000      	movs	r0, #0
 80013e0:	2c00      	cmp	r4, #0
 80013e2:	d0e0      	beq.n	80013a6 <__gedf2+0x8a>
 80013e4:	e7da      	b.n	800139c <__gedf2+0x80>
 80013e6:	4311      	orrs	r1, r2
 80013e8:	d103      	bne.n	80013f2 <__gedf2+0xd6>
 80013ea:	4584      	cmp	ip, r0
 80013ec:	d1d6      	bne.n	800139c <__gedf2+0x80>
 80013ee:	2000      	movs	r0, #0
 80013f0:	e7d9      	b.n	80013a6 <__gedf2+0x8a>
 80013f2:	2002      	movs	r0, #2
 80013f4:	4240      	negs	r0, r0
 80013f6:	e7d6      	b.n	80013a6 <__gedf2+0x8a>
 80013f8:	4584      	cmp	ip, r0
 80013fa:	d0e6      	beq.n	80013ca <__gedf2+0xae>
 80013fc:	e7ce      	b.n	800139c <__gedf2+0x80>
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	000007ff 	.word	0x000007ff

08001404 <__ledf2>:
 8001404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001406:	4657      	mov	r7, sl
 8001408:	464e      	mov	r6, r9
 800140a:	4645      	mov	r5, r8
 800140c:	46de      	mov	lr, fp
 800140e:	b5e0      	push	{r5, r6, r7, lr}
 8001410:	000d      	movs	r5, r1
 8001412:	030f      	lsls	r7, r1, #12
 8001414:	0004      	movs	r4, r0
 8001416:	4680      	mov	r8, r0
 8001418:	0fe8      	lsrs	r0, r5, #31
 800141a:	0b39      	lsrs	r1, r7, #12
 800141c:	4684      	mov	ip, r0
 800141e:	b083      	sub	sp, #12
 8001420:	0058      	lsls	r0, r3, #1
 8001422:	4f30      	ldr	r7, [pc, #192]	@ (80014e4 <__ledf2+0xe0>)
 8001424:	0d40      	lsrs	r0, r0, #21
 8001426:	9101      	str	r1, [sp, #4]
 8001428:	031e      	lsls	r6, r3, #12
 800142a:	0069      	lsls	r1, r5, #1
 800142c:	4682      	mov	sl, r0
 800142e:	4691      	mov	r9, r2
 8001430:	0d49      	lsrs	r1, r1, #21
 8001432:	0b36      	lsrs	r6, r6, #12
 8001434:	0fd8      	lsrs	r0, r3, #31
 8001436:	42b9      	cmp	r1, r7
 8001438:	d020      	beq.n	800147c <__ledf2+0x78>
 800143a:	45ba      	cmp	sl, r7
 800143c:	d00f      	beq.n	800145e <__ledf2+0x5a>
 800143e:	2900      	cmp	r1, #0
 8001440:	d12b      	bne.n	800149a <__ledf2+0x96>
 8001442:	9901      	ldr	r1, [sp, #4]
 8001444:	430c      	orrs	r4, r1
 8001446:	4651      	mov	r1, sl
 8001448:	2900      	cmp	r1, #0
 800144a:	d137      	bne.n	80014bc <__ledf2+0xb8>
 800144c:	4332      	orrs	r2, r6
 800144e:	d038      	beq.n	80014c2 <__ledf2+0xbe>
 8001450:	2c00      	cmp	r4, #0
 8001452:	d144      	bne.n	80014de <__ledf2+0xda>
 8001454:	2800      	cmp	r0, #0
 8001456:	d119      	bne.n	800148c <__ledf2+0x88>
 8001458:	2001      	movs	r0, #1
 800145a:	4240      	negs	r0, r0
 800145c:	e016      	b.n	800148c <__ledf2+0x88>
 800145e:	4316      	orrs	r6, r2
 8001460:	d113      	bne.n	800148a <__ledf2+0x86>
 8001462:	2900      	cmp	r1, #0
 8001464:	d102      	bne.n	800146c <__ledf2+0x68>
 8001466:	9f01      	ldr	r7, [sp, #4]
 8001468:	4327      	orrs	r7, r4
 800146a:	d0f3      	beq.n	8001454 <__ledf2+0x50>
 800146c:	4584      	cmp	ip, r0
 800146e:	d020      	beq.n	80014b2 <__ledf2+0xae>
 8001470:	4663      	mov	r3, ip
 8001472:	2002      	movs	r0, #2
 8001474:	3b01      	subs	r3, #1
 8001476:	4018      	ands	r0, r3
 8001478:	3801      	subs	r0, #1
 800147a:	e007      	b.n	800148c <__ledf2+0x88>
 800147c:	9f01      	ldr	r7, [sp, #4]
 800147e:	4327      	orrs	r7, r4
 8001480:	d103      	bne.n	800148a <__ledf2+0x86>
 8001482:	458a      	cmp	sl, r1
 8001484:	d1f4      	bne.n	8001470 <__ledf2+0x6c>
 8001486:	4316      	orrs	r6, r2
 8001488:	d01f      	beq.n	80014ca <__ledf2+0xc6>
 800148a:	2002      	movs	r0, #2
 800148c:	b003      	add	sp, #12
 800148e:	bcf0      	pop	{r4, r5, r6, r7}
 8001490:	46bb      	mov	fp, r7
 8001492:	46b2      	mov	sl, r6
 8001494:	46a9      	mov	r9, r5
 8001496:	46a0      	mov	r8, r4
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149a:	4654      	mov	r4, sl
 800149c:	2c00      	cmp	r4, #0
 800149e:	d0e7      	beq.n	8001470 <__ledf2+0x6c>
 80014a0:	4584      	cmp	ip, r0
 80014a2:	d1e5      	bne.n	8001470 <__ledf2+0x6c>
 80014a4:	4551      	cmp	r1, sl
 80014a6:	dce3      	bgt.n	8001470 <__ledf2+0x6c>
 80014a8:	db03      	blt.n	80014b2 <__ledf2+0xae>
 80014aa:	9b01      	ldr	r3, [sp, #4]
 80014ac:	42b3      	cmp	r3, r6
 80014ae:	d8df      	bhi.n	8001470 <__ledf2+0x6c>
 80014b0:	d00f      	beq.n	80014d2 <__ledf2+0xce>
 80014b2:	4663      	mov	r3, ip
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d0cf      	beq.n	8001458 <__ledf2+0x54>
 80014b8:	4660      	mov	r0, ip
 80014ba:	e7e7      	b.n	800148c <__ledf2+0x88>
 80014bc:	2c00      	cmp	r4, #0
 80014be:	d0c9      	beq.n	8001454 <__ledf2+0x50>
 80014c0:	e7d4      	b.n	800146c <__ledf2+0x68>
 80014c2:	2000      	movs	r0, #0
 80014c4:	2c00      	cmp	r4, #0
 80014c6:	d0e1      	beq.n	800148c <__ledf2+0x88>
 80014c8:	e7d2      	b.n	8001470 <__ledf2+0x6c>
 80014ca:	4584      	cmp	ip, r0
 80014cc:	d1d0      	bne.n	8001470 <__ledf2+0x6c>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7dc      	b.n	800148c <__ledf2+0x88>
 80014d2:	45c8      	cmp	r8, r9
 80014d4:	d8cc      	bhi.n	8001470 <__ledf2+0x6c>
 80014d6:	2000      	movs	r0, #0
 80014d8:	45c8      	cmp	r8, r9
 80014da:	d2d7      	bcs.n	800148c <__ledf2+0x88>
 80014dc:	e7e9      	b.n	80014b2 <__ledf2+0xae>
 80014de:	4584      	cmp	ip, r0
 80014e0:	d0e3      	beq.n	80014aa <__ledf2+0xa6>
 80014e2:	e7c5      	b.n	8001470 <__ledf2+0x6c>
 80014e4:	000007ff 	.word	0x000007ff

080014e8 <__aeabi_dmul>:
 80014e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ea:	4657      	mov	r7, sl
 80014ec:	46de      	mov	lr, fp
 80014ee:	464e      	mov	r6, r9
 80014f0:	4645      	mov	r5, r8
 80014f2:	b5e0      	push	{r5, r6, r7, lr}
 80014f4:	001f      	movs	r7, r3
 80014f6:	030b      	lsls	r3, r1, #12
 80014f8:	0b1b      	lsrs	r3, r3, #12
 80014fa:	0016      	movs	r6, r2
 80014fc:	469a      	mov	sl, r3
 80014fe:	0fca      	lsrs	r2, r1, #31
 8001500:	004b      	lsls	r3, r1, #1
 8001502:	0004      	movs	r4, r0
 8001504:	4693      	mov	fp, r2
 8001506:	b087      	sub	sp, #28
 8001508:	0d5b      	lsrs	r3, r3, #21
 800150a:	d100      	bne.n	800150e <__aeabi_dmul+0x26>
 800150c:	e0d5      	b.n	80016ba <__aeabi_dmul+0x1d2>
 800150e:	4abb      	ldr	r2, [pc, #748]	@ (80017fc <__aeabi_dmul+0x314>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d100      	bne.n	8001516 <__aeabi_dmul+0x2e>
 8001514:	e0f8      	b.n	8001708 <__aeabi_dmul+0x220>
 8001516:	4651      	mov	r1, sl
 8001518:	0f42      	lsrs	r2, r0, #29
 800151a:	00c9      	lsls	r1, r1, #3
 800151c:	430a      	orrs	r2, r1
 800151e:	2180      	movs	r1, #128	@ 0x80
 8001520:	0409      	lsls	r1, r1, #16
 8001522:	4311      	orrs	r1, r2
 8001524:	00c2      	lsls	r2, r0, #3
 8001526:	4691      	mov	r9, r2
 8001528:	4ab5      	ldr	r2, [pc, #724]	@ (8001800 <__aeabi_dmul+0x318>)
 800152a:	468a      	mov	sl, r1
 800152c:	189d      	adds	r5, r3, r2
 800152e:	2300      	movs	r3, #0
 8001530:	4698      	mov	r8, r3
 8001532:	9302      	str	r3, [sp, #8]
 8001534:	033c      	lsls	r4, r7, #12
 8001536:	007b      	lsls	r3, r7, #1
 8001538:	0ffa      	lsrs	r2, r7, #31
 800153a:	0030      	movs	r0, r6
 800153c:	0b24      	lsrs	r4, r4, #12
 800153e:	0d5b      	lsrs	r3, r3, #21
 8001540:	9200      	str	r2, [sp, #0]
 8001542:	d100      	bne.n	8001546 <__aeabi_dmul+0x5e>
 8001544:	e096      	b.n	8001674 <__aeabi_dmul+0x18c>
 8001546:	4aad      	ldr	r2, [pc, #692]	@ (80017fc <__aeabi_dmul+0x314>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d031      	beq.n	80015b0 <__aeabi_dmul+0xc8>
 800154c:	0f72      	lsrs	r2, r6, #29
 800154e:	00e4      	lsls	r4, r4, #3
 8001550:	4322      	orrs	r2, r4
 8001552:	2480      	movs	r4, #128	@ 0x80
 8001554:	0424      	lsls	r4, r4, #16
 8001556:	4314      	orrs	r4, r2
 8001558:	4aa9      	ldr	r2, [pc, #676]	@ (8001800 <__aeabi_dmul+0x318>)
 800155a:	00f0      	lsls	r0, r6, #3
 800155c:	4694      	mov	ip, r2
 800155e:	4463      	add	r3, ip
 8001560:	195b      	adds	r3, r3, r5
 8001562:	1c5a      	adds	r2, r3, #1
 8001564:	9201      	str	r2, [sp, #4]
 8001566:	4642      	mov	r2, r8
 8001568:	2600      	movs	r6, #0
 800156a:	2a0a      	cmp	r2, #10
 800156c:	dc42      	bgt.n	80015f4 <__aeabi_dmul+0x10c>
 800156e:	465a      	mov	r2, fp
 8001570:	9900      	ldr	r1, [sp, #0]
 8001572:	404a      	eors	r2, r1
 8001574:	4693      	mov	fp, r2
 8001576:	4642      	mov	r2, r8
 8001578:	2a02      	cmp	r2, #2
 800157a:	dc32      	bgt.n	80015e2 <__aeabi_dmul+0xfa>
 800157c:	3a01      	subs	r2, #1
 800157e:	2a01      	cmp	r2, #1
 8001580:	d900      	bls.n	8001584 <__aeabi_dmul+0x9c>
 8001582:	e149      	b.n	8001818 <__aeabi_dmul+0x330>
 8001584:	2e02      	cmp	r6, #2
 8001586:	d100      	bne.n	800158a <__aeabi_dmul+0xa2>
 8001588:	e0ca      	b.n	8001720 <__aeabi_dmul+0x238>
 800158a:	2e01      	cmp	r6, #1
 800158c:	d13d      	bne.n	800160a <__aeabi_dmul+0x122>
 800158e:	2300      	movs	r3, #0
 8001590:	2400      	movs	r4, #0
 8001592:	2200      	movs	r2, #0
 8001594:	0010      	movs	r0, r2
 8001596:	465a      	mov	r2, fp
 8001598:	051b      	lsls	r3, r3, #20
 800159a:	4323      	orrs	r3, r4
 800159c:	07d2      	lsls	r2, r2, #31
 800159e:	4313      	orrs	r3, r2
 80015a0:	0019      	movs	r1, r3
 80015a2:	b007      	add	sp, #28
 80015a4:	bcf0      	pop	{r4, r5, r6, r7}
 80015a6:	46bb      	mov	fp, r7
 80015a8:	46b2      	mov	sl, r6
 80015aa:	46a9      	mov	r9, r5
 80015ac:	46a0      	mov	r8, r4
 80015ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015b0:	4b92      	ldr	r3, [pc, #584]	@ (80017fc <__aeabi_dmul+0x314>)
 80015b2:	4326      	orrs	r6, r4
 80015b4:	18eb      	adds	r3, r5, r3
 80015b6:	2e00      	cmp	r6, #0
 80015b8:	d100      	bne.n	80015bc <__aeabi_dmul+0xd4>
 80015ba:	e0bb      	b.n	8001734 <__aeabi_dmul+0x24c>
 80015bc:	2203      	movs	r2, #3
 80015be:	4641      	mov	r1, r8
 80015c0:	4311      	orrs	r1, r2
 80015c2:	465a      	mov	r2, fp
 80015c4:	4688      	mov	r8, r1
 80015c6:	9900      	ldr	r1, [sp, #0]
 80015c8:	404a      	eors	r2, r1
 80015ca:	2180      	movs	r1, #128	@ 0x80
 80015cc:	0109      	lsls	r1, r1, #4
 80015ce:	468c      	mov	ip, r1
 80015d0:	0029      	movs	r1, r5
 80015d2:	4461      	add	r1, ip
 80015d4:	9101      	str	r1, [sp, #4]
 80015d6:	4641      	mov	r1, r8
 80015d8:	290a      	cmp	r1, #10
 80015da:	dd00      	ble.n	80015de <__aeabi_dmul+0xf6>
 80015dc:	e233      	b.n	8001a46 <__aeabi_dmul+0x55e>
 80015de:	4693      	mov	fp, r2
 80015e0:	2603      	movs	r6, #3
 80015e2:	4642      	mov	r2, r8
 80015e4:	2701      	movs	r7, #1
 80015e6:	4097      	lsls	r7, r2
 80015e8:	21a6      	movs	r1, #166	@ 0xa6
 80015ea:	003a      	movs	r2, r7
 80015ec:	00c9      	lsls	r1, r1, #3
 80015ee:	400a      	ands	r2, r1
 80015f0:	420f      	tst	r7, r1
 80015f2:	d031      	beq.n	8001658 <__aeabi_dmul+0x170>
 80015f4:	9e02      	ldr	r6, [sp, #8]
 80015f6:	2e02      	cmp	r6, #2
 80015f8:	d100      	bne.n	80015fc <__aeabi_dmul+0x114>
 80015fa:	e235      	b.n	8001a68 <__aeabi_dmul+0x580>
 80015fc:	2e03      	cmp	r6, #3
 80015fe:	d100      	bne.n	8001602 <__aeabi_dmul+0x11a>
 8001600:	e1d2      	b.n	80019a8 <__aeabi_dmul+0x4c0>
 8001602:	4654      	mov	r4, sl
 8001604:	4648      	mov	r0, r9
 8001606:	2e01      	cmp	r6, #1
 8001608:	d0c1      	beq.n	800158e <__aeabi_dmul+0xa6>
 800160a:	9a01      	ldr	r2, [sp, #4]
 800160c:	4b7d      	ldr	r3, [pc, #500]	@ (8001804 <__aeabi_dmul+0x31c>)
 800160e:	4694      	mov	ip, r2
 8001610:	4463      	add	r3, ip
 8001612:	2b00      	cmp	r3, #0
 8001614:	dc00      	bgt.n	8001618 <__aeabi_dmul+0x130>
 8001616:	e0c0      	b.n	800179a <__aeabi_dmul+0x2b2>
 8001618:	0742      	lsls	r2, r0, #29
 800161a:	d009      	beq.n	8001630 <__aeabi_dmul+0x148>
 800161c:	220f      	movs	r2, #15
 800161e:	4002      	ands	r2, r0
 8001620:	2a04      	cmp	r2, #4
 8001622:	d005      	beq.n	8001630 <__aeabi_dmul+0x148>
 8001624:	1d02      	adds	r2, r0, #4
 8001626:	4282      	cmp	r2, r0
 8001628:	4180      	sbcs	r0, r0
 800162a:	4240      	negs	r0, r0
 800162c:	1824      	adds	r4, r4, r0
 800162e:	0010      	movs	r0, r2
 8001630:	01e2      	lsls	r2, r4, #7
 8001632:	d506      	bpl.n	8001642 <__aeabi_dmul+0x15a>
 8001634:	4b74      	ldr	r3, [pc, #464]	@ (8001808 <__aeabi_dmul+0x320>)
 8001636:	9a01      	ldr	r2, [sp, #4]
 8001638:	401c      	ands	r4, r3
 800163a:	2380      	movs	r3, #128	@ 0x80
 800163c:	4694      	mov	ip, r2
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	4463      	add	r3, ip
 8001642:	4a72      	ldr	r2, [pc, #456]	@ (800180c <__aeabi_dmul+0x324>)
 8001644:	4293      	cmp	r3, r2
 8001646:	dc6b      	bgt.n	8001720 <__aeabi_dmul+0x238>
 8001648:	0762      	lsls	r2, r4, #29
 800164a:	08c0      	lsrs	r0, r0, #3
 800164c:	0264      	lsls	r4, r4, #9
 800164e:	055b      	lsls	r3, r3, #21
 8001650:	4302      	orrs	r2, r0
 8001652:	0b24      	lsrs	r4, r4, #12
 8001654:	0d5b      	lsrs	r3, r3, #21
 8001656:	e79d      	b.n	8001594 <__aeabi_dmul+0xac>
 8001658:	2190      	movs	r1, #144	@ 0x90
 800165a:	0089      	lsls	r1, r1, #2
 800165c:	420f      	tst	r7, r1
 800165e:	d163      	bne.n	8001728 <__aeabi_dmul+0x240>
 8001660:	2288      	movs	r2, #136	@ 0x88
 8001662:	423a      	tst	r2, r7
 8001664:	d100      	bne.n	8001668 <__aeabi_dmul+0x180>
 8001666:	e0d7      	b.n	8001818 <__aeabi_dmul+0x330>
 8001668:	9b00      	ldr	r3, [sp, #0]
 800166a:	46a2      	mov	sl, r4
 800166c:	469b      	mov	fp, r3
 800166e:	4681      	mov	r9, r0
 8001670:	9602      	str	r6, [sp, #8]
 8001672:	e7bf      	b.n	80015f4 <__aeabi_dmul+0x10c>
 8001674:	0023      	movs	r3, r4
 8001676:	4333      	orrs	r3, r6
 8001678:	d100      	bne.n	800167c <__aeabi_dmul+0x194>
 800167a:	e07f      	b.n	800177c <__aeabi_dmul+0x294>
 800167c:	2c00      	cmp	r4, #0
 800167e:	d100      	bne.n	8001682 <__aeabi_dmul+0x19a>
 8001680:	e1ad      	b.n	80019de <__aeabi_dmul+0x4f6>
 8001682:	0020      	movs	r0, r4
 8001684:	f000 fb5c 	bl	8001d40 <__clzsi2>
 8001688:	0002      	movs	r2, r0
 800168a:	0003      	movs	r3, r0
 800168c:	3a0b      	subs	r2, #11
 800168e:	201d      	movs	r0, #29
 8001690:	0019      	movs	r1, r3
 8001692:	1a82      	subs	r2, r0, r2
 8001694:	0030      	movs	r0, r6
 8001696:	3908      	subs	r1, #8
 8001698:	40d0      	lsrs	r0, r2
 800169a:	408c      	lsls	r4, r1
 800169c:	4304      	orrs	r4, r0
 800169e:	0030      	movs	r0, r6
 80016a0:	4088      	lsls	r0, r1
 80016a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001810 <__aeabi_dmul+0x328>)
 80016a4:	1aeb      	subs	r3, r5, r3
 80016a6:	4694      	mov	ip, r2
 80016a8:	4463      	add	r3, ip
 80016aa:	1c5a      	adds	r2, r3, #1
 80016ac:	9201      	str	r2, [sp, #4]
 80016ae:	4642      	mov	r2, r8
 80016b0:	2600      	movs	r6, #0
 80016b2:	2a0a      	cmp	r2, #10
 80016b4:	dc00      	bgt.n	80016b8 <__aeabi_dmul+0x1d0>
 80016b6:	e75a      	b.n	800156e <__aeabi_dmul+0x86>
 80016b8:	e79c      	b.n	80015f4 <__aeabi_dmul+0x10c>
 80016ba:	4653      	mov	r3, sl
 80016bc:	4303      	orrs	r3, r0
 80016be:	4699      	mov	r9, r3
 80016c0:	d054      	beq.n	800176c <__aeabi_dmul+0x284>
 80016c2:	4653      	mov	r3, sl
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d100      	bne.n	80016ca <__aeabi_dmul+0x1e2>
 80016c8:	e177      	b.n	80019ba <__aeabi_dmul+0x4d2>
 80016ca:	4650      	mov	r0, sl
 80016cc:	f000 fb38 	bl	8001d40 <__clzsi2>
 80016d0:	230b      	movs	r3, #11
 80016d2:	425b      	negs	r3, r3
 80016d4:	469c      	mov	ip, r3
 80016d6:	0002      	movs	r2, r0
 80016d8:	4484      	add	ip, r0
 80016da:	0011      	movs	r1, r2
 80016dc:	4650      	mov	r0, sl
 80016de:	3908      	subs	r1, #8
 80016e0:	4088      	lsls	r0, r1
 80016e2:	231d      	movs	r3, #29
 80016e4:	4680      	mov	r8, r0
 80016e6:	4660      	mov	r0, ip
 80016e8:	1a1b      	subs	r3, r3, r0
 80016ea:	0020      	movs	r0, r4
 80016ec:	40d8      	lsrs	r0, r3
 80016ee:	0003      	movs	r3, r0
 80016f0:	4640      	mov	r0, r8
 80016f2:	4303      	orrs	r3, r0
 80016f4:	469a      	mov	sl, r3
 80016f6:	0023      	movs	r3, r4
 80016f8:	408b      	lsls	r3, r1
 80016fa:	4699      	mov	r9, r3
 80016fc:	2300      	movs	r3, #0
 80016fe:	4d44      	ldr	r5, [pc, #272]	@ (8001810 <__aeabi_dmul+0x328>)
 8001700:	4698      	mov	r8, r3
 8001702:	1aad      	subs	r5, r5, r2
 8001704:	9302      	str	r3, [sp, #8]
 8001706:	e715      	b.n	8001534 <__aeabi_dmul+0x4c>
 8001708:	4652      	mov	r2, sl
 800170a:	4302      	orrs	r2, r0
 800170c:	4691      	mov	r9, r2
 800170e:	d126      	bne.n	800175e <__aeabi_dmul+0x276>
 8001710:	2200      	movs	r2, #0
 8001712:	001d      	movs	r5, r3
 8001714:	2302      	movs	r3, #2
 8001716:	4692      	mov	sl, r2
 8001718:	3208      	adds	r2, #8
 800171a:	4690      	mov	r8, r2
 800171c:	9302      	str	r3, [sp, #8]
 800171e:	e709      	b.n	8001534 <__aeabi_dmul+0x4c>
 8001720:	2400      	movs	r4, #0
 8001722:	2200      	movs	r2, #0
 8001724:	4b35      	ldr	r3, [pc, #212]	@ (80017fc <__aeabi_dmul+0x314>)
 8001726:	e735      	b.n	8001594 <__aeabi_dmul+0xac>
 8001728:	2300      	movs	r3, #0
 800172a:	2480      	movs	r4, #128	@ 0x80
 800172c:	469b      	mov	fp, r3
 800172e:	0324      	lsls	r4, r4, #12
 8001730:	4b32      	ldr	r3, [pc, #200]	@ (80017fc <__aeabi_dmul+0x314>)
 8001732:	e72f      	b.n	8001594 <__aeabi_dmul+0xac>
 8001734:	2202      	movs	r2, #2
 8001736:	4641      	mov	r1, r8
 8001738:	4311      	orrs	r1, r2
 800173a:	2280      	movs	r2, #128	@ 0x80
 800173c:	0112      	lsls	r2, r2, #4
 800173e:	4694      	mov	ip, r2
 8001740:	002a      	movs	r2, r5
 8001742:	4462      	add	r2, ip
 8001744:	4688      	mov	r8, r1
 8001746:	9201      	str	r2, [sp, #4]
 8001748:	290a      	cmp	r1, #10
 800174a:	dd00      	ble.n	800174e <__aeabi_dmul+0x266>
 800174c:	e752      	b.n	80015f4 <__aeabi_dmul+0x10c>
 800174e:	465a      	mov	r2, fp
 8001750:	2000      	movs	r0, #0
 8001752:	9900      	ldr	r1, [sp, #0]
 8001754:	0004      	movs	r4, r0
 8001756:	404a      	eors	r2, r1
 8001758:	4693      	mov	fp, r2
 800175a:	2602      	movs	r6, #2
 800175c:	e70b      	b.n	8001576 <__aeabi_dmul+0x8e>
 800175e:	220c      	movs	r2, #12
 8001760:	001d      	movs	r5, r3
 8001762:	2303      	movs	r3, #3
 8001764:	4681      	mov	r9, r0
 8001766:	4690      	mov	r8, r2
 8001768:	9302      	str	r3, [sp, #8]
 800176a:	e6e3      	b.n	8001534 <__aeabi_dmul+0x4c>
 800176c:	2300      	movs	r3, #0
 800176e:	469a      	mov	sl, r3
 8001770:	3304      	adds	r3, #4
 8001772:	4698      	mov	r8, r3
 8001774:	3b03      	subs	r3, #3
 8001776:	2500      	movs	r5, #0
 8001778:	9302      	str	r3, [sp, #8]
 800177a:	e6db      	b.n	8001534 <__aeabi_dmul+0x4c>
 800177c:	4642      	mov	r2, r8
 800177e:	3301      	adds	r3, #1
 8001780:	431a      	orrs	r2, r3
 8001782:	002b      	movs	r3, r5
 8001784:	4690      	mov	r8, r2
 8001786:	1c5a      	adds	r2, r3, #1
 8001788:	9201      	str	r2, [sp, #4]
 800178a:	4642      	mov	r2, r8
 800178c:	2400      	movs	r4, #0
 800178e:	2000      	movs	r0, #0
 8001790:	2601      	movs	r6, #1
 8001792:	2a0a      	cmp	r2, #10
 8001794:	dc00      	bgt.n	8001798 <__aeabi_dmul+0x2b0>
 8001796:	e6ea      	b.n	800156e <__aeabi_dmul+0x86>
 8001798:	e72c      	b.n	80015f4 <__aeabi_dmul+0x10c>
 800179a:	2201      	movs	r2, #1
 800179c:	1ad2      	subs	r2, r2, r3
 800179e:	2a38      	cmp	r2, #56	@ 0x38
 80017a0:	dd00      	ble.n	80017a4 <__aeabi_dmul+0x2bc>
 80017a2:	e6f4      	b.n	800158e <__aeabi_dmul+0xa6>
 80017a4:	2a1f      	cmp	r2, #31
 80017a6:	dc00      	bgt.n	80017aa <__aeabi_dmul+0x2c2>
 80017a8:	e12a      	b.n	8001a00 <__aeabi_dmul+0x518>
 80017aa:	211f      	movs	r1, #31
 80017ac:	4249      	negs	r1, r1
 80017ae:	1acb      	subs	r3, r1, r3
 80017b0:	0021      	movs	r1, r4
 80017b2:	40d9      	lsrs	r1, r3
 80017b4:	000b      	movs	r3, r1
 80017b6:	2a20      	cmp	r2, #32
 80017b8:	d005      	beq.n	80017c6 <__aeabi_dmul+0x2de>
 80017ba:	4a16      	ldr	r2, [pc, #88]	@ (8001814 <__aeabi_dmul+0x32c>)
 80017bc:	9d01      	ldr	r5, [sp, #4]
 80017be:	4694      	mov	ip, r2
 80017c0:	4465      	add	r5, ip
 80017c2:	40ac      	lsls	r4, r5
 80017c4:	4320      	orrs	r0, r4
 80017c6:	1e42      	subs	r2, r0, #1
 80017c8:	4190      	sbcs	r0, r2
 80017ca:	4318      	orrs	r0, r3
 80017cc:	2307      	movs	r3, #7
 80017ce:	0019      	movs	r1, r3
 80017d0:	2400      	movs	r4, #0
 80017d2:	4001      	ands	r1, r0
 80017d4:	4203      	tst	r3, r0
 80017d6:	d00c      	beq.n	80017f2 <__aeabi_dmul+0x30a>
 80017d8:	230f      	movs	r3, #15
 80017da:	4003      	ands	r3, r0
 80017dc:	2b04      	cmp	r3, #4
 80017de:	d100      	bne.n	80017e2 <__aeabi_dmul+0x2fa>
 80017e0:	e140      	b.n	8001a64 <__aeabi_dmul+0x57c>
 80017e2:	1d03      	adds	r3, r0, #4
 80017e4:	4283      	cmp	r3, r0
 80017e6:	41a4      	sbcs	r4, r4
 80017e8:	0018      	movs	r0, r3
 80017ea:	4264      	negs	r4, r4
 80017ec:	0761      	lsls	r1, r4, #29
 80017ee:	0264      	lsls	r4, r4, #9
 80017f0:	0b24      	lsrs	r4, r4, #12
 80017f2:	08c2      	lsrs	r2, r0, #3
 80017f4:	2300      	movs	r3, #0
 80017f6:	430a      	orrs	r2, r1
 80017f8:	e6cc      	b.n	8001594 <__aeabi_dmul+0xac>
 80017fa:	46c0      	nop			@ (mov r8, r8)
 80017fc:	000007ff 	.word	0x000007ff
 8001800:	fffffc01 	.word	0xfffffc01
 8001804:	000003ff 	.word	0x000003ff
 8001808:	feffffff 	.word	0xfeffffff
 800180c:	000007fe 	.word	0x000007fe
 8001810:	fffffc0d 	.word	0xfffffc0d
 8001814:	0000043e 	.word	0x0000043e
 8001818:	4649      	mov	r1, r9
 800181a:	464a      	mov	r2, r9
 800181c:	0409      	lsls	r1, r1, #16
 800181e:	0c09      	lsrs	r1, r1, #16
 8001820:	000d      	movs	r5, r1
 8001822:	0c16      	lsrs	r6, r2, #16
 8001824:	0c02      	lsrs	r2, r0, #16
 8001826:	0400      	lsls	r0, r0, #16
 8001828:	0c00      	lsrs	r0, r0, #16
 800182a:	4345      	muls	r5, r0
 800182c:	46ac      	mov	ip, r5
 800182e:	0005      	movs	r5, r0
 8001830:	4375      	muls	r5, r6
 8001832:	46a8      	mov	r8, r5
 8001834:	0015      	movs	r5, r2
 8001836:	000f      	movs	r7, r1
 8001838:	4375      	muls	r5, r6
 800183a:	9200      	str	r2, [sp, #0]
 800183c:	9502      	str	r5, [sp, #8]
 800183e:	002a      	movs	r2, r5
 8001840:	9d00      	ldr	r5, [sp, #0]
 8001842:	436f      	muls	r7, r5
 8001844:	4665      	mov	r5, ip
 8001846:	0c2d      	lsrs	r5, r5, #16
 8001848:	46a9      	mov	r9, r5
 800184a:	4447      	add	r7, r8
 800184c:	444f      	add	r7, r9
 800184e:	45b8      	cmp	r8, r7
 8001850:	d905      	bls.n	800185e <__aeabi_dmul+0x376>
 8001852:	0015      	movs	r5, r2
 8001854:	2280      	movs	r2, #128	@ 0x80
 8001856:	0252      	lsls	r2, r2, #9
 8001858:	4690      	mov	r8, r2
 800185a:	4445      	add	r5, r8
 800185c:	9502      	str	r5, [sp, #8]
 800185e:	0c3d      	lsrs	r5, r7, #16
 8001860:	9503      	str	r5, [sp, #12]
 8001862:	4665      	mov	r5, ip
 8001864:	042d      	lsls	r5, r5, #16
 8001866:	043f      	lsls	r7, r7, #16
 8001868:	0c2d      	lsrs	r5, r5, #16
 800186a:	46ac      	mov	ip, r5
 800186c:	003d      	movs	r5, r7
 800186e:	4465      	add	r5, ip
 8001870:	9504      	str	r5, [sp, #16]
 8001872:	0c25      	lsrs	r5, r4, #16
 8001874:	0424      	lsls	r4, r4, #16
 8001876:	0c24      	lsrs	r4, r4, #16
 8001878:	46ac      	mov	ip, r5
 800187a:	0025      	movs	r5, r4
 800187c:	4375      	muls	r5, r6
 800187e:	46a8      	mov	r8, r5
 8001880:	4665      	mov	r5, ip
 8001882:	000f      	movs	r7, r1
 8001884:	4369      	muls	r1, r5
 8001886:	4441      	add	r1, r8
 8001888:	4689      	mov	r9, r1
 800188a:	4367      	muls	r7, r4
 800188c:	0c39      	lsrs	r1, r7, #16
 800188e:	4449      	add	r1, r9
 8001890:	436e      	muls	r6, r5
 8001892:	4588      	cmp	r8, r1
 8001894:	d903      	bls.n	800189e <__aeabi_dmul+0x3b6>
 8001896:	2280      	movs	r2, #128	@ 0x80
 8001898:	0252      	lsls	r2, r2, #9
 800189a:	4690      	mov	r8, r2
 800189c:	4446      	add	r6, r8
 800189e:	0c0d      	lsrs	r5, r1, #16
 80018a0:	46a8      	mov	r8, r5
 80018a2:	0035      	movs	r5, r6
 80018a4:	4445      	add	r5, r8
 80018a6:	9505      	str	r5, [sp, #20]
 80018a8:	9d03      	ldr	r5, [sp, #12]
 80018aa:	043f      	lsls	r7, r7, #16
 80018ac:	46a8      	mov	r8, r5
 80018ae:	0c3f      	lsrs	r7, r7, #16
 80018b0:	0409      	lsls	r1, r1, #16
 80018b2:	19c9      	adds	r1, r1, r7
 80018b4:	4488      	add	r8, r1
 80018b6:	4645      	mov	r5, r8
 80018b8:	9503      	str	r5, [sp, #12]
 80018ba:	4655      	mov	r5, sl
 80018bc:	042e      	lsls	r6, r5, #16
 80018be:	0c36      	lsrs	r6, r6, #16
 80018c0:	0c2f      	lsrs	r7, r5, #16
 80018c2:	0035      	movs	r5, r6
 80018c4:	4345      	muls	r5, r0
 80018c6:	4378      	muls	r0, r7
 80018c8:	4681      	mov	r9, r0
 80018ca:	0038      	movs	r0, r7
 80018cc:	46a8      	mov	r8, r5
 80018ce:	0c2d      	lsrs	r5, r5, #16
 80018d0:	46aa      	mov	sl, r5
 80018d2:	9a00      	ldr	r2, [sp, #0]
 80018d4:	4350      	muls	r0, r2
 80018d6:	4372      	muls	r2, r6
 80018d8:	444a      	add	r2, r9
 80018da:	4452      	add	r2, sl
 80018dc:	4591      	cmp	r9, r2
 80018de:	d903      	bls.n	80018e8 <__aeabi_dmul+0x400>
 80018e0:	2580      	movs	r5, #128	@ 0x80
 80018e2:	026d      	lsls	r5, r5, #9
 80018e4:	46a9      	mov	r9, r5
 80018e6:	4448      	add	r0, r9
 80018e8:	0c15      	lsrs	r5, r2, #16
 80018ea:	46a9      	mov	r9, r5
 80018ec:	4645      	mov	r5, r8
 80018ee:	042d      	lsls	r5, r5, #16
 80018f0:	0c2d      	lsrs	r5, r5, #16
 80018f2:	46a8      	mov	r8, r5
 80018f4:	4665      	mov	r5, ip
 80018f6:	437d      	muls	r5, r7
 80018f8:	0412      	lsls	r2, r2, #16
 80018fa:	4448      	add	r0, r9
 80018fc:	4490      	add	r8, r2
 80018fe:	46a9      	mov	r9, r5
 8001900:	0032      	movs	r2, r6
 8001902:	4665      	mov	r5, ip
 8001904:	4362      	muls	r2, r4
 8001906:	436e      	muls	r6, r5
 8001908:	437c      	muls	r4, r7
 800190a:	0c17      	lsrs	r7, r2, #16
 800190c:	1936      	adds	r6, r6, r4
 800190e:	19bf      	adds	r7, r7, r6
 8001910:	42bc      	cmp	r4, r7
 8001912:	d903      	bls.n	800191c <__aeabi_dmul+0x434>
 8001914:	2480      	movs	r4, #128	@ 0x80
 8001916:	0264      	lsls	r4, r4, #9
 8001918:	46a4      	mov	ip, r4
 800191a:	44e1      	add	r9, ip
 800191c:	9c02      	ldr	r4, [sp, #8]
 800191e:	9e03      	ldr	r6, [sp, #12]
 8001920:	46a4      	mov	ip, r4
 8001922:	9d05      	ldr	r5, [sp, #20]
 8001924:	4466      	add	r6, ip
 8001926:	428e      	cmp	r6, r1
 8001928:	4189      	sbcs	r1, r1
 800192a:	46ac      	mov	ip, r5
 800192c:	0412      	lsls	r2, r2, #16
 800192e:	043c      	lsls	r4, r7, #16
 8001930:	0c12      	lsrs	r2, r2, #16
 8001932:	18a2      	adds	r2, r4, r2
 8001934:	4462      	add	r2, ip
 8001936:	4249      	negs	r1, r1
 8001938:	1854      	adds	r4, r2, r1
 800193a:	4446      	add	r6, r8
 800193c:	46a4      	mov	ip, r4
 800193e:	4546      	cmp	r6, r8
 8001940:	41a4      	sbcs	r4, r4
 8001942:	4682      	mov	sl, r0
 8001944:	4264      	negs	r4, r4
 8001946:	46a0      	mov	r8, r4
 8001948:	42aa      	cmp	r2, r5
 800194a:	4192      	sbcs	r2, r2
 800194c:	458c      	cmp	ip, r1
 800194e:	4189      	sbcs	r1, r1
 8001950:	44e2      	add	sl, ip
 8001952:	44d0      	add	r8, sl
 8001954:	4249      	negs	r1, r1
 8001956:	4252      	negs	r2, r2
 8001958:	430a      	orrs	r2, r1
 800195a:	45a0      	cmp	r8, r4
 800195c:	41a4      	sbcs	r4, r4
 800195e:	4582      	cmp	sl, r0
 8001960:	4189      	sbcs	r1, r1
 8001962:	4264      	negs	r4, r4
 8001964:	4249      	negs	r1, r1
 8001966:	430c      	orrs	r4, r1
 8001968:	4641      	mov	r1, r8
 800196a:	0c3f      	lsrs	r7, r7, #16
 800196c:	19d2      	adds	r2, r2, r7
 800196e:	1912      	adds	r2, r2, r4
 8001970:	0dcc      	lsrs	r4, r1, #23
 8001972:	9904      	ldr	r1, [sp, #16]
 8001974:	0270      	lsls	r0, r6, #9
 8001976:	4308      	orrs	r0, r1
 8001978:	1e41      	subs	r1, r0, #1
 800197a:	4188      	sbcs	r0, r1
 800197c:	4641      	mov	r1, r8
 800197e:	444a      	add	r2, r9
 8001980:	0df6      	lsrs	r6, r6, #23
 8001982:	0252      	lsls	r2, r2, #9
 8001984:	4330      	orrs	r0, r6
 8001986:	0249      	lsls	r1, r1, #9
 8001988:	4314      	orrs	r4, r2
 800198a:	4308      	orrs	r0, r1
 800198c:	01d2      	lsls	r2, r2, #7
 800198e:	d535      	bpl.n	80019fc <__aeabi_dmul+0x514>
 8001990:	2201      	movs	r2, #1
 8001992:	0843      	lsrs	r3, r0, #1
 8001994:	4002      	ands	r2, r0
 8001996:	4313      	orrs	r3, r2
 8001998:	07e0      	lsls	r0, r4, #31
 800199a:	4318      	orrs	r0, r3
 800199c:	0864      	lsrs	r4, r4, #1
 800199e:	e634      	b.n	800160a <__aeabi_dmul+0x122>
 80019a0:	9b00      	ldr	r3, [sp, #0]
 80019a2:	46a2      	mov	sl, r4
 80019a4:	469b      	mov	fp, r3
 80019a6:	4681      	mov	r9, r0
 80019a8:	2480      	movs	r4, #128	@ 0x80
 80019aa:	4653      	mov	r3, sl
 80019ac:	0324      	lsls	r4, r4, #12
 80019ae:	431c      	orrs	r4, r3
 80019b0:	0324      	lsls	r4, r4, #12
 80019b2:	464a      	mov	r2, r9
 80019b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001a70 <__aeabi_dmul+0x588>)
 80019b6:	0b24      	lsrs	r4, r4, #12
 80019b8:	e5ec      	b.n	8001594 <__aeabi_dmul+0xac>
 80019ba:	f000 f9c1 	bl	8001d40 <__clzsi2>
 80019be:	2315      	movs	r3, #21
 80019c0:	469c      	mov	ip, r3
 80019c2:	4484      	add	ip, r0
 80019c4:	0002      	movs	r2, r0
 80019c6:	4663      	mov	r3, ip
 80019c8:	3220      	adds	r2, #32
 80019ca:	2b1c      	cmp	r3, #28
 80019cc:	dc00      	bgt.n	80019d0 <__aeabi_dmul+0x4e8>
 80019ce:	e684      	b.n	80016da <__aeabi_dmul+0x1f2>
 80019d0:	2300      	movs	r3, #0
 80019d2:	4699      	mov	r9, r3
 80019d4:	0023      	movs	r3, r4
 80019d6:	3808      	subs	r0, #8
 80019d8:	4083      	lsls	r3, r0
 80019da:	469a      	mov	sl, r3
 80019dc:	e68e      	b.n	80016fc <__aeabi_dmul+0x214>
 80019de:	f000 f9af 	bl	8001d40 <__clzsi2>
 80019e2:	0002      	movs	r2, r0
 80019e4:	0003      	movs	r3, r0
 80019e6:	3215      	adds	r2, #21
 80019e8:	3320      	adds	r3, #32
 80019ea:	2a1c      	cmp	r2, #28
 80019ec:	dc00      	bgt.n	80019f0 <__aeabi_dmul+0x508>
 80019ee:	e64e      	b.n	800168e <__aeabi_dmul+0x1a6>
 80019f0:	0002      	movs	r2, r0
 80019f2:	0034      	movs	r4, r6
 80019f4:	3a08      	subs	r2, #8
 80019f6:	2000      	movs	r0, #0
 80019f8:	4094      	lsls	r4, r2
 80019fa:	e652      	b.n	80016a2 <__aeabi_dmul+0x1ba>
 80019fc:	9301      	str	r3, [sp, #4]
 80019fe:	e604      	b.n	800160a <__aeabi_dmul+0x122>
 8001a00:	4b1c      	ldr	r3, [pc, #112]	@ (8001a74 <__aeabi_dmul+0x58c>)
 8001a02:	0021      	movs	r1, r4
 8001a04:	469c      	mov	ip, r3
 8001a06:	0003      	movs	r3, r0
 8001a08:	9d01      	ldr	r5, [sp, #4]
 8001a0a:	40d3      	lsrs	r3, r2
 8001a0c:	4465      	add	r5, ip
 8001a0e:	40a9      	lsls	r1, r5
 8001a10:	4319      	orrs	r1, r3
 8001a12:	0003      	movs	r3, r0
 8001a14:	40ab      	lsls	r3, r5
 8001a16:	1e58      	subs	r0, r3, #1
 8001a18:	4183      	sbcs	r3, r0
 8001a1a:	4319      	orrs	r1, r3
 8001a1c:	0008      	movs	r0, r1
 8001a1e:	40d4      	lsrs	r4, r2
 8001a20:	074b      	lsls	r3, r1, #29
 8001a22:	d009      	beq.n	8001a38 <__aeabi_dmul+0x550>
 8001a24:	230f      	movs	r3, #15
 8001a26:	400b      	ands	r3, r1
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d005      	beq.n	8001a38 <__aeabi_dmul+0x550>
 8001a2c:	1d0b      	adds	r3, r1, #4
 8001a2e:	428b      	cmp	r3, r1
 8001a30:	4180      	sbcs	r0, r0
 8001a32:	4240      	negs	r0, r0
 8001a34:	1824      	adds	r4, r4, r0
 8001a36:	0018      	movs	r0, r3
 8001a38:	0223      	lsls	r3, r4, #8
 8001a3a:	d400      	bmi.n	8001a3e <__aeabi_dmul+0x556>
 8001a3c:	e6d6      	b.n	80017ec <__aeabi_dmul+0x304>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2400      	movs	r4, #0
 8001a42:	2200      	movs	r2, #0
 8001a44:	e5a6      	b.n	8001594 <__aeabi_dmul+0xac>
 8001a46:	290f      	cmp	r1, #15
 8001a48:	d1aa      	bne.n	80019a0 <__aeabi_dmul+0x4b8>
 8001a4a:	2380      	movs	r3, #128	@ 0x80
 8001a4c:	4652      	mov	r2, sl
 8001a4e:	031b      	lsls	r3, r3, #12
 8001a50:	421a      	tst	r2, r3
 8001a52:	d0a9      	beq.n	80019a8 <__aeabi_dmul+0x4c0>
 8001a54:	421c      	tst	r4, r3
 8001a56:	d1a7      	bne.n	80019a8 <__aeabi_dmul+0x4c0>
 8001a58:	431c      	orrs	r4, r3
 8001a5a:	9b00      	ldr	r3, [sp, #0]
 8001a5c:	0002      	movs	r2, r0
 8001a5e:	469b      	mov	fp, r3
 8001a60:	4b03      	ldr	r3, [pc, #12]	@ (8001a70 <__aeabi_dmul+0x588>)
 8001a62:	e597      	b.n	8001594 <__aeabi_dmul+0xac>
 8001a64:	2400      	movs	r4, #0
 8001a66:	e6c1      	b.n	80017ec <__aeabi_dmul+0x304>
 8001a68:	2400      	movs	r4, #0
 8001a6a:	4b01      	ldr	r3, [pc, #4]	@ (8001a70 <__aeabi_dmul+0x588>)
 8001a6c:	0022      	movs	r2, r4
 8001a6e:	e591      	b.n	8001594 <__aeabi_dmul+0xac>
 8001a70:	000007ff 	.word	0x000007ff
 8001a74:	0000041e 	.word	0x0000041e

08001a78 <__aeabi_dcmpun>:
 8001a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a7a:	46c6      	mov	lr, r8
 8001a7c:	031e      	lsls	r6, r3, #12
 8001a7e:	0b36      	lsrs	r6, r6, #12
 8001a80:	46b0      	mov	r8, r6
 8001a82:	4e0d      	ldr	r6, [pc, #52]	@ (8001ab8 <__aeabi_dcmpun+0x40>)
 8001a84:	030c      	lsls	r4, r1, #12
 8001a86:	004d      	lsls	r5, r1, #1
 8001a88:	005f      	lsls	r7, r3, #1
 8001a8a:	b500      	push	{lr}
 8001a8c:	0b24      	lsrs	r4, r4, #12
 8001a8e:	0d6d      	lsrs	r5, r5, #21
 8001a90:	0d7f      	lsrs	r7, r7, #21
 8001a92:	42b5      	cmp	r5, r6
 8001a94:	d00b      	beq.n	8001aae <__aeabi_dcmpun+0x36>
 8001a96:	4908      	ldr	r1, [pc, #32]	@ (8001ab8 <__aeabi_dcmpun+0x40>)
 8001a98:	2000      	movs	r0, #0
 8001a9a:	428f      	cmp	r7, r1
 8001a9c:	d104      	bne.n	8001aa8 <__aeabi_dcmpun+0x30>
 8001a9e:	4646      	mov	r6, r8
 8001aa0:	4316      	orrs	r6, r2
 8001aa2:	0030      	movs	r0, r6
 8001aa4:	1e43      	subs	r3, r0, #1
 8001aa6:	4198      	sbcs	r0, r3
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	46b8      	mov	r8, r7
 8001aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aae:	4304      	orrs	r4, r0
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	2c00      	cmp	r4, #0
 8001ab4:	d1f8      	bne.n	8001aa8 <__aeabi_dcmpun+0x30>
 8001ab6:	e7ee      	b.n	8001a96 <__aeabi_dcmpun+0x1e>
 8001ab8:	000007ff 	.word	0x000007ff

08001abc <__aeabi_d2iz>:
 8001abc:	000b      	movs	r3, r1
 8001abe:	0002      	movs	r2, r0
 8001ac0:	b570      	push	{r4, r5, r6, lr}
 8001ac2:	4d16      	ldr	r5, [pc, #88]	@ (8001b1c <__aeabi_d2iz+0x60>)
 8001ac4:	030c      	lsls	r4, r1, #12
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	0049      	lsls	r1, r1, #1
 8001aca:	2000      	movs	r0, #0
 8001acc:	9200      	str	r2, [sp, #0]
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	0b24      	lsrs	r4, r4, #12
 8001ad2:	0d49      	lsrs	r1, r1, #21
 8001ad4:	0fde      	lsrs	r6, r3, #31
 8001ad6:	42a9      	cmp	r1, r5
 8001ad8:	dd04      	ble.n	8001ae4 <__aeabi_d2iz+0x28>
 8001ada:	4811      	ldr	r0, [pc, #68]	@ (8001b20 <__aeabi_d2iz+0x64>)
 8001adc:	4281      	cmp	r1, r0
 8001ade:	dd03      	ble.n	8001ae8 <__aeabi_d2iz+0x2c>
 8001ae0:	4b10      	ldr	r3, [pc, #64]	@ (8001b24 <__aeabi_d2iz+0x68>)
 8001ae2:	18f0      	adds	r0, r6, r3
 8001ae4:	b002      	add	sp, #8
 8001ae6:	bd70      	pop	{r4, r5, r6, pc}
 8001ae8:	2080      	movs	r0, #128	@ 0x80
 8001aea:	0340      	lsls	r0, r0, #13
 8001aec:	4320      	orrs	r0, r4
 8001aee:	4c0e      	ldr	r4, [pc, #56]	@ (8001b28 <__aeabi_d2iz+0x6c>)
 8001af0:	1a64      	subs	r4, r4, r1
 8001af2:	2c1f      	cmp	r4, #31
 8001af4:	dd08      	ble.n	8001b08 <__aeabi_d2iz+0x4c>
 8001af6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b2c <__aeabi_d2iz+0x70>)
 8001af8:	1a5b      	subs	r3, r3, r1
 8001afa:	40d8      	lsrs	r0, r3
 8001afc:	0003      	movs	r3, r0
 8001afe:	4258      	negs	r0, r3
 8001b00:	2e00      	cmp	r6, #0
 8001b02:	d1ef      	bne.n	8001ae4 <__aeabi_d2iz+0x28>
 8001b04:	0018      	movs	r0, r3
 8001b06:	e7ed      	b.n	8001ae4 <__aeabi_d2iz+0x28>
 8001b08:	4b09      	ldr	r3, [pc, #36]	@ (8001b30 <__aeabi_d2iz+0x74>)
 8001b0a:	9a00      	ldr	r2, [sp, #0]
 8001b0c:	469c      	mov	ip, r3
 8001b0e:	0003      	movs	r3, r0
 8001b10:	4461      	add	r1, ip
 8001b12:	408b      	lsls	r3, r1
 8001b14:	40e2      	lsrs	r2, r4
 8001b16:	4313      	orrs	r3, r2
 8001b18:	e7f1      	b.n	8001afe <__aeabi_d2iz+0x42>
 8001b1a:	46c0      	nop			@ (mov r8, r8)
 8001b1c:	000003fe 	.word	0x000003fe
 8001b20:	0000041d 	.word	0x0000041d
 8001b24:	7fffffff 	.word	0x7fffffff
 8001b28:	00000433 	.word	0x00000433
 8001b2c:	00000413 	.word	0x00000413
 8001b30:	fffffbed 	.word	0xfffffbed

08001b34 <__aeabi_f2d>:
 8001b34:	b570      	push	{r4, r5, r6, lr}
 8001b36:	0242      	lsls	r2, r0, #9
 8001b38:	0043      	lsls	r3, r0, #1
 8001b3a:	0fc4      	lsrs	r4, r0, #31
 8001b3c:	20fe      	movs	r0, #254	@ 0xfe
 8001b3e:	0e1b      	lsrs	r3, r3, #24
 8001b40:	1c59      	adds	r1, r3, #1
 8001b42:	0a55      	lsrs	r5, r2, #9
 8001b44:	4208      	tst	r0, r1
 8001b46:	d00c      	beq.n	8001b62 <__aeabi_f2d+0x2e>
 8001b48:	21e0      	movs	r1, #224	@ 0xe0
 8001b4a:	0089      	lsls	r1, r1, #2
 8001b4c:	468c      	mov	ip, r1
 8001b4e:	076d      	lsls	r5, r5, #29
 8001b50:	0b12      	lsrs	r2, r2, #12
 8001b52:	4463      	add	r3, ip
 8001b54:	051b      	lsls	r3, r3, #20
 8001b56:	4313      	orrs	r3, r2
 8001b58:	07e4      	lsls	r4, r4, #31
 8001b5a:	4323      	orrs	r3, r4
 8001b5c:	0028      	movs	r0, r5
 8001b5e:	0019      	movs	r1, r3
 8001b60:	bd70      	pop	{r4, r5, r6, pc}
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d114      	bne.n	8001b90 <__aeabi_f2d+0x5c>
 8001b66:	2d00      	cmp	r5, #0
 8001b68:	d01b      	beq.n	8001ba2 <__aeabi_f2d+0x6e>
 8001b6a:	0028      	movs	r0, r5
 8001b6c:	f000 f8e8 	bl	8001d40 <__clzsi2>
 8001b70:	280a      	cmp	r0, #10
 8001b72:	dc1c      	bgt.n	8001bae <__aeabi_f2d+0x7a>
 8001b74:	230b      	movs	r3, #11
 8001b76:	002a      	movs	r2, r5
 8001b78:	1a1b      	subs	r3, r3, r0
 8001b7a:	40da      	lsrs	r2, r3
 8001b7c:	0003      	movs	r3, r0
 8001b7e:	3315      	adds	r3, #21
 8001b80:	409d      	lsls	r5, r3
 8001b82:	4b0e      	ldr	r3, [pc, #56]	@ (8001bbc <__aeabi_f2d+0x88>)
 8001b84:	0312      	lsls	r2, r2, #12
 8001b86:	1a1b      	subs	r3, r3, r0
 8001b88:	055b      	lsls	r3, r3, #21
 8001b8a:	0b12      	lsrs	r2, r2, #12
 8001b8c:	0d5b      	lsrs	r3, r3, #21
 8001b8e:	e7e1      	b.n	8001b54 <__aeabi_f2d+0x20>
 8001b90:	2d00      	cmp	r5, #0
 8001b92:	d009      	beq.n	8001ba8 <__aeabi_f2d+0x74>
 8001b94:	0b13      	lsrs	r3, r2, #12
 8001b96:	2280      	movs	r2, #128	@ 0x80
 8001b98:	0312      	lsls	r2, r2, #12
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	076d      	lsls	r5, r5, #29
 8001b9e:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <__aeabi_f2d+0x8c>)
 8001ba0:	e7d8      	b.n	8001b54 <__aeabi_f2d+0x20>
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	e7d5      	b.n	8001b54 <__aeabi_f2d+0x20>
 8001ba8:	2200      	movs	r2, #0
 8001baa:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <__aeabi_f2d+0x8c>)
 8001bac:	e7d2      	b.n	8001b54 <__aeabi_f2d+0x20>
 8001bae:	0003      	movs	r3, r0
 8001bb0:	002a      	movs	r2, r5
 8001bb2:	3b0b      	subs	r3, #11
 8001bb4:	409a      	lsls	r2, r3
 8001bb6:	2500      	movs	r5, #0
 8001bb8:	e7e3      	b.n	8001b82 <__aeabi_f2d+0x4e>
 8001bba:	46c0      	nop			@ (mov r8, r8)
 8001bbc:	00000389 	.word	0x00000389
 8001bc0:	000007ff 	.word	0x000007ff

08001bc4 <__aeabi_d2f>:
 8001bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc6:	004b      	lsls	r3, r1, #1
 8001bc8:	030f      	lsls	r7, r1, #12
 8001bca:	0d5b      	lsrs	r3, r3, #21
 8001bcc:	4c3b      	ldr	r4, [pc, #236]	@ (8001cbc <__aeabi_d2f+0xf8>)
 8001bce:	0f45      	lsrs	r5, r0, #29
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	0a7f      	lsrs	r7, r7, #9
 8001bd4:	1c5e      	adds	r6, r3, #1
 8001bd6:	432f      	orrs	r7, r5
 8001bd8:	9000      	str	r0, [sp, #0]
 8001bda:	9101      	str	r1, [sp, #4]
 8001bdc:	0fca      	lsrs	r2, r1, #31
 8001bde:	00c5      	lsls	r5, r0, #3
 8001be0:	4226      	tst	r6, r4
 8001be2:	d00b      	beq.n	8001bfc <__aeabi_d2f+0x38>
 8001be4:	4936      	ldr	r1, [pc, #216]	@ (8001cc0 <__aeabi_d2f+0xfc>)
 8001be6:	185c      	adds	r4, r3, r1
 8001be8:	2cfe      	cmp	r4, #254	@ 0xfe
 8001bea:	dd13      	ble.n	8001c14 <__aeabi_d2f+0x50>
 8001bec:	20ff      	movs	r0, #255	@ 0xff
 8001bee:	2300      	movs	r3, #0
 8001bf0:	05c0      	lsls	r0, r0, #23
 8001bf2:	4318      	orrs	r0, r3
 8001bf4:	07d2      	lsls	r2, r2, #31
 8001bf6:	4310      	orrs	r0, r2
 8001bf8:	b003      	add	sp, #12
 8001bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <__aeabi_d2f+0x42>
 8001c00:	2000      	movs	r0, #0
 8001c02:	2300      	movs	r3, #0
 8001c04:	e7f4      	b.n	8001bf0 <__aeabi_d2f+0x2c>
 8001c06:	433d      	orrs	r5, r7
 8001c08:	d0f0      	beq.n	8001bec <__aeabi_d2f+0x28>
 8001c0a:	2380      	movs	r3, #128	@ 0x80
 8001c0c:	03db      	lsls	r3, r3, #15
 8001c0e:	20ff      	movs	r0, #255	@ 0xff
 8001c10:	433b      	orrs	r3, r7
 8001c12:	e7ed      	b.n	8001bf0 <__aeabi_d2f+0x2c>
 8001c14:	2c00      	cmp	r4, #0
 8001c16:	dd14      	ble.n	8001c42 <__aeabi_d2f+0x7e>
 8001c18:	9b00      	ldr	r3, [sp, #0]
 8001c1a:	00ff      	lsls	r7, r7, #3
 8001c1c:	019b      	lsls	r3, r3, #6
 8001c1e:	1e58      	subs	r0, r3, #1
 8001c20:	4183      	sbcs	r3, r0
 8001c22:	0f69      	lsrs	r1, r5, #29
 8001c24:	433b      	orrs	r3, r7
 8001c26:	430b      	orrs	r3, r1
 8001c28:	0759      	lsls	r1, r3, #29
 8001c2a:	d041      	beq.n	8001cb0 <__aeabi_d2f+0xec>
 8001c2c:	210f      	movs	r1, #15
 8001c2e:	4019      	ands	r1, r3
 8001c30:	2904      	cmp	r1, #4
 8001c32:	d028      	beq.n	8001c86 <__aeabi_d2f+0xc2>
 8001c34:	3304      	adds	r3, #4
 8001c36:	0159      	lsls	r1, r3, #5
 8001c38:	d525      	bpl.n	8001c86 <__aeabi_d2f+0xc2>
 8001c3a:	3401      	adds	r4, #1
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	b2e0      	uxtb	r0, r4
 8001c40:	e7d6      	b.n	8001bf0 <__aeabi_d2f+0x2c>
 8001c42:	0021      	movs	r1, r4
 8001c44:	3117      	adds	r1, #23
 8001c46:	dbdb      	blt.n	8001c00 <__aeabi_d2f+0x3c>
 8001c48:	2180      	movs	r1, #128	@ 0x80
 8001c4a:	201e      	movs	r0, #30
 8001c4c:	0409      	lsls	r1, r1, #16
 8001c4e:	4339      	orrs	r1, r7
 8001c50:	1b00      	subs	r0, r0, r4
 8001c52:	281f      	cmp	r0, #31
 8001c54:	dd1b      	ble.n	8001c8e <__aeabi_d2f+0xca>
 8001c56:	2602      	movs	r6, #2
 8001c58:	4276      	negs	r6, r6
 8001c5a:	1b34      	subs	r4, r6, r4
 8001c5c:	000e      	movs	r6, r1
 8001c5e:	40e6      	lsrs	r6, r4
 8001c60:	0034      	movs	r4, r6
 8001c62:	2820      	cmp	r0, #32
 8001c64:	d004      	beq.n	8001c70 <__aeabi_d2f+0xac>
 8001c66:	4817      	ldr	r0, [pc, #92]	@ (8001cc4 <__aeabi_d2f+0x100>)
 8001c68:	4684      	mov	ip, r0
 8001c6a:	4463      	add	r3, ip
 8001c6c:	4099      	lsls	r1, r3
 8001c6e:	430d      	orrs	r5, r1
 8001c70:	002b      	movs	r3, r5
 8001c72:	1e59      	subs	r1, r3, #1
 8001c74:	418b      	sbcs	r3, r1
 8001c76:	4323      	orrs	r3, r4
 8001c78:	0759      	lsls	r1, r3, #29
 8001c7a:	d015      	beq.n	8001ca8 <__aeabi_d2f+0xe4>
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	2400      	movs	r4, #0
 8001c80:	4019      	ands	r1, r3
 8001c82:	2904      	cmp	r1, #4
 8001c84:	d117      	bne.n	8001cb6 <__aeabi_d2f+0xf2>
 8001c86:	019b      	lsls	r3, r3, #6
 8001c88:	0a5b      	lsrs	r3, r3, #9
 8001c8a:	b2e0      	uxtb	r0, r4
 8001c8c:	e7b0      	b.n	8001bf0 <__aeabi_d2f+0x2c>
 8001c8e:	4c0e      	ldr	r4, [pc, #56]	@ (8001cc8 <__aeabi_d2f+0x104>)
 8001c90:	191c      	adds	r4, r3, r4
 8001c92:	002b      	movs	r3, r5
 8001c94:	40a5      	lsls	r5, r4
 8001c96:	40c3      	lsrs	r3, r0
 8001c98:	40a1      	lsls	r1, r4
 8001c9a:	1e68      	subs	r0, r5, #1
 8001c9c:	4185      	sbcs	r5, r0
 8001c9e:	4329      	orrs	r1, r5
 8001ca0:	430b      	orrs	r3, r1
 8001ca2:	2400      	movs	r4, #0
 8001ca4:	0759      	lsls	r1, r3, #29
 8001ca6:	d1c1      	bne.n	8001c2c <__aeabi_d2f+0x68>
 8001ca8:	019b      	lsls	r3, r3, #6
 8001caa:	2000      	movs	r0, #0
 8001cac:	0a5b      	lsrs	r3, r3, #9
 8001cae:	e79f      	b.n	8001bf0 <__aeabi_d2f+0x2c>
 8001cb0:	08db      	lsrs	r3, r3, #3
 8001cb2:	b2e0      	uxtb	r0, r4
 8001cb4:	e79c      	b.n	8001bf0 <__aeabi_d2f+0x2c>
 8001cb6:	3304      	adds	r3, #4
 8001cb8:	e7e5      	b.n	8001c86 <__aeabi_d2f+0xc2>
 8001cba:	46c0      	nop			@ (mov r8, r8)
 8001cbc:	000007fe 	.word	0x000007fe
 8001cc0:	fffffc80 	.word	0xfffffc80
 8001cc4:	fffffca2 	.word	0xfffffca2
 8001cc8:	fffffc82 	.word	0xfffffc82

08001ccc <__aeabi_cfrcmple>:
 8001ccc:	4684      	mov	ip, r0
 8001cce:	0008      	movs	r0, r1
 8001cd0:	4661      	mov	r1, ip
 8001cd2:	e7ff      	b.n	8001cd4 <__aeabi_cfcmpeq>

08001cd4 <__aeabi_cfcmpeq>:
 8001cd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001cd6:	f000 f8d5 	bl	8001e84 <__lesf2>
 8001cda:	2800      	cmp	r0, #0
 8001cdc:	d401      	bmi.n	8001ce2 <__aeabi_cfcmpeq+0xe>
 8001cde:	2100      	movs	r1, #0
 8001ce0:	42c8      	cmn	r0, r1
 8001ce2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001ce4 <__aeabi_fcmpeq>:
 8001ce4:	b510      	push	{r4, lr}
 8001ce6:	f000 f855 	bl	8001d94 <__eqsf2>
 8001cea:	4240      	negs	r0, r0
 8001cec:	3001      	adds	r0, #1
 8001cee:	bd10      	pop	{r4, pc}

08001cf0 <__aeabi_fcmplt>:
 8001cf0:	b510      	push	{r4, lr}
 8001cf2:	f000 f8c7 	bl	8001e84 <__lesf2>
 8001cf6:	2800      	cmp	r0, #0
 8001cf8:	db01      	blt.n	8001cfe <__aeabi_fcmplt+0xe>
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	bd10      	pop	{r4, pc}
 8001cfe:	2001      	movs	r0, #1
 8001d00:	bd10      	pop	{r4, pc}
 8001d02:	46c0      	nop			@ (mov r8, r8)

08001d04 <__aeabi_fcmple>:
 8001d04:	b510      	push	{r4, lr}
 8001d06:	f000 f8bd 	bl	8001e84 <__lesf2>
 8001d0a:	2800      	cmp	r0, #0
 8001d0c:	dd01      	ble.n	8001d12 <__aeabi_fcmple+0xe>
 8001d0e:	2000      	movs	r0, #0
 8001d10:	bd10      	pop	{r4, pc}
 8001d12:	2001      	movs	r0, #1
 8001d14:	bd10      	pop	{r4, pc}
 8001d16:	46c0      	nop			@ (mov r8, r8)

08001d18 <__aeabi_fcmpgt>:
 8001d18:	b510      	push	{r4, lr}
 8001d1a:	f000 f863 	bl	8001de4 <__gesf2>
 8001d1e:	2800      	cmp	r0, #0
 8001d20:	dc01      	bgt.n	8001d26 <__aeabi_fcmpgt+0xe>
 8001d22:	2000      	movs	r0, #0
 8001d24:	bd10      	pop	{r4, pc}
 8001d26:	2001      	movs	r0, #1
 8001d28:	bd10      	pop	{r4, pc}
 8001d2a:	46c0      	nop			@ (mov r8, r8)

08001d2c <__aeabi_fcmpge>:
 8001d2c:	b510      	push	{r4, lr}
 8001d2e:	f000 f859 	bl	8001de4 <__gesf2>
 8001d32:	2800      	cmp	r0, #0
 8001d34:	da01      	bge.n	8001d3a <__aeabi_fcmpge+0xe>
 8001d36:	2000      	movs	r0, #0
 8001d38:	bd10      	pop	{r4, pc}
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	bd10      	pop	{r4, pc}
 8001d3e:	46c0      	nop			@ (mov r8, r8)

08001d40 <__clzsi2>:
 8001d40:	211c      	movs	r1, #28
 8001d42:	2301      	movs	r3, #1
 8001d44:	041b      	lsls	r3, r3, #16
 8001d46:	4298      	cmp	r0, r3
 8001d48:	d301      	bcc.n	8001d4e <__clzsi2+0xe>
 8001d4a:	0c00      	lsrs	r0, r0, #16
 8001d4c:	3910      	subs	r1, #16
 8001d4e:	0a1b      	lsrs	r3, r3, #8
 8001d50:	4298      	cmp	r0, r3
 8001d52:	d301      	bcc.n	8001d58 <__clzsi2+0x18>
 8001d54:	0a00      	lsrs	r0, r0, #8
 8001d56:	3908      	subs	r1, #8
 8001d58:	091b      	lsrs	r3, r3, #4
 8001d5a:	4298      	cmp	r0, r3
 8001d5c:	d301      	bcc.n	8001d62 <__clzsi2+0x22>
 8001d5e:	0900      	lsrs	r0, r0, #4
 8001d60:	3904      	subs	r1, #4
 8001d62:	a202      	add	r2, pc, #8	@ (adr r2, 8001d6c <__clzsi2+0x2c>)
 8001d64:	5c10      	ldrb	r0, [r2, r0]
 8001d66:	1840      	adds	r0, r0, r1
 8001d68:	4770      	bx	lr
 8001d6a:	46c0      	nop			@ (mov r8, r8)
 8001d6c:	02020304 	.word	0x02020304
 8001d70:	01010101 	.word	0x01010101
	...

08001d7c <__clzdi2>:
 8001d7c:	b510      	push	{r4, lr}
 8001d7e:	2900      	cmp	r1, #0
 8001d80:	d103      	bne.n	8001d8a <__clzdi2+0xe>
 8001d82:	f7ff ffdd 	bl	8001d40 <__clzsi2>
 8001d86:	3020      	adds	r0, #32
 8001d88:	e002      	b.n	8001d90 <__clzdi2+0x14>
 8001d8a:	0008      	movs	r0, r1
 8001d8c:	f7ff ffd8 	bl	8001d40 <__clzsi2>
 8001d90:	bd10      	pop	{r4, pc}
 8001d92:	46c0      	nop			@ (mov r8, r8)

08001d94 <__eqsf2>:
 8001d94:	b570      	push	{r4, r5, r6, lr}
 8001d96:	0042      	lsls	r2, r0, #1
 8001d98:	024e      	lsls	r6, r1, #9
 8001d9a:	004c      	lsls	r4, r1, #1
 8001d9c:	0245      	lsls	r5, r0, #9
 8001d9e:	0a6d      	lsrs	r5, r5, #9
 8001da0:	0e12      	lsrs	r2, r2, #24
 8001da2:	0fc3      	lsrs	r3, r0, #31
 8001da4:	0a76      	lsrs	r6, r6, #9
 8001da6:	0e24      	lsrs	r4, r4, #24
 8001da8:	0fc9      	lsrs	r1, r1, #31
 8001daa:	2aff      	cmp	r2, #255	@ 0xff
 8001dac:	d010      	beq.n	8001dd0 <__eqsf2+0x3c>
 8001dae:	2cff      	cmp	r4, #255	@ 0xff
 8001db0:	d00c      	beq.n	8001dcc <__eqsf2+0x38>
 8001db2:	2001      	movs	r0, #1
 8001db4:	42a2      	cmp	r2, r4
 8001db6:	d10a      	bne.n	8001dce <__eqsf2+0x3a>
 8001db8:	42b5      	cmp	r5, r6
 8001dba:	d108      	bne.n	8001dce <__eqsf2+0x3a>
 8001dbc:	428b      	cmp	r3, r1
 8001dbe:	d00f      	beq.n	8001de0 <__eqsf2+0x4c>
 8001dc0:	2a00      	cmp	r2, #0
 8001dc2:	d104      	bne.n	8001dce <__eqsf2+0x3a>
 8001dc4:	0028      	movs	r0, r5
 8001dc6:	1e43      	subs	r3, r0, #1
 8001dc8:	4198      	sbcs	r0, r3
 8001dca:	e000      	b.n	8001dce <__eqsf2+0x3a>
 8001dcc:	2001      	movs	r0, #1
 8001dce:	bd70      	pop	{r4, r5, r6, pc}
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	2cff      	cmp	r4, #255	@ 0xff
 8001dd4:	d1fb      	bne.n	8001dce <__eqsf2+0x3a>
 8001dd6:	4335      	orrs	r5, r6
 8001dd8:	d1f9      	bne.n	8001dce <__eqsf2+0x3a>
 8001dda:	404b      	eors	r3, r1
 8001ddc:	0018      	movs	r0, r3
 8001dde:	e7f6      	b.n	8001dce <__eqsf2+0x3a>
 8001de0:	2000      	movs	r0, #0
 8001de2:	e7f4      	b.n	8001dce <__eqsf2+0x3a>

08001de4 <__gesf2>:
 8001de4:	b530      	push	{r4, r5, lr}
 8001de6:	0042      	lsls	r2, r0, #1
 8001de8:	0244      	lsls	r4, r0, #9
 8001dea:	024d      	lsls	r5, r1, #9
 8001dec:	0fc3      	lsrs	r3, r0, #31
 8001dee:	0048      	lsls	r0, r1, #1
 8001df0:	0a64      	lsrs	r4, r4, #9
 8001df2:	0e12      	lsrs	r2, r2, #24
 8001df4:	0a6d      	lsrs	r5, r5, #9
 8001df6:	0e00      	lsrs	r0, r0, #24
 8001df8:	0fc9      	lsrs	r1, r1, #31
 8001dfa:	2aff      	cmp	r2, #255	@ 0xff
 8001dfc:	d019      	beq.n	8001e32 <__gesf2+0x4e>
 8001dfe:	28ff      	cmp	r0, #255	@ 0xff
 8001e00:	d00b      	beq.n	8001e1a <__gesf2+0x36>
 8001e02:	2a00      	cmp	r2, #0
 8001e04:	d11e      	bne.n	8001e44 <__gesf2+0x60>
 8001e06:	2800      	cmp	r0, #0
 8001e08:	d10b      	bne.n	8001e22 <__gesf2+0x3e>
 8001e0a:	2d00      	cmp	r5, #0
 8001e0c:	d027      	beq.n	8001e5e <__gesf2+0x7a>
 8001e0e:	2c00      	cmp	r4, #0
 8001e10:	d134      	bne.n	8001e7c <__gesf2+0x98>
 8001e12:	2900      	cmp	r1, #0
 8001e14:	d02f      	beq.n	8001e76 <__gesf2+0x92>
 8001e16:	0008      	movs	r0, r1
 8001e18:	bd30      	pop	{r4, r5, pc}
 8001e1a:	2d00      	cmp	r5, #0
 8001e1c:	d128      	bne.n	8001e70 <__gesf2+0x8c>
 8001e1e:	2a00      	cmp	r2, #0
 8001e20:	d101      	bne.n	8001e26 <__gesf2+0x42>
 8001e22:	2c00      	cmp	r4, #0
 8001e24:	d0f5      	beq.n	8001e12 <__gesf2+0x2e>
 8001e26:	428b      	cmp	r3, r1
 8001e28:	d107      	bne.n	8001e3a <__gesf2+0x56>
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d023      	beq.n	8001e76 <__gesf2+0x92>
 8001e2e:	0018      	movs	r0, r3
 8001e30:	e7f2      	b.n	8001e18 <__gesf2+0x34>
 8001e32:	2c00      	cmp	r4, #0
 8001e34:	d11c      	bne.n	8001e70 <__gesf2+0x8c>
 8001e36:	28ff      	cmp	r0, #255	@ 0xff
 8001e38:	d014      	beq.n	8001e64 <__gesf2+0x80>
 8001e3a:	1e58      	subs	r0, r3, #1
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	4018      	ands	r0, r3
 8001e40:	3801      	subs	r0, #1
 8001e42:	e7e9      	b.n	8001e18 <__gesf2+0x34>
 8001e44:	2800      	cmp	r0, #0
 8001e46:	d0f8      	beq.n	8001e3a <__gesf2+0x56>
 8001e48:	428b      	cmp	r3, r1
 8001e4a:	d1f6      	bne.n	8001e3a <__gesf2+0x56>
 8001e4c:	4282      	cmp	r2, r0
 8001e4e:	dcf4      	bgt.n	8001e3a <__gesf2+0x56>
 8001e50:	dbeb      	blt.n	8001e2a <__gesf2+0x46>
 8001e52:	42ac      	cmp	r4, r5
 8001e54:	d8f1      	bhi.n	8001e3a <__gesf2+0x56>
 8001e56:	2000      	movs	r0, #0
 8001e58:	42ac      	cmp	r4, r5
 8001e5a:	d2dd      	bcs.n	8001e18 <__gesf2+0x34>
 8001e5c:	e7e5      	b.n	8001e2a <__gesf2+0x46>
 8001e5e:	2c00      	cmp	r4, #0
 8001e60:	d0da      	beq.n	8001e18 <__gesf2+0x34>
 8001e62:	e7ea      	b.n	8001e3a <__gesf2+0x56>
 8001e64:	2d00      	cmp	r5, #0
 8001e66:	d103      	bne.n	8001e70 <__gesf2+0x8c>
 8001e68:	428b      	cmp	r3, r1
 8001e6a:	d1e6      	bne.n	8001e3a <__gesf2+0x56>
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	e7d3      	b.n	8001e18 <__gesf2+0x34>
 8001e70:	2002      	movs	r0, #2
 8001e72:	4240      	negs	r0, r0
 8001e74:	e7d0      	b.n	8001e18 <__gesf2+0x34>
 8001e76:	2001      	movs	r0, #1
 8001e78:	4240      	negs	r0, r0
 8001e7a:	e7cd      	b.n	8001e18 <__gesf2+0x34>
 8001e7c:	428b      	cmp	r3, r1
 8001e7e:	d0e8      	beq.n	8001e52 <__gesf2+0x6e>
 8001e80:	e7db      	b.n	8001e3a <__gesf2+0x56>
 8001e82:	46c0      	nop			@ (mov r8, r8)

08001e84 <__lesf2>:
 8001e84:	b530      	push	{r4, r5, lr}
 8001e86:	0042      	lsls	r2, r0, #1
 8001e88:	0244      	lsls	r4, r0, #9
 8001e8a:	024d      	lsls	r5, r1, #9
 8001e8c:	0fc3      	lsrs	r3, r0, #31
 8001e8e:	0048      	lsls	r0, r1, #1
 8001e90:	0a64      	lsrs	r4, r4, #9
 8001e92:	0e12      	lsrs	r2, r2, #24
 8001e94:	0a6d      	lsrs	r5, r5, #9
 8001e96:	0e00      	lsrs	r0, r0, #24
 8001e98:	0fc9      	lsrs	r1, r1, #31
 8001e9a:	2aff      	cmp	r2, #255	@ 0xff
 8001e9c:	d01a      	beq.n	8001ed4 <__lesf2+0x50>
 8001e9e:	28ff      	cmp	r0, #255	@ 0xff
 8001ea0:	d00e      	beq.n	8001ec0 <__lesf2+0x3c>
 8001ea2:	2a00      	cmp	r2, #0
 8001ea4:	d11e      	bne.n	8001ee4 <__lesf2+0x60>
 8001ea6:	2800      	cmp	r0, #0
 8001ea8:	d10e      	bne.n	8001ec8 <__lesf2+0x44>
 8001eaa:	2d00      	cmp	r5, #0
 8001eac:	d02a      	beq.n	8001f04 <__lesf2+0x80>
 8001eae:	2c00      	cmp	r4, #0
 8001eb0:	d00c      	beq.n	8001ecc <__lesf2+0x48>
 8001eb2:	428b      	cmp	r3, r1
 8001eb4:	d01d      	beq.n	8001ef2 <__lesf2+0x6e>
 8001eb6:	1e58      	subs	r0, r3, #1
 8001eb8:	2302      	movs	r3, #2
 8001eba:	4018      	ands	r0, r3
 8001ebc:	3801      	subs	r0, #1
 8001ebe:	e010      	b.n	8001ee2 <__lesf2+0x5e>
 8001ec0:	2d00      	cmp	r5, #0
 8001ec2:	d10d      	bne.n	8001ee0 <__lesf2+0x5c>
 8001ec4:	2a00      	cmp	r2, #0
 8001ec6:	d120      	bne.n	8001f0a <__lesf2+0x86>
 8001ec8:	2c00      	cmp	r4, #0
 8001eca:	d11e      	bne.n	8001f0a <__lesf2+0x86>
 8001ecc:	2900      	cmp	r1, #0
 8001ece:	d023      	beq.n	8001f18 <__lesf2+0x94>
 8001ed0:	0008      	movs	r0, r1
 8001ed2:	e006      	b.n	8001ee2 <__lesf2+0x5e>
 8001ed4:	2c00      	cmp	r4, #0
 8001ed6:	d103      	bne.n	8001ee0 <__lesf2+0x5c>
 8001ed8:	28ff      	cmp	r0, #255	@ 0xff
 8001eda:	d1ec      	bne.n	8001eb6 <__lesf2+0x32>
 8001edc:	2d00      	cmp	r5, #0
 8001ede:	d017      	beq.n	8001f10 <__lesf2+0x8c>
 8001ee0:	2002      	movs	r0, #2
 8001ee2:	bd30      	pop	{r4, r5, pc}
 8001ee4:	2800      	cmp	r0, #0
 8001ee6:	d0e6      	beq.n	8001eb6 <__lesf2+0x32>
 8001ee8:	428b      	cmp	r3, r1
 8001eea:	d1e4      	bne.n	8001eb6 <__lesf2+0x32>
 8001eec:	4282      	cmp	r2, r0
 8001eee:	dce2      	bgt.n	8001eb6 <__lesf2+0x32>
 8001ef0:	db04      	blt.n	8001efc <__lesf2+0x78>
 8001ef2:	42ac      	cmp	r4, r5
 8001ef4:	d8df      	bhi.n	8001eb6 <__lesf2+0x32>
 8001ef6:	2000      	movs	r0, #0
 8001ef8:	42ac      	cmp	r4, r5
 8001efa:	d2f2      	bcs.n	8001ee2 <__lesf2+0x5e>
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d00b      	beq.n	8001f18 <__lesf2+0x94>
 8001f00:	0018      	movs	r0, r3
 8001f02:	e7ee      	b.n	8001ee2 <__lesf2+0x5e>
 8001f04:	2c00      	cmp	r4, #0
 8001f06:	d0ec      	beq.n	8001ee2 <__lesf2+0x5e>
 8001f08:	e7d5      	b.n	8001eb6 <__lesf2+0x32>
 8001f0a:	428b      	cmp	r3, r1
 8001f0c:	d1d3      	bne.n	8001eb6 <__lesf2+0x32>
 8001f0e:	e7f5      	b.n	8001efc <__lesf2+0x78>
 8001f10:	2000      	movs	r0, #0
 8001f12:	428b      	cmp	r3, r1
 8001f14:	d0e5      	beq.n	8001ee2 <__lesf2+0x5e>
 8001f16:	e7ce      	b.n	8001eb6 <__lesf2+0x32>
 8001f18:	2001      	movs	r0, #1
 8001f1a:	4240      	negs	r0, r0
 8001f1c:	e7e1      	b.n	8001ee2 <__lesf2+0x5e>
 8001f1e:	46c0      	nop			@ (mov r8, r8)

08001f20 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 8001f20:	b590      	push	{r4, r7, lr}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	0004      	movs	r4, r0
 8001f28:	0008      	movs	r0, r1
 8001f2a:	0011      	movs	r1, r2
 8001f2c:	1dbb      	adds	r3, r7, #6
 8001f2e:	1c22      	adds	r2, r4, #0
 8001f30:	801a      	strh	r2, [r3, #0]
 8001f32:	1d3b      	adds	r3, r7, #4
 8001f34:	1c02      	adds	r2, r0, #0
 8001f36:	801a      	strh	r2, [r3, #0]
 8001f38:	1cbb      	adds	r3, r7, #2
 8001f3a:	1c0a      	adds	r2, r1, #0
 8001f3c:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	8818      	ldrh	r0, [r3, #0]
 8001f42:	1dbb      	adds	r3, r7, #6
 8001f44:	8819      	ldrh	r1, [r3, #0]
 8001f46:	1cbb      	adds	r3, r7, #2
 8001f48:	881b      	ldrh	r3, [r3, #0]
 8001f4a:	001a      	movs	r2, r3
 8001f4c:	f000 fd2c 	bl	80029a8 <ST7735_DrawPixel>
}
 8001f50:	46c0      	nop			@ (mov r8, r8)
 8001f52:	46bd      	mov	sp, r7
 8001f54:	b003      	add	sp, #12
 8001f56:	bd90      	pop	{r4, r7, pc}

08001f58 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8001f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f5a:	46c6      	mov	lr, r8
 8001f5c:	b500      	push	{lr}
 8001f5e:	b090      	sub	sp, #64	@ 0x40
 8001f60:	af04      	add	r7, sp, #16
 8001f62:	468c      	mov	ip, r1
 8001f64:	0016      	movs	r6, r2
 8001f66:	0019      	movs	r1, r3
 8001f68:	221e      	movs	r2, #30
 8001f6a:	18ba      	adds	r2, r7, r2
 8001f6c:	1c03      	adds	r3, r0, #0
 8001f6e:	8013      	strh	r3, [r2, #0]
 8001f70:	231c      	movs	r3, #28
 8001f72:	18fb      	adds	r3, r7, r3
 8001f74:	4662      	mov	r2, ip
 8001f76:	801a      	strh	r2, [r3, #0]
 8001f78:	201a      	movs	r0, #26
 8001f7a:	183b      	adds	r3, r7, r0
 8001f7c:	1c32      	adds	r2, r6, #0
 8001f7e:	801a      	strh	r2, [r3, #0]
 8001f80:	2018      	movs	r0, #24
 8001f82:	183b      	adds	r3, r7, r0
 8001f84:	1c0a      	adds	r2, r1, #0
 8001f86:	801a      	strh	r2, [r3, #0]
 8001f88:	466b      	mov	r3, sp
 8001f8a:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 8001f8c:	230c      	movs	r3, #12
 8001f8e:	0001      	movs	r1, r0
 8001f90:	185e      	adds	r6, r3, r1
 8001f92:	19f2      	adds	r2, r6, r7
 8001f94:	2030      	movs	r0, #48	@ 0x30
 8001f96:	1846      	adds	r6, r0, r1
 8001f98:	19f3      	adds	r3, r6, r7
 8001f9a:	881b      	ldrh	r3, [r3, #0]
 8001f9c:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 8001f9e:	201a      	movs	r0, #26
 8001fa0:	183b      	adds	r3, r7, r0
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	5e9b      	ldrsh	r3, [r3, r2]
 8001fa6:	187a      	adds	r2, r7, r1
 8001fa8:	2000      	movs	r0, #0
 8001faa:	5e12      	ldrsh	r2, [r2, r0]
 8001fac:	4353      	muls	r3, r2
 8001fae:	1e5a      	subs	r2, r3, #1
 8001fb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001fb2:	001a      	movs	r2, r3
 8001fb4:	60ba      	str	r2, [r7, #8]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60fa      	str	r2, [r7, #12]
 8001fba:	68b8      	ldr	r0, [r7, #8]
 8001fbc:	68f9      	ldr	r1, [r7, #12]
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	0ed2      	lsrs	r2, r2, #27
 8001fc2:	000e      	movs	r6, r1
 8001fc4:	0176      	lsls	r6, r6, #5
 8001fc6:	617e      	str	r6, [r7, #20]
 8001fc8:	697e      	ldr	r6, [r7, #20]
 8001fca:	4316      	orrs	r6, r2
 8001fcc:	617e      	str	r6, [r7, #20]
 8001fce:	0002      	movs	r2, r0
 8001fd0:	0152      	lsls	r2, r2, #5
 8001fd2:	613a      	str	r2, [r7, #16]
 8001fd4:	001a      	movs	r2, r3
 8001fd6:	603a      	str	r2, [r7, #0]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	607a      	str	r2, [r7, #4]
 8001fdc:	6838      	ldr	r0, [r7, #0]
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	0ed2      	lsrs	r2, r2, #27
 8001fe4:	000e      	movs	r6, r1
 8001fe6:	0175      	lsls	r5, r6, #5
 8001fe8:	4315      	orrs	r5, r2
 8001fea:	0002      	movs	r2, r0
 8001fec:	0154      	lsls	r4, r2, #5
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	3307      	adds	r3, #7
 8001ff2:	08db      	lsrs	r3, r3, #3
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	466a      	mov	r2, sp
 8001ff8:	1ad2      	subs	r2, r2, r3
 8001ffa:	4695      	mov	sp, r2
 8001ffc:	ab04      	add	r3, sp, #16
 8001ffe:	3301      	adds	r3, #1
 8002000:	085b      	lsrs	r3, r3, #1
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 8002006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002008:	2200      	movs	r2, #0
 800200a:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 800200c:	201a      	movs	r0, #26
 800200e:	183b      	adds	r3, r7, r0
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	2118      	movs	r1, #24
 8002014:	187a      	adds	r2, r7, r1
 8002016:	8812      	ldrh	r2, [r2, #0]
 8002018:	4353      	muls	r3, r2
 800201a:	b29a      	uxth	r2, r3
 800201c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800201e:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 8002020:	221e      	movs	r2, #30
 8002022:	18bb      	adds	r3, r7, r2
 8002024:	881c      	ldrh	r4, [r3, #0]
 8002026:	231c      	movs	r3, #28
 8002028:	18fb      	adds	r3, r7, r3
 800202a:	881d      	ldrh	r5, [r3, #0]
 800202c:	183b      	adds	r3, r7, r0
 800202e:	881b      	ldrh	r3, [r3, #0]
 8002030:	0008      	movs	r0, r1
 8002032:	187a      	adds	r2, r7, r1
 8002034:	8812      	ldrh	r2, [r2, #0]
 8002036:	210c      	movs	r1, #12
 8002038:	1809      	adds	r1, r1, r0
 800203a:	19c9      	adds	r1, r1, r7
 800203c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800203e:	2601      	movs	r6, #1
 8002040:	46b4      	mov	ip, r6
 8002042:	4666      	mov	r6, ip
 8002044:	9602      	str	r6, [sp, #8]
 8002046:	9201      	str	r2, [sp, #4]
 8002048:	9300      	str	r3, [sp, #0]
 800204a:	002b      	movs	r3, r5
 800204c:	0022      	movs	r2, r4
 800204e:	f000 fa09 	bl	8002464 <drawImage>
 8002052:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8002054:	46c0      	nop			@ (mov r8, r8)
 8002056:	46bd      	mov	sp, r7
 8002058:	b00c      	add	sp, #48	@ 0x30
 800205a:	bc80      	pop	{r7}
 800205c:	46b8      	mov	r8, r7
 800205e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002060 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8002060:	b590      	push	{r4, r7, lr}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	0004      	movs	r4, r0
 8002068:	0008      	movs	r0, r1
 800206a:	0011      	movs	r1, r2
 800206c:	1dbb      	adds	r3, r7, #6
 800206e:	1c22      	adds	r2, r4, #0
 8002070:	801a      	strh	r2, [r3, #0]
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	1c02      	adds	r2, r0, #0
 8002076:	801a      	strh	r2, [r3, #0]
 8002078:	1cbb      	adds	r3, r7, #2
 800207a:	1c0a      	adds	r2, r1, #0
 800207c:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 800207e:	1cbb      	adds	r3, r7, #2
 8002080:	881a      	ldrh	r2, [r3, #0]
 8002082:	1d3b      	adds	r3, r7, #4
 8002084:	2100      	movs	r1, #0
 8002086:	5e59      	ldrsh	r1, [r3, r1]
 8002088:	1dbb      	adds	r3, r7, #6
 800208a:	2000      	movs	r0, #0
 800208c:	5e1b      	ldrsh	r3, [r3, r0]
 800208e:	0018      	movs	r0, r3
 8002090:	f7ff ff46 	bl	8001f20 <drawPixel>
}
 8002094:	46c0      	nop			@ (mov r8, r8)
 8002096:	46bd      	mov	sp, r7
 8002098:	b003      	add	sp, #12
 800209a:	bd90      	pop	{r4, r7, pc}

0800209c <drawString>:
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800209e:	b089      	sub	sp, #36	@ 0x24
 80020a0:	af02      	add	r7, sp, #8
 80020a2:	0004      	movs	r4, r0
 80020a4:	0008      	movs	r0, r1
 80020a6:	60ba      	str	r2, [r7, #8]
 80020a8:	0019      	movs	r1, r3
 80020aa:	230e      	movs	r3, #14
 80020ac:	18fb      	adds	r3, r7, r3
 80020ae:	1c22      	adds	r2, r4, #0
 80020b0:	801a      	strh	r2, [r3, #0]
 80020b2:	230c      	movs	r3, #12
 80020b4:	18fb      	adds	r3, r7, r3
 80020b6:	1c02      	adds	r2, r0, #0
 80020b8:	801a      	strh	r2, [r3, #0]
 80020ba:	1dbb      	adds	r3, r7, #6
 80020bc:	1c0a      	adds	r2, r1, #0
 80020be:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 80020c0:	2316      	movs	r3, #22
 80020c2:	18fb      	adds	r3, r7, r3
 80020c4:	2200      	movs	r2, #0
 80020c6:	801a      	strh	r2, [r3, #0]

	while(c[i])
 80020c8:	e03f      	b.n	800214a <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 80020ca:	2516      	movs	r5, #22
 80020cc:	197b      	adds	r3, r7, r5
 80020ce:	881b      	ldrh	r3, [r3, #0]
 80020d0:	68ba      	ldr	r2, [r7, #8]
 80020d2:	18d3      	adds	r3, r2, r3
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	469c      	mov	ip, r3
 80020d8:	1dbb      	adds	r3, r7, #6
 80020da:	2400      	movs	r4, #0
 80020dc:	5f1c      	ldrsh	r4, [r3, r4]
 80020de:	230c      	movs	r3, #12
 80020e0:	18fb      	adds	r3, r7, r3
 80020e2:	2100      	movs	r1, #0
 80020e4:	5e59      	ldrsh	r1, [r3, r1]
 80020e6:	260e      	movs	r6, #14
 80020e8:	19bb      	adds	r3, r7, r6
 80020ea:	2000      	movs	r0, #0
 80020ec:	5e18      	ldrsh	r0, [r3, r0]
 80020ee:	232c      	movs	r3, #44	@ 0x2c
 80020f0:	2208      	movs	r2, #8
 80020f2:	189b      	adds	r3, r3, r2
 80020f4:	19db      	adds	r3, r3, r7
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	9301      	str	r3, [sp, #4]
 80020fa:	2328      	movs	r3, #40	@ 0x28
 80020fc:	189b      	adds	r3, r3, r2
 80020fe:	19db      	adds	r3, r3, r7
 8002100:	2200      	movs	r2, #0
 8002102:	5e9b      	ldrsh	r3, [r3, r2]
 8002104:	9300      	str	r3, [sp, #0]
 8002106:	0023      	movs	r3, r4
 8002108:	4662      	mov	r2, ip
 800210a:	f000 f82b 	bl	8002164 <drawChar>
		x+=(size*6)+spacing;
 800210e:	232c      	movs	r3, #44	@ 0x2c
 8002110:	2108      	movs	r1, #8
 8002112:	185b      	adds	r3, r3, r1
 8002114:	19db      	adds	r3, r3, r7
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	b29b      	uxth	r3, r3
 800211a:	1c1a      	adds	r2, r3, #0
 800211c:	1c13      	adds	r3, r2, #0
 800211e:	18db      	adds	r3, r3, r3
 8002120:	189b      	adds	r3, r3, r2
 8002122:	18db      	adds	r3, r3, r3
 8002124:	b29a      	uxth	r2, r3
 8002126:	2330      	movs	r3, #48	@ 0x30
 8002128:	185b      	adds	r3, r3, r1
 800212a:	19db      	adds	r3, r3, r7
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	b29b      	uxth	r3, r3
 8002130:	18d3      	adds	r3, r2, r3
 8002132:	b29a      	uxth	r2, r3
 8002134:	19bb      	adds	r3, r7, r6
 8002136:	881b      	ldrh	r3, [r3, #0]
 8002138:	18d3      	adds	r3, r2, r3
 800213a:	b29a      	uxth	r2, r3
 800213c:	19bb      	adds	r3, r7, r6
 800213e:	801a      	strh	r2, [r3, #0]
		i++;
 8002140:	197b      	adds	r3, r7, r5
 8002142:	881a      	ldrh	r2, [r3, #0]
 8002144:	197b      	adds	r3, r7, r5
 8002146:	3201      	adds	r2, #1
 8002148:	801a      	strh	r2, [r3, #0]
	while(c[i])
 800214a:	2316      	movs	r3, #22
 800214c:	18fb      	adds	r3, r7, r3
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	18d3      	adds	r3, r2, r3
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1b7      	bne.n	80020ca <drawString+0x2e>
	}
}
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	46c0      	nop			@ (mov r8, r8)
 800215e:	46bd      	mov	sp, r7
 8002160:	b007      	add	sp, #28
 8002162:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002164 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8002164:	b5b0      	push	{r4, r5, r7, lr}
 8002166:	b088      	sub	sp, #32
 8002168:	af02      	add	r7, sp, #8
 800216a:	0005      	movs	r5, r0
 800216c:	000c      	movs	r4, r1
 800216e:	0010      	movs	r0, r2
 8002170:	0019      	movs	r1, r3
 8002172:	1dbb      	adds	r3, r7, #6
 8002174:	1c2a      	adds	r2, r5, #0
 8002176:	801a      	strh	r2, [r3, #0]
 8002178:	1d3b      	adds	r3, r7, #4
 800217a:	1c22      	adds	r2, r4, #0
 800217c:	801a      	strh	r2, [r3, #0]
 800217e:	1cfb      	adds	r3, r7, #3
 8002180:	1c02      	adds	r2, r0, #0
 8002182:	701a      	strb	r2, [r3, #0]
 8002184:	003b      	movs	r3, r7
 8002186:	1c0a      	adds	r2, r1, #0
 8002188:	801a      	strh	r2, [r3, #0]
  uint8_t line;
  int32_t i, j;
  if((x >= _width)            ||
 800218a:	4b79      	ldr	r3, [pc, #484]	@ (8002370 <drawChar+0x20c>)
 800218c:	2200      	movs	r2, #0
 800218e:	5e9b      	ldrsh	r3, [r3, r2]
 8002190:	1dba      	adds	r2, r7, #6
 8002192:	2100      	movs	r1, #0
 8002194:	5e52      	ldrsh	r2, [r2, r1]
 8002196:	429a      	cmp	r2, r3
 8002198:	db00      	blt.n	800219c <drawChar+0x38>
 800219a:	e0e5      	b.n	8002368 <drawChar+0x204>
     (y >= _height)           ||
 800219c:	4b75      	ldr	r3, [pc, #468]	@ (8002374 <drawChar+0x210>)
 800219e:	2200      	movs	r2, #0
 80021a0:	5e9b      	ldrsh	r3, [r3, r2]
  if((x >= _width)            ||
 80021a2:	1d3a      	adds	r2, r7, #4
 80021a4:	2100      	movs	r1, #0
 80021a6:	5e52      	ldrsh	r2, [r2, r1]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	db00      	blt.n	80021ae <drawChar+0x4a>
 80021ac:	e0dc      	b.n	8002368 <drawChar+0x204>
     ((x + 5 * size - 1) < 0) ||
 80021ae:	1dbb      	adds	r3, r7, #6
 80021b0:	2100      	movs	r1, #0
 80021b2:	5e59      	ldrsh	r1, [r3, r1]
 80021b4:	202c      	movs	r0, #44	@ 0x2c
 80021b6:	183b      	adds	r3, r7, r0
 80021b8:	781a      	ldrb	r2, [r3, #0]
 80021ba:	0013      	movs	r3, r2
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	189b      	adds	r3, r3, r2
 80021c0:	18cb      	adds	r3, r1, r3
     (y >= _height)           ||
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	dc00      	bgt.n	80021c8 <drawChar+0x64>
 80021c6:	e0cf      	b.n	8002368 <drawChar+0x204>
     ((y + 8 * size - 1) < 0))
 80021c8:	1d3b      	adds	r3, r7, #4
 80021ca:	2200      	movs	r2, #0
 80021cc:	5e9a      	ldrsh	r2, [r3, r2]
 80021ce:	183b      	adds	r3, r7, r0
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	18d3      	adds	r3, r2, r3
     ((x + 5 * size - 1) < 0) ||
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	dc00      	bgt.n	80021dc <drawChar+0x78>
 80021da:	e0c5      	b.n	8002368 <drawChar+0x204>
    return;

  for (i=0; i<6; i++ ) {
 80021dc:	2300      	movs	r3, #0
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	e0bd      	b.n	800235e <drawChar+0x1fa>
    if ((i) == 5)
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	2b05      	cmp	r3, #5
 80021e6:	d104      	bne.n	80021f2 <drawChar+0x8e>
      line = 0x0;
 80021e8:	2317      	movs	r3, #23
 80021ea:	18fb      	adds	r3, r7, r3
 80021ec:	2200      	movs	r2, #0
 80021ee:	701a      	strb	r2, [r3, #0]
 80021f0:	e00b      	b.n	800220a <drawChar+0xa6>
    else
      line = Font[(c*5)+(i)];
 80021f2:	1cfb      	adds	r3, r7, #3
 80021f4:	781a      	ldrb	r2, [r3, #0]
 80021f6:	0013      	movs	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	189a      	adds	r2, r3, r2
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	18d2      	adds	r2, r2, r3
 8002200:	2317      	movs	r3, #23
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	495c      	ldr	r1, [pc, #368]	@ (8002378 <drawChar+0x214>)
 8002206:	5c8a      	ldrb	r2, [r1, r2]
 8002208:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 800220a:	2300      	movs	r3, #0
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	e09f      	b.n	8002350 <drawChar+0x1ec>
      if (line & 0x1) {
 8002210:	2317      	movs	r3, #23
 8002212:	18fb      	adds	r3, r7, r3
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2201      	movs	r2, #1
 8002218:	4013      	ands	r3, r2
 800221a:	d043      	beq.n	80022a4 <drawChar+0x140>
        if (size == 1)
 800221c:	232c      	movs	r3, #44	@ 0x2c
 800221e:	18fb      	adds	r3, r7, r3
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d115      	bne.n	8002252 <drawChar+0xee>
          writePixel(x+(i), y+(7-j), textColor);
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	b29a      	uxth	r2, r3
 800222a:	1dbb      	adds	r3, r7, #6
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	18d3      	adds	r3, r2, r3
 8002230:	b29b      	uxth	r3, r3
 8002232:	b218      	sxth	r0, r3
 8002234:	1d3b      	adds	r3, r7, #4
 8002236:	881a      	ldrh	r2, [r3, #0]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	b29b      	uxth	r3, r3
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	b29b      	uxth	r3, r3
 8002240:	3307      	adds	r3, #7
 8002242:	b29b      	uxth	r3, r3
 8002244:	b219      	sxth	r1, r3
 8002246:	003b      	movs	r3, r7
 8002248:	881b      	ldrh	r3, [r3, #0]
 800224a:	001a      	movs	r2, r3
 800224c:	f7ff ff08 	bl	8002060 <writePixel>
 8002250:	e075      	b.n	800233e <drawChar+0x1da>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 8002252:	212c      	movs	r1, #44	@ 0x2c
 8002254:	187b      	adds	r3, r7, r1
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	b29b      	uxth	r3, r3
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	b292      	uxth	r2, r2
 800225e:	4353      	muls	r3, r2
 8002260:	b29a      	uxth	r2, r3
 8002262:	1dbb      	adds	r3, r7, #6
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	18d3      	adds	r3, r2, r3
 8002268:	b29b      	uxth	r3, r3
 800226a:	b218      	sxth	r0, r3
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2207      	movs	r2, #7
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	b29b      	uxth	r3, r3
 8002274:	000c      	movs	r4, r1
 8002276:	187a      	adds	r2, r7, r1
 8002278:	7812      	ldrb	r2, [r2, #0]
 800227a:	b292      	uxth	r2, r2
 800227c:	4353      	muls	r3, r2
 800227e:	b29a      	uxth	r2, r3
 8002280:	1d3b      	adds	r3, r7, #4
 8002282:	881b      	ldrh	r3, [r3, #0]
 8002284:	18d3      	adds	r3, r2, r3
 8002286:	b29b      	uxth	r3, r3
 8002288:	b219      	sxth	r1, r3
 800228a:	193b      	adds	r3, r7, r4
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	b21a      	sxth	r2, r3
 8002290:	193b      	adds	r3, r7, r4
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	b21c      	sxth	r4, r3
 8002296:	003b      	movs	r3, r7
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	0023      	movs	r3, r4
 800229e:	f7ff fe5b 	bl	8001f58 <fillRect>
 80022a2:	e04c      	b.n	800233e <drawChar+0x1da>
        }
      } else if (bgColor != textColor) {
 80022a4:	2428      	movs	r4, #40	@ 0x28
 80022a6:	193b      	adds	r3, r7, r4
 80022a8:	0039      	movs	r1, r7
 80022aa:	2200      	movs	r2, #0
 80022ac:	5e9a      	ldrsh	r2, [r3, r2]
 80022ae:	2300      	movs	r3, #0
 80022b0:	5ecb      	ldrsh	r3, [r1, r3]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d043      	beq.n	800233e <drawChar+0x1da>
        if (size == 1) // default size
 80022b6:	232c      	movs	r3, #44	@ 0x2c
 80022b8:	18fb      	adds	r3, r7, r3
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d115      	bne.n	80022ec <drawChar+0x188>
          writePixel(x+(i), y+(7-j), bgColor);
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	1dbb      	adds	r3, r7, #6
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	18d3      	adds	r3, r2, r3
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	b218      	sxth	r0, r3
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	881a      	ldrh	r2, [r3, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	b29b      	uxth	r3, r3
 80022da:	3307      	adds	r3, #7
 80022dc:	b29b      	uxth	r3, r3
 80022de:	b219      	sxth	r1, r3
 80022e0:	193b      	adds	r3, r7, r4
 80022e2:	881b      	ldrh	r3, [r3, #0]
 80022e4:	001a      	movs	r2, r3
 80022e6:	f7ff febb 	bl	8002060 <writePixel>
 80022ea:	e028      	b.n	800233e <drawChar+0x1da>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 80022ec:	212c      	movs	r1, #44	@ 0x2c
 80022ee:	187b      	adds	r3, r7, r1
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	b292      	uxth	r2, r2
 80022f8:	4353      	muls	r3, r2
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	1dbb      	adds	r3, r7, #6
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	18d3      	adds	r3, r2, r3
 8002302:	b29b      	uxth	r3, r3
 8002304:	b218      	sxth	r0, r3
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2207      	movs	r2, #7
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	b29b      	uxth	r3, r3
 800230e:	000c      	movs	r4, r1
 8002310:	187a      	adds	r2, r7, r1
 8002312:	7812      	ldrb	r2, [r2, #0]
 8002314:	b292      	uxth	r2, r2
 8002316:	4353      	muls	r3, r2
 8002318:	b29a      	uxth	r2, r3
 800231a:	1d3b      	adds	r3, r7, #4
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	18d3      	adds	r3, r2, r3
 8002320:	b29b      	uxth	r3, r3
 8002322:	b219      	sxth	r1, r3
 8002324:	193b      	adds	r3, r7, r4
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	b21a      	sxth	r2, r3
 800232a:	193b      	adds	r3, r7, r4
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	b21c      	sxth	r4, r3
 8002330:	2328      	movs	r3, #40	@ 0x28
 8002332:	18fb      	adds	r3, r7, r3
 8002334:	881b      	ldrh	r3, [r3, #0]
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	0023      	movs	r3, r4
 800233a:	f7ff fe0d 	bl	8001f58 <fillRect>
        }
      }
      line >>= 1;
 800233e:	2217      	movs	r2, #23
 8002340:	18bb      	adds	r3, r7, r2
 8002342:	18ba      	adds	r2, r7, r2
 8002344:	7812      	ldrb	r2, [r2, #0]
 8002346:	0852      	lsrs	r2, r2, #1
 8002348:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3301      	adds	r3, #1
 800234e:	60fb      	str	r3, [r7, #12]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2b07      	cmp	r3, #7
 8002354:	dc00      	bgt.n	8002358 <drawChar+0x1f4>
 8002356:	e75b      	b.n	8002210 <drawChar+0xac>
  for (i=0; i<6; i++ ) {
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	3301      	adds	r3, #1
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	2b05      	cmp	r3, #5
 8002362:	dc00      	bgt.n	8002366 <drawChar+0x202>
 8002364:	e73d      	b.n	80021e2 <drawChar+0x7e>
 8002366:	e000      	b.n	800236a <drawChar+0x206>
    return;
 8002368:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800236a:	46bd      	mov	sp, r7
 800236c:	b006      	add	sp, #24
 800236e:	bdb0      	pop	{r4, r5, r7, pc}
 8002370:	20000efc 	.word	0x20000efc
 8002374:	20000efe 	.word	0x20000efe
 8002378:	08009f48 	.word	0x08009f48

0800237c <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 800237c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237e:	b091      	sub	sp, #68	@ 0x44
 8002380:	af04      	add	r7, sp, #16
 8002382:	231e      	movs	r3, #30
 8002384:	18f9      	adds	r1, r7, r3
 8002386:	8008      	strh	r0, [r1, #0]
 8002388:	4669      	mov	r1, sp
 800238a:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 800238c:	210c      	movs	r1, #12
 800238e:	2318      	movs	r3, #24
 8002390:	18cb      	adds	r3, r1, r3
 8002392:	19d9      	adds	r1, r3, r7
 8002394:	231e      	movs	r3, #30
 8002396:	18f8      	adds	r0, r7, r3
 8002398:	8800      	ldrh	r0, [r0, #0]
 800239a:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 800239c:	492f      	ldr	r1, [pc, #188]	@ (800245c <fillScreen+0xe0>)
 800239e:	2300      	movs	r3, #0
 80023a0:	5ec9      	ldrsh	r1, [r1, r3]
 80023a2:	0008      	movs	r0, r1
 80023a4:	492e      	ldr	r1, [pc, #184]	@ (8002460 <fillScreen+0xe4>)
 80023a6:	2300      	movs	r3, #0
 80023a8:	5ec9      	ldrsh	r1, [r1, r3]
 80023aa:	4341      	muls	r1, r0
 80023ac:	1e48      	subs	r0, r1, #1
 80023ae:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80023b0:	0008      	movs	r0, r1
 80023b2:	6138      	str	r0, [r7, #16]
 80023b4:	2000      	movs	r0, #0
 80023b6:	6178      	str	r0, [r7, #20]
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	0010      	movs	r0, r2
 80023be:	0ec0      	lsrs	r0, r0, #27
 80023c0:	613a      	str	r2, [r7, #16]
 80023c2:	617b      	str	r3, [r7, #20]
 80023c4:	015d      	lsls	r5, r3, #5
 80023c6:	4305      	orrs	r5, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	015c      	lsls	r4, r3, #5
 80023cc:	0008      	movs	r0, r1
 80023ce:	6038      	str	r0, [r7, #0]
 80023d0:	2000      	movs	r0, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	683c      	ldr	r4, [r7, #0]
 80023d6:	687d      	ldr	r5, [r7, #4]
 80023d8:	0023      	movs	r3, r4
 80023da:	0ed8      	lsrs	r0, r3, #27
 80023dc:	002b      	movs	r3, r5
 80023de:	015b      	lsls	r3, r3, #5
 80023e0:	60fb      	str	r3, [r7, #12]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	4303      	orrs	r3, r0
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	0023      	movs	r3, r4
 80023ea:	015b      	lsls	r3, r3, #5
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	000b      	movs	r3, r1
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	3307      	adds	r3, #7
 80023f4:	08db      	lsrs	r3, r3, #3
 80023f6:	00db      	lsls	r3, r3, #3
 80023f8:	466a      	mov	r2, sp
 80023fa:	1ad3      	subs	r3, r2, r3
 80023fc:	469d      	mov	sp, r3
 80023fe:	ab04      	add	r3, sp, #16
 8002400:	3301      	adds	r3, #1
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 8002408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800240a:	2200      	movs	r2, #0
 800240c:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 800240e:	4b13      	ldr	r3, [pc, #76]	@ (800245c <fillScreen+0xe0>)
 8002410:	2200      	movs	r2, #0
 8002412:	5e9b      	ldrsh	r3, [r3, r2]
 8002414:	b29b      	uxth	r3, r3
 8002416:	4a12      	ldr	r2, [pc, #72]	@ (8002460 <fillScreen+0xe4>)
 8002418:	2000      	movs	r0, #0
 800241a:	5e12      	ldrsh	r2, [r2, r0]
 800241c:	b292      	uxth	r2, r2
 800241e:	4353      	muls	r3, r2
 8002420:	b29a      	uxth	r2, r3
 8002422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002424:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 8002426:	4b0d      	ldr	r3, [pc, #52]	@ (800245c <fillScreen+0xe0>)
 8002428:	2200      	movs	r2, #0
 800242a:	5e9b      	ldrsh	r3, [r3, r2]
 800242c:	b29b      	uxth	r3, r3
 800242e:	4a0c      	ldr	r2, [pc, #48]	@ (8002460 <fillScreen+0xe4>)
 8002430:	2000      	movs	r0, #0
 8002432:	5e12      	ldrsh	r2, [r2, r0]
 8002434:	b292      	uxth	r2, r2
 8002436:	210c      	movs	r1, #12
 8002438:	2018      	movs	r0, #24
 800243a:	1809      	adds	r1, r1, r0
 800243c:	19c9      	adds	r1, r1, r7
 800243e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002440:	2401      	movs	r4, #1
 8002442:	9402      	str	r4, [sp, #8]
 8002444:	9201      	str	r2, [sp, #4]
 8002446:	9300      	str	r3, [sp, #0]
 8002448:	2300      	movs	r3, #0
 800244a:	2200      	movs	r2, #0
 800244c:	f000 f80a 	bl	8002464 <drawImage>
 8002450:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 8002452:	46c0      	nop			@ (mov r8, r8)
 8002454:	46bd      	mov	sp, r7
 8002456:	b00d      	add	sp, #52	@ 0x34
 8002458:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800245a:	46c0      	nop			@ (mov r8, r8)
 800245c:	20000efc 	.word	0x20000efc
 8002460:	20000efe 	.word	0x20000efe

08002464 <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 8002464:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002466:	46c6      	mov	lr, r8
 8002468:	b500      	push	{lr}
 800246a:	b092      	sub	sp, #72	@ 0x48
 800246c:	af02      	add	r7, sp, #8
 800246e:	6278      	str	r0, [r7, #36]	@ 0x24
 8002470:	6239      	str	r1, [r7, #32]
 8002472:	0019      	movs	r1, r3
 8002474:	231e      	movs	r3, #30
 8002476:	18fb      	adds	r3, r7, r3
 8002478:	801a      	strh	r2, [r3, #0]
 800247a:	231c      	movs	r3, #28
 800247c:	18fb      	adds	r3, r7, r3
 800247e:	1c0a      	adds	r2, r1, #0
 8002480:	801a      	strh	r2, [r3, #0]
 8002482:	466b      	mov	r3, sp
 8002484:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 8002486:	2322      	movs	r3, #34	@ 0x22
 8002488:	2118      	movs	r1, #24
 800248a:	185b      	adds	r3, r3, r1
 800248c:	19db      	adds	r3, r3, r7
 800248e:	2200      	movs	r2, #0
 8002490:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t bufffer[w*h];
 8002492:	2340      	movs	r3, #64	@ 0x40
 8002494:	185b      	adds	r3, r3, r1
 8002496:	19db      	adds	r3, r3, r7
 8002498:	881b      	ldrh	r3, [r3, #0]
 800249a:	2244      	movs	r2, #68	@ 0x44
 800249c:	1852      	adds	r2, r2, r1
 800249e:	19d2      	adds	r2, r2, r7
 80024a0:	8812      	ldrh	r2, [r2, #0]
 80024a2:	4353      	muls	r3, r2
 80024a4:	1e5a      	subs	r2, r3, #1
 80024a6:	637a      	str	r2, [r7, #52]	@ 0x34
 80024a8:	001a      	movs	r2, r3
 80024aa:	60ba      	str	r2, [r7, #8]
 80024ac:	2200      	movs	r2, #0
 80024ae:	60fa      	str	r2, [r7, #12]
 80024b0:	68b8      	ldr	r0, [r7, #8]
 80024b2:	68f9      	ldr	r1, [r7, #12]
 80024b4:	0002      	movs	r2, r0
 80024b6:	0f12      	lsrs	r2, r2, #28
 80024b8:	000e      	movs	r6, r1
 80024ba:	0136      	lsls	r6, r6, #4
 80024bc:	617e      	str	r6, [r7, #20]
 80024be:	697e      	ldr	r6, [r7, #20]
 80024c0:	4316      	orrs	r6, r2
 80024c2:	617e      	str	r6, [r7, #20]
 80024c4:	0002      	movs	r2, r0
 80024c6:	0112      	lsls	r2, r2, #4
 80024c8:	613a      	str	r2, [r7, #16]
 80024ca:	001a      	movs	r2, r3
 80024cc:	603a      	str	r2, [r7, #0]
 80024ce:	2200      	movs	r2, #0
 80024d0:	607a      	str	r2, [r7, #4]
 80024d2:	6838      	ldr	r0, [r7, #0]
 80024d4:	6879      	ldr	r1, [r7, #4]
 80024d6:	0002      	movs	r2, r0
 80024d8:	0f12      	lsrs	r2, r2, #28
 80024da:	000e      	movs	r6, r1
 80024dc:	0135      	lsls	r5, r6, #4
 80024de:	4315      	orrs	r5, r2
 80024e0:	0002      	movs	r2, r0
 80024e2:	0114      	lsls	r4, r2, #4
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	3307      	adds	r3, #7
 80024e8:	08db      	lsrs	r3, r3, #3
 80024ea:	00db      	lsls	r3, r3, #3
 80024ec:	466a      	mov	r2, sp
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	469d      	mov	sp, r3
 80024f2:	ab02      	add	r3, sp, #8
 80024f4:	3301      	adds	r3, #1
 80024f6:	085b      	lsrs	r3, r3, #1
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	633b      	str	r3, [r7, #48]	@ 0x30
for(i=0; i<c; i++)
 80024fc:	2326      	movs	r3, #38	@ 0x26
 80024fe:	2118      	movs	r1, #24
 8002500:	185b      	adds	r3, r3, r1
 8002502:	19db      	adds	r3, r3, r7
 8002504:	2200      	movs	r2, #0
 8002506:	801a      	strh	r2, [r3, #0]
 8002508:	e04d      	b.n	80025a6 <drawImage+0x142>
{
	ind = image[i][0];
 800250a:	2126      	movs	r1, #38	@ 0x26
 800250c:	2018      	movs	r0, #24
 800250e:	180b      	adds	r3, r1, r0
 8002510:	19db      	adds	r3, r3, r7
 8002512:	881b      	ldrh	r3, [r3, #0]
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002518:	18d2      	adds	r2, r2, r3
 800251a:	2316      	movs	r3, #22
 800251c:	181b      	adds	r3, r3, r0
 800251e:	19db      	adds	r3, r3, r7
 8002520:	8812      	ldrh	r2, [r2, #0]
 8002522:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 8002524:	180b      	adds	r3, r1, r0
 8002526:	19db      	adds	r3, r3, r7
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800252e:	18d2      	adds	r2, r2, r3
 8002530:	2314      	movs	r3, #20
 8002532:	181b      	adds	r3, r3, r0
 8002534:	19db      	adds	r3, r3, r7
 8002536:	8852      	ldrh	r2, [r2, #2]
 8002538:	801a      	strh	r2, [r3, #0]
	for(j=0; j<count; j++)
 800253a:	2324      	movs	r3, #36	@ 0x24
 800253c:	181b      	adds	r3, r3, r0
 800253e:	19db      	adds	r3, r3, r7
 8002540:	2200      	movs	r2, #0
 8002542:	801a      	strh	r2, [r3, #0]
 8002544:	e01c      	b.n	8002580 <drawImage+0x11c>
	{
		bufffer[totalInd++] = palette[ind];
 8002546:	2316      	movs	r3, #22
 8002548:	2418      	movs	r4, #24
 800254a:	191b      	adds	r3, r3, r4
 800254c:	19db      	adds	r3, r3, r7
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	6a3a      	ldr	r2, [r7, #32]
 8002554:	18d2      	adds	r2, r2, r3
 8002556:	2122      	movs	r1, #34	@ 0x22
 8002558:	190b      	adds	r3, r1, r4
 800255a:	19db      	adds	r3, r3, r7
 800255c:	881b      	ldrh	r3, [r3, #0]
 800255e:	1909      	adds	r1, r1, r4
 8002560:	19c9      	adds	r1, r1, r7
 8002562:	1c58      	adds	r0, r3, #1
 8002564:	8008      	strh	r0, [r1, #0]
 8002566:	0018      	movs	r0, r3
 8002568:	8811      	ldrh	r1, [r2, #0]
 800256a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800256c:	0042      	lsls	r2, r0, #1
 800256e:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 8002570:	2124      	movs	r1, #36	@ 0x24
 8002572:	190b      	adds	r3, r1, r4
 8002574:	19db      	adds	r3, r3, r7
 8002576:	881a      	ldrh	r2, [r3, #0]
 8002578:	190b      	adds	r3, r1, r4
 800257a:	19db      	adds	r3, r3, r7
 800257c:	3201      	adds	r2, #1
 800257e:	801a      	strh	r2, [r3, #0]
 8002580:	2324      	movs	r3, #36	@ 0x24
 8002582:	2018      	movs	r0, #24
 8002584:	181b      	adds	r3, r3, r0
 8002586:	19da      	adds	r2, r3, r7
 8002588:	2314      	movs	r3, #20
 800258a:	181b      	adds	r3, r3, r0
 800258c:	19db      	adds	r3, r3, r7
 800258e:	8812      	ldrh	r2, [r2, #0]
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	429a      	cmp	r2, r3
 8002594:	d3d7      	bcc.n	8002546 <drawImage+0xe2>
for(i=0; i<c; i++)
 8002596:	2126      	movs	r1, #38	@ 0x26
 8002598:	180b      	adds	r3, r1, r0
 800259a:	19db      	adds	r3, r3, r7
 800259c:	881a      	ldrh	r2, [r3, #0]
 800259e:	180b      	adds	r3, r1, r0
 80025a0:	19db      	adds	r3, r3, r7
 80025a2:	3201      	adds	r2, #1
 80025a4:	801a      	strh	r2, [r3, #0]
 80025a6:	2326      	movs	r3, #38	@ 0x26
 80025a8:	2118      	movs	r1, #24
 80025aa:	185b      	adds	r3, r3, r1
 80025ac:	19da      	adds	r2, r3, r7
 80025ae:	2348      	movs	r3, #72	@ 0x48
 80025b0:	185b      	adds	r3, r3, r1
 80025b2:	19db      	adds	r3, r3, r7
 80025b4:	8812      	ldrh	r2, [r2, #0]
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d3a6      	bcc.n	800250a <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, bufffer);
 80025bc:	2344      	movs	r3, #68	@ 0x44
 80025be:	185b      	adds	r3, r3, r1
 80025c0:	19db      	adds	r3, r3, r7
 80025c2:	881c      	ldrh	r4, [r3, #0]
 80025c4:	2340      	movs	r3, #64	@ 0x40
 80025c6:	185b      	adds	r3, r3, r1
 80025c8:	19db      	adds	r3, r3, r7
 80025ca:	881a      	ldrh	r2, [r3, #0]
 80025cc:	231e      	movs	r3, #30
 80025ce:	18fb      	adds	r3, r7, r3
 80025d0:	8819      	ldrh	r1, [r3, #0]
 80025d2:	231c      	movs	r3, #28
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	8818      	ldrh	r0, [r3, #0]
 80025d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	0023      	movs	r3, r4
 80025de:	f000 fa31 	bl	8002a44 <ST7735_DrawImage>
 80025e2:	46c5      	mov	sp, r8
}
 80025e4:	46c0      	nop			@ (mov r8, r8)
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b010      	add	sp, #64	@ 0x40
 80025ea:	bc80      	pop	{r7}
 80025ec:	46b8      	mov	r8, r7
 80025ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080025f0 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80025f4:	23a0      	movs	r3, #160	@ 0xa0
 80025f6:	05db      	lsls	r3, r3, #23
 80025f8:	2200      	movs	r2, #0
 80025fa:	2120      	movs	r1, #32
 80025fc:	0018      	movs	r0, r3
 80025fe:	f001 ffac 	bl	800455a <HAL_GPIO_WritePin>
}
 8002602:	46c0      	nop			@ (mov r8, r8)
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800260c:	23a0      	movs	r3, #160	@ 0xa0
 800260e:	05db      	lsls	r3, r3, #23
 8002610:	2201      	movs	r2, #1
 8002612:	2120      	movs	r1, #32
 8002614:	0018      	movs	r0, r3
 8002616:	f001 ffa0 	bl	800455a <HAL_GPIO_WritePin>
}
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <ST7735_Reset>:

void ST7735_Reset()
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8002624:	2380      	movs	r3, #128	@ 0x80
 8002626:	0219      	lsls	r1, r3, #8
 8002628:	23a0      	movs	r3, #160	@ 0xa0
 800262a:	05db      	lsls	r3, r3, #23
 800262c:	2200      	movs	r2, #0
 800262e:	0018      	movs	r0, r3
 8002630:	f001 ff93 	bl	800455a <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8002634:	2005      	movs	r0, #5
 8002636:	f001 fcef 	bl	8004018 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800263a:	2380      	movs	r3, #128	@ 0x80
 800263c:	0219      	lsls	r1, r3, #8
 800263e:	23a0      	movs	r3, #160	@ 0xa0
 8002640:	05db      	lsls	r3, r3, #23
 8002642:	2201      	movs	r2, #1
 8002644:	0018      	movs	r0, r3
 8002646:	f001 ff88 	bl	800455a <HAL_GPIO_WritePin>
}
 800264a:	46c0      	nop			@ (mov r8, r8)
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	0002      	movs	r2, r0
 8002658:	1dfb      	adds	r3, r7, #7
 800265a:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 800265c:	23a0      	movs	r3, #160	@ 0xa0
 800265e:	05db      	lsls	r3, r3, #23
 8002660:	2200      	movs	r2, #0
 8002662:	2110      	movs	r1, #16
 8002664:	0018      	movs	r0, r3
 8002666:	f001 ff78 	bl	800455a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800266a:	2301      	movs	r3, #1
 800266c:	425b      	negs	r3, r3
 800266e:	1df9      	adds	r1, r7, #7
 8002670:	4803      	ldr	r0, [pc, #12]	@ (8002680 <ST7735_WriteCommand+0x30>)
 8002672:	2201      	movs	r2, #1
 8002674:	f004 fbf6 	bl	8006e64 <HAL_SPI_Transmit>
}
 8002678:	46c0      	nop			@ (mov r8, r8)
 800267a:	46bd      	mov	sp, r7
 800267c:	b002      	add	sp, #8
 800267e:	bd80      	pop	{r7, pc}
 8002680:	20001384 	.word	0x20001384

08002684 <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800268e:	23a0      	movs	r3, #160	@ 0xa0
 8002690:	05db      	lsls	r3, r3, #23
 8002692:	2201      	movs	r2, #1
 8002694:	2110      	movs	r1, #16
 8002696:	0018      	movs	r0, r3
 8002698:	f001 ff5f 	bl	800455a <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	2301      	movs	r3, #1
 80026a2:	425b      	negs	r3, r3
 80026a4:	6879      	ldr	r1, [r7, #4]
 80026a6:	4803      	ldr	r0, [pc, #12]	@ (80026b4 <ST7735_WriteData+0x30>)
 80026a8:	f004 fbdc 	bl	8006e64 <HAL_SPI_Transmit>
}
 80026ac:	46c0      	nop			@ (mov r8, r8)
 80026ae:	46bd      	mov	sp, r7
 80026b0:	b002      	add	sp, #8
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20001384 	.word	0x20001384

080026b8 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 80026b8:	b590      	push	{r4, r7, lr}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	1c5a      	adds	r2, r3, #1
 80026c4:	607a      	str	r2, [r7, #4]
 80026c6:	220f      	movs	r2, #15
 80026c8:	18ba      	adds	r2, r7, r2
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 80026ce:	e04a      	b.n	8002766 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	1c5a      	adds	r2, r3, #1
 80026d4:	607a      	str	r2, [r7, #4]
 80026d6:	210b      	movs	r1, #11
 80026d8:	187a      	adds	r2, r7, r1
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 80026de:	187b      	adds	r3, r7, r1
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	0018      	movs	r0, r3
 80026e4:	f7ff ffb4 	bl	8002650 <ST7735_WriteCommand>

        numArgs = *addr++;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	1c5a      	adds	r2, r3, #1
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	200a      	movs	r0, #10
 80026f0:	183a      	adds	r2, r7, r0
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80026f6:	183b      	adds	r3, r7, r0
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	230c      	movs	r3, #12
 80026fe:	18fb      	adds	r3, r7, r3
 8002700:	2180      	movs	r1, #128	@ 0x80
 8002702:	400a      	ands	r2, r1
 8002704:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 8002706:	183b      	adds	r3, r7, r0
 8002708:	183a      	adds	r2, r7, r0
 800270a:	7812      	ldrb	r2, [r2, #0]
 800270c:	217f      	movs	r1, #127	@ 0x7f
 800270e:	400a      	ands	r2, r1
 8002710:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8002712:	183b      	adds	r3, r7, r0
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00c      	beq.n	8002734 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800271a:	0004      	movs	r4, r0
 800271c:	183b      	adds	r3, r7, r0
 800271e:	781a      	ldrb	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	0011      	movs	r1, r2
 8002724:	0018      	movs	r0, r3
 8002726:	f7ff ffad 	bl	8002684 <ST7735_WriteData>
            addr += numArgs;
 800272a:	193b      	adds	r3, r7, r4
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	18d3      	adds	r3, r2, r3
 8002732:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8002734:	210c      	movs	r1, #12
 8002736:	187b      	adds	r3, r7, r1
 8002738:	881b      	ldrh	r3, [r3, #0]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d013      	beq.n	8002766 <DisplayInit+0xae>
            ms = *addr++;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	1c5a      	adds	r2, r3, #1
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	781a      	ldrb	r2, [r3, #0]
 8002746:	187b      	adds	r3, r7, r1
 8002748:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 800274a:	187b      	adds	r3, r7, r1
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	2bff      	cmp	r3, #255	@ 0xff
 8002750:	d103      	bne.n	800275a <DisplayInit+0xa2>
 8002752:	187b      	adds	r3, r7, r1
 8002754:	22fa      	movs	r2, #250	@ 0xfa
 8002756:	0052      	lsls	r2, r2, #1
 8002758:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 800275a:	230c      	movs	r3, #12
 800275c:	18fb      	adds	r3, r7, r3
 800275e:	881b      	ldrh	r3, [r3, #0]
 8002760:	0018      	movs	r0, r3
 8002762:	f001 fc59 	bl	8004018 <HAL_Delay>
    while(numCommands--) {
 8002766:	220f      	movs	r2, #15
 8002768:	18bb      	adds	r3, r7, r2
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	18ba      	adds	r2, r7, r2
 800276e:	1e59      	subs	r1, r3, #1
 8002770:	7011      	strb	r1, [r2, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1ac      	bne.n	80026d0 <DisplayInit+0x18>
        }
    }
}
 8002776:	46c0      	nop			@ (mov r8, r8)
 8002778:	46c0      	nop			@ (mov r8, r8)
 800277a:	46bd      	mov	sp, r7
 800277c:	b005      	add	sp, #20
 800277e:	bd90      	pop	{r4, r7, pc}

08002780 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8002780:	b5b0      	push	{r4, r5, r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	0005      	movs	r5, r0
 8002788:	000c      	movs	r4, r1
 800278a:	0010      	movs	r0, r2
 800278c:	0019      	movs	r1, r3
 800278e:	1dfb      	adds	r3, r7, #7
 8002790:	1c2a      	adds	r2, r5, #0
 8002792:	701a      	strb	r2, [r3, #0]
 8002794:	1dbb      	adds	r3, r7, #6
 8002796:	1c22      	adds	r2, r4, #0
 8002798:	701a      	strb	r2, [r3, #0]
 800279a:	1d7b      	adds	r3, r7, #5
 800279c:	1c02      	adds	r2, r0, #0
 800279e:	701a      	strb	r2, [r3, #0]
 80027a0:	1d3b      	adds	r3, r7, #4
 80027a2:	1c0a      	adds	r2, r1, #0
 80027a4:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80027a6:	202a      	movs	r0, #42	@ 0x2a
 80027a8:	f7ff ff52 	bl	8002650 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80027ac:	210c      	movs	r1, #12
 80027ae:	187b      	adds	r3, r7, r1
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]
 80027b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002828 <ST7735_SetAddressWindow+0xa8>)
 80027b6:	781a      	ldrb	r2, [r3, #0]
 80027b8:	1dfb      	adds	r3, r7, #7
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	18d3      	adds	r3, r2, r3
 80027be:	b2da      	uxtb	r2, r3
 80027c0:	187b      	adds	r3, r7, r1
 80027c2:	705a      	strb	r2, [r3, #1]
 80027c4:	187b      	adds	r3, r7, r1
 80027c6:	2200      	movs	r2, #0
 80027c8:	709a      	strb	r2, [r3, #2]
 80027ca:	4b17      	ldr	r3, [pc, #92]	@ (8002828 <ST7735_SetAddressWindow+0xa8>)
 80027cc:	781a      	ldrb	r2, [r3, #0]
 80027ce:	1d7b      	adds	r3, r7, #5
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	18d3      	adds	r3, r2, r3
 80027d4:	b2da      	uxtb	r2, r3
 80027d6:	187b      	adds	r3, r7, r1
 80027d8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80027da:	000c      	movs	r4, r1
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	2104      	movs	r1, #4
 80027e0:	0018      	movs	r0, r3
 80027e2:	f7ff ff4f 	bl	8002684 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80027e6:	202b      	movs	r0, #43	@ 0x2b
 80027e8:	f7ff ff32 	bl	8002650 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80027ec:	4b0f      	ldr	r3, [pc, #60]	@ (800282c <ST7735_SetAddressWindow+0xac>)
 80027ee:	781a      	ldrb	r2, [r3, #0]
 80027f0:	1dbb      	adds	r3, r7, #6
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	18d3      	adds	r3, r2, r3
 80027f6:	b2da      	uxtb	r2, r3
 80027f8:	0021      	movs	r1, r4
 80027fa:	187b      	adds	r3, r7, r1
 80027fc:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80027fe:	4b0b      	ldr	r3, [pc, #44]	@ (800282c <ST7735_SetAddressWindow+0xac>)
 8002800:	781a      	ldrb	r2, [r3, #0]
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	18d3      	adds	r3, r2, r3
 8002808:	b2da      	uxtb	r2, r3
 800280a:	187b      	adds	r3, r7, r1
 800280c:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 800280e:	187b      	adds	r3, r7, r1
 8002810:	2104      	movs	r1, #4
 8002812:	0018      	movs	r0, r3
 8002814:	f7ff ff36 	bl	8002684 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8002818:	202c      	movs	r0, #44	@ 0x2c
 800281a:	f7ff ff19 	bl	8002650 <ST7735_WriteCommand>
}
 800281e:	46c0      	nop			@ (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	b004      	add	sp, #16
 8002824:	bdb0      	pop	{r4, r5, r7, pc}
 8002826:	46c0      	nop			@ (mov r8, r8)
 8002828:	20000f03 	.word	0x20000f03
 800282c:	20000f04 	.word	0x20000f04

08002830 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	0002      	movs	r2, r0
 8002838:	1dfb      	adds	r3, r7, #7
 800283a:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 800283c:	f7ff fed8 	bl	80025f0 <ST7735_Select>
    ST7735_Reset();
 8002840:	f7ff feee 	bl	8002620 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8002844:	4b0e      	ldr	r3, [pc, #56]	@ (8002880 <ST7735_Init+0x50>)
 8002846:	0018      	movs	r0, r3
 8002848:	f7ff ff36 	bl	80026b8 <DisplayInit>
    DisplayInit(init_cmds2);
 800284c:	4b0d      	ldr	r3, [pc, #52]	@ (8002884 <ST7735_Init+0x54>)
 800284e:	0018      	movs	r0, r3
 8002850:	f7ff ff32 	bl	80026b8 <DisplayInit>
    DisplayInit(init_cmds3);
 8002854:	4b0c      	ldr	r3, [pc, #48]	@ (8002888 <ST7735_Init+0x58>)
 8002856:	0018      	movs	r0, r3
 8002858:	f7ff ff2e 	bl	80026b8 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 800285c:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <ST7735_Init+0x5c>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8002862:	4b0b      	ldr	r3, [pc, #44]	@ (8002890 <ST7735_Init+0x60>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8002868:	1dfb      	adds	r3, r7, #7
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	0018      	movs	r0, r3
 800286e:	f000 f811 	bl	8002894 <ST7735_SetRotation>
    ST7735_Unselect();
 8002872:	f7ff fec9 	bl	8002608 <ST7735_Unselect>

}
 8002876:	46c0      	nop			@ (mov r8, r8)
 8002878:	46bd      	mov	sp, r7
 800287a:	b002      	add	sp, #8
 800287c:	bd80      	pop	{r7, pc}
 800287e:	46c0      	nop			@ (mov r8, r8)
 8002880:	0800a444 	.word	0x0800a444
 8002884:	0800a47c 	.word	0x0800a47c
 8002888:	0800a48c 	.word	0x0800a48c
 800288c:	20000f01 	.word	0x20000f01
 8002890:	20000f02 	.word	0x20000f02

08002894 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	0002      	movs	r2, r0
 800289c:	1dfb      	adds	r3, r7, #7
 800289e:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 80028a0:	230f      	movs	r3, #15
 80028a2:	18fb      	adds	r3, r7, r3
 80028a4:	2200      	movs	r2, #0
 80028a6:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 80028a8:	1dfb      	adds	r3, r7, #7
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2203      	movs	r2, #3
 80028ae:	4013      	ands	r3, r2
 80028b0:	b2da      	uxtb	r2, r3
 80028b2:	4b36      	ldr	r3, [pc, #216]	@ (800298c <ST7735_SetRotation+0xf8>)
 80028b4:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80028b6:	4b35      	ldr	r3, [pc, #212]	@ (800298c <ST7735_SetRotation+0xf8>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b03      	cmp	r3, #3
 80028bc:	d041      	beq.n	8002942 <ST7735_SetRotation+0xae>
 80028be:	dc53      	bgt.n	8002968 <ST7735_SetRotation+0xd4>
 80028c0:	2b02      	cmp	r3, #2
 80028c2:	d02b      	beq.n	800291c <ST7735_SetRotation+0x88>
 80028c4:	dc50      	bgt.n	8002968 <ST7735_SetRotation+0xd4>
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d002      	beq.n	80028d0 <ST7735_SetRotation+0x3c>
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d013      	beq.n	80028f6 <ST7735_SetRotation+0x62>
 80028ce:	e04b      	b.n	8002968 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80028d0:	230f      	movs	r3, #15
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	22c0      	movs	r2, #192	@ 0xc0
 80028d6:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80028d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002990 <ST7735_SetRotation+0xfc>)
 80028da:	22a0      	movs	r2, #160	@ 0xa0
 80028dc:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80028de:	4b2d      	ldr	r3, [pc, #180]	@ (8002994 <ST7735_SetRotation+0x100>)
 80028e0:	2280      	movs	r2, #128	@ 0x80
 80028e2:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80028e4:	4b2c      	ldr	r3, [pc, #176]	@ (8002998 <ST7735_SetRotation+0x104>)
 80028e6:	781a      	ldrb	r2, [r3, #0]
 80028e8:	4b2c      	ldr	r3, [pc, #176]	@ (800299c <ST7735_SetRotation+0x108>)
 80028ea:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80028ec:	4b2c      	ldr	r3, [pc, #176]	@ (80029a0 <ST7735_SetRotation+0x10c>)
 80028ee:	781a      	ldrb	r2, [r3, #0]
 80028f0:	4b2c      	ldr	r3, [pc, #176]	@ (80029a4 <ST7735_SetRotation+0x110>)
 80028f2:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80028f4:	e038      	b.n	8002968 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80028f6:	230f      	movs	r3, #15
 80028f8:	18fb      	adds	r3, r7, r3
 80028fa:	22a0      	movs	r2, #160	@ 0xa0
 80028fc:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80028fe:	4b25      	ldr	r3, [pc, #148]	@ (8002994 <ST7735_SetRotation+0x100>)
 8002900:	22a0      	movs	r2, #160	@ 0xa0
 8002902:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8002904:	4b22      	ldr	r3, [pc, #136]	@ (8002990 <ST7735_SetRotation+0xfc>)
 8002906:	2280      	movs	r2, #128	@ 0x80
 8002908:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800290a:	4b23      	ldr	r3, [pc, #140]	@ (8002998 <ST7735_SetRotation+0x104>)
 800290c:	781a      	ldrb	r2, [r3, #0]
 800290e:	4b25      	ldr	r3, [pc, #148]	@ (80029a4 <ST7735_SetRotation+0x110>)
 8002910:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8002912:	4b23      	ldr	r3, [pc, #140]	@ (80029a0 <ST7735_SetRotation+0x10c>)
 8002914:	781a      	ldrb	r2, [r3, #0]
 8002916:	4b21      	ldr	r3, [pc, #132]	@ (800299c <ST7735_SetRotation+0x108>)
 8002918:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800291a:	e025      	b.n	8002968 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 800291c:	230f      	movs	r3, #15
 800291e:	18fb      	adds	r3, r7, r3
 8002920:	2200      	movs	r2, #0
 8002922:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8002924:	4b1a      	ldr	r3, [pc, #104]	@ (8002990 <ST7735_SetRotation+0xfc>)
 8002926:	22a0      	movs	r2, #160	@ 0xa0
 8002928:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800292a:	4b1a      	ldr	r3, [pc, #104]	@ (8002994 <ST7735_SetRotation+0x100>)
 800292c:	2280      	movs	r2, #128	@ 0x80
 800292e:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8002930:	4b19      	ldr	r3, [pc, #100]	@ (8002998 <ST7735_SetRotation+0x104>)
 8002932:	781a      	ldrb	r2, [r3, #0]
 8002934:	4b19      	ldr	r3, [pc, #100]	@ (800299c <ST7735_SetRotation+0x108>)
 8002936:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8002938:	4b19      	ldr	r3, [pc, #100]	@ (80029a0 <ST7735_SetRotation+0x10c>)
 800293a:	781a      	ldrb	r2, [r3, #0]
 800293c:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <ST7735_SetRotation+0x110>)
 800293e:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8002940:	e012      	b.n	8002968 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8002942:	230f      	movs	r3, #15
 8002944:	18fb      	adds	r3, r7, r3
 8002946:	2260      	movs	r2, #96	@ 0x60
 8002948:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 800294a:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <ST7735_SetRotation+0x100>)
 800294c:	22a0      	movs	r2, #160	@ 0xa0
 800294e:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8002950:	4b0f      	ldr	r3, [pc, #60]	@ (8002990 <ST7735_SetRotation+0xfc>)
 8002952:	2280      	movs	r2, #128	@ 0x80
 8002954:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <ST7735_SetRotation+0x104>)
 8002958:	781a      	ldrb	r2, [r3, #0]
 800295a:	4b12      	ldr	r3, [pc, #72]	@ (80029a4 <ST7735_SetRotation+0x110>)
 800295c:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800295e:	4b10      	ldr	r3, [pc, #64]	@ (80029a0 <ST7735_SetRotation+0x10c>)
 8002960:	781a      	ldrb	r2, [r3, #0]
 8002962:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <ST7735_SetRotation+0x108>)
 8002964:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8002966:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8002968:	f7ff fe42 	bl	80025f0 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 800296c:	2036      	movs	r0, #54	@ 0x36
 800296e:	f7ff fe6f 	bl	8002650 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8002972:	230f      	movs	r3, #15
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	2101      	movs	r1, #1
 8002978:	0018      	movs	r0, r3
 800297a:	f7ff fe83 	bl	8002684 <ST7735_WriteData>
  ST7735_Unselect();
 800297e:	f7ff fe43 	bl	8002608 <ST7735_Unselect>
}
 8002982:	46c0      	nop			@ (mov r8, r8)
 8002984:	46bd      	mov	sp, r7
 8002986:	b004      	add	sp, #16
 8002988:	bd80      	pop	{r7, pc}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	20000f00 	.word	0x20000f00
 8002990:	20000efe 	.word	0x20000efe
 8002994:	20000efc 	.word	0x20000efc
 8002998:	20000f01 	.word	0x20000f01
 800299c:	20000f03 	.word	0x20000f03
 80029a0:	20000f02 	.word	0x20000f02
 80029a4:	20000f04 	.word	0x20000f04

080029a8 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b085      	sub	sp, #20
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	0004      	movs	r4, r0
 80029b0:	0008      	movs	r0, r1
 80029b2:	0011      	movs	r1, r2
 80029b4:	1dbb      	adds	r3, r7, #6
 80029b6:	1c22      	adds	r2, r4, #0
 80029b8:	801a      	strh	r2, [r3, #0]
 80029ba:	1d3b      	adds	r3, r7, #4
 80029bc:	1c02      	adds	r2, r0, #0
 80029be:	801a      	strh	r2, [r3, #0]
 80029c0:	1cbb      	adds	r3, r7, #2
 80029c2:	1c0a      	adds	r2, r1, #0
 80029c4:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 80029c6:	1dbb      	adds	r3, r7, #6
 80029c8:	881b      	ldrh	r3, [r3, #0]
 80029ca:	4a1c      	ldr	r2, [pc, #112]	@ (8002a3c <ST7735_DrawPixel+0x94>)
 80029cc:	2100      	movs	r1, #0
 80029ce:	5e52      	ldrsh	r2, [r2, r1]
 80029d0:	4293      	cmp	r3, r2
 80029d2:	da2f      	bge.n	8002a34 <ST7735_DrawPixel+0x8c>
 80029d4:	1d3b      	adds	r3, r7, #4
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	4a19      	ldr	r2, [pc, #100]	@ (8002a40 <ST7735_DrawPixel+0x98>)
 80029da:	2100      	movs	r1, #0
 80029dc:	5e52      	ldrsh	r2, [r2, r1]
 80029de:	4293      	cmp	r3, r2
 80029e0:	da28      	bge.n	8002a34 <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 80029e2:	f7ff fe05 	bl	80025f0 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80029e6:	1dbb      	adds	r3, r7, #6
 80029e8:	881b      	ldrh	r3, [r3, #0]
 80029ea:	b2d8      	uxtb	r0, r3
 80029ec:	1d3b      	adds	r3, r7, #4
 80029ee:	881b      	ldrh	r3, [r3, #0]
 80029f0:	b2d9      	uxtb	r1, r3
 80029f2:	1dbb      	adds	r3, r7, #6
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	3301      	adds	r3, #1
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	1d3b      	adds	r3, r7, #4
 80029fe:	881b      	ldrh	r3, [r3, #0]
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	3301      	adds	r3, #1
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	f7ff febb 	bl	8002780 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8002a0a:	1cbb      	adds	r3, r7, #2
 8002a0c:	881b      	ldrh	r3, [r3, #0]
 8002a0e:	0a1b      	lsrs	r3, r3, #8
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	210c      	movs	r1, #12
 8002a16:	187b      	adds	r3, r7, r1
 8002a18:	701a      	strb	r2, [r3, #0]
 8002a1a:	1cbb      	adds	r3, r7, #2
 8002a1c:	881b      	ldrh	r3, [r3, #0]
 8002a1e:	b2da      	uxtb	r2, r3
 8002a20:	187b      	adds	r3, r7, r1
 8002a22:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 8002a24:	187b      	adds	r3, r7, r1
 8002a26:	2102      	movs	r1, #2
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f7ff fe2b 	bl	8002684 <ST7735_WriteData>

    ST7735_Unselect();
 8002a2e:	f7ff fdeb 	bl	8002608 <ST7735_Unselect>
 8002a32:	e000      	b.n	8002a36 <ST7735_DrawPixel+0x8e>
        return;
 8002a34:	46c0      	nop			@ (mov r8, r8)
}
 8002a36:	46bd      	mov	sp, r7
 8002a38:	b005      	add	sp, #20
 8002a3a:	bd90      	pop	{r4, r7, pc}
 8002a3c:	20000efc 	.word	0x20000efc
 8002a40:	20000efe 	.word	0x20000efe

08002a44 <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8002a44:	b5b0      	push	{r4, r5, r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	0005      	movs	r5, r0
 8002a4c:	000c      	movs	r4, r1
 8002a4e:	0010      	movs	r0, r2
 8002a50:	0019      	movs	r1, r3
 8002a52:	1dbb      	adds	r3, r7, #6
 8002a54:	1c2a      	adds	r2, r5, #0
 8002a56:	801a      	strh	r2, [r3, #0]
 8002a58:	1d3b      	adds	r3, r7, #4
 8002a5a:	1c22      	adds	r2, r4, #0
 8002a5c:	801a      	strh	r2, [r3, #0]
 8002a5e:	1cbb      	adds	r3, r7, #2
 8002a60:	1c02      	adds	r2, r0, #0
 8002a62:	801a      	strh	r2, [r3, #0]
 8002a64:	003b      	movs	r3, r7
 8002a66:	1c0a      	adds	r2, r1, #0
 8002a68:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 8002a6a:	1dbb      	adds	r3, r7, #6
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8002b18 <ST7735_DrawImage+0xd4>)
 8002a70:	2100      	movs	r1, #0
 8002a72:	5e52      	ldrsh	r2, [r2, r1]
 8002a74:	4293      	cmp	r3, r2
 8002a76:	da47      	bge.n	8002b08 <ST7735_DrawImage+0xc4>
 8002a78:	1d3b      	adds	r3, r7, #4
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	4a27      	ldr	r2, [pc, #156]	@ (8002b1c <ST7735_DrawImage+0xd8>)
 8002a7e:	2100      	movs	r1, #0
 8002a80:	5e52      	ldrsh	r2, [r2, r1]
 8002a82:	4293      	cmp	r3, r2
 8002a84:	da40      	bge.n	8002b08 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 8002a86:	1dbb      	adds	r3, r7, #6
 8002a88:	881a      	ldrh	r2, [r3, #0]
 8002a8a:	1cbb      	adds	r3, r7, #2
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	18d3      	adds	r3, r2, r3
 8002a90:	4a21      	ldr	r2, [pc, #132]	@ (8002b18 <ST7735_DrawImage+0xd4>)
 8002a92:	2100      	movs	r1, #0
 8002a94:	5e52      	ldrsh	r2, [r2, r1]
 8002a96:	4293      	cmp	r3, r2
 8002a98:	dc38      	bgt.n	8002b0c <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	881a      	ldrh	r2, [r3, #0]
 8002a9e:	003b      	movs	r3, r7
 8002aa0:	881b      	ldrh	r3, [r3, #0]
 8002aa2:	18d3      	adds	r3, r2, r3
 8002aa4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b1c <ST7735_DrawImage+0xd8>)
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	5e52      	ldrsh	r2, [r2, r1]
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	dc30      	bgt.n	8002b10 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 8002aae:	f7ff fd9f 	bl	80025f0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8002ab2:	1dbb      	adds	r3, r7, #6
 8002ab4:	881b      	ldrh	r3, [r3, #0]
 8002ab6:	b2d8      	uxtb	r0, r3
 8002ab8:	1d3b      	adds	r3, r7, #4
 8002aba:	881b      	ldrh	r3, [r3, #0]
 8002abc:	b2d9      	uxtb	r1, r3
 8002abe:	1dbb      	adds	r3, r7, #6
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	1cbb      	adds	r3, r7, #2
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	18d3      	adds	r3, r2, r3
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b2dc      	uxtb	r4, r3
 8002ad2:	1d3b      	adds	r3, r7, #4
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	b2da      	uxtb	r2, r3
 8002ad8:	003b      	movs	r3, r7
 8002ada:	881b      	ldrh	r3, [r3, #0]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	18d3      	adds	r3, r2, r3
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	0022      	movs	r2, r4
 8002ae8:	f7ff fe4a 	bl	8002780 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8002aec:	1cbb      	adds	r3, r7, #2
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	003a      	movs	r2, r7
 8002af2:	8812      	ldrh	r2, [r2, #0]
 8002af4:	4353      	muls	r3, r2
 8002af6:	005a      	lsls	r2, r3, #1
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	0011      	movs	r1, r2
 8002afc:	0018      	movs	r0, r3
 8002afe:	f7ff fdc1 	bl	8002684 <ST7735_WriteData>
    ST7735_Unselect();
 8002b02:	f7ff fd81 	bl	8002608 <ST7735_Unselect>
 8002b06:	e004      	b.n	8002b12 <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 8002b08:	46c0      	nop			@ (mov r8, r8)
 8002b0a:	e002      	b.n	8002b12 <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 8002b0c:	46c0      	nop			@ (mov r8, r8)
 8002b0e:	e000      	b.n	8002b12 <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 8002b10:	46c0      	nop			@ (mov r8, r8)
}
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b002      	add	sp, #8
 8002b16:	bdb0      	pop	{r4, r5, r7, pc}
 8002b18:	20000efc 	.word	0x20000efc
 8002b1c:	20000efe 	.word	0x20000efe

08002b20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b20:	b590      	push	{r4, r7, lr}
 8002b22:	b087      	sub	sp, #28
 8002b24:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b26:	f001 f9f1 	bl	8003f0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b2a:	f000 fa8b 	bl	8003044 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  sitting0.Body = *imgSitting0;
 8002b2e:	4bc1      	ldr	r3, [pc, #772]	@ (8002e34 <main+0x314>)
 8002b30:	4ac1      	ldr	r2, [pc, #772]	@ (8002e38 <main+0x318>)
 8002b32:	601a      	str	r2, [r3, #0]
  sitting0.Size = 307;
 8002b34:	4bbf      	ldr	r3, [pc, #764]	@ (8002e34 <main+0x314>)
 8002b36:	2234      	movs	r2, #52	@ 0x34
 8002b38:	32ff      	adds	r2, #255	@ 0xff
 8002b3a:	605a      	str	r2, [r3, #4]
  sitting1.Body = *imgSitting1;
 8002b3c:	4bbf      	ldr	r3, [pc, #764]	@ (8002e3c <main+0x31c>)
 8002b3e:	4ac0      	ldr	r2, [pc, #768]	@ (8002e40 <main+0x320>)
 8002b40:	601a      	str	r2, [r3, #0]
  sitting1.Size = 305;
 8002b42:	4bbe      	ldr	r3, [pc, #760]	@ (8002e3c <main+0x31c>)
 8002b44:	2232      	movs	r2, #50	@ 0x32
 8002b46:	32ff      	adds	r2, #255	@ 0xff
 8002b48:	605a      	str	r2, [r3, #4]
  animSitting[0] = sitting0;
 8002b4a:	4bbe      	ldr	r3, [pc, #760]	@ (8002e44 <main+0x324>)
 8002b4c:	4ab9      	ldr	r2, [pc, #740]	@ (8002e34 <main+0x314>)
 8002b4e:	ca03      	ldmia	r2!, {r0, r1}
 8002b50:	c303      	stmia	r3!, {r0, r1}
  animSitting[1] = sitting1;
 8002b52:	4bbc      	ldr	r3, [pc, #752]	@ (8002e44 <main+0x324>)
 8002b54:	4ab9      	ldr	r2, [pc, #740]	@ (8002e3c <main+0x31c>)
 8002b56:	3308      	adds	r3, #8
 8002b58:	ca03      	ldmia	r2!, {r0, r1}
 8002b5a:	c303      	stmia	r3!, {r0, r1}
  game.evo=0;
 8002b5c:	4bba      	ldr	r3, [pc, #744]	@ (8002e48 <main+0x328>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	741a      	strb	r2, [r3, #16]
  game.uid[0]='h';
 8002b62:	4ab9      	ldr	r2, [pc, #740]	@ (8002e48 <main+0x328>)
 8002b64:	2394      	movs	r3, #148	@ 0x94
 8002b66:	005b      	lsls	r3, r3, #1
 8002b68:	2168      	movs	r1, #104	@ 0x68
 8002b6a:	54d1      	strb	r1, [r2, r3]
  game.uid[1]='i';
 8002b6c:	4ab6      	ldr	r2, [pc, #728]	@ (8002e48 <main+0x328>)
 8002b6e:	232a      	movs	r3, #42	@ 0x2a
 8002b70:	33ff      	adds	r3, #255	@ 0xff
 8002b72:	2169      	movs	r1, #105	@ 0x69
 8002b74:	54d1      	strb	r1, [r2, r3]
  game.allSteps=0;
 8002b76:	4bb4      	ldr	r3, [pc, #720]	@ (8002e48 <main+0x328>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	615a      	str	r2, [r3, #20]
  game.mood=100;
 8002b7c:	4bb2      	ldr	r3, [pc, #712]	@ (8002e48 <main+0x328>)
 8002b7e:	2264      	movs	r2, #100	@ 0x64
 8002b80:	745a      	strb	r2, [r3, #17]
  game.numLocations=3;
 8002b82:	4bb1      	ldr	r3, [pc, #708]	@ (8002e48 <main+0x328>)
 8002b84:	2203      	movs	r2, #3
 8002b86:	619a      	str	r2, [r3, #24]
  game.stepsToday=0;
 8002b88:	4aaf      	ldr	r2, [pc, #700]	@ (8002e48 <main+0x328>)
 8002b8a:	2390      	movs	r3, #144	@ 0x90
 8002b8c:	005b      	lsls	r3, r3, #1
 8002b8e:	2100      	movs	r1, #0
 8002b90:	50d1      	str	r1, [r2, r3]
  game.weeklySteps=0;
 8002b92:	4aad      	ldr	r2, [pc, #692]	@ (8002e48 <main+0x328>)
 8002b94:	238e      	movs	r3, #142	@ 0x8e
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	2100      	movs	r1, #0
 8002b9a:	50d1      	str	r1, [r2, r3]
  game.challengeGoal=20000;
 8002b9c:	4aaa      	ldr	r2, [pc, #680]	@ (8002e48 <main+0x328>)
 8002b9e:	2392      	movs	r3, #146	@ 0x92
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	49aa      	ldr	r1, [pc, #680]	@ (8002e4c <main+0x32c>)
 8002ba4:	50d1      	str	r1, [r2, r3]
  dummy.lat=12.34567;
 8002ba6:	4baa      	ldr	r3, [pc, #680]	@ (8002e50 <main+0x330>)
 8002ba8:	4aaa      	ldr	r2, [pc, #680]	@ (8002e54 <main+0x334>)
 8002baa:	601a      	str	r2, [r3, #0]
  dummy.lon=-89.10111;
 8002bac:	4ba8      	ldr	r3, [pc, #672]	@ (8002e50 <main+0x330>)
 8002bae:	4aaa      	ldr	r2, [pc, #680]	@ (8002e58 <main+0x338>)
 8002bb0:	605a      	str	r2, [r3, #4]
  game.positions[0]=dummy;
 8002bb2:	4ba5      	ldr	r3, [pc, #660]	@ (8002e48 <main+0x328>)
 8002bb4:	4aa6      	ldr	r2, [pc, #664]	@ (8002e50 <main+0x330>)
 8002bb6:	331c      	adds	r3, #28
 8002bb8:	ca03      	ldmia	r2!, {r0, r1}
 8002bba:	c303      	stmia	r3!, {r0, r1}
  game.positions[1]=dummy;
 8002bbc:	4ba2      	ldr	r3, [pc, #648]	@ (8002e48 <main+0x328>)
 8002bbe:	4aa4      	ldr	r2, [pc, #656]	@ (8002e50 <main+0x330>)
 8002bc0:	3324      	adds	r3, #36	@ 0x24
 8002bc2:	ca03      	ldmia	r2!, {r0, r1}
 8002bc4:	c303      	stmia	r3!, {r0, r1}
  game.positions[2]=dummy;
 8002bc6:	4ba0      	ldr	r3, [pc, #640]	@ (8002e48 <main+0x328>)
 8002bc8:	4aa1      	ldr	r2, [pc, #644]	@ (8002e50 <main+0x330>)
 8002bca:	332c      	adds	r3, #44	@ 0x2c
 8002bcc:	ca03      	ldmia	r2!, {r0, r1}
 8002bce:	c303      	stmia	r3!, {r0, r1}
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002bd0:	f000 fcee 	bl	80035b0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002bd4:	f000 fa98 	bl	8003108 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002bd8:	f000 fb86 	bl	80032e8 <MX_SPI1_Init>
  MX_TIM17_Init();
 8002bdc:	f000 fbc4 	bl	8003368 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8002be0:	f000 fc4a 	bl	8003478 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002be4:	f000 fc96 	bl	8003514 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8002be8:	f000 face 	bl	8003188 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
  ST7735_Unselect();
 8002bec:	f7ff fd0c 	bl	8002608 <ST7735_Unselect>
  ST7735_Init(1);
 8002bf0:	2001      	movs	r0, #1
 8002bf2:	f7ff fe1d 	bl	8002830 <ST7735_Init>
  //testAll();
  buffer[0] = 'A';
 8002bf6:	4b99      	ldr	r3, [pc, #612]	@ (8002e5c <main+0x33c>)
 8002bf8:	2241      	movs	r2, #65	@ 0x41
 8002bfa:	701a      	strb	r2, [r3, #0]
  buffer[1] = 'B';
 8002bfc:	4b97      	ldr	r3, [pc, #604]	@ (8002e5c <main+0x33c>)
 8002bfe:	2242      	movs	r2, #66	@ 0x42
 8002c00:	705a      	strb	r2, [r3, #1]
  TIM17->CCR1 = 5;
 8002c02:	4b97      	ldr	r3, [pc, #604]	@ (8002e60 <main+0x340>)
 8002c04:	2205      	movs	r2, #5
 8002c06:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM17->PSC=64;
 8002c08:	4b95      	ldr	r3, [pc, #596]	@ (8002e60 <main+0x340>)
 8002c0a:	2240      	movs	r2, #64	@ 0x40
 8002c0c:	629a      	str	r2, [r3, #40]	@ 0x28
  uint8_t ret=0;
 8002c0e:	1dfb      	adds	r3, r7, #7
 8002c10:	2200      	movs	r2, #0
 8002c12:	701a      	strb	r2, [r3, #0]
    //_ADXL343_Init();

      //Pedometer Setup
      _ADXL343_WriteReg8(0x19, 0x02);
 8002c14:	2102      	movs	r1, #2
 8002c16:	2019      	movs	r0, #25
 8002c18:	f000 fd70 	bl	80036fc <_ADXL343_WriteReg8>
      ////wait

      _ADXL343_WriteReg8(0x7C, 0x01);
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	207c      	movs	r0, #124	@ 0x7c
 8002c20:	f000 fd6c 	bl	80036fc <_ADXL343_WriteReg8>
       _ADXL343_WriteReg8(0x1A, 0x38);
 8002c24:	2138      	movs	r1, #56	@ 0x38
 8002c26:	201a      	movs	r0, #26
 8002c28:	f000 fd68 	bl	80036fc <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x1B, 0x04);
 8002c2c:	2104      	movs	r1, #4
 8002c2e:	201b      	movs	r0, #27
 8002c30:	f000 fd64 	bl	80036fc <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x1F, 0x80);
 8002c34:	2180      	movs	r1, #128	@ 0x80
 8002c36:	201f      	movs	r0, #31
 8002c38:	f000 fd60 	bl	80036fc <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x21, 0x80);
 8002c3c:	2180      	movs	r1, #128	@ 0x80
 8002c3e:	2021      	movs	r0, #33	@ 0x21
 8002c40:	f000 fd5c 	bl	80036fc <_ADXL343_WriteReg8>



      //  //Step Counter
      _ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 8002c44:	2101      	movs	r1, #1
 8002c46:	2018      	movs	r0, #24
 8002c48:	f000 fd58 	bl	80036fc <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	2020      	movs	r0, #32
 8002c50:	f000 fd54 	bl	80036fc <_ADXL343_WriteReg8>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  game.allSteps=steps;
 8002c54:	4b83      	ldr	r3, [pc, #524]	@ (8002e64 <main+0x344>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	001a      	movs	r2, r3
 8002c5a:	4b7b      	ldr	r3, [pc, #492]	@ (8002e48 <main+0x328>)
 8002c5c:	615a      	str	r2, [r3, #20]
	  SendData();
 8002c5e:	f000 fd73 	bl	8003748 <SendData>
	  //HAL_UART_Transmit(&huart2, "hello", 5, 100);
	  switch(currentMenu){
 8002c62:	4b81      	ldr	r3, [pc, #516]	@ (8002e68 <main+0x348>)
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2b03      	cmp	r3, #3
 8002c68:	d100      	bne.n	8002c6c <main+0x14c>
 8002c6a:	e0c3      	b.n	8002df4 <main+0x2d4>
 8002c6c:	dcf2      	bgt.n	8002c54 <main+0x134>
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d100      	bne.n	8002c74 <main+0x154>
 8002c72:	e07a      	b.n	8002d6a <main+0x24a>
 8002c74:	dcee      	bgt.n	8002c54 <main+0x134>
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d05d      	beq.n	8002d36 <main+0x216>
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d1ea      	bne.n	8002c54 <main+0x134>
	  case Main:
		  //fillScreen(BLACK);

		  // Draw the Silly little guy centered
		  drawImage(testImage, palette, 40, 40, 64, 64, 296);
 8002c7e:	497b      	ldr	r1, [pc, #492]	@ (8002e6c <main+0x34c>)
 8002c80:	487b      	ldr	r0, [pc, #492]	@ (8002e70 <main+0x350>)
 8002c82:	2394      	movs	r3, #148	@ 0x94
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	9302      	str	r3, [sp, #8]
 8002c88:	2340      	movs	r3, #64	@ 0x40
 8002c8a:	9301      	str	r3, [sp, #4]
 8002c8c:	2340      	movs	r3, #64	@ 0x40
 8002c8e:	9300      	str	r3, [sp, #0]
 8002c90:	2328      	movs	r3, #40	@ 0x28
 8002c92:	2228      	movs	r2, #40	@ 0x28
 8002c94:	f7ff fbe6 	bl	8002464 <drawImage>
		  fillRect(40, 40, 64, 64, BLACK);
 8002c98:	2300      	movs	r3, #0
 8002c9a:	9300      	str	r3, [sp, #0]
 8002c9c:	2340      	movs	r3, #64	@ 0x40
 8002c9e:	2240      	movs	r2, #64	@ 0x40
 8002ca0:	2128      	movs	r1, #40	@ 0x28
 8002ca2:	2028      	movs	r0, #40	@ 0x28
 8002ca4:	f7ff f958 	bl	8001f58 <fillRect>

		  //Display the current Steps
		  _ADXL343_ReadReg8(0x15, &steps, 1);
 8002ca8:	4b6e      	ldr	r3, [pc, #440]	@ (8002e64 <main+0x344>)
 8002caa:	2201      	movs	r2, #1
 8002cac:	0019      	movs	r1, r3
 8002cae:	2015      	movs	r0, #21
 8002cb0:	f000 fcf2 	bl	8003698 <_ADXL343_ReadReg8>
		  sprintf(buffer2, "Steps: %d ", steps);
 8002cb4:	4b6b      	ldr	r3, [pc, #428]	@ (8002e64 <main+0x344>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	001a      	movs	r2, r3
 8002cba:	496e      	ldr	r1, [pc, #440]	@ (8002e74 <main+0x354>)
 8002cbc:	4b6e      	ldr	r3, [pc, #440]	@ (8002e78 <main+0x358>)
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f006 fa94 	bl	80091ec <siprintf>
		  drawString(0, 20, buffer2, BLACK, GREEN, 1, 1);
 8002cc4:	4a6c      	ldr	r2, [pc, #432]	@ (8002e78 <main+0x358>)
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	9302      	str	r3, [sp, #8]
 8002cca:	2301      	movs	r3, #1
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	4b6b      	ldr	r3, [pc, #428]	@ (8002e7c <main+0x35c>)
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	2114      	movs	r1, #20
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f7ff f9e0 	bl	800209c <drawString>

		  //Change current Menu
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_SET ) {
 8002cdc:	2380      	movs	r3, #128	@ 0x80
 8002cde:	015a      	lsls	r2, r3, #5
 8002ce0:	23a0      	movs	r3, #160	@ 0xa0
 8002ce2:	05db      	lsls	r3, r3, #23
 8002ce4:	0011      	movs	r1, r2
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f001 fc1a 	bl	8004520 <HAL_GPIO_ReadPin>
 8002cec:	0003      	movs	r3, r0
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d10b      	bne.n	8002d0a <main+0x1ea>
			  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8002cf2:	4b63      	ldr	r3, [pc, #396]	@ (8002e80 <main+0x360>)
 8002cf4:	2100      	movs	r1, #0
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f004 fc42 	bl	8007580 <HAL_TIM_PWM_Start>
			  currentMenu = MusicTest;
 8002cfc:	4b5a      	ldr	r3, [pc, #360]	@ (8002e68 <main+0x348>)
 8002cfe:	2202      	movs	r2, #2
 8002d00:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8002d02:	4b60      	ldr	r3, [pc, #384]	@ (8002e84 <main+0x364>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	701a      	strb	r2, [r3, #0]
		  }
		  else
			  canChange = 1;


		  break;
 8002d08:	e178      	b.n	8002ffc <main+0x4dc>
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET ) {
 8002d0a:	2380      	movs	r3, #128	@ 0x80
 8002d0c:	011a      	lsls	r2, r3, #4
 8002d0e:	23a0      	movs	r3, #160	@ 0xa0
 8002d10:	05db      	lsls	r3, r3, #23
 8002d12:	0011      	movs	r1, r2
 8002d14:	0018      	movs	r0, r3
 8002d16:	f001 fc03 	bl	8004520 <HAL_GPIO_ReadPin>
 8002d1a:	0003      	movs	r3, r0
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d106      	bne.n	8002d2e <main+0x20e>
			  currentMenu = StatsDisplay;
 8002d20:	4b51      	ldr	r3, [pc, #324]	@ (8002e68 <main+0x348>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8002d26:	4b57      	ldr	r3, [pc, #348]	@ (8002e84 <main+0x364>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
		  break;
 8002d2c:	e166      	b.n	8002ffc <main+0x4dc>
			  canChange = 1;
 8002d2e:	4b55      	ldr	r3, [pc, #340]	@ (8002e84 <main+0x364>)
 8002d30:	2201      	movs	r2, #1
 8002d32:	701a      	strb	r2, [r3, #0]
		  break;
 8002d34:	e162      	b.n	8002ffc <main+0x4dc>
	  case StatsDisplay:
		  fillScreen(WHITE);
 8002d36:	4b54      	ldr	r3, [pc, #336]	@ (8002e88 <main+0x368>)
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f7ff fb1f 	bl	800237c <fillScreen>

	  	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_SET ){
 8002d3e:	2380      	movs	r3, #128	@ 0x80
 8002d40:	015a      	lsls	r2, r3, #5
 8002d42:	23a0      	movs	r3, #160	@ 0xa0
 8002d44:	05db      	lsls	r3, r3, #23
 8002d46:	0011      	movs	r1, r2
 8002d48:	0018      	movs	r0, r3
 8002d4a:	f001 fbe9 	bl	8004520 <HAL_GPIO_ReadPin>
 8002d4e:	0003      	movs	r3, r0
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d106      	bne.n	8002d62 <main+0x242>
	  		currentMenu = Main;
 8002d54:	4b44      	ldr	r3, [pc, #272]	@ (8002e68 <main+0x348>)
 8002d56:	2201      	movs	r2, #1
 8002d58:	701a      	strb	r2, [r3, #0]
	  		canChange = 0;
 8002d5a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e84 <main+0x364>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	701a      	strb	r2, [r3, #0]
	  	  }
	  	  else
	  	      canChange = 1;

	  	  break;
 8002d60:	e14c      	b.n	8002ffc <main+0x4dc>
	  	      canChange = 1;
 8002d62:	4b48      	ldr	r3, [pc, #288]	@ (8002e84 <main+0x364>)
 8002d64:	2201      	movs	r2, #1
 8002d66:	701a      	strb	r2, [r3, #0]
	  	  break;
 8002d68:	e148      	b.n	8002ffc <main+0x4dc>
	  case MusicTest:
		  fillScreen(BLUE);
 8002d6a:	23f8      	movs	r3, #248	@ 0xf8
 8002d6c:	015b      	lsls	r3, r3, #5
 8002d6e:	0018      	movs	r0, r3
 8002d70:	f7ff fb04 	bl	800237c <fillScreen>

		  freq = freqs[(toneIndex++)%8];
 8002d74:	4b45      	ldr	r3, [pc, #276]	@ (8002e8c <main+0x36c>)
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	b291      	uxth	r1, r2
 8002d7e:	4a43      	ldr	r2, [pc, #268]	@ (8002e8c <main+0x36c>)
 8002d80:	8011      	strh	r1, [r2, #0]
 8002d82:	001a      	movs	r2, r3
 8002d84:	2307      	movs	r3, #7
 8002d86:	4013      	ands	r3, r2
 8002d88:	4a41      	ldr	r2, [pc, #260]	@ (8002e90 <main+0x370>)
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	18d3      	adds	r3, r2, r3
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4940      	ldr	r1, [pc, #256]	@ (8002e94 <main+0x374>)
 8002d94:	600a      	str	r2, [r1, #0]
 8002d96:	604b      	str	r3, [r1, #4]
		  TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 8002d98:	4b3e      	ldr	r3, [pc, #248]	@ (8002e94 <main+0x374>)
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	0010      	movs	r0, r2
 8002da0:	0019      	movs	r1, r3
 8002da2:	f7fe ff0f 	bl	8001bc4 <__aeabi_d2f>
 8002da6:	1c03      	adds	r3, r0, #0
 8002da8:	1c19      	adds	r1, r3, #0
 8002daa:	483b      	ldr	r0, [pc, #236]	@ (8002e98 <main+0x378>)
 8002dac:	f7fd fc74 	bl	8000698 <__aeabi_fdiv>
 8002db0:	1c03      	adds	r3, r0, #0
 8002db2:	4c2b      	ldr	r4, [pc, #172]	@ (8002e60 <main+0x340>)
 8002db4:	1c18      	adds	r0, r3, #0
 8002db6:	f7fd fb8b 	bl	80004d0 <__aeabi_f2uiz>
 8002dba:	0003      	movs	r3, r0
 8002dbc:	62e3      	str	r3, [r4, #44]	@ 0x2c

		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 8002dbe:	2380      	movs	r3, #128	@ 0x80
 8002dc0:	011a      	lsls	r2, r3, #4
 8002dc2:	23a0      	movs	r3, #160	@ 0xa0
 8002dc4:	05db      	lsls	r3, r3, #23
 8002dc6:	0011      	movs	r1, r2
 8002dc8:	0018      	movs	r0, r3
 8002dca:	f001 fba9 	bl	8004520 <HAL_GPIO_ReadPin>
 8002dce:	0003      	movs	r3, r0
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d10b      	bne.n	8002dec <main+0x2cc>
			  currentMenu = Main;
 8002dd4:	4b24      	ldr	r3, [pc, #144]	@ (8002e68 <main+0x348>)
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8002dda:	4b2a      	ldr	r3, [pc, #168]	@ (8002e84 <main+0x364>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 8002de0:	4b27      	ldr	r3, [pc, #156]	@ (8002e80 <main+0x360>)
 8002de2:	2100      	movs	r1, #0
 8002de4:	0018      	movs	r0, r3
 8002de6:	f004 fcbb 	bl	8007760 <HAL_TIM_PWM_Stop>
		  }
		  else
			  canChange = 1;

		  break;
 8002dea:	e107      	b.n	8002ffc <main+0x4dc>
			  canChange = 1;
 8002dec:	4b25      	ldr	r3, [pc, #148]	@ (8002e84 <main+0x364>)
 8002dee:	2201      	movs	r2, #1
 8002df0:	701a      	strb	r2, [r3, #0]
		  break;
 8002df2:	e103      	b.n	8002ffc <main+0x4dc>
	  case ConnorDemo:
		  	  steps=0;
 8002df4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e64 <main+0x344>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	701a      	strb	r2, [r3, #0]

		  	  if((whileI++)%3==0)
 8002dfa:	4b28      	ldr	r3, [pc, #160]	@ (8002e9c <main+0x37c>)
 8002dfc:	881b      	ldrh	r3, [r3, #0]
 8002dfe:	b29b      	uxth	r3, r3
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	b291      	uxth	r1, r2
 8002e04:	4a25      	ldr	r2, [pc, #148]	@ (8002e9c <main+0x37c>)
 8002e06:	8011      	strh	r1, [r2, #0]
 8002e08:	2103      	movs	r1, #3
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f7fd fa12 	bl	8000234 <__aeabi_uidivmod>
 8002e10:	000b      	movs	r3, r1
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d148      	bne.n	8002eaa <main+0x38a>
		  		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1) == GPIO_PIN_SET)
 8002e18:	4b21      	ldr	r3, [pc, #132]	@ (8002ea0 <main+0x380>)
 8002e1a:	2102      	movs	r1, #2
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f001 fb7f 	bl	8004520 <HAL_GPIO_ReadPin>
 8002e22:	0003      	movs	r3, r0
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d13d      	bne.n	8002ea4 <main+0x384>
		  		  		  fillScreen(WHITE);
 8002e28:	4b17      	ldr	r3, [pc, #92]	@ (8002e88 <main+0x368>)
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	f7ff faa6 	bl	800237c <fillScreen>
 8002e30:	e03b      	b.n	8002eaa <main+0x38a>
 8002e32:	46c0      	nop			@ (mov r8, r8)
 8002e34:	2000126c 	.word	0x2000126c
 8002e38:	200004a0 	.word	0x200004a0
 8002e3c:	20001274 	.word	0x20001274
 8002e40:	2000096c 	.word	0x2000096c
 8002e44:	2000127c 	.word	0x2000127c
 8002e48:	20000f08 	.word	0x20000f08
 8002e4c:	00004e20 	.word	0x00004e20
 8002e50:	20001050 	.word	0x20001050
 8002e54:	414587dd 	.word	0x414587dd
 8002e58:	c2b233c5 	.word	0xc2b233c5
 8002e5c:	2000105c 	.word	0x2000105c
 8002e60:	40014800 	.word	0x40014800
 8002e64:	20001303 	.word	0x20001303
 8002e68:	20000e80 	.word	0x20000e80
 8002e6c:	20000e30 	.word	0x20000e30
 8002e70:	20000000 	.word	0x20000000
 8002e74:	08009dc0 	.word	0x08009dc0
 8002e78:	2000129c 	.word	0x2000129c
 8002e7c:	ffffe007 	.word	0xffffe007
 8002e80:	200013e8 	.word	0x200013e8
 8002e84:	20000e81 	.word	0x20000e81
 8002e88:	0000ffff 	.word	0x0000ffff
 8002e8c:	20001298 	.word	0x20001298
 8002e90:	20000e40 	.word	0x20000e40
 8002e94:	20001290 	.word	0x20001290
 8002e98:	4970f780 	.word	0x4970f780
 8002e9c:	20001058 	.word	0x20001058
 8002ea0:	50000800 	.word	0x50000800
		  		  	  else
		  		  		  fillScreen(BLACK);
 8002ea4:	2000      	movs	r0, #0
 8002ea6:	f7ff fa69 	bl	800237c <fillScreen>
		  	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET)
 8002eaa:	2380      	movs	r3, #128	@ 0x80
 8002eac:	011a      	lsls	r2, r3, #4
 8002eae:	23a0      	movs	r3, #160	@ 0xa0
 8002eb0:	05db      	lsls	r3, r3, #23
 8002eb2:	0011      	movs	r1, r2
 8002eb4:	0018      	movs	r0, r3
 8002eb6:	f001 fb33 	bl	8004520 <HAL_GPIO_ReadPin>
 8002eba:	0003      	movs	r3, r0
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d106      	bne.n	8002ece <main+0x3ae>
		  		  petXPos-=5;
 8002ec0:	4b4f      	ldr	r3, [pc, #316]	@ (8003000 <main+0x4e0>)
 8002ec2:	881b      	ldrh	r3, [r3, #0]
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	3b05      	subs	r3, #5
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	4b4d      	ldr	r3, [pc, #308]	@ (8003000 <main+0x4e0>)
 8002ecc:	801a      	strh	r2, [r3, #0]
		  	  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_SET)
 8002ece:	2380      	movs	r3, #128	@ 0x80
 8002ed0:	015a      	lsls	r2, r3, #5
 8002ed2:	23a0      	movs	r3, #160	@ 0xa0
 8002ed4:	05db      	lsls	r3, r3, #23
 8002ed6:	0011      	movs	r1, r2
 8002ed8:	0018      	movs	r0, r3
 8002eda:	f001 fb21 	bl	8004520 <HAL_GPIO_ReadPin>
 8002ede:	0003      	movs	r3, r0
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d106      	bne.n	8002ef2 <main+0x3d2>
		  		  petXPos+=5;
 8002ee4:	4b46      	ldr	r3, [pc, #280]	@ (8003000 <main+0x4e0>)
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	3305      	adds	r3, #5
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	4b44      	ldr	r3, [pc, #272]	@ (8003000 <main+0x4e0>)
 8002ef0:	801a      	strh	r2, [r3, #0]
		  	  if(petXPos<3)petXPos=0;
 8002ef2:	4b43      	ldr	r3, [pc, #268]	@ (8003000 <main+0x4e0>)
 8002ef4:	881b      	ldrh	r3, [r3, #0]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d802      	bhi.n	8002f02 <main+0x3e2>
 8002efc:	4b40      	ldr	r3, [pc, #256]	@ (8003000 <main+0x4e0>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	801a      	strh	r2, [r3, #0]
		  	  if(petXPos>60) petXPos=60;
 8002f02:	4b3f      	ldr	r3, [pc, #252]	@ (8003000 <main+0x4e0>)
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b3c      	cmp	r3, #60	@ 0x3c
 8002f0a:	d902      	bls.n	8002f12 <main+0x3f2>
 8002f0c:	4b3c      	ldr	r3, [pc, #240]	@ (8003000 <main+0x4e0>)
 8002f0e:	223c      	movs	r2, #60	@ 0x3c
 8002f10:	801a      	strh	r2, [r3, #0]
		  	  freq = freqs[(toneIndex++)%8];
 8002f12:	4b3c      	ldr	r3, [pc, #240]	@ (8003004 <main+0x4e4>)
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	b291      	uxth	r1, r2
 8002f1c:	4a39      	ldr	r2, [pc, #228]	@ (8003004 <main+0x4e4>)
 8002f1e:	8011      	strh	r1, [r2, #0]
 8002f20:	001a      	movs	r2, r3
 8002f22:	2307      	movs	r3, #7
 8002f24:	4013      	ands	r3, r2
 8002f26:	4a38      	ldr	r2, [pc, #224]	@ (8003008 <main+0x4e8>)
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	18d3      	adds	r3, r2, r3
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	4936      	ldr	r1, [pc, #216]	@ (800300c <main+0x4ec>)
 8002f32:	600a      	str	r2, [r1, #0]
 8002f34:	604b      	str	r3, [r1, #4]
		  	  TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 8002f36:	4b35      	ldr	r3, [pc, #212]	@ (800300c <main+0x4ec>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	0010      	movs	r0, r2
 8002f3e:	0019      	movs	r1, r3
 8002f40:	f7fe fe40 	bl	8001bc4 <__aeabi_d2f>
 8002f44:	1c03      	adds	r3, r0, #0
 8002f46:	1c19      	adds	r1, r3, #0
 8002f48:	4831      	ldr	r0, [pc, #196]	@ (8003010 <main+0x4f0>)
 8002f4a:	f7fd fba5 	bl	8000698 <__aeabi_fdiv>
 8002f4e:	1c03      	adds	r3, r0, #0
 8002f50:	4c30      	ldr	r4, [pc, #192]	@ (8003014 <main+0x4f4>)
 8002f52:	1c18      	adds	r0, r3, #0
 8002f54:	f7fd fabc 	bl	80004d0 <__aeabi_f2uiz>
 8002f58:	0003      	movs	r3, r0
 8002f5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
		  	  //fillScreen(WHITE);
		  	  drawImage(testImage, palette, petXPos, 40, 64, 64, 296);
 8002f5c:	4b28      	ldr	r3, [pc, #160]	@ (8003000 <main+0x4e0>)
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	492d      	ldr	r1, [pc, #180]	@ (8003018 <main+0x4f8>)
 8002f64:	482d      	ldr	r0, [pc, #180]	@ (800301c <main+0x4fc>)
 8002f66:	2394      	movs	r3, #148	@ 0x94
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	9302      	str	r3, [sp, #8]
 8002f6c:	2340      	movs	r3, #64	@ 0x40
 8002f6e:	9301      	str	r3, [sp, #4]
 8002f70:	2340      	movs	r3, #64	@ 0x40
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	2328      	movs	r3, #40	@ 0x28
 8002f76:	f7ff fa75 	bl	8002464 <drawImage>
//		  	  _ADXL343_ReadReg8(0x06, &accelZ, 1);
//		  	  _ADXL343_ReadReg8(0x07, &accelX, 1);
//		  	  _ADXL343_ReadReg8(0x08, &accelY, 1);
//		  	  _ADXL343_ReadReg8(0x09, &accelZ, 1);

		  	  sprintf(buffer2, "X:%d - Y:%d - Z:%d ", accelX, accelY, accelZ);
 8002f7a:	4b29      	ldr	r3, [pc, #164]	@ (8003020 <main+0x500>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	001a      	movs	r2, r3
 8002f80:	4b28      	ldr	r3, [pc, #160]	@ (8003024 <main+0x504>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	001c      	movs	r4, r3
 8002f86:	4b28      	ldr	r3, [pc, #160]	@ (8003028 <main+0x508>)
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	4928      	ldr	r1, [pc, #160]	@ (800302c <main+0x50c>)
 8002f8c:	4828      	ldr	r0, [pc, #160]	@ (8003030 <main+0x510>)
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	0023      	movs	r3, r4
 8002f92:	f006 f92b 	bl	80091ec <siprintf>
		  	  drawString(0, 10, buffer2, BLACK, GREEN, 1, 1);
 8002f96:	4a26      	ldr	r2, [pc, #152]	@ (8003030 <main+0x510>)
 8002f98:	2301      	movs	r3, #1
 8002f9a:	9302      	str	r3, [sp, #8]
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	9301      	str	r3, [sp, #4]
 8002fa0:	4b24      	ldr	r3, [pc, #144]	@ (8003034 <main+0x514>)
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	210a      	movs	r1, #10
 8002fa8:	2000      	movs	r0, #0
 8002faa:	f7ff f877 	bl	800209c <drawString>

		  	  _ADXL343_ReadReg8(0x15, &steps, 1);
 8002fae:	4b22      	ldr	r3, [pc, #136]	@ (8003038 <main+0x518>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	2015      	movs	r0, #21
 8002fb6:	f000 fb6f 	bl	8003698 <_ADXL343_ReadReg8>
		  	  sprintf(buffer2, "Steps: %d ", steps);
 8002fba:	4b1f      	ldr	r3, [pc, #124]	@ (8003038 <main+0x518>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	001a      	movs	r2, r3
 8002fc0:	491e      	ldr	r1, [pc, #120]	@ (800303c <main+0x51c>)
 8002fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8003030 <main+0x510>)
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f006 f911 	bl	80091ec <siprintf>
		  	  drawString(0, 20, buffer2, BLACK, GREEN, 1, 1);
 8002fca:	4a19      	ldr	r2, [pc, #100]	@ (8003030 <main+0x510>)
 8002fcc:	2301      	movs	r3, #1
 8002fce:	9302      	str	r3, [sp, #8]
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	9301      	str	r3, [sp, #4]
 8002fd4:	4b17      	ldr	r3, [pc, #92]	@ (8003034 <main+0x514>)
 8002fd6:	9300      	str	r3, [sp, #0]
 8002fd8:	2300      	movs	r3, #0
 8002fda:	2114      	movs	r1, #20
 8002fdc:	2000      	movs	r0, #0
 8002fde:	f7ff f85d 	bl	800209c <drawString>

		  	  	  //only run this code every few seconds

		  	  drawString(70, 70, buffer, BLACK, GREEN, 1, 1);
 8002fe2:	4a17      	ldr	r2, [pc, #92]	@ (8003040 <main+0x520>)
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	9302      	str	r3, [sp, #8]
 8002fe8:	2301      	movs	r3, #1
 8002fea:	9301      	str	r3, [sp, #4]
 8002fec:	4b11      	ldr	r3, [pc, #68]	@ (8003034 <main+0x514>)
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	2146      	movs	r1, #70	@ 0x46
 8002ff4:	2046      	movs	r0, #70	@ 0x46
 8002ff6:	f7ff f851 	bl	800209c <drawString>

		  break;
 8002ffa:	46c0      	nop			@ (mov r8, r8)
	  game.allSteps=steps;
 8002ffc:	e62a      	b.n	8002c54 <main+0x134>
 8002ffe:	46c0      	nop			@ (mov r8, r8)
 8003000:	2000105a 	.word	0x2000105a
 8003004:	20001298 	.word	0x20001298
 8003008:	20000e40 	.word	0x20000e40
 800300c:	20001290 	.word	0x20001290
 8003010:	4970f780 	.word	0x4970f780
 8003014:	40014800 	.word	0x40014800
 8003018:	20000e30 	.word	0x20000e30
 800301c:	20000000 	.word	0x20000000
 8003020:	20001300 	.word	0x20001300
 8003024:	20001301 	.word	0x20001301
 8003028:	20001302 	.word	0x20001302
 800302c:	08009dcc 	.word	0x08009dcc
 8003030:	2000129c 	.word	0x2000129c
 8003034:	ffffe007 	.word	0xffffe007
 8003038:	20001303 	.word	0x20001303
 800303c:	08009dc0 	.word	0x08009dc0
 8003040:	2000105c 	.word	0x2000105c

08003044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003044:	b590      	push	{r4, r7, lr}
 8003046:	b095      	sub	sp, #84	@ 0x54
 8003048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800304a:	2414      	movs	r4, #20
 800304c:	193b      	adds	r3, r7, r4
 800304e:	0018      	movs	r0, r3
 8003050:	233c      	movs	r3, #60	@ 0x3c
 8003052:	001a      	movs	r2, r3
 8003054:	2100      	movs	r1, #0
 8003056:	f006 f8e9 	bl	800922c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800305a:	1d3b      	adds	r3, r7, #4
 800305c:	0018      	movs	r0, r3
 800305e:	2310      	movs	r3, #16
 8003060:	001a      	movs	r2, r3
 8003062:	2100      	movs	r1, #0
 8003064:	f006 f8e2 	bl	800922c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	0018      	movs	r0, r3
 800306e:	f002 f8d5 	bl	800521c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003072:	193b      	adds	r3, r7, r4
 8003074:	220a      	movs	r2, #10
 8003076:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003078:	193b      	adds	r3, r7, r4
 800307a:	2280      	movs	r2, #128	@ 0x80
 800307c:	0052      	lsls	r2, r2, #1
 800307e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003080:	0021      	movs	r1, r4
 8003082:	187b      	adds	r3, r7, r1
 8003084:	2200      	movs	r2, #0
 8003086:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003088:	187b      	adds	r3, r7, r1
 800308a:	2240      	movs	r2, #64	@ 0x40
 800308c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800308e:	187b      	adds	r3, r7, r1
 8003090:	2201      	movs	r2, #1
 8003092:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003094:	187b      	adds	r3, r7, r1
 8003096:	2202      	movs	r2, #2
 8003098:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800309a:	187b      	adds	r3, r7, r1
 800309c:	2202      	movs	r2, #2
 800309e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80030a0:	187b      	adds	r3, r7, r1
 80030a2:	2200      	movs	r2, #0
 80030a4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 80030a6:	187b      	adds	r3, r7, r1
 80030a8:	2208      	movs	r2, #8
 80030aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80030ac:	187b      	adds	r3, r7, r1
 80030ae:	2280      	movs	r2, #128	@ 0x80
 80030b0:	0292      	lsls	r2, r2, #10
 80030b2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80030b4:	187b      	adds	r3, r7, r1
 80030b6:	2280      	movs	r2, #128	@ 0x80
 80030b8:	0492      	lsls	r2, r2, #18
 80030ba:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80030bc:	187b      	adds	r3, r7, r1
 80030be:	2280      	movs	r2, #128	@ 0x80
 80030c0:	0592      	lsls	r2, r2, #22
 80030c2:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80030c4:	187b      	adds	r3, r7, r1
 80030c6:	0018      	movs	r0, r3
 80030c8:	f002 f8f4 	bl	80052b4 <HAL_RCC_OscConfig>
 80030cc:	1e03      	subs	r3, r0, #0
 80030ce:	d001      	beq.n	80030d4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80030d0:	f000 fc42 	bl	8003958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030d4:	1d3b      	adds	r3, r7, #4
 80030d6:	2207      	movs	r2, #7
 80030d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030da:	1d3b      	adds	r3, r7, #4
 80030dc:	2202      	movs	r2, #2
 80030de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030e0:	1d3b      	adds	r3, r7, #4
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80030e6:	1d3b      	adds	r3, r7, #4
 80030e8:	2200      	movs	r2, #0
 80030ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030ec:	1d3b      	adds	r3, r7, #4
 80030ee:	2102      	movs	r1, #2
 80030f0:	0018      	movs	r0, r3
 80030f2:	f002 fc3f 	bl	8005974 <HAL_RCC_ClockConfig>
 80030f6:	1e03      	subs	r3, r0, #0
 80030f8:	d001      	beq.n	80030fe <SystemClock_Config+0xba>
  {
    Error_Handler();
 80030fa:	f000 fc2d 	bl	8003958 <Error_Handler>
  }
}
 80030fe:	46c0      	nop			@ (mov r8, r8)
 8003100:	46bd      	mov	sp, r7
 8003102:	b015      	add	sp, #84	@ 0x54
 8003104:	bd90      	pop	{r4, r7, pc}
	...

08003108 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800310c:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <MX_I2C1_Init+0x74>)
 800310e:	4a1c      	ldr	r2, [pc, #112]	@ (8003180 <MX_I2C1_Init+0x78>)
 8003110:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8003112:	4b1a      	ldr	r3, [pc, #104]	@ (800317c <MX_I2C1_Init+0x74>)
 8003114:	4a1b      	ldr	r2, [pc, #108]	@ (8003184 <MX_I2C1_Init+0x7c>)
 8003116:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003118:	4b18      	ldr	r3, [pc, #96]	@ (800317c <MX_I2C1_Init+0x74>)
 800311a:	2200      	movs	r2, #0
 800311c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800311e:	4b17      	ldr	r3, [pc, #92]	@ (800317c <MX_I2C1_Init+0x74>)
 8003120:	2201      	movs	r2, #1
 8003122:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003124:	4b15      	ldr	r3, [pc, #84]	@ (800317c <MX_I2C1_Init+0x74>)
 8003126:	2200      	movs	r2, #0
 8003128:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800312a:	4b14      	ldr	r3, [pc, #80]	@ (800317c <MX_I2C1_Init+0x74>)
 800312c:	2200      	movs	r2, #0
 800312e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003130:	4b12      	ldr	r3, [pc, #72]	@ (800317c <MX_I2C1_Init+0x74>)
 8003132:	2200      	movs	r2, #0
 8003134:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003136:	4b11      	ldr	r3, [pc, #68]	@ (800317c <MX_I2C1_Init+0x74>)
 8003138:	2200      	movs	r2, #0
 800313a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800313c:	4b0f      	ldr	r3, [pc, #60]	@ (800317c <MX_I2C1_Init+0x74>)
 800313e:	2200      	movs	r2, #0
 8003140:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003142:	4b0e      	ldr	r3, [pc, #56]	@ (800317c <MX_I2C1_Init+0x74>)
 8003144:	0018      	movs	r0, r3
 8003146:	f001 fa25 	bl	8004594 <HAL_I2C_Init>
 800314a:	1e03      	subs	r3, r0, #0
 800314c:	d001      	beq.n	8003152 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800314e:	f000 fc03 	bl	8003958 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003152:	4b0a      	ldr	r3, [pc, #40]	@ (800317c <MX_I2C1_Init+0x74>)
 8003154:	2100      	movs	r1, #0
 8003156:	0018      	movs	r0, r3
 8003158:	f001 ffc8 	bl	80050ec <HAL_I2CEx_ConfigAnalogFilter>
 800315c:	1e03      	subs	r3, r0, #0
 800315e:	d001      	beq.n	8003164 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003160:	f000 fbfa 	bl	8003958 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003164:	4b05      	ldr	r3, [pc, #20]	@ (800317c <MX_I2C1_Init+0x74>)
 8003166:	2100      	movs	r1, #0
 8003168:	0018      	movs	r0, r3
 800316a:	f002 f80b 	bl	8005184 <HAL_I2CEx_ConfigDigitalFilter>
 800316e:	1e03      	subs	r3, r0, #0
 8003170:	d001      	beq.n	8003176 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003172:	f000 fbf1 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	20001304 	.word	0x20001304
 8003180:	40005400 	.word	0x40005400
 8003184:	10b17db5 	.word	0x10b17db5

08003188 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b090      	sub	sp, #64	@ 0x40
 800318c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800318e:	232c      	movs	r3, #44	@ 0x2c
 8003190:	18fb      	adds	r3, r7, r3
 8003192:	0018      	movs	r0, r3
 8003194:	2314      	movs	r3, #20
 8003196:	001a      	movs	r2, r3
 8003198:	2100      	movs	r1, #0
 800319a:	f006 f847 	bl	800922c <memset>
  RTC_DateTypeDef sDate = {0};
 800319e:	2328      	movs	r3, #40	@ 0x28
 80031a0:	18fb      	adds	r3, r7, r3
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80031a6:	003b      	movs	r3, r7
 80031a8:	0018      	movs	r0, r3
 80031aa:	2328      	movs	r3, #40	@ 0x28
 80031ac:	001a      	movs	r2, r3
 80031ae:	2100      	movs	r1, #0
 80031b0:	f006 f83c 	bl	800922c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80031b4:	4b49      	ldr	r3, [pc, #292]	@ (80032dc <MX_RTC_Init+0x154>)
 80031b6:	4a4a      	ldr	r2, [pc, #296]	@ (80032e0 <MX_RTC_Init+0x158>)
 80031b8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80031ba:	4b48      	ldr	r3, [pc, #288]	@ (80032dc <MX_RTC_Init+0x154>)
 80031bc:	2200      	movs	r2, #0
 80031be:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 80031c0:	4b46      	ldr	r3, [pc, #280]	@ (80032dc <MX_RTC_Init+0x154>)
 80031c2:	227f      	movs	r2, #127	@ 0x7f
 80031c4:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 80031c6:	4b45      	ldr	r3, [pc, #276]	@ (80032dc <MX_RTC_Init+0x154>)
 80031c8:	22ff      	movs	r2, #255	@ 0xff
 80031ca:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80031cc:	4b43      	ldr	r3, [pc, #268]	@ (80032dc <MX_RTC_Init+0x154>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80031d2:	4b42      	ldr	r3, [pc, #264]	@ (80032dc <MX_RTC_Init+0x154>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80031d8:	4b40      	ldr	r3, [pc, #256]	@ (80032dc <MX_RTC_Init+0x154>)
 80031da:	2200      	movs	r2, #0
 80031dc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80031de:	4b3f      	ldr	r3, [pc, #252]	@ (80032dc <MX_RTC_Init+0x154>)
 80031e0:	2280      	movs	r2, #128	@ 0x80
 80031e2:	05d2      	lsls	r2, r2, #23
 80031e4:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80031e6:	4b3d      	ldr	r3, [pc, #244]	@ (80032dc <MX_RTC_Init+0x154>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80031ec:	4b3b      	ldr	r3, [pc, #236]	@ (80032dc <MX_RTC_Init+0x154>)
 80031ee:	0018      	movs	r0, r3
 80031f0:	f002 ffa6 	bl	8006140 <HAL_RTC_Init>
 80031f4:	1e03      	subs	r3, r0, #0
 80031f6:	d001      	beq.n	80031fc <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80031f8:	f000 fbae 	bl	8003958 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80031fc:	212c      	movs	r1, #44	@ 0x2c
 80031fe:	187b      	adds	r3, r7, r1
 8003200:	2200      	movs	r2, #0
 8003202:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8003204:	187b      	adds	r3, r7, r1
 8003206:	2200      	movs	r2, #0
 8003208:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800320a:	187b      	adds	r3, r7, r1
 800320c:	2200      	movs	r2, #0
 800320e:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8003210:	187b      	adds	r3, r7, r1
 8003212:	2200      	movs	r2, #0
 8003214:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003216:	187b      	adds	r3, r7, r1
 8003218:	2200      	movs	r2, #0
 800321a:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800321c:	187b      	adds	r3, r7, r1
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003222:	1879      	adds	r1, r7, r1
 8003224:	4b2d      	ldr	r3, [pc, #180]	@ (80032dc <MX_RTC_Init+0x154>)
 8003226:	2201      	movs	r2, #1
 8003228:	0018      	movs	r0, r3
 800322a:	f003 f82b 	bl	8006284 <HAL_RTC_SetTime>
 800322e:	1e03      	subs	r3, r0, #0
 8003230:	d001      	beq.n	8003236 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8003232:	f000 fb91 	bl	8003958 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003236:	2128      	movs	r1, #40	@ 0x28
 8003238:	187b      	adds	r3, r7, r1
 800323a:	2201      	movs	r2, #1
 800323c:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800323e:	187b      	adds	r3, r7, r1
 8003240:	2201      	movs	r2, #1
 8003242:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8003244:	187b      	adds	r3, r7, r1
 8003246:	2201      	movs	r2, #1
 8003248:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800324a:	187b      	adds	r3, r7, r1
 800324c:	2200      	movs	r2, #0
 800324e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003250:	1879      	adds	r1, r7, r1
 8003252:	4b22      	ldr	r3, [pc, #136]	@ (80032dc <MX_RTC_Init+0x154>)
 8003254:	2201      	movs	r2, #1
 8003256:	0018      	movs	r0, r3
 8003258:	f003 f8bc 	bl	80063d4 <HAL_RTC_SetDate>
 800325c:	1e03      	subs	r3, r0, #0
 800325e:	d001      	beq.n	8003264 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8003260:	f000 fb7a 	bl	8003958 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8003264:	003b      	movs	r3, r7
 8003266:	2200      	movs	r2, #0
 8003268:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800326a:	003b      	movs	r3, r7
 800326c:	2200      	movs	r2, #0
 800326e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x1;
 8003270:	003b      	movs	r3, r7
 8003272:	2201      	movs	r2, #1
 8003274:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8003276:	003b      	movs	r3, r7
 8003278:	2200      	movs	r2, #0
 800327a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800327c:	003b      	movs	r3, r7
 800327e:	2200      	movs	r2, #0
 8003280:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003282:	003b      	movs	r3, r7
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8003288:	003b      	movs	r3, r7
 800328a:	2200      	movs	r2, #0
 800328c:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800328e:	003b      	movs	r3, r7
 8003290:	2200      	movs	r2, #0
 8003292:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003294:	003b      	movs	r3, r7
 8003296:	2200      	movs	r2, #0
 8003298:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800329a:	003b      	movs	r3, r7
 800329c:	2220      	movs	r2, #32
 800329e:	2101      	movs	r1, #1
 80032a0:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 80032a2:	003b      	movs	r3, r7
 80032a4:	2280      	movs	r2, #128	@ 0x80
 80032a6:	0052      	lsls	r2, r2, #1
 80032a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80032aa:	0039      	movs	r1, r7
 80032ac:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <MX_RTC_Init+0x154>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	0018      	movs	r0, r3
 80032b2:	f003 f921 	bl	80064f8 <HAL_RTC_SetAlarm_IT>
 80032b6:	1e03      	subs	r3, r0, #0
 80032b8:	d001      	beq.n	80032be <MX_RTC_Init+0x136>
  {
    Error_Handler();
 80032ba:	f000 fb4d 	bl	8003958 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0x500B, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 80032be:	4909      	ldr	r1, [pc, #36]	@ (80032e4 <MX_RTC_Init+0x15c>)
 80032c0:	4b06      	ldr	r3, [pc, #24]	@ (80032dc <MX_RTC_Init+0x154>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	0018      	movs	r0, r3
 80032c6:	f003 fc4d 	bl	8006b64 <HAL_RTCEx_SetWakeUpTimer_IT>
 80032ca:	1e03      	subs	r3, r0, #0
 80032cc:	d001      	beq.n	80032d2 <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 80032ce:	f000 fb43 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80032d2:	46c0      	nop			@ (mov r8, r8)
 80032d4:	46bd      	mov	sp, r7
 80032d6:	b010      	add	sp, #64	@ 0x40
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	46c0      	nop			@ (mov r8, r8)
 80032dc:	20001358 	.word	0x20001358
 80032e0:	40002800 	.word	0x40002800
 80032e4:	0000500b 	.word	0x0000500b

080032e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80032ec:	4b1c      	ldr	r3, [pc, #112]	@ (8003360 <MX_SPI1_Init+0x78>)
 80032ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003364 <MX_SPI1_Init+0x7c>)
 80032f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80032f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003360 <MX_SPI1_Init+0x78>)
 80032f4:	2282      	movs	r2, #130	@ 0x82
 80032f6:	0052      	lsls	r2, r2, #1
 80032f8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <MX_SPI1_Init+0x78>)
 80032fc:	2280      	movs	r2, #128	@ 0x80
 80032fe:	0212      	lsls	r2, r2, #8
 8003300:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003302:	4b17      	ldr	r3, [pc, #92]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003304:	22e0      	movs	r2, #224	@ 0xe0
 8003306:	00d2      	lsls	r2, r2, #3
 8003308:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800330a:	4b15      	ldr	r3, [pc, #84]	@ (8003360 <MX_SPI1_Init+0x78>)
 800330c:	2200      	movs	r2, #0
 800330e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003310:	4b13      	ldr	r3, [pc, #76]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003312:	2200      	movs	r2, #0
 8003314:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003316:	4b12      	ldr	r3, [pc, #72]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003318:	2280      	movs	r2, #128	@ 0x80
 800331a:	0092      	lsls	r2, r2, #2
 800331c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800331e:	4b10      	ldr	r3, [pc, #64]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003320:	2220      	movs	r2, #32
 8003322:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003324:	4b0e      	ldr	r3, [pc, #56]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003326:	2200      	movs	r2, #0
 8003328:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800332a:	4b0d      	ldr	r3, [pc, #52]	@ (8003360 <MX_SPI1_Init+0x78>)
 800332c:	2200      	movs	r2, #0
 800332e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003330:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003332:	2200      	movs	r2, #0
 8003334:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003336:	4b0a      	ldr	r3, [pc, #40]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003338:	2207      	movs	r2, #7
 800333a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800333c:	4b08      	ldr	r3, [pc, #32]	@ (8003360 <MX_SPI1_Init+0x78>)
 800333e:	2200      	movs	r2, #0
 8003340:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003342:	4b07      	ldr	r3, [pc, #28]	@ (8003360 <MX_SPI1_Init+0x78>)
 8003344:	2208      	movs	r2, #8
 8003346:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003348:	4b05      	ldr	r3, [pc, #20]	@ (8003360 <MX_SPI1_Init+0x78>)
 800334a:	0018      	movs	r0, r3
 800334c:	f003 fcd2 	bl	8006cf4 <HAL_SPI_Init>
 8003350:	1e03      	subs	r3, r0, #0
 8003352:	d001      	beq.n	8003358 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8003354:	f000 fb00 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003358:	46c0      	nop			@ (mov r8, r8)
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			@ (mov r8, r8)
 8003360:	20001384 	.word	0x20001384
 8003364:	40013000 	.word	0x40013000

08003368 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b094      	sub	sp, #80	@ 0x50
 800336c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800336e:	2334      	movs	r3, #52	@ 0x34
 8003370:	18fb      	adds	r3, r7, r3
 8003372:	0018      	movs	r0, r3
 8003374:	231c      	movs	r3, #28
 8003376:	001a      	movs	r2, r3
 8003378:	2100      	movs	r1, #0
 800337a:	f005 ff57 	bl	800922c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800337e:	003b      	movs	r3, r7
 8003380:	0018      	movs	r0, r3
 8003382:	2334      	movs	r3, #52	@ 0x34
 8003384:	001a      	movs	r2, r3
 8003386:	2100      	movs	r1, #0
 8003388:	f005 ff50 	bl	800922c <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800338c:	4b37      	ldr	r3, [pc, #220]	@ (800346c <MX_TIM17_Init+0x104>)
 800338e:	4a38      	ldr	r2, [pc, #224]	@ (8003470 <MX_TIM17_Init+0x108>)
 8003390:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8003392:	4b36      	ldr	r3, [pc, #216]	@ (800346c <MX_TIM17_Init+0x104>)
 8003394:	2200      	movs	r2, #0
 8003396:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003398:	4b34      	ldr	r3, [pc, #208]	@ (800346c <MX_TIM17_Init+0x104>)
 800339a:	2200      	movs	r2, #0
 800339c:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 800339e:	4b33      	ldr	r3, [pc, #204]	@ (800346c <MX_TIM17_Init+0x104>)
 80033a0:	4a34      	ldr	r2, [pc, #208]	@ (8003474 <MX_TIM17_Init+0x10c>)
 80033a2:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033a4:	4b31      	ldr	r3, [pc, #196]	@ (800346c <MX_TIM17_Init+0x104>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80033aa:	4b30      	ldr	r3, [pc, #192]	@ (800346c <MX_TIM17_Init+0x104>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033b0:	4b2e      	ldr	r3, [pc, #184]	@ (800346c <MX_TIM17_Init+0x104>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80033b6:	4b2d      	ldr	r3, [pc, #180]	@ (800346c <MX_TIM17_Init+0x104>)
 80033b8:	0018      	movs	r0, r3
 80033ba:	f004 f829 	bl	8007410 <HAL_TIM_Base_Init>
 80033be:	1e03      	subs	r3, r0, #0
 80033c0:	d001      	beq.n	80033c6 <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 80033c2:	f000 fac9 	bl	8003958 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 80033c6:	4b29      	ldr	r3, [pc, #164]	@ (800346c <MX_TIM17_Init+0x104>)
 80033c8:	0018      	movs	r0, r3
 80033ca:	f004 f879 	bl	80074c0 <HAL_TIM_PWM_Init>
 80033ce:	1e03      	subs	r3, r0, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 80033d2:	f000 fac1 	bl	8003958 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033d6:	2134      	movs	r1, #52	@ 0x34
 80033d8:	187b      	adds	r3, r7, r1
 80033da:	2260      	movs	r2, #96	@ 0x60
 80033dc:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80033de:	187b      	adds	r3, r7, r1
 80033e0:	2200      	movs	r2, #0
 80033e2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033e4:	187b      	adds	r3, r7, r1
 80033e6:	2200      	movs	r2, #0
 80033e8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033ea:	187b      	adds	r3, r7, r1
 80033ec:	2200      	movs	r2, #0
 80033ee:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033f0:	187b      	adds	r3, r7, r1
 80033f2:	2200      	movs	r2, #0
 80033f4:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033f6:	187b      	adds	r3, r7, r1
 80033f8:	2200      	movs	r2, #0
 80033fa:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033fc:	187b      	adds	r3, r7, r1
 80033fe:	2200      	movs	r2, #0
 8003400:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003402:	1879      	adds	r1, r7, r1
 8003404:	4b19      	ldr	r3, [pc, #100]	@ (800346c <MX_TIM17_Init+0x104>)
 8003406:	2200      	movs	r2, #0
 8003408:	0018      	movs	r0, r3
 800340a:	f004 fa35 	bl	8007878 <HAL_TIM_PWM_ConfigChannel>
 800340e:	1e03      	subs	r3, r0, #0
 8003410:	d001      	beq.n	8003416 <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8003412:	f000 faa1 	bl	8003958 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003416:	003b      	movs	r3, r7
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800341c:	003b      	movs	r3, r7
 800341e:	2200      	movs	r2, #0
 8003420:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003422:	003b      	movs	r3, r7
 8003424:	2200      	movs	r2, #0
 8003426:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003428:	003b      	movs	r3, r7
 800342a:	2200      	movs	r2, #0
 800342c:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800342e:	003b      	movs	r3, r7
 8003430:	2200      	movs	r2, #0
 8003432:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003434:	003b      	movs	r3, r7
 8003436:	2280      	movs	r2, #128	@ 0x80
 8003438:	0192      	lsls	r2, r2, #6
 800343a:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800343c:	003b      	movs	r3, r7
 800343e:	2200      	movs	r2, #0
 8003440:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003442:	003b      	movs	r3, r7
 8003444:	2200      	movs	r2, #0
 8003446:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8003448:	003a      	movs	r2, r7
 800344a:	4b08      	ldr	r3, [pc, #32]	@ (800346c <MX_TIM17_Init+0x104>)
 800344c:	0011      	movs	r1, r2
 800344e:	0018      	movs	r0, r3
 8003450:	f004 fe92 	bl	8008178 <HAL_TIMEx_ConfigBreakDeadTime>
 8003454:	1e03      	subs	r3, r0, #0
 8003456:	d001      	beq.n	800345c <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8003458:	f000 fa7e 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <MX_TIM17_Init+0x104>)
 800345e:	0018      	movs	r0, r3
 8003460:	f000 fbde 	bl	8003c20 <HAL_TIM_MspPostInit>

}
 8003464:	46c0      	nop			@ (mov r8, r8)
 8003466:	46bd      	mov	sp, r7
 8003468:	b014      	add	sp, #80	@ 0x50
 800346a:	bd80      	pop	{r7, pc}
 800346c:	200013e8 	.word	0x200013e8
 8003470:	40014800 	.word	0x40014800
 8003474:	0000ffff 	.word	0x0000ffff

08003478 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800347c:	4b23      	ldr	r3, [pc, #140]	@ (800350c <MX_USART1_UART_Init+0x94>)
 800347e:	4a24      	ldr	r2, [pc, #144]	@ (8003510 <MX_USART1_UART_Init+0x98>)
 8003480:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003482:	4b22      	ldr	r3, [pc, #136]	@ (800350c <MX_USART1_UART_Init+0x94>)
 8003484:	2296      	movs	r2, #150	@ 0x96
 8003486:	0192      	lsls	r2, r2, #6
 8003488:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800348a:	4b20      	ldr	r3, [pc, #128]	@ (800350c <MX_USART1_UART_Init+0x94>)
 800348c:	2200      	movs	r2, #0
 800348e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003490:	4b1e      	ldr	r3, [pc, #120]	@ (800350c <MX_USART1_UART_Init+0x94>)
 8003492:	2200      	movs	r2, #0
 8003494:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003496:	4b1d      	ldr	r3, [pc, #116]	@ (800350c <MX_USART1_UART_Init+0x94>)
 8003498:	2200      	movs	r2, #0
 800349a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800349c:	4b1b      	ldr	r3, [pc, #108]	@ (800350c <MX_USART1_UART_Init+0x94>)
 800349e:	220c      	movs	r2, #12
 80034a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034a2:	4b1a      	ldr	r3, [pc, #104]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034a4:	2200      	movs	r2, #0
 80034a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80034a8:	4b18      	ldr	r3, [pc, #96]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034aa:	2200      	movs	r2, #0
 80034ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034ae:	4b17      	ldr	r3, [pc, #92]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80034b4:	4b15      	ldr	r3, [pc, #84]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034ba:	4b14      	ldr	r3, [pc, #80]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034bc:	2200      	movs	r2, #0
 80034be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80034c0:	4b12      	ldr	r3, [pc, #72]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034c2:	0018      	movs	r0, r3
 80034c4:	f004 fef4 	bl	80082b0 <HAL_UART_Init>
 80034c8:	1e03      	subs	r3, r0, #0
 80034ca:	d001      	beq.n	80034d0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80034cc:	f000 fa44 	bl	8003958 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80034d0:	4b0e      	ldr	r3, [pc, #56]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034d2:	2100      	movs	r1, #0
 80034d4:	0018      	movs	r0, r3
 80034d6:	f005 fda9 	bl	800902c <HAL_UARTEx_SetTxFifoThreshold>
 80034da:	1e03      	subs	r3, r0, #0
 80034dc:	d001      	beq.n	80034e2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80034de:	f000 fa3b 	bl	8003958 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80034e2:	4b0a      	ldr	r3, [pc, #40]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034e4:	2100      	movs	r1, #0
 80034e6:	0018      	movs	r0, r3
 80034e8:	f005 fde0 	bl	80090ac <HAL_UARTEx_SetRxFifoThreshold>
 80034ec:	1e03      	subs	r3, r0, #0
 80034ee:	d001      	beq.n	80034f4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80034f0:	f000 fa32 	bl	8003958 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <MX_USART1_UART_Init+0x94>)
 80034f6:	0018      	movs	r0, r3
 80034f8:	f005 fd5e 	bl	8008fb8 <HAL_UARTEx_DisableFifoMode>
 80034fc:	1e03      	subs	r3, r0, #0
 80034fe:	d001      	beq.n	8003504 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003500:	f000 fa2a 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003504:	46c0      	nop			@ (mov r8, r8)
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	46c0      	nop			@ (mov r8, r8)
 800350c:	20001434 	.word	0x20001434
 8003510:	40013800 	.word	0x40013800

08003514 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003518:	4b23      	ldr	r3, [pc, #140]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 800351a:	4a24      	ldr	r2, [pc, #144]	@ (80035ac <MX_USART2_UART_Init+0x98>)
 800351c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800351e:	4b22      	ldr	r3, [pc, #136]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003520:	22e1      	movs	r2, #225	@ 0xe1
 8003522:	0252      	lsls	r2, r2, #9
 8003524:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003526:	4b20      	ldr	r3, [pc, #128]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003528:	2200      	movs	r2, #0
 800352a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800352c:	4b1e      	ldr	r3, [pc, #120]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 800352e:	2200      	movs	r2, #0
 8003530:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003532:	4b1d      	ldr	r3, [pc, #116]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003534:	2200      	movs	r2, #0
 8003536:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003538:	4b1b      	ldr	r3, [pc, #108]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 800353a:	220c      	movs	r2, #12
 800353c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800353e:	4b1a      	ldr	r3, [pc, #104]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003540:	2200      	movs	r2, #0
 8003542:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003544:	4b18      	ldr	r3, [pc, #96]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003546:	2200      	movs	r2, #0
 8003548:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800354a:	4b17      	ldr	r3, [pc, #92]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 800354c:	2200      	movs	r2, #0
 800354e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003550:	4b15      	ldr	r3, [pc, #84]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003552:	2200      	movs	r2, #0
 8003554:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003556:	4b14      	ldr	r3, [pc, #80]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003558:	2200      	movs	r2, #0
 800355a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800355c:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 800355e:	0018      	movs	r0, r3
 8003560:	f004 fea6 	bl	80082b0 <HAL_UART_Init>
 8003564:	1e03      	subs	r3, r0, #0
 8003566:	d001      	beq.n	800356c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003568:	f000 f9f6 	bl	8003958 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800356c:	4b0e      	ldr	r3, [pc, #56]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 800356e:	2100      	movs	r1, #0
 8003570:	0018      	movs	r0, r3
 8003572:	f005 fd5b 	bl	800902c <HAL_UARTEx_SetTxFifoThreshold>
 8003576:	1e03      	subs	r3, r0, #0
 8003578:	d001      	beq.n	800357e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800357a:	f000 f9ed 	bl	8003958 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800357e:	4b0a      	ldr	r3, [pc, #40]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003580:	2100      	movs	r1, #0
 8003582:	0018      	movs	r0, r3
 8003584:	f005 fd92 	bl	80090ac <HAL_UARTEx_SetRxFifoThreshold>
 8003588:	1e03      	subs	r3, r0, #0
 800358a:	d001      	beq.n	8003590 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800358c:	f000 f9e4 	bl	8003958 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003590:	4b05      	ldr	r3, [pc, #20]	@ (80035a8 <MX_USART2_UART_Init+0x94>)
 8003592:	0018      	movs	r0, r3
 8003594:	f005 fd10 	bl	8008fb8 <HAL_UARTEx_DisableFifoMode>
 8003598:	1e03      	subs	r3, r0, #0
 800359a:	d001      	beq.n	80035a0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800359c:	f000 f9dc 	bl	8003958 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035a0:	46c0      	nop			@ (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	200014c8 	.word	0x200014c8
 80035ac:	40004400 	.word	0x40004400

080035b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b089      	sub	sp, #36	@ 0x24
 80035b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b6:	240c      	movs	r4, #12
 80035b8:	193b      	adds	r3, r7, r4
 80035ba:	0018      	movs	r0, r3
 80035bc:	2314      	movs	r3, #20
 80035be:	001a      	movs	r2, r3
 80035c0:	2100      	movs	r1, #0
 80035c2:	f005 fe33 	bl	800922c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035c6:	4b31      	ldr	r3, [pc, #196]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035ca:	4b30      	ldr	r3, [pc, #192]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035cc:	2104      	movs	r1, #4
 80035ce:	430a      	orrs	r2, r1
 80035d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80035d2:	4b2e      	ldr	r3, [pc, #184]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035d6:	2204      	movs	r2, #4
 80035d8:	4013      	ands	r3, r2
 80035da:	60bb      	str	r3, [r7, #8]
 80035dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035de:	4b2b      	ldr	r3, [pc, #172]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035e2:	4b2a      	ldr	r3, [pc, #168]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035e4:	2101      	movs	r1, #1
 80035e6:	430a      	orrs	r2, r1
 80035e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80035ea:	4b28      	ldr	r3, [pc, #160]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ee:	2201      	movs	r2, #1
 80035f0:	4013      	ands	r3, r2
 80035f2:	607b      	str	r3, [r7, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80035f6:	4b25      	ldr	r3, [pc, #148]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80035fa:	4b24      	ldr	r3, [pc, #144]	@ (800368c <MX_GPIO_Init+0xdc>)
 80035fc:	2108      	movs	r1, #8
 80035fe:	430a      	orrs	r2, r1
 8003600:	635a      	str	r2, [r3, #52]	@ 0x34
 8003602:	4b22      	ldr	r3, [pc, #136]	@ (800368c <MX_GPIO_Init+0xdc>)
 8003604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003606:	2208      	movs	r2, #8
 8003608:	4013      	ands	r3, r2
 800360a:	603b      	str	r3, [r7, #0]
 800360c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 800360e:	4920      	ldr	r1, [pc, #128]	@ (8003690 <MX_GPIO_Init+0xe0>)
 8003610:	23a0      	movs	r3, #160	@ 0xa0
 8003612:	05db      	lsls	r3, r3, #23
 8003614:	2200      	movs	r2, #0
 8003616:	0018      	movs	r0, r3
 8003618:	f000 ff9f 	bl	800455a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800361c:	193b      	adds	r3, r7, r4
 800361e:	2202      	movs	r2, #2
 8003620:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003622:	193b      	adds	r3, r7, r4
 8003624:	2200      	movs	r2, #0
 8003626:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003628:	193b      	adds	r3, r7, r4
 800362a:	2200      	movs	r2, #0
 800362c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800362e:	193b      	adds	r3, r7, r4
 8003630:	4a18      	ldr	r2, [pc, #96]	@ (8003694 <MX_GPIO_Init+0xe4>)
 8003632:	0019      	movs	r1, r3
 8003634:	0010      	movs	r0, r2
 8003636:	f000 fe07 	bl	8004248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 800363a:	193b      	adds	r3, r7, r4
 800363c:	4a14      	ldr	r2, [pc, #80]	@ (8003690 <MX_GPIO_Init+0xe0>)
 800363e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003640:	193b      	adds	r3, r7, r4
 8003642:	2201      	movs	r2, #1
 8003644:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003646:	193b      	adds	r3, r7, r4
 8003648:	2200      	movs	r2, #0
 800364a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364c:	193b      	adds	r3, r7, r4
 800364e:	2200      	movs	r2, #0
 8003650:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003652:	193a      	adds	r2, r7, r4
 8003654:	23a0      	movs	r3, #160	@ 0xa0
 8003656:	05db      	lsls	r3, r3, #23
 8003658:	0011      	movs	r1, r2
 800365a:	0018      	movs	r0, r3
 800365c:	f000 fdf4 	bl	8004248 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003660:	0021      	movs	r1, r4
 8003662:	187b      	adds	r3, r7, r1
 8003664:	22c0      	movs	r2, #192	@ 0xc0
 8003666:	0152      	lsls	r2, r2, #5
 8003668:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800366a:	187b      	adds	r3, r7, r1
 800366c:	2200      	movs	r2, #0
 800366e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003670:	187b      	adds	r3, r7, r1
 8003672:	2200      	movs	r2, #0
 8003674:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003676:	187a      	adds	r2, r7, r1
 8003678:	23a0      	movs	r3, #160	@ 0xa0
 800367a:	05db      	lsls	r3, r3, #23
 800367c:	0011      	movs	r1, r2
 800367e:	0018      	movs	r0, r3
 8003680:	f000 fde2 	bl	8004248 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8003684:	46c0      	nop			@ (mov r8, r8)
 8003686:	46bd      	mov	sp, r7
 8003688:	b009      	add	sp, #36	@ 0x24
 800368a:	bd90      	pop	{r4, r7, pc}
 800368c:	40021000 	.word	0x40021000
 8003690:	00008030 	.word	0x00008030
 8003694:	50000800 	.word	0x50000800

08003698 <_ADXL343_ReadReg8>:

/* USER CODE BEGIN 4 */
int _ADXL343_ReadReg8 (unsigned char TargetRegister, unsigned char * TargetValue, uint8_t size)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af02      	add	r7, sp, #8
 800369e:	6039      	str	r1, [r7, #0]
 80036a0:	0011      	movs	r1, r2
 80036a2:	1dfb      	adds	r3, r7, #7
 80036a4:	1c02      	adds	r2, r0, #0
 80036a6:	701a      	strb	r2, [r3, #0]
 80036a8:	1dbb      	adds	r3, r7, #6
 80036aa:	1c0a      	adds	r2, r1, #0
 80036ac:	701a      	strb	r2, [r3, #0]
  if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, &TargetRegister, 1, 1000)==HAL_OK)
 80036ae:	1dfa      	adds	r2, r7, #7
 80036b0:	4811      	ldr	r0, [pc, #68]	@ (80036f8 <_ADXL343_ReadReg8+0x60>)
 80036b2:	23fa      	movs	r3, #250	@ 0xfa
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	2301      	movs	r3, #1
 80036ba:	2128      	movs	r1, #40	@ 0x28
 80036bc:	f001 f810 	bl	80046e0 <HAL_I2C_Master_Transmit>
 80036c0:	1e03      	subs	r3, r0, #0
 80036c2:	d002      	beq.n	80036ca <_ADXL343_ReadReg8+0x32>
      return -1;
 80036c4:	2301      	movs	r3, #1
 80036c6:	425b      	negs	r3, r3
 80036c8:	e011      	b.n	80036ee <_ADXL343_ReadReg8+0x56>

  if (!HAL_I2C_Master_Receive(&hi2c1, 0x14<<1, TargetValue, size, 1000)==HAL_OK)
 80036ca:	1dbb      	adds	r3, r7, #6
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	b299      	uxth	r1, r3
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	4809      	ldr	r0, [pc, #36]	@ (80036f8 <_ADXL343_ReadReg8+0x60>)
 80036d4:	23fa      	movs	r3, #250	@ 0xfa
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	9300      	str	r3, [sp, #0]
 80036da:	000b      	movs	r3, r1
 80036dc:	2128      	movs	r1, #40	@ 0x28
 80036de:	f001 f929 	bl	8004934 <HAL_I2C_Master_Receive>
 80036e2:	1e03      	subs	r3, r0, #0
 80036e4:	d002      	beq.n	80036ec <_ADXL343_ReadReg8+0x54>
    return -2;
 80036e6:	2302      	movs	r3, #2
 80036e8:	425b      	negs	r3, r3
 80036ea:	e000      	b.n	80036ee <_ADXL343_ReadReg8+0x56>

  return 0;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	0018      	movs	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	b002      	add	sp, #8
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	46c0      	nop			@ (mov r8, r8)
 80036f8:	20001304 	.word	0x20001304

080036fc <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8 (unsigned char TargetRegister, unsigned char TargetValue)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b086      	sub	sp, #24
 8003700:	af02      	add	r7, sp, #8
 8003702:	0002      	movs	r2, r0
 8003704:	1dfb      	adds	r3, r7, #7
 8003706:	701a      	strb	r2, [r3, #0]
 8003708:	1dbb      	adds	r3, r7, #6
 800370a:	1c0a      	adds	r2, r1, #0
 800370c:	701a      	strb	r2, [r3, #0]
  unsigned char buff [2];
  buff[0] = TargetRegister;
 800370e:	210c      	movs	r1, #12
 8003710:	187b      	adds	r3, r7, r1
 8003712:	1dfa      	adds	r2, r7, #7
 8003714:	7812      	ldrb	r2, [r2, #0]
 8003716:	701a      	strb	r2, [r3, #0]
  buff[1] = TargetValue;
 8003718:	187b      	adds	r3, r7, r1
 800371a:	1dba      	adds	r2, r7, #6
 800371c:	7812      	ldrb	r2, [r2, #0]
 800371e:	705a      	strb	r2, [r3, #1]

  if (HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, buff, 2, 100))
 8003720:	187a      	adds	r2, r7, r1
 8003722:	4808      	ldr	r0, [pc, #32]	@ (8003744 <_ADXL343_WriteReg8+0x48>)
 8003724:	2364      	movs	r3, #100	@ 0x64
 8003726:	9300      	str	r3, [sp, #0]
 8003728:	2302      	movs	r3, #2
 800372a:	2128      	movs	r1, #40	@ 0x28
 800372c:	f000 ffd8 	bl	80046e0 <HAL_I2C_Master_Transmit>
 8003730:	1e03      	subs	r3, r0, #0
 8003732:	d002      	beq.n	800373a <_ADXL343_WriteReg8+0x3e>
      return -1;
 8003734:	2301      	movs	r3, #1
 8003736:	425b      	negs	r3, r3
 8003738:	e000      	b.n	800373c <_ADXL343_WriteReg8+0x40>

  return 0;
 800373a:	2300      	movs	r3, #0
}
 800373c:	0018      	movs	r0, r3
 800373e:	46bd      	mov	sp, r7
 8003740:	b004      	add	sp, #16
 8003742:	bd80      	pop	{r7, pc}
 8003744:	20001304 	.word	0x20001304

08003748 <SendData>:
void SendData()
{
 8003748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374a:	46c6      	mov	lr, r8
 800374c:	b500      	push	{lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer, "(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password)(difficulty:%d),(evolution:%d) \n\r", game.allSteps,game.weeklySteps,game.stepsToday, game.uid, game.mood, game.challengeGoal, game.evo);
 8003752:	4b5b      	ldr	r3, [pc, #364]	@ (80038c0 <SendData+0x178>)
 8003754:	695c      	ldr	r4, [r3, #20]
 8003756:	4a5a      	ldr	r2, [pc, #360]	@ (80038c0 <SendData+0x178>)
 8003758:	238e      	movs	r3, #142	@ 0x8e
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	58d5      	ldr	r5, [r2, r3]
 800375e:	4a58      	ldr	r2, [pc, #352]	@ (80038c0 <SendData+0x178>)
 8003760:	2390      	movs	r3, #144	@ 0x90
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	58d3      	ldr	r3, [r2, r3]
 8003766:	4698      	mov	r8, r3
 8003768:	4a55      	ldr	r2, [pc, #340]	@ (80038c0 <SendData+0x178>)
 800376a:	7c52      	ldrb	r2, [r2, #17]
 800376c:	0016      	movs	r6, r2
 800376e:	4954      	ldr	r1, [pc, #336]	@ (80038c0 <SendData+0x178>)
 8003770:	2292      	movs	r2, #146	@ 0x92
 8003772:	0052      	lsls	r2, r2, #1
 8003774:	588a      	ldr	r2, [r1, r2]
 8003776:	4952      	ldr	r1, [pc, #328]	@ (80038c0 <SendData+0x178>)
 8003778:	7c09      	ldrb	r1, [r1, #16]
 800377a:	468c      	mov	ip, r1
 800377c:	4951      	ldr	r1, [pc, #324]	@ (80038c4 <SendData+0x17c>)
 800377e:	4852      	ldr	r0, [pc, #328]	@ (80038c8 <SendData+0x180>)
 8003780:	4663      	mov	r3, ip
 8003782:	9304      	str	r3, [sp, #16]
 8003784:	9203      	str	r2, [sp, #12]
 8003786:	9602      	str	r6, [sp, #8]
 8003788:	4a50      	ldr	r2, [pc, #320]	@ (80038cc <SendData+0x184>)
 800378a:	9201      	str	r2, [sp, #4]
 800378c:	4643      	mov	r3, r8
 800378e:	9300      	str	r3, [sp, #0]
 8003790:	002b      	movs	r3, r5
 8003792:	0022      	movs	r2, r4
 8003794:	f005 fd2a 	bl	80091ec <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8003798:	4b4b      	ldr	r3, [pc, #300]	@ (80038c8 <SendData+0x180>)
 800379a:	0018      	movs	r0, r3
 800379c:	f7fc fcb2 	bl	8000104 <strlen>
 80037a0:	0003      	movs	r3, r0
 80037a2:	b29a      	uxth	r2, r3
 80037a4:	4948      	ldr	r1, [pc, #288]	@ (80038c8 <SendData+0x180>)
 80037a6:	484a      	ldr	r0, [pc, #296]	@ (80038d0 <SendData+0x188>)
 80037a8:	23c8      	movs	r3, #200	@ 0xc8
 80037aa:	f004 fdd7 	bl	800835c <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, "#", 1, 200);
 80037ae:	4949      	ldr	r1, [pc, #292]	@ (80038d4 <SendData+0x18c>)
 80037b0:	4847      	ldr	r0, [pc, #284]	@ (80038d0 <SendData+0x188>)
 80037b2:	23c8      	movs	r3, #200	@ 0xc8
 80037b4:	2201      	movs	r2, #1
 80037b6:	f004 fdd1 	bl	800835c <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 80037ba:	2300      	movs	r3, #0
 80037bc:	607b      	str	r3, [r7, #4]
 80037be:	e06d      	b.n	800389c <SendData+0x154>
	{
		for(clrIndex=0;clrIndex<400;clrIndex++) sendBuffer[clrIndex]=0;
 80037c0:	2300      	movs	r3, #0
 80037c2:	603b      	str	r3, [r7, #0]
 80037c4:	e007      	b.n	80037d6 <SendData+0x8e>
 80037c6:	4a40      	ldr	r2, [pc, #256]	@ (80038c8 <SendData+0x180>)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	18d3      	adds	r3, r2, r3
 80037cc:	2200      	movs	r2, #0
 80037ce:	701a      	strb	r2, [r3, #0]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	3301      	adds	r3, #1
 80037d4:	603b      	str	r3, [r7, #0]
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	23c8      	movs	r3, #200	@ 0xc8
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	429a      	cmp	r2, r3
 80037de:	d3f2      	bcc.n	80037c6 <SendData+0x7e>
		sprintf(sendBuffer, "(lat:%d.%d), (lon:%d.%d)", ((int)game.positions[posIndex].lat), ((int)((fmod((double)game.positions[posIndex].lat, (double)1))*10000)),((int)game.positions[posIndex].lon), ((int)((fmod((double)game.positions[posIndex].lon, (double)1))*10000)));
 80037e0:	4a37      	ldr	r2, [pc, #220]	@ (80038c0 <SendData+0x178>)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3303      	adds	r3, #3
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	18d3      	adds	r3, r2, r3
 80037ea:	3304      	adds	r3, #4
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	1c18      	adds	r0, r3, #0
 80037f0:	f7fd fa16 	bl	8000c20 <__aeabi_f2iz>
 80037f4:	0005      	movs	r5, r0
 80037f6:	4a32      	ldr	r2, [pc, #200]	@ (80038c0 <SendData+0x178>)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	3303      	adds	r3, #3
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	18d3      	adds	r3, r2, r3
 8003800:	3304      	adds	r3, #4
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	1c18      	adds	r0, r3, #0
 8003806:	f7fe f995 	bl	8001b34 <__aeabi_f2d>
 800380a:	2200      	movs	r2, #0
 800380c:	4b32      	ldr	r3, [pc, #200]	@ (80038d8 <SendData+0x190>)
 800380e:	f006 f98b 	bl	8009b28 <fmod>
 8003812:	2200      	movs	r2, #0
 8003814:	4b31      	ldr	r3, [pc, #196]	@ (80038dc <SendData+0x194>)
 8003816:	f7fd fe67 	bl	80014e8 <__aeabi_dmul>
 800381a:	0002      	movs	r2, r0
 800381c:	000b      	movs	r3, r1
 800381e:	0010      	movs	r0, r2
 8003820:	0019      	movs	r1, r3
 8003822:	f7fe f94b 	bl	8001abc <__aeabi_d2iz>
 8003826:	0006      	movs	r6, r0
 8003828:	4a25      	ldr	r2, [pc, #148]	@ (80038c0 <SendData+0x178>)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3303      	adds	r3, #3
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	18d3      	adds	r3, r2, r3
 8003832:	3308      	adds	r3, #8
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	1c18      	adds	r0, r3, #0
 8003838:	f7fd f9f2 	bl	8000c20 <__aeabi_f2iz>
 800383c:	0004      	movs	r4, r0
 800383e:	4a20      	ldr	r2, [pc, #128]	@ (80038c0 <SendData+0x178>)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3303      	adds	r3, #3
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	18d3      	adds	r3, r2, r3
 8003848:	3308      	adds	r3, #8
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	1c18      	adds	r0, r3, #0
 800384e:	f7fe f971 	bl	8001b34 <__aeabi_f2d>
 8003852:	2200      	movs	r2, #0
 8003854:	4b20      	ldr	r3, [pc, #128]	@ (80038d8 <SendData+0x190>)
 8003856:	f006 f967 	bl	8009b28 <fmod>
 800385a:	2200      	movs	r2, #0
 800385c:	4b1f      	ldr	r3, [pc, #124]	@ (80038dc <SendData+0x194>)
 800385e:	f7fd fe43 	bl	80014e8 <__aeabi_dmul>
 8003862:	0002      	movs	r2, r0
 8003864:	000b      	movs	r3, r1
 8003866:	0010      	movs	r0, r2
 8003868:	0019      	movs	r1, r3
 800386a:	f7fe f927 	bl	8001abc <__aeabi_d2iz>
 800386e:	0003      	movs	r3, r0
 8003870:	491b      	ldr	r1, [pc, #108]	@ (80038e0 <SendData+0x198>)
 8003872:	4815      	ldr	r0, [pc, #84]	@ (80038c8 <SendData+0x180>)
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	9400      	str	r4, [sp, #0]
 8003878:	0033      	movs	r3, r6
 800387a:	002a      	movs	r2, r5
 800387c:	f005 fcb6 	bl	80091ec <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 8003880:	4b11      	ldr	r3, [pc, #68]	@ (80038c8 <SendData+0x180>)
 8003882:	0018      	movs	r0, r3
 8003884:	f7fc fc3e 	bl	8000104 <strlen>
 8003888:	0003      	movs	r3, r0
 800388a:	b29a      	uxth	r2, r3
 800388c:	490e      	ldr	r1, [pc, #56]	@ (80038c8 <SendData+0x180>)
 800388e:	4810      	ldr	r0, [pc, #64]	@ (80038d0 <SendData+0x188>)
 8003890:	23c8      	movs	r3, #200	@ 0xc8
 8003892:	f004 fd63 	bl	800835c <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	3301      	adds	r3, #1
 800389a:	607b      	str	r3, [r7, #4]
 800389c:	4b08      	ldr	r3, [pc, #32]	@ (80038c0 <SendData+0x178>)
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d38c      	bcc.n	80037c0 <SendData+0x78>

	}
	HAL_UART_Transmit(&huart2, "#", 1, 200);
 80038a6:	490b      	ldr	r1, [pc, #44]	@ (80038d4 <SendData+0x18c>)
 80038a8:	4809      	ldr	r0, [pc, #36]	@ (80038d0 <SendData+0x188>)
 80038aa:	23c8      	movs	r3, #200	@ 0xc8
 80038ac:	2201      	movs	r2, #1
 80038ae:	f004 fd55 	bl	800835c <HAL_UART_Transmit>
}
 80038b2:	46c0      	nop			@ (mov r8, r8)
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b002      	add	sp, #8
 80038b8:	bc80      	pop	{r7}
 80038ba:	46b8      	mov	r8, r7
 80038bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038be:	46c0      	nop			@ (mov r8, r8)
 80038c0:	20000f08 	.word	0x20000f08
 80038c4:	08009de0 	.word	0x08009de0
 80038c8:	200010dc 	.word	0x200010dc
 80038cc:	20001030 	.word	0x20001030
 80038d0:	200014c8 	.word	0x200014c8
 80038d4:	08009e60 	.word	0x08009e60
 80038d8:	3ff00000 	.word	0x3ff00000
 80038dc:	40c38800 	.word	0x40c38800
 80038e0:	08009e64 	.word	0x08009e64

080038e4 <HAL_RTC_AlarmAEventCallback>:
			  		  	}

	game.positions[game.numLocations] = pos;
	game.numLocations++;
}
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80038e4:	b590      	push	{r4, r7, lr}
 80038e6:	b091      	sub	sp, #68	@ 0x44
 80038e8:	af04      	add	r7, sp, #16
 80038ea:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 80038ec:	2380      	movs	r3, #128	@ 0x80
 80038ee:	005a      	lsls	r2, r3, #1
 80038f0:	2408      	movs	r4, #8
 80038f2:	1939      	adds	r1, r7, r4
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	2300      	movs	r3, #0
 80038f8:	f002 ff3e 	bl	8006778 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 80038fc:	0022      	movs	r2, r4
 80038fe:	18bb      	adds	r3, r7, r2
 8003900:	789b      	ldrb	r3, [r3, #2]
 8003902:	2b3a      	cmp	r3, #58	@ 0x3a
 8003904:	d903      	bls.n	800390e <HAL_RTC_AlarmAEventCallback+0x2a>
    sAlarm.AlarmTime.Seconds=0;
 8003906:	18bb      	adds	r3, r7, r2
 8003908:	2200      	movs	r2, #0
 800390a:	709a      	strb	r2, [r3, #2]
 800390c:	e006      	b.n	800391c <HAL_RTC_AlarmAEventCallback+0x38>
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 800390e:	2108      	movs	r1, #8
 8003910:	187b      	adds	r3, r7, r1
 8003912:	789b      	ldrb	r3, [r3, #2]
 8003914:	3301      	adds	r3, #1
 8003916:	b2da      	uxtb	r2, r3
 8003918:	187b      	adds	r3, r7, r1
 800391a:	709a      	strb	r2, [r3, #2]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 800391c:	46c0      	nop			@ (mov r8, r8)
 800391e:	2308      	movs	r3, #8
 8003920:	18f9      	adds	r1, r7, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	0018      	movs	r0, r3
 8003928:	f002 fde6 	bl	80064f8 <HAL_RTC_SetAlarm_IT>
 800392c:	1e03      	subs	r3, r0, #0
 800392e:	d1f6      	bne.n	800391e <HAL_RTC_AlarmAEventCallback+0x3a>
  	  drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
 8003930:	4a07      	ldr	r2, [pc, #28]	@ (8003950 <HAL_RTC_AlarmAEventCallback+0x6c>)
 8003932:	2301      	movs	r3, #1
 8003934:	9302      	str	r3, [sp, #8]
 8003936:	2301      	movs	r3, #1
 8003938:	9301      	str	r3, [sp, #4]
 800393a:	4b06      	ldr	r3, [pc, #24]	@ (8003954 <HAL_RTC_AlarmAEventCallback+0x70>)
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	2300      	movs	r3, #0
 8003940:	211e      	movs	r1, #30
 8003942:	201e      	movs	r0, #30
 8003944:	f7fe fbaa 	bl	800209c <drawString>
}
 8003948:	46c0      	nop			@ (mov r8, r8)
 800394a:	46bd      	mov	sp, r7
 800394c:	b00d      	add	sp, #52	@ 0x34
 800394e:	bd90      	pop	{r4, r7, pc}
 8003950:	08009e80 	.word	0x08009e80
 8003954:	ffffe007 	.word	0xffffe007

08003958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800395c:	b672      	cpsid	i
}
 800395e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003960:	46c0      	nop			@ (mov r8, r8)
 8003962:	e7fd      	b.n	8003960 <Error_Handler+0x8>

08003964 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800396a:	4b11      	ldr	r3, [pc, #68]	@ (80039b0 <HAL_MspInit+0x4c>)
 800396c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800396e:	4b10      	ldr	r3, [pc, #64]	@ (80039b0 <HAL_MspInit+0x4c>)
 8003970:	2101      	movs	r1, #1
 8003972:	430a      	orrs	r2, r1
 8003974:	641a      	str	r2, [r3, #64]	@ 0x40
 8003976:	4b0e      	ldr	r3, [pc, #56]	@ (80039b0 <HAL_MspInit+0x4c>)
 8003978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397a:	2201      	movs	r2, #1
 800397c:	4013      	ands	r3, r2
 800397e:	607b      	str	r3, [r7, #4]
 8003980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003982:	4b0b      	ldr	r3, [pc, #44]	@ (80039b0 <HAL_MspInit+0x4c>)
 8003984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003986:	4b0a      	ldr	r3, [pc, #40]	@ (80039b0 <HAL_MspInit+0x4c>)
 8003988:	2180      	movs	r1, #128	@ 0x80
 800398a:	0549      	lsls	r1, r1, #21
 800398c:	430a      	orrs	r2, r1
 800398e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003990:	4b07      	ldr	r3, [pc, #28]	@ (80039b0 <HAL_MspInit+0x4c>)
 8003992:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003994:	2380      	movs	r3, #128	@ 0x80
 8003996:	055b      	lsls	r3, r3, #21
 8003998:	4013      	ands	r3, r2
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800399e:	23c0      	movs	r3, #192	@ 0xc0
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	0018      	movs	r0, r3
 80039a4:	f000 fb5c 	bl	8004060 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039a8:	46c0      	nop			@ (mov r8, r8)
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b002      	add	sp, #8
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	40021000 	.word	0x40021000

080039b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	b09d      	sub	sp, #116	@ 0x74
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039bc:	235c      	movs	r3, #92	@ 0x5c
 80039be:	18fb      	adds	r3, r7, r3
 80039c0:	0018      	movs	r0, r3
 80039c2:	2314      	movs	r3, #20
 80039c4:	001a      	movs	r2, r3
 80039c6:	2100      	movs	r1, #0
 80039c8:	f005 fc30 	bl	800922c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039cc:	2410      	movs	r4, #16
 80039ce:	193b      	adds	r3, r7, r4
 80039d0:	0018      	movs	r0, r3
 80039d2:	234c      	movs	r3, #76	@ 0x4c
 80039d4:	001a      	movs	r2, r3
 80039d6:	2100      	movs	r1, #0
 80039d8:	f005 fc28 	bl	800922c <memset>
  if(hi2c->Instance==I2C1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a23      	ldr	r2, [pc, #140]	@ (8003a70 <HAL_I2C_MspInit+0xbc>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d13f      	bne.n	8003a66 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80039e6:	193b      	adds	r3, r7, r4
 80039e8:	2220      	movs	r2, #32
 80039ea:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80039ec:	193b      	adds	r3, r7, r4
 80039ee:	2200      	movs	r2, #0
 80039f0:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039f2:	193b      	adds	r3, r7, r4
 80039f4:	0018      	movs	r0, r3
 80039f6:	f002 f967 	bl	8005cc8 <HAL_RCCEx_PeriphCLKConfig>
 80039fa:	1e03      	subs	r3, r0, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80039fe:	f7ff ffab 	bl	8003958 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a02:	4b1c      	ldr	r3, [pc, #112]	@ (8003a74 <HAL_I2C_MspInit+0xc0>)
 8003a04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a06:	4b1b      	ldr	r3, [pc, #108]	@ (8003a74 <HAL_I2C_MspInit+0xc0>)
 8003a08:	2101      	movs	r1, #1
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003a0e:	4b19      	ldr	r3, [pc, #100]	@ (8003a74 <HAL_I2C_MspInit+0xc0>)
 8003a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a12:	2201      	movs	r2, #1
 8003a14:	4013      	ands	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]
 8003a18:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003a1a:	215c      	movs	r1, #92	@ 0x5c
 8003a1c:	187b      	adds	r3, r7, r1
 8003a1e:	22c0      	movs	r2, #192	@ 0xc0
 8003a20:	00d2      	lsls	r2, r2, #3
 8003a22:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a24:	187b      	adds	r3, r7, r1
 8003a26:	2212      	movs	r2, #18
 8003a28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2a:	187b      	adds	r3, r7, r1
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a30:	187b      	adds	r3, r7, r1
 8003a32:	2200      	movs	r2, #0
 8003a34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003a36:	187b      	adds	r3, r7, r1
 8003a38:	2206      	movs	r2, #6
 8003a3a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a3c:	187a      	adds	r2, r7, r1
 8003a3e:	23a0      	movs	r3, #160	@ 0xa0
 8003a40:	05db      	lsls	r3, r3, #23
 8003a42:	0011      	movs	r1, r2
 8003a44:	0018      	movs	r0, r3
 8003a46:	f000 fbff 	bl	8004248 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a74 <HAL_I2C_MspInit+0xc0>)
 8003a4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a4e:	4b09      	ldr	r3, [pc, #36]	@ (8003a74 <HAL_I2C_MspInit+0xc0>)
 8003a50:	2180      	movs	r1, #128	@ 0x80
 8003a52:	0389      	lsls	r1, r1, #14
 8003a54:	430a      	orrs	r2, r1
 8003a56:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003a58:	4b06      	ldr	r3, [pc, #24]	@ (8003a74 <HAL_I2C_MspInit+0xc0>)
 8003a5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a5c:	2380      	movs	r3, #128	@ 0x80
 8003a5e:	039b      	lsls	r3, r3, #14
 8003a60:	4013      	ands	r3, r2
 8003a62:	60bb      	str	r3, [r7, #8]
 8003a64:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003a66:	46c0      	nop			@ (mov r8, r8)
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	b01d      	add	sp, #116	@ 0x74
 8003a6c:	bd90      	pop	{r4, r7, pc}
 8003a6e:	46c0      	nop			@ (mov r8, r8)
 8003a70:	40005400 	.word	0x40005400
 8003a74:	40021000 	.word	0x40021000

08003a78 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003a78:	b590      	push	{r4, r7, lr}
 8003a7a:	b097      	sub	sp, #92	@ 0x5c
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a80:	240c      	movs	r4, #12
 8003a82:	193b      	adds	r3, r7, r4
 8003a84:	0018      	movs	r0, r3
 8003a86:	234c      	movs	r3, #76	@ 0x4c
 8003a88:	001a      	movs	r2, r3
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	f005 fbce 	bl	800922c <memset>
  if(hrtc->Instance==RTC)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a19      	ldr	r2, [pc, #100]	@ (8003afc <HAL_RTC_MspInit+0x84>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d12c      	bne.n	8003af4 <HAL_RTC_MspInit+0x7c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003a9a:	193b      	adds	r3, r7, r4
 8003a9c:	2280      	movs	r2, #128	@ 0x80
 8003a9e:	0292      	lsls	r2, r2, #10
 8003aa0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003aa2:	193b      	adds	r3, r7, r4
 8003aa4:	2280      	movs	r2, #128	@ 0x80
 8003aa6:	0092      	lsls	r2, r2, #2
 8003aa8:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003aaa:	193b      	adds	r3, r7, r4
 8003aac:	0018      	movs	r0, r3
 8003aae:	f002 f90b 	bl	8005cc8 <HAL_RCCEx_PeriphCLKConfig>
 8003ab2:	1e03      	subs	r3, r0, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8003ab6:	f7ff ff4f 	bl	8003958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003aba:	4b11      	ldr	r3, [pc, #68]	@ (8003b00 <HAL_RTC_MspInit+0x88>)
 8003abc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003abe:	4b10      	ldr	r3, [pc, #64]	@ (8003b00 <HAL_RTC_MspInit+0x88>)
 8003ac0:	2180      	movs	r1, #128	@ 0x80
 8003ac2:	0209      	lsls	r1, r1, #8
 8003ac4:	430a      	orrs	r2, r1
 8003ac6:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b00 <HAL_RTC_MspInit+0x88>)
 8003aca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003acc:	4b0c      	ldr	r3, [pc, #48]	@ (8003b00 <HAL_RTC_MspInit+0x88>)
 8003ace:	2180      	movs	r1, #128	@ 0x80
 8003ad0:	00c9      	lsls	r1, r1, #3
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ad6:	4b0a      	ldr	r3, [pc, #40]	@ (8003b00 <HAL_RTC_MspInit+0x88>)
 8003ad8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ada:	2380      	movs	r3, #128	@ 0x80
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	4013      	ands	r3, r2
 8003ae0:	60bb      	str	r3, [r7, #8]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	2002      	movs	r0, #2
 8003aea:	f000 fb7b 	bl	80041e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003aee:	2002      	movs	r0, #2
 8003af0:	f000 fb8d 	bl	800420e <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003af4:	46c0      	nop			@ (mov r8, r8)
 8003af6:	46bd      	mov	sp, r7
 8003af8:	b017      	add	sp, #92	@ 0x5c
 8003afa:	bd90      	pop	{r4, r7, pc}
 8003afc:	40002800 	.word	0x40002800
 8003b00:	40021000 	.word	0x40021000

08003b04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b04:	b590      	push	{r4, r7, lr}
 8003b06:	b08b      	sub	sp, #44	@ 0x2c
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b0c:	2414      	movs	r4, #20
 8003b0e:	193b      	adds	r3, r7, r4
 8003b10:	0018      	movs	r0, r3
 8003b12:	2314      	movs	r3, #20
 8003b14:	001a      	movs	r2, r3
 8003b16:	2100      	movs	r1, #0
 8003b18:	f005 fb88 	bl	800922c <memset>
  if(hspi->Instance==SPI1)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a2c      	ldr	r2, [pc, #176]	@ (8003bd4 <HAL_SPI_MspInit+0xd0>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d151      	bne.n	8003bca <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b26:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b2a:	4b2b      	ldr	r3, [pc, #172]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b2c:	2180      	movs	r1, #128	@ 0x80
 8003b2e:	0149      	lsls	r1, r1, #5
 8003b30:	430a      	orrs	r2, r1
 8003b32:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b34:	4b28      	ldr	r3, [pc, #160]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b38:	2380      	movs	r3, #128	@ 0x80
 8003b3a:	015b      	lsls	r3, r3, #5
 8003b3c:	4013      	ands	r3, r2
 8003b3e:	613b      	str	r3, [r7, #16]
 8003b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b42:	4b25      	ldr	r3, [pc, #148]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b46:	4b24      	ldr	r3, [pc, #144]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b48:	2101      	movs	r1, #1
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b4e:	4b22      	ldr	r3, [pc, #136]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b52:	2201      	movs	r2, #1
 8003b54:	4013      	ands	r3, r2
 8003b56:	60fb      	str	r3, [r7, #12]
 8003b58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b5a:	4b1f      	ldr	r3, [pc, #124]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b5e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b60:	2108      	movs	r1, #8
 8003b62:	430a      	orrs	r2, r1
 8003b64:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b66:	4b1c      	ldr	r3, [pc, #112]	@ (8003bd8 <HAL_SPI_MspInit+0xd4>)
 8003b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6a:	2208      	movs	r2, #8
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	60bb      	str	r3, [r7, #8]
 8003b70:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003b72:	193b      	adds	r3, r7, r4
 8003b74:	2202      	movs	r2, #2
 8003b76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b78:	193b      	adds	r3, r7, r4
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7e:	193b      	adds	r3, r7, r4
 8003b80:	2200      	movs	r2, #0
 8003b82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b84:	193b      	adds	r3, r7, r4
 8003b86:	2200      	movs	r2, #0
 8003b88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003b8a:	193b      	adds	r3, r7, r4
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b90:	193a      	adds	r2, r7, r4
 8003b92:	23a0      	movs	r3, #160	@ 0xa0
 8003b94:	05db      	lsls	r3, r3, #23
 8003b96:	0011      	movs	r1, r2
 8003b98:	0018      	movs	r0, r3
 8003b9a:	f000 fb55 	bl	8004248 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003b9e:	0021      	movs	r1, r4
 8003ba0:	187b      	adds	r3, r7, r1
 8003ba2:	2260      	movs	r2, #96	@ 0x60
 8003ba4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba6:	187b      	adds	r3, r7, r1
 8003ba8:	2202      	movs	r2, #2
 8003baa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bac:	187b      	adds	r3, r7, r1
 8003bae:	2200      	movs	r2, #0
 8003bb0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb2:	187b      	adds	r3, r7, r1
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 8003bb8:	187b      	adds	r3, r7, r1
 8003bba:	2201      	movs	r2, #1
 8003bbc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bbe:	187b      	adds	r3, r7, r1
 8003bc0:	4a06      	ldr	r2, [pc, #24]	@ (8003bdc <HAL_SPI_MspInit+0xd8>)
 8003bc2:	0019      	movs	r1, r3
 8003bc4:	0010      	movs	r0, r2
 8003bc6:	f000 fb3f 	bl	8004248 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003bca:	46c0      	nop			@ (mov r8, r8)
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	b00b      	add	sp, #44	@ 0x2c
 8003bd0:	bd90      	pop	{r4, r7, pc}
 8003bd2:	46c0      	nop			@ (mov r8, r8)
 8003bd4:	40013000 	.word	0x40013000
 8003bd8:	40021000 	.word	0x40021000
 8003bdc:	50000c00 	.word	0x50000c00

08003be0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a0a      	ldr	r2, [pc, #40]	@ (8003c18 <HAL_TIM_Base_MspInit+0x38>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d10d      	bne.n	8003c0e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8003bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8003c1c <HAL_TIM_Base_MspInit+0x3c>)
 8003bf4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bf6:	4b09      	ldr	r3, [pc, #36]	@ (8003c1c <HAL_TIM_Base_MspInit+0x3c>)
 8003bf8:	2180      	movs	r1, #128	@ 0x80
 8003bfa:	02c9      	lsls	r1, r1, #11
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c00:	4b06      	ldr	r3, [pc, #24]	@ (8003c1c <HAL_TIM_Base_MspInit+0x3c>)
 8003c02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c04:	2380      	movs	r3, #128	@ 0x80
 8003c06:	02db      	lsls	r3, r3, #11
 8003c08:	4013      	ands	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]
 8003c0c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 8003c0e:	46c0      	nop			@ (mov r8, r8)
 8003c10:	46bd      	mov	sp, r7
 8003c12:	b004      	add	sp, #16
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	46c0      	nop			@ (mov r8, r8)
 8003c18:	40014800 	.word	0x40014800
 8003c1c:	40021000 	.word	0x40021000

08003c20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c20:	b590      	push	{r4, r7, lr}
 8003c22:	b089      	sub	sp, #36	@ 0x24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c28:	240c      	movs	r4, #12
 8003c2a:	193b      	adds	r3, r7, r4
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	2314      	movs	r3, #20
 8003c30:	001a      	movs	r2, r3
 8003c32:	2100      	movs	r1, #0
 8003c34:	f005 fafa 	bl	800922c <memset>
  if(htim->Instance==TIM17)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a14      	ldr	r2, [pc, #80]	@ (8003c90 <HAL_TIM_MspPostInit+0x70>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d122      	bne.n	8003c88 <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c42:	4b14      	ldr	r3, [pc, #80]	@ (8003c94 <HAL_TIM_MspPostInit+0x74>)
 8003c44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c46:	4b13      	ldr	r3, [pc, #76]	@ (8003c94 <HAL_TIM_MspPostInit+0x74>)
 8003c48:	2101      	movs	r1, #1
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c4e:	4b11      	ldr	r3, [pc, #68]	@ (8003c94 <HAL_TIM_MspPostInit+0x74>)
 8003c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c52:	2201      	movs	r2, #1
 8003c54:	4013      	ands	r3, r2
 8003c56:	60bb      	str	r3, [r7, #8]
 8003c58:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003c5a:	0021      	movs	r1, r4
 8003c5c:	187b      	adds	r3, r7, r1
 8003c5e:	2280      	movs	r2, #128	@ 0x80
 8003c60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c62:	187b      	adds	r3, r7, r1
 8003c64:	2202      	movs	r2, #2
 8003c66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c68:	187b      	adds	r3, r7, r1
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c6e:	187b      	adds	r3, r7, r1
 8003c70:	2200      	movs	r2, #0
 8003c72:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8003c74:	187b      	adds	r3, r7, r1
 8003c76:	2205      	movs	r2, #5
 8003c78:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c7a:	187a      	adds	r2, r7, r1
 8003c7c:	23a0      	movs	r3, #160	@ 0xa0
 8003c7e:	05db      	lsls	r3, r3, #23
 8003c80:	0011      	movs	r1, r2
 8003c82:	0018      	movs	r0, r3
 8003c84:	f000 fae0 	bl	8004248 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8003c88:	46c0      	nop			@ (mov r8, r8)
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b009      	add	sp, #36	@ 0x24
 8003c8e:	bd90      	pop	{r4, r7, pc}
 8003c90:	40014800 	.word	0x40014800
 8003c94:	40021000 	.word	0x40021000

08003c98 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c98:	b590      	push	{r4, r7, lr}
 8003c9a:	b09f      	sub	sp, #124	@ 0x7c
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca0:	2364      	movs	r3, #100	@ 0x64
 8003ca2:	18fb      	adds	r3, r7, r3
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	2314      	movs	r3, #20
 8003ca8:	001a      	movs	r2, r3
 8003caa:	2100      	movs	r1, #0
 8003cac:	f005 fabe 	bl	800922c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003cb0:	2418      	movs	r4, #24
 8003cb2:	193b      	adds	r3, r7, r4
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	234c      	movs	r3, #76	@ 0x4c
 8003cb8:	001a      	movs	r2, r3
 8003cba:	2100      	movs	r1, #0
 8003cbc:	f005 fab6 	bl	800922c <memset>
  if(huart->Instance==USART1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a45      	ldr	r2, [pc, #276]	@ (8003ddc <HAL_UART_MspInit+0x144>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d13e      	bne.n	8003d48 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003cca:	193b      	adds	r3, r7, r4
 8003ccc:	2201      	movs	r2, #1
 8003cce:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003cd0:	193b      	adds	r3, r7, r4
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cd6:	193b      	adds	r3, r7, r4
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f001 fff5 	bl	8005cc8 <HAL_RCCEx_PeriphCLKConfig>
 8003cde:	1e03      	subs	r3, r0, #0
 8003ce0:	d001      	beq.n	8003ce6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003ce2:	f7ff fe39 	bl	8003958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003ce8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cea:	4b3d      	ldr	r3, [pc, #244]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003cec:	2180      	movs	r1, #128	@ 0x80
 8003cee:	01c9      	lsls	r1, r1, #7
 8003cf0:	430a      	orrs	r2, r1
 8003cf2:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cf4:	4b3a      	ldr	r3, [pc, #232]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003cf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cf8:	2380      	movs	r3, #128	@ 0x80
 8003cfa:	01db      	lsls	r3, r3, #7
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d02:	4b37      	ldr	r3, [pc, #220]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d06:	4b36      	ldr	r3, [pc, #216]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d08:	2104      	movs	r1, #4
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d0e:	4b34      	ldr	r3, [pc, #208]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d12:	2204      	movs	r2, #4
 8003d14:	4013      	ands	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]
 8003d18:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003d1a:	2164      	movs	r1, #100	@ 0x64
 8003d1c:	187b      	adds	r3, r7, r1
 8003d1e:	2230      	movs	r2, #48	@ 0x30
 8003d20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d22:	187b      	adds	r3, r7, r1
 8003d24:	2202      	movs	r2, #2
 8003d26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d28:	187b      	adds	r3, r7, r1
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d2e:	187b      	adds	r3, r7, r1
 8003d30:	2200      	movs	r2, #0
 8003d32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003d34:	187b      	adds	r3, r7, r1
 8003d36:	2201      	movs	r2, #1
 8003d38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d3a:	187b      	adds	r3, r7, r1
 8003d3c:	4a29      	ldr	r2, [pc, #164]	@ (8003de4 <HAL_UART_MspInit+0x14c>)
 8003d3e:	0019      	movs	r1, r3
 8003d40:	0010      	movs	r0, r2
 8003d42:	f000 fa81 	bl	8004248 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003d46:	e044      	b.n	8003dd2 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a26      	ldr	r2, [pc, #152]	@ (8003de8 <HAL_UART_MspInit+0x150>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d13f      	bne.n	8003dd2 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003d52:	2118      	movs	r1, #24
 8003d54:	187b      	adds	r3, r7, r1
 8003d56:	2202      	movs	r2, #2
 8003d58:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003d5a:	187b      	adds	r3, r7, r1
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d60:	187b      	adds	r3, r7, r1
 8003d62:	0018      	movs	r0, r3
 8003d64:	f001 ffb0 	bl	8005cc8 <HAL_RCCEx_PeriphCLKConfig>
 8003d68:	1e03      	subs	r3, r0, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8003d6c:	f7ff fdf4 	bl	8003958 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d70:	4b1b      	ldr	r3, [pc, #108]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d74:	4b1a      	ldr	r3, [pc, #104]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d76:	2180      	movs	r1, #128	@ 0x80
 8003d78:	0289      	lsls	r1, r1, #10
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d7e:	4b18      	ldr	r3, [pc, #96]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d82:	2380      	movs	r3, #128	@ 0x80
 8003d84:	029b      	lsls	r3, r3, #10
 8003d86:	4013      	ands	r3, r2
 8003d88:	60fb      	str	r3, [r7, #12]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d8c:	4b14      	ldr	r3, [pc, #80]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d8e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d90:	4b13      	ldr	r3, [pc, #76]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d92:	2101      	movs	r1, #1
 8003d94:	430a      	orrs	r2, r1
 8003d96:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d98:	4b11      	ldr	r3, [pc, #68]	@ (8003de0 <HAL_UART_MspInit+0x148>)
 8003d9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	4013      	ands	r3, r2
 8003da0:	60bb      	str	r3, [r7, #8]
 8003da2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003da4:	2164      	movs	r1, #100	@ 0x64
 8003da6:	187b      	adds	r3, r7, r1
 8003da8:	220c      	movs	r2, #12
 8003daa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dac:	187b      	adds	r3, r7, r1
 8003dae:	2202      	movs	r2, #2
 8003db0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003db2:	187b      	adds	r3, r7, r1
 8003db4:	2200      	movs	r2, #0
 8003db6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003db8:	187b      	adds	r3, r7, r1
 8003dba:	2200      	movs	r2, #0
 8003dbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003dbe:	187b      	adds	r3, r7, r1
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003dc4:	187a      	adds	r2, r7, r1
 8003dc6:	23a0      	movs	r3, #160	@ 0xa0
 8003dc8:	05db      	lsls	r3, r3, #23
 8003dca:	0011      	movs	r1, r2
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f000 fa3b 	bl	8004248 <HAL_GPIO_Init>
}
 8003dd2:	46c0      	nop			@ (mov r8, r8)
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	b01f      	add	sp, #124	@ 0x7c
 8003dd8:	bd90      	pop	{r4, r7, pc}
 8003dda:	46c0      	nop			@ (mov r8, r8)
 8003ddc:	40013800 	.word	0x40013800
 8003de0:	40021000 	.word	0x40021000
 8003de4:	50000800 	.word	0x50000800
 8003de8:	40004400 	.word	0x40004400

08003dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003df0:	46c0      	nop			@ (mov r8, r8)
 8003df2:	e7fd      	b.n	8003df0 <NMI_Handler+0x4>

08003df4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003df8:	46c0      	nop			@ (mov r8, r8)
 8003dfa:	e7fd      	b.n	8003df8 <HardFault_Handler+0x4>

08003dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003e00:	46c0      	nop			@ (mov r8, r8)
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e0a:	46c0      	nop			@ (mov r8, r8)
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e14:	f000 f8e4 	bl	8003fe0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e18:	46c0      	nop			@ (mov r8, r8)
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003e24:	4b05      	ldr	r3, [pc, #20]	@ (8003e3c <RTC_TAMP_IRQHandler+0x1c>)
 8003e26:	0018      	movs	r0, r3
 8003e28:	f002 fd6c 	bl	8006904 <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003e2c:	4b03      	ldr	r3, [pc, #12]	@ (8003e3c <RTC_TAMP_IRQHandler+0x1c>)
 8003e2e:	0018      	movs	r0, r3
 8003e30:	f002 ff32 	bl	8006c98 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	46c0      	nop			@ (mov r8, r8)
 8003e3c:	20001358 	.word	0x20001358

08003e40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e48:	4a14      	ldr	r2, [pc, #80]	@ (8003e9c <_sbrk+0x5c>)
 8003e4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ea0 <_sbrk+0x60>)
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e54:	4b13      	ldr	r3, [pc, #76]	@ (8003ea4 <_sbrk+0x64>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d102      	bne.n	8003e62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e5c:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <_sbrk+0x64>)
 8003e5e:	4a12      	ldr	r2, [pc, #72]	@ (8003ea8 <_sbrk+0x68>)
 8003e60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e62:	4b10      	ldr	r3, [pc, #64]	@ (8003ea4 <_sbrk+0x64>)
 8003e64:	681a      	ldr	r2, [r3, #0]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	18d3      	adds	r3, r2, r3
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d207      	bcs.n	8003e80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e70:	f005 f9e4 	bl	800923c <__errno>
 8003e74:	0003      	movs	r3, r0
 8003e76:	220c      	movs	r2, #12
 8003e78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	425b      	negs	r3, r3
 8003e7e:	e009      	b.n	8003e94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e80:	4b08      	ldr	r3, [pc, #32]	@ (8003ea4 <_sbrk+0x64>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e86:	4b07      	ldr	r3, [pc, #28]	@ (8003ea4 <_sbrk+0x64>)
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	18d2      	adds	r2, r2, r3
 8003e8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ea4 <_sbrk+0x64>)
 8003e90:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003e92:	68fb      	ldr	r3, [r7, #12]
}
 8003e94:	0018      	movs	r0, r3
 8003e96:	46bd      	mov	sp, r7
 8003e98:	b006      	add	sp, #24
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	20024000 	.word	0x20024000
 8003ea0:	00000400 	.word	0x00000400
 8003ea4:	2000155c 	.word	0x2000155c
 8003ea8:	200016b0 	.word	0x200016b0

08003eac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003eb0:	46c0      	nop			@ (mov r8, r8)
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
	...

08003eb8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003eb8:	480d      	ldr	r0, [pc, #52]	@ (8003ef0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003eba:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ebc:	f7ff fff6 	bl	8003eac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ec0:	480c      	ldr	r0, [pc, #48]	@ (8003ef4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ec2:	490d      	ldr	r1, [pc, #52]	@ (8003ef8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ec4:	4a0d      	ldr	r2, [pc, #52]	@ (8003efc <LoopForever+0xe>)
  movs r3, #0
 8003ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ec8:	e002      	b.n	8003ed0 <LoopCopyDataInit>

08003eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003ece:	3304      	adds	r3, #4

08003ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ed4:	d3f9      	bcc.n	8003eca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8003f00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ed8:	4c0a      	ldr	r4, [pc, #40]	@ (8003f04 <LoopForever+0x16>)
  movs r3, #0
 8003eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003edc:	e001      	b.n	8003ee2 <LoopFillZerobss>

08003ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003ee0:	3204      	adds	r2, #4

08003ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ee4:	d3fb      	bcc.n	8003ede <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003ee6:	f005 f9af 	bl	8009248 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003eea:	f7fe fe19 	bl	8002b20 <main>

08003eee <LoopForever>:

LoopForever:
  b LoopForever
 8003eee:	e7fe      	b.n	8003eee <LoopForever>
  ldr   r0, =_estack
 8003ef0:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ef8:	20000ee0 	.word	0x20000ee0
  ldr r2, =_sidata
 8003efc:	0800a5e8 	.word	0x0800a5e8
  ldr r2, =_sbss
 8003f00:	20000ee0 	.word	0x20000ee0
  ldr r4, =_ebss
 8003f04:	200016ac 	.word	0x200016ac

08003f08 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003f08:	e7fe      	b.n	8003f08 <ADC1_COMP_IRQHandler>
	...

08003f0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f12:	1dfb      	adds	r3, r7, #7
 8003f14:	2200      	movs	r2, #0
 8003f16:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f18:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_Init+0x3c>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f48 <HAL_Init+0x3c>)
 8003f1e:	2180      	movs	r1, #128	@ 0x80
 8003f20:	0049      	lsls	r1, r1, #1
 8003f22:	430a      	orrs	r2, r1
 8003f24:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f26:	2003      	movs	r0, #3
 8003f28:	f000 f810 	bl	8003f4c <HAL_InitTick>
 8003f2c:	1e03      	subs	r3, r0, #0
 8003f2e:	d003      	beq.n	8003f38 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003f30:	1dfb      	adds	r3, r7, #7
 8003f32:	2201      	movs	r2, #1
 8003f34:	701a      	strb	r2, [r3, #0]
 8003f36:	e001      	b.n	8003f3c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003f38:	f7ff fd14 	bl	8003964 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f3c:	1dfb      	adds	r3, r7, #7
 8003f3e:	781b      	ldrb	r3, [r3, #0]
}
 8003f40:	0018      	movs	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	b002      	add	sp, #8
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40022000 	.word	0x40022000

08003f4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f4c:	b590      	push	{r4, r7, lr}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003f54:	230f      	movs	r3, #15
 8003f56:	18fb      	adds	r3, r7, r3
 8003f58:	2200      	movs	r2, #0
 8003f5a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003f5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003fd4 <HAL_InitTick+0x88>)
 8003f5e:	781b      	ldrb	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d02b      	beq.n	8003fbc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003f64:	4b1c      	ldr	r3, [pc, #112]	@ (8003fd8 <HAL_InitTick+0x8c>)
 8003f66:	681c      	ldr	r4, [r3, #0]
 8003f68:	4b1a      	ldr	r3, [pc, #104]	@ (8003fd4 <HAL_InitTick+0x88>)
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	0019      	movs	r1, r3
 8003f6e:	23fa      	movs	r3, #250	@ 0xfa
 8003f70:	0098      	lsls	r0, r3, #2
 8003f72:	f7fc f8d9 	bl	8000128 <__udivsi3>
 8003f76:	0003      	movs	r3, r0
 8003f78:	0019      	movs	r1, r3
 8003f7a:	0020      	movs	r0, r4
 8003f7c:	f7fc f8d4 	bl	8000128 <__udivsi3>
 8003f80:	0003      	movs	r3, r0
 8003f82:	0018      	movs	r0, r3
 8003f84:	f000 f953 	bl	800422e <HAL_SYSTICK_Config>
 8003f88:	1e03      	subs	r3, r0, #0
 8003f8a:	d112      	bne.n	8003fb2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d80a      	bhi.n	8003fa8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	2301      	movs	r3, #1
 8003f96:	425b      	negs	r3, r3
 8003f98:	2200      	movs	r2, #0
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f000 f922 	bl	80041e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003fa0:	4b0e      	ldr	r3, [pc, #56]	@ (8003fdc <HAL_InitTick+0x90>)
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	601a      	str	r2, [r3, #0]
 8003fa6:	e00d      	b.n	8003fc4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003fa8:	230f      	movs	r3, #15
 8003faa:	18fb      	adds	r3, r7, r3
 8003fac:	2201      	movs	r2, #1
 8003fae:	701a      	strb	r2, [r3, #0]
 8003fb0:	e008      	b.n	8003fc4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003fb2:	230f      	movs	r3, #15
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	701a      	strb	r2, [r3, #0]
 8003fba:	e003      	b.n	8003fc4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fbc:	230f      	movs	r3, #15
 8003fbe:	18fb      	adds	r3, r7, r3
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003fc4:	230f      	movs	r3, #15
 8003fc6:	18fb      	adds	r3, r7, r3
 8003fc8:	781b      	ldrb	r3, [r3, #0]
}
 8003fca:	0018      	movs	r0, r3
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	b005      	add	sp, #20
 8003fd0:	bd90      	pop	{r4, r7, pc}
 8003fd2:	46c0      	nop			@ (mov r8, r8)
 8003fd4:	20000e8c 	.word	0x20000e8c
 8003fd8:	20000e84 	.word	0x20000e84
 8003fdc:	20000e88 	.word	0x20000e88

08003fe0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003fe4:	4b05      	ldr	r3, [pc, #20]	@ (8003ffc <HAL_IncTick+0x1c>)
 8003fe6:	781b      	ldrb	r3, [r3, #0]
 8003fe8:	001a      	movs	r2, r3
 8003fea:	4b05      	ldr	r3, [pc, #20]	@ (8004000 <HAL_IncTick+0x20>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	18d2      	adds	r2, r2, r3
 8003ff0:	4b03      	ldr	r3, [pc, #12]	@ (8004000 <HAL_IncTick+0x20>)
 8003ff2:	601a      	str	r2, [r3, #0]
}
 8003ff4:	46c0      	nop			@ (mov r8, r8)
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	46c0      	nop			@ (mov r8, r8)
 8003ffc:	20000e8c 	.word	0x20000e8c
 8004000:	20001560 	.word	0x20001560

08004004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  return uwTick;
 8004008:	4b02      	ldr	r3, [pc, #8]	@ (8004014 <HAL_GetTick+0x10>)
 800400a:	681b      	ldr	r3, [r3, #0]
}
 800400c:	0018      	movs	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	46c0      	nop			@ (mov r8, r8)
 8004014:	20001560 	.word	0x20001560

08004018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004020:	f7ff fff0 	bl	8004004 <HAL_GetTick>
 8004024:	0003      	movs	r3, r0
 8004026:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	3301      	adds	r3, #1
 8004030:	d005      	beq.n	800403e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004032:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <HAL_Delay+0x44>)
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	001a      	movs	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	189b      	adds	r3, r3, r2
 800403c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800403e:	46c0      	nop			@ (mov r8, r8)
 8004040:	f7ff ffe0 	bl	8004004 <HAL_GetTick>
 8004044:	0002      	movs	r2, r0
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	429a      	cmp	r2, r3
 800404e:	d8f7      	bhi.n	8004040 <HAL_Delay+0x28>
  {
  }
}
 8004050:	46c0      	nop			@ (mov r8, r8)
 8004052:	46c0      	nop			@ (mov r8, r8)
 8004054:	46bd      	mov	sp, r7
 8004056:	b004      	add	sp, #16
 8004058:	bd80      	pop	{r7, pc}
 800405a:	46c0      	nop			@ (mov r8, r8)
 800405c:	20000e8c 	.word	0x20000e8c

08004060 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8004068:	4b06      	ldr	r3, [pc, #24]	@ (8004084 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a06      	ldr	r2, [pc, #24]	@ (8004088 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800406e:	4013      	ands	r3, r2
 8004070:	0019      	movs	r1, r3
 8004072:	4b04      	ldr	r3, [pc, #16]	@ (8004084 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	430a      	orrs	r2, r1
 8004078:	601a      	str	r2, [r3, #0]
}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	46bd      	mov	sp, r7
 800407e:	b002      	add	sp, #8
 8004080:	bd80      	pop	{r7, pc}
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	40010000 	.word	0x40010000
 8004088:	fffff9ff 	.word	0xfffff9ff

0800408c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	0002      	movs	r2, r0
 8004094:	1dfb      	adds	r3, r7, #7
 8004096:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004098:	1dfb      	adds	r3, r7, #7
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b7f      	cmp	r3, #127	@ 0x7f
 800409e:	d809      	bhi.n	80040b4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040a0:	1dfb      	adds	r3, r7, #7
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	001a      	movs	r2, r3
 80040a6:	231f      	movs	r3, #31
 80040a8:	401a      	ands	r2, r3
 80040aa:	4b04      	ldr	r3, [pc, #16]	@ (80040bc <__NVIC_EnableIRQ+0x30>)
 80040ac:	2101      	movs	r1, #1
 80040ae:	4091      	lsls	r1, r2
 80040b0:	000a      	movs	r2, r1
 80040b2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80040b4:	46c0      	nop			@ (mov r8, r8)
 80040b6:	46bd      	mov	sp, r7
 80040b8:	b002      	add	sp, #8
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	e000e100 	.word	0xe000e100

080040c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040c0:	b590      	push	{r4, r7, lr}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	0002      	movs	r2, r0
 80040c8:	6039      	str	r1, [r7, #0]
 80040ca:	1dfb      	adds	r3, r7, #7
 80040cc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80040ce:	1dfb      	adds	r3, r7, #7
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80040d4:	d828      	bhi.n	8004128 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004194 <__NVIC_SetPriority+0xd4>)
 80040d8:	1dfb      	adds	r3, r7, #7
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	b25b      	sxtb	r3, r3
 80040de:	089b      	lsrs	r3, r3, #2
 80040e0:	33c0      	adds	r3, #192	@ 0xc0
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	589b      	ldr	r3, [r3, r2]
 80040e6:	1dfa      	adds	r2, r7, #7
 80040e8:	7812      	ldrb	r2, [r2, #0]
 80040ea:	0011      	movs	r1, r2
 80040ec:	2203      	movs	r2, #3
 80040ee:	400a      	ands	r2, r1
 80040f0:	00d2      	lsls	r2, r2, #3
 80040f2:	21ff      	movs	r1, #255	@ 0xff
 80040f4:	4091      	lsls	r1, r2
 80040f6:	000a      	movs	r2, r1
 80040f8:	43d2      	mvns	r2, r2
 80040fa:	401a      	ands	r2, r3
 80040fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	019b      	lsls	r3, r3, #6
 8004102:	22ff      	movs	r2, #255	@ 0xff
 8004104:	401a      	ands	r2, r3
 8004106:	1dfb      	adds	r3, r7, #7
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	0018      	movs	r0, r3
 800410c:	2303      	movs	r3, #3
 800410e:	4003      	ands	r3, r0
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004114:	481f      	ldr	r0, [pc, #124]	@ (8004194 <__NVIC_SetPriority+0xd4>)
 8004116:	1dfb      	adds	r3, r7, #7
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	b25b      	sxtb	r3, r3
 800411c:	089b      	lsrs	r3, r3, #2
 800411e:	430a      	orrs	r2, r1
 8004120:	33c0      	adds	r3, #192	@ 0xc0
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004126:	e031      	b.n	800418c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004128:	4a1b      	ldr	r2, [pc, #108]	@ (8004198 <__NVIC_SetPriority+0xd8>)
 800412a:	1dfb      	adds	r3, r7, #7
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	0019      	movs	r1, r3
 8004130:	230f      	movs	r3, #15
 8004132:	400b      	ands	r3, r1
 8004134:	3b08      	subs	r3, #8
 8004136:	089b      	lsrs	r3, r3, #2
 8004138:	3306      	adds	r3, #6
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	18d3      	adds	r3, r2, r3
 800413e:	3304      	adds	r3, #4
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	1dfa      	adds	r2, r7, #7
 8004144:	7812      	ldrb	r2, [r2, #0]
 8004146:	0011      	movs	r1, r2
 8004148:	2203      	movs	r2, #3
 800414a:	400a      	ands	r2, r1
 800414c:	00d2      	lsls	r2, r2, #3
 800414e:	21ff      	movs	r1, #255	@ 0xff
 8004150:	4091      	lsls	r1, r2
 8004152:	000a      	movs	r2, r1
 8004154:	43d2      	mvns	r2, r2
 8004156:	401a      	ands	r2, r3
 8004158:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	019b      	lsls	r3, r3, #6
 800415e:	22ff      	movs	r2, #255	@ 0xff
 8004160:	401a      	ands	r2, r3
 8004162:	1dfb      	adds	r3, r7, #7
 8004164:	781b      	ldrb	r3, [r3, #0]
 8004166:	0018      	movs	r0, r3
 8004168:	2303      	movs	r3, #3
 800416a:	4003      	ands	r3, r0
 800416c:	00db      	lsls	r3, r3, #3
 800416e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004170:	4809      	ldr	r0, [pc, #36]	@ (8004198 <__NVIC_SetPriority+0xd8>)
 8004172:	1dfb      	adds	r3, r7, #7
 8004174:	781b      	ldrb	r3, [r3, #0]
 8004176:	001c      	movs	r4, r3
 8004178:	230f      	movs	r3, #15
 800417a:	4023      	ands	r3, r4
 800417c:	3b08      	subs	r3, #8
 800417e:	089b      	lsrs	r3, r3, #2
 8004180:	430a      	orrs	r2, r1
 8004182:	3306      	adds	r3, #6
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	18c3      	adds	r3, r0, r3
 8004188:	3304      	adds	r3, #4
 800418a:	601a      	str	r2, [r3, #0]
}
 800418c:	46c0      	nop			@ (mov r8, r8)
 800418e:	46bd      	mov	sp, r7
 8004190:	b003      	add	sp, #12
 8004192:	bd90      	pop	{r4, r7, pc}
 8004194:	e000e100 	.word	0xe000e100
 8004198:	e000ed00 	.word	0xe000ed00

0800419c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b082      	sub	sp, #8
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	1e5a      	subs	r2, r3, #1
 80041a8:	2380      	movs	r3, #128	@ 0x80
 80041aa:	045b      	lsls	r3, r3, #17
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d301      	bcc.n	80041b4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041b0:	2301      	movs	r3, #1
 80041b2:	e010      	b.n	80041d6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041b4:	4b0a      	ldr	r3, [pc, #40]	@ (80041e0 <SysTick_Config+0x44>)
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	3a01      	subs	r2, #1
 80041ba:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041bc:	2301      	movs	r3, #1
 80041be:	425b      	negs	r3, r3
 80041c0:	2103      	movs	r1, #3
 80041c2:	0018      	movs	r0, r3
 80041c4:	f7ff ff7c 	bl	80040c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041c8:	4b05      	ldr	r3, [pc, #20]	@ (80041e0 <SysTick_Config+0x44>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ce:	4b04      	ldr	r3, [pc, #16]	@ (80041e0 <SysTick_Config+0x44>)
 80041d0:	2207      	movs	r2, #7
 80041d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	0018      	movs	r0, r3
 80041d8:	46bd      	mov	sp, r7
 80041da:	b002      	add	sp, #8
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	46c0      	nop			@ (mov r8, r8)
 80041e0:	e000e010 	.word	0xe000e010

080041e4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	60b9      	str	r1, [r7, #8]
 80041ec:	607a      	str	r2, [r7, #4]
 80041ee:	210f      	movs	r1, #15
 80041f0:	187b      	adds	r3, r7, r1
 80041f2:	1c02      	adds	r2, r0, #0
 80041f4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	187b      	adds	r3, r7, r1
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	b25b      	sxtb	r3, r3
 80041fe:	0011      	movs	r1, r2
 8004200:	0018      	movs	r0, r3
 8004202:	f7ff ff5d 	bl	80040c0 <__NVIC_SetPriority>
}
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	46bd      	mov	sp, r7
 800420a:	b004      	add	sp, #16
 800420c:	bd80      	pop	{r7, pc}

0800420e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800420e:	b580      	push	{r7, lr}
 8004210:	b082      	sub	sp, #8
 8004212:	af00      	add	r7, sp, #0
 8004214:	0002      	movs	r2, r0
 8004216:	1dfb      	adds	r3, r7, #7
 8004218:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800421a:	1dfb      	adds	r3, r7, #7
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	b25b      	sxtb	r3, r3
 8004220:	0018      	movs	r0, r3
 8004222:	f7ff ff33 	bl	800408c <__NVIC_EnableIRQ>
}
 8004226:	46c0      	nop			@ (mov r8, r8)
 8004228:	46bd      	mov	sp, r7
 800422a:	b002      	add	sp, #8
 800422c:	bd80      	pop	{r7, pc}

0800422e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	b082      	sub	sp, #8
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	0018      	movs	r0, r3
 800423a:	f7ff ffaf 	bl	800419c <SysTick_Config>
 800423e:	0003      	movs	r3, r0
}
 8004240:	0018      	movs	r0, r3
 8004242:	46bd      	mov	sp, r7
 8004244:	b002      	add	sp, #8
 8004246:	bd80      	pop	{r7, pc}

08004248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
 8004250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004256:	e14d      	b.n	80044f4 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2101      	movs	r1, #1
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4091      	lsls	r1, r2
 8004262:	000a      	movs	r2, r1
 8004264:	4013      	ands	r3, r2
 8004266:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d100      	bne.n	8004270 <HAL_GPIO_Init+0x28>
 800426e:	e13e      	b.n	80044ee <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	2203      	movs	r2, #3
 8004276:	4013      	ands	r3, r2
 8004278:	2b01      	cmp	r3, #1
 800427a:	d005      	beq.n	8004288 <HAL_GPIO_Init+0x40>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2203      	movs	r2, #3
 8004282:	4013      	ands	r3, r2
 8004284:	2b02      	cmp	r3, #2
 8004286:	d130      	bne.n	80042ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	005b      	lsls	r3, r3, #1
 8004292:	2203      	movs	r2, #3
 8004294:	409a      	lsls	r2, r3
 8004296:	0013      	movs	r3, r2
 8004298:	43da      	mvns	r2, r3
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	4013      	ands	r3, r2
 800429e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	68da      	ldr	r2, [r3, #12]
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	409a      	lsls	r2, r3
 80042aa:	0013      	movs	r3, r2
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	4313      	orrs	r3, r2
 80042b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	693a      	ldr	r2, [r7, #16]
 80042b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042be:	2201      	movs	r2, #1
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	409a      	lsls	r2, r3
 80042c4:	0013      	movs	r3, r2
 80042c6:	43da      	mvns	r2, r3
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	4013      	ands	r3, r2
 80042cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	091b      	lsrs	r3, r3, #4
 80042d4:	2201      	movs	r2, #1
 80042d6:	401a      	ands	r2, r3
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	409a      	lsls	r2, r3
 80042dc:	0013      	movs	r3, r2
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2203      	movs	r2, #3
 80042f0:	4013      	ands	r3, r2
 80042f2:	2b03      	cmp	r3, #3
 80042f4:	d017      	beq.n	8004326 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	2203      	movs	r2, #3
 8004302:	409a      	lsls	r2, r3
 8004304:	0013      	movs	r3, r2
 8004306:	43da      	mvns	r2, r3
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	4013      	ands	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	689a      	ldr	r2, [r3, #8]
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	005b      	lsls	r3, r3, #1
 8004316:	409a      	lsls	r2, r3
 8004318:	0013      	movs	r3, r2
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	4313      	orrs	r3, r2
 800431e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2203      	movs	r2, #3
 800432c:	4013      	ands	r3, r2
 800432e:	2b02      	cmp	r3, #2
 8004330:	d123      	bne.n	800437a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	08da      	lsrs	r2, r3, #3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	3208      	adds	r2, #8
 800433a:	0092      	lsls	r2, r2, #2
 800433c:	58d3      	ldr	r3, [r2, r3]
 800433e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	2207      	movs	r2, #7
 8004344:	4013      	ands	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	220f      	movs	r2, #15
 800434a:	409a      	lsls	r2, r3
 800434c:	0013      	movs	r3, r2
 800434e:	43da      	mvns	r2, r3
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	4013      	ands	r3, r2
 8004354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	691a      	ldr	r2, [r3, #16]
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	2107      	movs	r1, #7
 800435e:	400b      	ands	r3, r1
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	409a      	lsls	r2, r3
 8004364:	0013      	movs	r3, r2
 8004366:	693a      	ldr	r2, [r7, #16]
 8004368:	4313      	orrs	r3, r2
 800436a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	08da      	lsrs	r2, r3, #3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	3208      	adds	r2, #8
 8004374:	0092      	lsls	r2, r2, #2
 8004376:	6939      	ldr	r1, [r7, #16]
 8004378:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	2203      	movs	r2, #3
 8004386:	409a      	lsls	r2, r3
 8004388:	0013      	movs	r3, r2
 800438a:	43da      	mvns	r2, r3
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	4013      	ands	r3, r2
 8004390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2203      	movs	r2, #3
 8004398:	401a      	ands	r2, r3
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	005b      	lsls	r3, r3, #1
 800439e:	409a      	lsls	r2, r3
 80043a0:	0013      	movs	r3, r2
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	693a      	ldr	r2, [r7, #16]
 80043ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	23c0      	movs	r3, #192	@ 0xc0
 80043b4:	029b      	lsls	r3, r3, #10
 80043b6:	4013      	ands	r3, r2
 80043b8:	d100      	bne.n	80043bc <HAL_GPIO_Init+0x174>
 80043ba:	e098      	b.n	80044ee <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80043bc:	4a53      	ldr	r2, [pc, #332]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	089b      	lsrs	r3, r3, #2
 80043c2:	3318      	adds	r3, #24
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	589b      	ldr	r3, [r3, r2]
 80043c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	2203      	movs	r2, #3
 80043ce:	4013      	ands	r3, r2
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	220f      	movs	r2, #15
 80043d4:	409a      	lsls	r2, r3
 80043d6:	0013      	movs	r3, r2
 80043d8:	43da      	mvns	r2, r3
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	23a0      	movs	r3, #160	@ 0xa0
 80043e4:	05db      	lsls	r3, r3, #23
 80043e6:	429a      	cmp	r2, r3
 80043e8:	d019      	beq.n	800441e <HAL_GPIO_Init+0x1d6>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4a48      	ldr	r2, [pc, #288]	@ (8004510 <HAL_GPIO_Init+0x2c8>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d013      	beq.n	800441a <HAL_GPIO_Init+0x1d2>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	4a47      	ldr	r2, [pc, #284]	@ (8004514 <HAL_GPIO_Init+0x2cc>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d00d      	beq.n	8004416 <HAL_GPIO_Init+0x1ce>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a46      	ldr	r2, [pc, #280]	@ (8004518 <HAL_GPIO_Init+0x2d0>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d007      	beq.n	8004412 <HAL_GPIO_Init+0x1ca>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4a45      	ldr	r2, [pc, #276]	@ (800451c <HAL_GPIO_Init+0x2d4>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d101      	bne.n	800440e <HAL_GPIO_Init+0x1c6>
 800440a:	2304      	movs	r3, #4
 800440c:	e008      	b.n	8004420 <HAL_GPIO_Init+0x1d8>
 800440e:	2305      	movs	r3, #5
 8004410:	e006      	b.n	8004420 <HAL_GPIO_Init+0x1d8>
 8004412:	2303      	movs	r3, #3
 8004414:	e004      	b.n	8004420 <HAL_GPIO_Init+0x1d8>
 8004416:	2302      	movs	r3, #2
 8004418:	e002      	b.n	8004420 <HAL_GPIO_Init+0x1d8>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_GPIO_Init+0x1d8>
 800441e:	2300      	movs	r3, #0
 8004420:	697a      	ldr	r2, [r7, #20]
 8004422:	2103      	movs	r1, #3
 8004424:	400a      	ands	r2, r1
 8004426:	00d2      	lsls	r2, r2, #3
 8004428:	4093      	lsls	r3, r2
 800442a:	693a      	ldr	r2, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004430:	4936      	ldr	r1, [pc, #216]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	089b      	lsrs	r3, r3, #2
 8004436:	3318      	adds	r3, #24
 8004438:	009b      	lsls	r3, r3, #2
 800443a:	693a      	ldr	r2, [r7, #16]
 800443c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800443e:	4b33      	ldr	r3, [pc, #204]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	43da      	mvns	r2, r3
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	2380      	movs	r3, #128	@ 0x80
 8004454:	035b      	lsls	r3, r3, #13
 8004456:	4013      	ands	r3, r2
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004462:	4b2a      	ldr	r3, [pc, #168]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004468:	4b28      	ldr	r3, [pc, #160]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	43da      	mvns	r2, r3
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4013      	ands	r3, r2
 8004476:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	2380      	movs	r3, #128	@ 0x80
 800447e:	039b      	lsls	r3, r3, #14
 8004480:	4013      	ands	r3, r2
 8004482:	d003      	beq.n	800448c <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	4313      	orrs	r3, r2
 800448a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800448c:	4b1f      	ldr	r3, [pc, #124]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004492:	4a1e      	ldr	r2, [pc, #120]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 8004494:	2384      	movs	r3, #132	@ 0x84
 8004496:	58d3      	ldr	r3, [r2, r3]
 8004498:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	43da      	mvns	r2, r3
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	4013      	ands	r3, r2
 80044a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	2380      	movs	r3, #128	@ 0x80
 80044aa:	029b      	lsls	r3, r3, #10
 80044ac:	4013      	ands	r3, r2
 80044ae:	d003      	beq.n	80044b8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044b8:	4914      	ldr	r1, [pc, #80]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 80044ba:	2284      	movs	r2, #132	@ 0x84
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80044c0:	4a12      	ldr	r2, [pc, #72]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 80044c2:	2380      	movs	r3, #128	@ 0x80
 80044c4:	58d3      	ldr	r3, [r2, r3]
 80044c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	43da      	mvns	r2, r3
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	2380      	movs	r3, #128	@ 0x80
 80044d8:	025b      	lsls	r3, r3, #9
 80044da:	4013      	ands	r3, r2
 80044dc:	d003      	beq.n	80044e6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044e6:	4909      	ldr	r1, [pc, #36]	@ (800450c <HAL_GPIO_Init+0x2c4>)
 80044e8:	2280      	movs	r2, #128	@ 0x80
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	3301      	adds	r3, #1
 80044f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	40da      	lsrs	r2, r3
 80044fc:	1e13      	subs	r3, r2, #0
 80044fe:	d000      	beq.n	8004502 <HAL_GPIO_Init+0x2ba>
 8004500:	e6aa      	b.n	8004258 <HAL_GPIO_Init+0x10>
  }
}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	46c0      	nop			@ (mov r8, r8)
 8004506:	46bd      	mov	sp, r7
 8004508:	b006      	add	sp, #24
 800450a:	bd80      	pop	{r7, pc}
 800450c:	40021800 	.word	0x40021800
 8004510:	50000400 	.word	0x50000400
 8004514:	50000800 	.word	0x50000800
 8004518:	50000c00 	.word	0x50000c00
 800451c:	50001000 	.word	0x50001000

08004520 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	000a      	movs	r2, r1
 800452a:	1cbb      	adds	r3, r7, #2
 800452c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	1cba      	adds	r2, r7, #2
 8004534:	8812      	ldrh	r2, [r2, #0]
 8004536:	4013      	ands	r3, r2
 8004538:	d004      	beq.n	8004544 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800453a:	230f      	movs	r3, #15
 800453c:	18fb      	adds	r3, r7, r3
 800453e:	2201      	movs	r2, #1
 8004540:	701a      	strb	r2, [r3, #0]
 8004542:	e003      	b.n	800454c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004544:	230f      	movs	r3, #15
 8004546:	18fb      	adds	r3, r7, r3
 8004548:	2200      	movs	r2, #0
 800454a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800454c:	230f      	movs	r3, #15
 800454e:	18fb      	adds	r3, r7, r3
 8004550:	781b      	ldrb	r3, [r3, #0]
}
 8004552:	0018      	movs	r0, r3
 8004554:	46bd      	mov	sp, r7
 8004556:	b004      	add	sp, #16
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b082      	sub	sp, #8
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
 8004562:	0008      	movs	r0, r1
 8004564:	0011      	movs	r1, r2
 8004566:	1cbb      	adds	r3, r7, #2
 8004568:	1c02      	adds	r2, r0, #0
 800456a:	801a      	strh	r2, [r3, #0]
 800456c:	1c7b      	adds	r3, r7, #1
 800456e:	1c0a      	adds	r2, r1, #0
 8004570:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004572:	1c7b      	adds	r3, r7, #1
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d004      	beq.n	8004584 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800457a:	1cbb      	adds	r3, r7, #2
 800457c:	881a      	ldrh	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004582:	e003      	b.n	800458c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004584:	1cbb      	adds	r3, r7, #2
 8004586:	881a      	ldrh	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800458c:	46c0      	nop			@ (mov r8, r8)
 800458e:	46bd      	mov	sp, r7
 8004590:	b002      	add	sp, #8
 8004592:	bd80      	pop	{r7, pc}

08004594 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e08f      	b.n	80046c6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2241      	movs	r2, #65	@ 0x41
 80045aa:	5c9b      	ldrb	r3, [r3, r2]
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d107      	bne.n	80045c2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2240      	movs	r2, #64	@ 0x40
 80045b6:	2100      	movs	r1, #0
 80045b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	0018      	movs	r0, r3
 80045be:	f7ff f9f9 	bl	80039b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2241      	movs	r2, #65	@ 0x41
 80045c6:	2124      	movs	r1, #36	@ 0x24
 80045c8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2101      	movs	r1, #1
 80045d6:	438a      	bics	r2, r1
 80045d8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685a      	ldr	r2, [r3, #4]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	493b      	ldr	r1, [pc, #236]	@ (80046d0 <HAL_I2C_Init+0x13c>)
 80045e4:	400a      	ands	r2, r1
 80045e6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4938      	ldr	r1, [pc, #224]	@ (80046d4 <HAL_I2C_Init+0x140>)
 80045f4:	400a      	ands	r2, r1
 80045f6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d108      	bne.n	8004612 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	689a      	ldr	r2, [r3, #8]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2180      	movs	r1, #128	@ 0x80
 800460a:	0209      	lsls	r1, r1, #8
 800460c:	430a      	orrs	r2, r1
 800460e:	609a      	str	r2, [r3, #8]
 8004610:	e007      	b.n	8004622 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2184      	movs	r1, #132	@ 0x84
 800461c:	0209      	lsls	r1, r1, #8
 800461e:	430a      	orrs	r2, r1
 8004620:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	2b02      	cmp	r3, #2
 8004628:	d109      	bne.n	800463e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685a      	ldr	r2, [r3, #4]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2180      	movs	r1, #128	@ 0x80
 8004636:	0109      	lsls	r1, r1, #4
 8004638:	430a      	orrs	r2, r1
 800463a:	605a      	str	r2, [r3, #4]
 800463c:	e007      	b.n	800464e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685a      	ldr	r2, [r3, #4]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4923      	ldr	r1, [pc, #140]	@ (80046d8 <HAL_I2C_Init+0x144>)
 800464a:	400a      	ands	r2, r1
 800464c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	685a      	ldr	r2, [r3, #4]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4920      	ldr	r1, [pc, #128]	@ (80046dc <HAL_I2C_Init+0x148>)
 800465a:	430a      	orrs	r2, r1
 800465c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	491a      	ldr	r1, [pc, #104]	@ (80046d4 <HAL_I2C_Init+0x140>)
 800466a:	400a      	ands	r2, r1
 800466c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691a      	ldr	r2, [r3, #16]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	431a      	orrs	r2, r3
 8004678:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	430a      	orrs	r2, r1
 8004686:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69d9      	ldr	r1, [r3, #28]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a1a      	ldr	r2, [r3, #32]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	2101      	movs	r1, #1
 80046a4:	430a      	orrs	r2, r1
 80046a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2241      	movs	r2, #65	@ 0x41
 80046b2:	2120      	movs	r1, #32
 80046b4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2242      	movs	r2, #66	@ 0x42
 80046c0:	2100      	movs	r1, #0
 80046c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	0018      	movs	r0, r3
 80046c8:	46bd      	mov	sp, r7
 80046ca:	b002      	add	sp, #8
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	46c0      	nop			@ (mov r8, r8)
 80046d0:	f0ffffff 	.word	0xf0ffffff
 80046d4:	ffff7fff 	.word	0xffff7fff
 80046d8:	fffff7ff 	.word	0xfffff7ff
 80046dc:	02008000 	.word	0x02008000

080046e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80046e0:	b590      	push	{r4, r7, lr}
 80046e2:	b089      	sub	sp, #36	@ 0x24
 80046e4:	af02      	add	r7, sp, #8
 80046e6:	60f8      	str	r0, [r7, #12]
 80046e8:	0008      	movs	r0, r1
 80046ea:	607a      	str	r2, [r7, #4]
 80046ec:	0019      	movs	r1, r3
 80046ee:	230a      	movs	r3, #10
 80046f0:	18fb      	adds	r3, r7, r3
 80046f2:	1c02      	adds	r2, r0, #0
 80046f4:	801a      	strh	r2, [r3, #0]
 80046f6:	2308      	movs	r3, #8
 80046f8:	18fb      	adds	r3, r7, r3
 80046fa:	1c0a      	adds	r2, r1, #0
 80046fc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2241      	movs	r2, #65	@ 0x41
 8004702:	5c9b      	ldrb	r3, [r3, r2]
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b20      	cmp	r3, #32
 8004708:	d000      	beq.n	800470c <HAL_I2C_Master_Transmit+0x2c>
 800470a:	e10a      	b.n	8004922 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2240      	movs	r2, #64	@ 0x40
 8004710:	5c9b      	ldrb	r3, [r3, r2]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d101      	bne.n	800471a <HAL_I2C_Master_Transmit+0x3a>
 8004716:	2302      	movs	r3, #2
 8004718:	e104      	b.n	8004924 <HAL_I2C_Master_Transmit+0x244>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2240      	movs	r2, #64	@ 0x40
 800471e:	2101      	movs	r1, #1
 8004720:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004722:	f7ff fc6f 	bl	8004004 <HAL_GetTick>
 8004726:	0003      	movs	r3, r0
 8004728:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800472a:	2380      	movs	r3, #128	@ 0x80
 800472c:	0219      	lsls	r1, r3, #8
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	2319      	movs	r3, #25
 8004736:	2201      	movs	r2, #1
 8004738:	f000 fa26 	bl	8004b88 <I2C_WaitOnFlagUntilTimeout>
 800473c:	1e03      	subs	r3, r0, #0
 800473e:	d001      	beq.n	8004744 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004740:	2301      	movs	r3, #1
 8004742:	e0ef      	b.n	8004924 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2241      	movs	r2, #65	@ 0x41
 8004748:	2121      	movs	r1, #33	@ 0x21
 800474a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2242      	movs	r2, #66	@ 0x42
 8004750:	2110      	movs	r1, #16
 8004752:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2208      	movs	r2, #8
 8004764:	18ba      	adds	r2, r7, r2
 8004766:	8812      	ldrh	r2, [r2, #0]
 8004768:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004774:	b29b      	uxth	r3, r3
 8004776:	2bff      	cmp	r3, #255	@ 0xff
 8004778:	d906      	bls.n	8004788 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	22ff      	movs	r2, #255	@ 0xff
 800477e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004780:	2380      	movs	r3, #128	@ 0x80
 8004782:	045b      	lsls	r3, r3, #17
 8004784:	617b      	str	r3, [r7, #20]
 8004786:	e007      	b.n	8004798 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478c:	b29a      	uxth	r2, r3
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004792:	2380      	movs	r3, #128	@ 0x80
 8004794:	049b      	lsls	r3, r3, #18
 8004796:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479c:	2b00      	cmp	r3, #0
 800479e:	d027      	beq.n	80047f0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a4:	781a      	ldrb	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b0:	1c5a      	adds	r2, r3, #1
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	3b01      	subs	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c8:	3b01      	subs	r3, #1
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	3301      	adds	r3, #1
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	697c      	ldr	r4, [r7, #20]
 80047dc:	230a      	movs	r3, #10
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	8819      	ldrh	r1, [r3, #0]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	4b51      	ldr	r3, [pc, #324]	@ (800492c <HAL_I2C_Master_Transmit+0x24c>)
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	0023      	movs	r3, r4
 80047ea:	f000 fc45 	bl	8005078 <I2C_TransferConfig>
 80047ee:	e06f      	b.n	80048d0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	697c      	ldr	r4, [r7, #20]
 80047f8:	230a      	movs	r3, #10
 80047fa:	18fb      	adds	r3, r7, r3
 80047fc:	8819      	ldrh	r1, [r3, #0]
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	4b4a      	ldr	r3, [pc, #296]	@ (800492c <HAL_I2C_Master_Transmit+0x24c>)
 8004802:	9300      	str	r3, [sp, #0]
 8004804:	0023      	movs	r3, r4
 8004806:	f000 fc37 	bl	8005078 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800480a:	e061      	b.n	80048d0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	0018      	movs	r0, r3
 8004814:	f000 fa10 	bl	8004c38 <I2C_WaitOnTXISFlagUntilTimeout>
 8004818:	1e03      	subs	r3, r0, #0
 800481a:	d001      	beq.n	8004820 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 800481c:	2301      	movs	r3, #1
 800481e:	e081      	b.n	8004924 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004824:	781a      	ldrb	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	1c5a      	adds	r2, r3, #1
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483a:	b29b      	uxth	r3, r3
 800483c:	3b01      	subs	r3, #1
 800483e:	b29a      	uxth	r2, r3
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004848:	3b01      	subs	r3, #1
 800484a:	b29a      	uxth	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d03a      	beq.n	80048d0 <HAL_I2C_Master_Transmit+0x1f0>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800485e:	2b00      	cmp	r3, #0
 8004860:	d136      	bne.n	80048d0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004862:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	0013      	movs	r3, r2
 800486c:	2200      	movs	r2, #0
 800486e:	2180      	movs	r1, #128	@ 0x80
 8004870:	f000 f98a 	bl	8004b88 <I2C_WaitOnFlagUntilTimeout>
 8004874:	1e03      	subs	r3, r0, #0
 8004876:	d001      	beq.n	800487c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e053      	b.n	8004924 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004880:	b29b      	uxth	r3, r3
 8004882:	2bff      	cmp	r3, #255	@ 0xff
 8004884:	d911      	bls.n	80048aa <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	22ff      	movs	r2, #255	@ 0xff
 800488a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004890:	b2da      	uxtb	r2, r3
 8004892:	2380      	movs	r3, #128	@ 0x80
 8004894:	045c      	lsls	r4, r3, #17
 8004896:	230a      	movs	r3, #10
 8004898:	18fb      	adds	r3, r7, r3
 800489a:	8819      	ldrh	r1, [r3, #0]
 800489c:	68f8      	ldr	r0, [r7, #12]
 800489e:	2300      	movs	r3, #0
 80048a0:	9300      	str	r3, [sp, #0]
 80048a2:	0023      	movs	r3, r4
 80048a4:	f000 fbe8 	bl	8005078 <I2C_TransferConfig>
 80048a8:	e012      	b.n	80048d0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	2380      	movs	r3, #128	@ 0x80
 80048bc:	049c      	lsls	r4, r3, #18
 80048be:	230a      	movs	r3, #10
 80048c0:	18fb      	adds	r3, r7, r3
 80048c2:	8819      	ldrh	r1, [r3, #0]
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	2300      	movs	r3, #0
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	0023      	movs	r3, r4
 80048cc:	f000 fbd4 	bl	8005078 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d198      	bne.n	800480c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048da:	693a      	ldr	r2, [r7, #16]
 80048dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	0018      	movs	r0, r3
 80048e2:	f000 f9ef 	bl	8004cc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80048e6:	1e03      	subs	r3, r0, #0
 80048e8:	d001      	beq.n	80048ee <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e01a      	b.n	8004924 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2220      	movs	r2, #32
 80048f4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	490b      	ldr	r1, [pc, #44]	@ (8004930 <HAL_I2C_Master_Transmit+0x250>)
 8004902:	400a      	ands	r2, r1
 8004904:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2241      	movs	r2, #65	@ 0x41
 800490a:	2120      	movs	r1, #32
 800490c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2242      	movs	r2, #66	@ 0x42
 8004912:	2100      	movs	r1, #0
 8004914:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2240      	movs	r2, #64	@ 0x40
 800491a:	2100      	movs	r1, #0
 800491c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800491e:	2300      	movs	r3, #0
 8004920:	e000      	b.n	8004924 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8004922:	2302      	movs	r3, #2
  }
}
 8004924:	0018      	movs	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	b007      	add	sp, #28
 800492a:	bd90      	pop	{r4, r7, pc}
 800492c:	80002000 	.word	0x80002000
 8004930:	fe00e800 	.word	0xfe00e800

08004934 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004934:	b590      	push	{r4, r7, lr}
 8004936:	b089      	sub	sp, #36	@ 0x24
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	0008      	movs	r0, r1
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	0019      	movs	r1, r3
 8004942:	230a      	movs	r3, #10
 8004944:	18fb      	adds	r3, r7, r3
 8004946:	1c02      	adds	r2, r0, #0
 8004948:	801a      	strh	r2, [r3, #0]
 800494a:	2308      	movs	r3, #8
 800494c:	18fb      	adds	r3, r7, r3
 800494e:	1c0a      	adds	r2, r1, #0
 8004950:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2241      	movs	r2, #65	@ 0x41
 8004956:	5c9b      	ldrb	r3, [r3, r2]
 8004958:	b2db      	uxtb	r3, r3
 800495a:	2b20      	cmp	r3, #32
 800495c:	d000      	beq.n	8004960 <HAL_I2C_Master_Receive+0x2c>
 800495e:	e0e8      	b.n	8004b32 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2240      	movs	r2, #64	@ 0x40
 8004964:	5c9b      	ldrb	r3, [r3, r2]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d101      	bne.n	800496e <HAL_I2C_Master_Receive+0x3a>
 800496a:	2302      	movs	r3, #2
 800496c:	e0e2      	b.n	8004b34 <HAL_I2C_Master_Receive+0x200>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2240      	movs	r2, #64	@ 0x40
 8004972:	2101      	movs	r1, #1
 8004974:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004976:	f7ff fb45 	bl	8004004 <HAL_GetTick>
 800497a:	0003      	movs	r3, r0
 800497c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800497e:	2380      	movs	r3, #128	@ 0x80
 8004980:	0219      	lsls	r1, r3, #8
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	9300      	str	r3, [sp, #0]
 8004988:	2319      	movs	r3, #25
 800498a:	2201      	movs	r2, #1
 800498c:	f000 f8fc 	bl	8004b88 <I2C_WaitOnFlagUntilTimeout>
 8004990:	1e03      	subs	r3, r0, #0
 8004992:	d001      	beq.n	8004998 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e0cd      	b.n	8004b34 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2241      	movs	r2, #65	@ 0x41
 800499c:	2122      	movs	r1, #34	@ 0x22
 800499e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2242      	movs	r2, #66	@ 0x42
 80049a4:	2110      	movs	r1, #16
 80049a6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2208      	movs	r2, #8
 80049b8:	18ba      	adds	r2, r7, r2
 80049ba:	8812      	ldrh	r2, [r2, #0]
 80049bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	2bff      	cmp	r3, #255	@ 0xff
 80049cc:	d911      	bls.n	80049f2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	22ff      	movs	r2, #255	@ 0xff
 80049d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	2380      	movs	r3, #128	@ 0x80
 80049dc:	045c      	lsls	r4, r3, #17
 80049de:	230a      	movs	r3, #10
 80049e0:	18fb      	adds	r3, r7, r3
 80049e2:	8819      	ldrh	r1, [r3, #0]
 80049e4:	68f8      	ldr	r0, [r7, #12]
 80049e6:	4b55      	ldr	r3, [pc, #340]	@ (8004b3c <HAL_I2C_Master_Receive+0x208>)
 80049e8:	9300      	str	r3, [sp, #0]
 80049ea:	0023      	movs	r3, r4
 80049ec:	f000 fb44 	bl	8005078 <I2C_TransferConfig>
 80049f0:	e076      	b.n	8004ae0 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a00:	b2da      	uxtb	r2, r3
 8004a02:	2380      	movs	r3, #128	@ 0x80
 8004a04:	049c      	lsls	r4, r3, #18
 8004a06:	230a      	movs	r3, #10
 8004a08:	18fb      	adds	r3, r7, r3
 8004a0a:	8819      	ldrh	r1, [r3, #0]
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	4b4b      	ldr	r3, [pc, #300]	@ (8004b3c <HAL_I2C_Master_Receive+0x208>)
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	0023      	movs	r3, r4
 8004a14:	f000 fb30 	bl	8005078 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004a18:	e062      	b.n	8004ae0 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	0018      	movs	r0, r3
 8004a22:	f000 f993 	bl	8004d4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a26:	1e03      	subs	r3, r0, #0
 8004a28:	d001      	beq.n	8004a2e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e082      	b.n	8004b34 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	b2d2      	uxtb	r2, r2
 8004a3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a40:	1c5a      	adds	r2, r3, #1
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d03a      	beq.n	8004ae0 <HAL_I2C_Master_Receive+0x1ac>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d136      	bne.n	8004ae0 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a74:	68f8      	ldr	r0, [r7, #12]
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	0013      	movs	r3, r2
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2180      	movs	r1, #128	@ 0x80
 8004a80:	f000 f882 	bl	8004b88 <I2C_WaitOnFlagUntilTimeout>
 8004a84:	1e03      	subs	r3, r0, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e053      	b.n	8004b34 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a90:	b29b      	uxth	r3, r3
 8004a92:	2bff      	cmp	r3, #255	@ 0xff
 8004a94:	d911      	bls.n	8004aba <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	22ff      	movs	r2, #255	@ 0xff
 8004a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa0:	b2da      	uxtb	r2, r3
 8004aa2:	2380      	movs	r3, #128	@ 0x80
 8004aa4:	045c      	lsls	r4, r3, #17
 8004aa6:	230a      	movs	r3, #10
 8004aa8:	18fb      	adds	r3, r7, r3
 8004aaa:	8819      	ldrh	r1, [r3, #0]
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	2300      	movs	r3, #0
 8004ab0:	9300      	str	r3, [sp, #0]
 8004ab2:	0023      	movs	r3, r4
 8004ab4:	f000 fae0 	bl	8005078 <I2C_TransferConfig>
 8004ab8:	e012      	b.n	8004ae0 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac8:	b2da      	uxtb	r2, r3
 8004aca:	2380      	movs	r3, #128	@ 0x80
 8004acc:	049c      	lsls	r4, r3, #18
 8004ace:	230a      	movs	r3, #10
 8004ad0:	18fb      	adds	r3, r7, r3
 8004ad2:	8819      	ldrh	r1, [r3, #0]
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	0023      	movs	r3, r4
 8004adc:	f000 facc 	bl	8005078 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d197      	bne.n	8004a1a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	0018      	movs	r0, r3
 8004af2:	f000 f8e7 	bl	8004cc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004af6:	1e03      	subs	r3, r0, #0
 8004af8:	d001      	beq.n	8004afe <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e01a      	b.n	8004b34 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2220      	movs	r2, #32
 8004b04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	490b      	ldr	r1, [pc, #44]	@ (8004b40 <HAL_I2C_Master_Receive+0x20c>)
 8004b12:	400a      	ands	r2, r1
 8004b14:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2241      	movs	r2, #65	@ 0x41
 8004b1a:	2120      	movs	r1, #32
 8004b1c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2242      	movs	r2, #66	@ 0x42
 8004b22:	2100      	movs	r1, #0
 8004b24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2240      	movs	r2, #64	@ 0x40
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	e000      	b.n	8004b34 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8004b32:	2302      	movs	r3, #2
  }
}
 8004b34:	0018      	movs	r0, r3
 8004b36:	46bd      	mov	sp, r7
 8004b38:	b007      	add	sp, #28
 8004b3a:	bd90      	pop	{r4, r7, pc}
 8004b3c:	80002400 	.word	0x80002400
 8004b40:	fe00e800 	.word	0xfe00e800

08004b44 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	699b      	ldr	r3, [r3, #24]
 8004b52:	2202      	movs	r2, #2
 8004b54:	4013      	ands	r3, r2
 8004b56:	2b02      	cmp	r3, #2
 8004b58:	d103      	bne.n	8004b62 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d007      	beq.n	8004b80 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	699a      	ldr	r2, [r3, #24]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	619a      	str	r2, [r3, #24]
  }
}
 8004b80:	46c0      	nop			@ (mov r8, r8)
 8004b82:	46bd      	mov	sp, r7
 8004b84:	b002      	add	sp, #8
 8004b86:	bd80      	pop	{r7, pc}

08004b88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b084      	sub	sp, #16
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	603b      	str	r3, [r7, #0]
 8004b94:	1dfb      	adds	r3, r7, #7
 8004b96:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004b98:	e03a      	b.n	8004c10 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	6839      	ldr	r1, [r7, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	0018      	movs	r0, r3
 8004ba2:	f000 f971 	bl	8004e88 <I2C_IsErrorOccurred>
 8004ba6:	1e03      	subs	r3, r0, #0
 8004ba8:	d001      	beq.n	8004bae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e040      	b.n	8004c30 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	d02d      	beq.n	8004c10 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bb4:	f7ff fa26 	bl	8004004 <HAL_GetTick>
 8004bb8:	0002      	movs	r2, r0
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d302      	bcc.n	8004bca <I2C_WaitOnFlagUntilTimeout+0x42>
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d122      	bne.n	8004c10 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	699b      	ldr	r3, [r3, #24]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	425a      	negs	r2, r3
 8004bda:	4153      	adcs	r3, r2
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	001a      	movs	r2, r3
 8004be0:	1dfb      	adds	r3, r7, #7
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d113      	bne.n	8004c10 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bec:	2220      	movs	r2, #32
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2241      	movs	r2, #65	@ 0x41
 8004bf8:	2120      	movs	r1, #32
 8004bfa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2242      	movs	r2, #66	@ 0x42
 8004c00:	2100      	movs	r1, #0
 8004c02:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2240      	movs	r2, #64	@ 0x40
 8004c08:	2100      	movs	r1, #0
 8004c0a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e00f      	b.n	8004c30 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	4013      	ands	r3, r2
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	425a      	negs	r2, r3
 8004c20:	4153      	adcs	r3, r2
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	001a      	movs	r2, r3
 8004c26:	1dfb      	adds	r3, r7, #7
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d0b5      	beq.n	8004b9a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	0018      	movs	r0, r3
 8004c32:	46bd      	mov	sp, r7
 8004c34:	b004      	add	sp, #16
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004c44:	e032      	b.n	8004cac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	68b9      	ldr	r1, [r7, #8]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f000 f91b 	bl	8004e88 <I2C_IsErrorOccurred>
 8004c52:	1e03      	subs	r3, r0, #0
 8004c54:	d001      	beq.n	8004c5a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e030      	b.n	8004cbc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	d025      	beq.n	8004cac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c60:	f7ff f9d0 	bl	8004004 <HAL_GetTick>
 8004c64:	0002      	movs	r2, r0
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d302      	bcc.n	8004c76 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d11a      	bne.n	8004cac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	2202      	movs	r2, #2
 8004c7e:	4013      	ands	r3, r2
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d013      	beq.n	8004cac <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c88:	2220      	movs	r2, #32
 8004c8a:	431a      	orrs	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	2241      	movs	r2, #65	@ 0x41
 8004c94:	2120      	movs	r1, #32
 8004c96:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2242      	movs	r2, #66	@ 0x42
 8004c9c:	2100      	movs	r1, #0
 8004c9e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2240      	movs	r2, #64	@ 0x40
 8004ca4:	2100      	movs	r1, #0
 8004ca6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e007      	b.n	8004cbc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	699b      	ldr	r3, [r3, #24]
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d1c5      	bne.n	8004c46 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	b004      	add	sp, #16
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004cd0:	e02f      	b.n	8004d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	68b9      	ldr	r1, [r7, #8]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f000 f8d5 	bl	8004e88 <I2C_IsErrorOccurred>
 8004cde:	1e03      	subs	r3, r0, #0
 8004ce0:	d001      	beq.n	8004ce6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e02d      	b.n	8004d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ce6:	f7ff f98d 	bl	8004004 <HAL_GetTick>
 8004cea:	0002      	movs	r2, r0
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	68ba      	ldr	r2, [r7, #8]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d302      	bcc.n	8004cfc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d11a      	bne.n	8004d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	2220      	movs	r2, #32
 8004d04:	4013      	ands	r3, r2
 8004d06:	2b20      	cmp	r3, #32
 8004d08:	d013      	beq.n	8004d32 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0e:	2220      	movs	r2, #32
 8004d10:	431a      	orrs	r2, r3
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2241      	movs	r2, #65	@ 0x41
 8004d1a:	2120      	movs	r1, #32
 8004d1c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2242      	movs	r2, #66	@ 0x42
 8004d22:	2100      	movs	r1, #0
 8004d24:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2240      	movs	r2, #64	@ 0x40
 8004d2a:	2100      	movs	r1, #0
 8004d2c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e007      	b.n	8004d42 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	2220      	movs	r2, #32
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b20      	cmp	r3, #32
 8004d3e:	d1c8      	bne.n	8004cd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	0018      	movs	r0, r3
 8004d44:	46bd      	mov	sp, r7
 8004d46:	b004      	add	sp, #16
 8004d48:	bd80      	pop	{r7, pc}
	...

08004d4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d58:	2317      	movs	r3, #23
 8004d5a:	18fb      	adds	r3, r7, r3
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004d60:	e07b      	b.n	8004e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d62:	687a      	ldr	r2, [r7, #4]
 8004d64:	68b9      	ldr	r1, [r7, #8]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f000 f88d 	bl	8004e88 <I2C_IsErrorOccurred>
 8004d6e:	1e03      	subs	r3, r0, #0
 8004d70:	d003      	beq.n	8004d7a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004d72:	2317      	movs	r3, #23
 8004d74:	18fb      	adds	r3, r7, r3
 8004d76:	2201      	movs	r2, #1
 8004d78:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	2220      	movs	r2, #32
 8004d82:	4013      	ands	r3, r2
 8004d84:	2b20      	cmp	r3, #32
 8004d86:	d140      	bne.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8004d88:	2117      	movs	r1, #23
 8004d8a:	187b      	adds	r3, r7, r1
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d13b      	bne.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	2204      	movs	r2, #4
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	d106      	bne.n	8004dae <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d002      	beq.n	8004dae <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8004da8:	187b      	adds	r3, r7, r1
 8004daa:	2200      	movs	r2, #0
 8004dac:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	699b      	ldr	r3, [r3, #24]
 8004db4:	2210      	movs	r2, #16
 8004db6:	4013      	ands	r3, r2
 8004db8:	2b10      	cmp	r3, #16
 8004dba:	d123      	bne.n	8004e04 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2210      	movs	r2, #16
 8004dc2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2204      	movs	r2, #4
 8004dc8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2220      	movs	r2, #32
 8004dd0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	4929      	ldr	r1, [pc, #164]	@ (8004e84 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8004dde:	400a      	ands	r2, r1
 8004de0:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2241      	movs	r2, #65	@ 0x41
 8004de6:	2120      	movs	r1, #32
 8004de8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2242      	movs	r2, #66	@ 0x42
 8004dee:	2100      	movs	r1, #0
 8004df0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2240      	movs	r2, #64	@ 0x40
 8004df6:	2100      	movs	r1, #0
 8004df8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004dfa:	2317      	movs	r3, #23
 8004dfc:	18fb      	adds	r3, r7, r3
 8004dfe:	2201      	movs	r2, #1
 8004e00:	701a      	strb	r2, [r3, #0]
 8004e02:	e002      	b.n	8004e0a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004e0a:	f7ff f8fb 	bl	8004004 <HAL_GetTick>
 8004e0e:	0002      	movs	r2, r0
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d302      	bcc.n	8004e20 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d11c      	bne.n	8004e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004e20:	2017      	movs	r0, #23
 8004e22:	183b      	adds	r3, r7, r0
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d117      	bne.n	8004e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	2204      	movs	r2, #4
 8004e32:	4013      	ands	r3, r2
 8004e34:	2b04      	cmp	r3, #4
 8004e36:	d010      	beq.n	8004e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2241      	movs	r2, #65	@ 0x41
 8004e48:	2120      	movs	r1, #32
 8004e4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2240      	movs	r2, #64	@ 0x40
 8004e50:	2100      	movs	r1, #0
 8004e52:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004e54:	183b      	adds	r3, r7, r0
 8004e56:	2201      	movs	r2, #1
 8004e58:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	2204      	movs	r2, #4
 8004e62:	4013      	ands	r3, r2
 8004e64:	2b04      	cmp	r3, #4
 8004e66:	d005      	beq.n	8004e74 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004e68:	2317      	movs	r3, #23
 8004e6a:	18fb      	adds	r3, r7, r3
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d100      	bne.n	8004e74 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004e72:	e776      	b.n	8004d62 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004e74:	2317      	movs	r3, #23
 8004e76:	18fb      	adds	r3, r7, r3
 8004e78:	781b      	ldrb	r3, [r3, #0]
}
 8004e7a:	0018      	movs	r0, r3
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	b006      	add	sp, #24
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	46c0      	nop			@ (mov r8, r8)
 8004e84:	fe00e800 	.word	0xfe00e800

08004e88 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b08a      	sub	sp, #40	@ 0x28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	60f8      	str	r0, [r7, #12]
 8004e90:	60b9      	str	r1, [r7, #8]
 8004e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e94:	2327      	movs	r3, #39	@ 0x27
 8004e96:	18fb      	adds	r3, r7, r3
 8004e98:	2200      	movs	r2, #0
 8004e9a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	2210      	movs	r2, #16
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	d100      	bne.n	8004eb6 <I2C_IsErrorOccurred+0x2e>
 8004eb4:	e079      	b.n	8004faa <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	2210      	movs	r2, #16
 8004ebc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ebe:	e057      	b.n	8004f70 <I2C_IsErrorOccurred+0xe8>
 8004ec0:	2227      	movs	r2, #39	@ 0x27
 8004ec2:	18bb      	adds	r3, r7, r2
 8004ec4:	18ba      	adds	r2, r7, r2
 8004ec6:	7812      	ldrb	r2, [r2, #0]
 8004ec8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	d04f      	beq.n	8004f70 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ed0:	f7ff f898 	bl	8004004 <HAL_GetTick>
 8004ed4:	0002      	movs	r2, r0
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	68ba      	ldr	r2, [r7, #8]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d302      	bcc.n	8004ee6 <I2C_IsErrorOccurred+0x5e>
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d144      	bne.n	8004f70 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	685a      	ldr	r2, [r3, #4]
 8004eec:	2380      	movs	r3, #128	@ 0x80
 8004eee:	01db      	lsls	r3, r3, #7
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004ef4:	2013      	movs	r0, #19
 8004ef6:	183b      	adds	r3, r7, r0
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	2142      	movs	r1, #66	@ 0x42
 8004efc:	5c52      	ldrb	r2, [r2, r1]
 8004efe:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	699a      	ldr	r2, [r3, #24]
 8004f06:	2380      	movs	r3, #128	@ 0x80
 8004f08:	021b      	lsls	r3, r3, #8
 8004f0a:	401a      	ands	r2, r3
 8004f0c:	2380      	movs	r3, #128	@ 0x80
 8004f0e:	021b      	lsls	r3, r3, #8
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d126      	bne.n	8004f62 <I2C_IsErrorOccurred+0xda>
 8004f14:	697a      	ldr	r2, [r7, #20]
 8004f16:	2380      	movs	r3, #128	@ 0x80
 8004f18:	01db      	lsls	r3, r3, #7
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d021      	beq.n	8004f62 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004f1e:	183b      	adds	r3, r7, r0
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	2b20      	cmp	r3, #32
 8004f24:	d01d      	beq.n	8004f62 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	685a      	ldr	r2, [r3, #4]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2180      	movs	r1, #128	@ 0x80
 8004f32:	01c9      	lsls	r1, r1, #7
 8004f34:	430a      	orrs	r2, r1
 8004f36:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004f38:	f7ff f864 	bl	8004004 <HAL_GetTick>
 8004f3c:	0003      	movs	r3, r0
 8004f3e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f40:	e00f      	b.n	8004f62 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004f42:	f7ff f85f 	bl	8004004 <HAL_GetTick>
 8004f46:	0002      	movs	r2, r0
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b19      	cmp	r3, #25
 8004f4e:	d908      	bls.n	8004f62 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004f50:	6a3b      	ldr	r3, [r7, #32]
 8004f52:	2220      	movs	r2, #32
 8004f54:	4313      	orrs	r3, r2
 8004f56:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004f58:	2327      	movs	r3, #39	@ 0x27
 8004f5a:	18fb      	adds	r3, r7, r3
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	701a      	strb	r2, [r3, #0]

              break;
 8004f60:	e006      	b.n	8004f70 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	2b20      	cmp	r3, #32
 8004f6e:	d1e8      	bne.n	8004f42 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	699b      	ldr	r3, [r3, #24]
 8004f76:	2220      	movs	r2, #32
 8004f78:	4013      	ands	r3, r2
 8004f7a:	2b20      	cmp	r3, #32
 8004f7c:	d004      	beq.n	8004f88 <I2C_IsErrorOccurred+0x100>
 8004f7e:	2327      	movs	r3, #39	@ 0x27
 8004f80:	18fb      	adds	r3, r7, r3
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d09b      	beq.n	8004ec0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f88:	2327      	movs	r3, #39	@ 0x27
 8004f8a:	18fb      	adds	r3, r7, r3
 8004f8c:	781b      	ldrb	r3, [r3, #0]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d103      	bne.n	8004f9a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2220      	movs	r2, #32
 8004f98:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004f9a:	6a3b      	ldr	r3, [r7, #32]
 8004f9c:	2204      	movs	r2, #4
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004fa2:	2327      	movs	r3, #39	@ 0x27
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	699b      	ldr	r3, [r3, #24]
 8004fb0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	2380      	movs	r3, #128	@ 0x80
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	4013      	ands	r3, r2
 8004fba:	d00c      	beq.n	8004fd6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	2201      	movs	r2, #1
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2280      	movs	r2, #128	@ 0x80
 8004fca:	0052      	lsls	r2, r2, #1
 8004fcc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004fce:	2327      	movs	r3, #39	@ 0x27
 8004fd0:	18fb      	adds	r3, r7, r3
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004fd6:	69ba      	ldr	r2, [r7, #24]
 8004fd8:	2380      	movs	r3, #128	@ 0x80
 8004fda:	00db      	lsls	r3, r3, #3
 8004fdc:	4013      	ands	r3, r2
 8004fde:	d00c      	beq.n	8004ffa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004fe0:	6a3b      	ldr	r3, [r7, #32]
 8004fe2:	2208      	movs	r2, #8
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2280      	movs	r2, #128	@ 0x80
 8004fee:	00d2      	lsls	r2, r2, #3
 8004ff0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ff2:	2327      	movs	r3, #39	@ 0x27
 8004ff4:	18fb      	adds	r3, r7, r3
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ffa:	69ba      	ldr	r2, [r7, #24]
 8004ffc:	2380      	movs	r3, #128	@ 0x80
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	4013      	ands	r3, r2
 8005002:	d00c      	beq.n	800501e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005004:	6a3b      	ldr	r3, [r7, #32]
 8005006:	2202      	movs	r2, #2
 8005008:	4313      	orrs	r3, r2
 800500a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2280      	movs	r2, #128	@ 0x80
 8005012:	0092      	lsls	r2, r2, #2
 8005014:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005016:	2327      	movs	r3, #39	@ 0x27
 8005018:	18fb      	adds	r3, r7, r3
 800501a:	2201      	movs	r2, #1
 800501c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800501e:	2327      	movs	r3, #39	@ 0x27
 8005020:	18fb      	adds	r3, r7, r3
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01d      	beq.n	8005064 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	0018      	movs	r0, r3
 800502c:	f7ff fd8a 	bl	8004b44 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	490e      	ldr	r1, [pc, #56]	@ (8005074 <I2C_IsErrorOccurred+0x1ec>)
 800503c:	400a      	ands	r2, r1
 800503e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	431a      	orrs	r2, r3
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2241      	movs	r2, #65	@ 0x41
 8005050:	2120      	movs	r1, #32
 8005052:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2242      	movs	r2, #66	@ 0x42
 8005058:	2100      	movs	r1, #0
 800505a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2240      	movs	r2, #64	@ 0x40
 8005060:	2100      	movs	r1, #0
 8005062:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005064:	2327      	movs	r3, #39	@ 0x27
 8005066:	18fb      	adds	r3, r7, r3
 8005068:	781b      	ldrb	r3, [r3, #0]
}
 800506a:	0018      	movs	r0, r3
 800506c:	46bd      	mov	sp, r7
 800506e:	b00a      	add	sp, #40	@ 0x28
 8005070:	bd80      	pop	{r7, pc}
 8005072:	46c0      	nop			@ (mov r8, r8)
 8005074:	fe00e800 	.word	0xfe00e800

08005078 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005078:	b590      	push	{r4, r7, lr}
 800507a:	b087      	sub	sp, #28
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	0008      	movs	r0, r1
 8005082:	0011      	movs	r1, r2
 8005084:	607b      	str	r3, [r7, #4]
 8005086:	240a      	movs	r4, #10
 8005088:	193b      	adds	r3, r7, r4
 800508a:	1c02      	adds	r2, r0, #0
 800508c:	801a      	strh	r2, [r3, #0]
 800508e:	2009      	movs	r0, #9
 8005090:	183b      	adds	r3, r7, r0
 8005092:	1c0a      	adds	r2, r1, #0
 8005094:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005096:	193b      	adds	r3, r7, r4
 8005098:	881b      	ldrh	r3, [r3, #0]
 800509a:	059b      	lsls	r3, r3, #22
 800509c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800509e:	183b      	adds	r3, r7, r0
 80050a0:	781b      	ldrb	r3, [r3, #0]
 80050a2:	0419      	lsls	r1, r3, #16
 80050a4:	23ff      	movs	r3, #255	@ 0xff
 80050a6:	041b      	lsls	r3, r3, #16
 80050a8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050aa:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80050b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b2:	4313      	orrs	r3, r2
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	085b      	lsrs	r3, r3, #1
 80050b8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050c2:	0d51      	lsrs	r1, r2, #21
 80050c4:	2280      	movs	r2, #128	@ 0x80
 80050c6:	00d2      	lsls	r2, r2, #3
 80050c8:	400a      	ands	r2, r1
 80050ca:	4907      	ldr	r1, [pc, #28]	@ (80050e8 <I2C_TransferConfig+0x70>)
 80050cc:	430a      	orrs	r2, r1
 80050ce:	43d2      	mvns	r2, r2
 80050d0:	401a      	ands	r2, r3
 80050d2:	0011      	movs	r1, r2
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	430a      	orrs	r2, r1
 80050dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80050de:	46c0      	nop			@ (mov r8, r8)
 80050e0:	46bd      	mov	sp, r7
 80050e2:	b007      	add	sp, #28
 80050e4:	bd90      	pop	{r4, r7, pc}
 80050e6:	46c0      	nop			@ (mov r8, r8)
 80050e8:	03ff63ff 	.word	0x03ff63ff

080050ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b082      	sub	sp, #8
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2241      	movs	r2, #65	@ 0x41
 80050fa:	5c9b      	ldrb	r3, [r3, r2]
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b20      	cmp	r3, #32
 8005100:	d138      	bne.n	8005174 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2240      	movs	r2, #64	@ 0x40
 8005106:	5c9b      	ldrb	r3, [r3, r2]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800510c:	2302      	movs	r3, #2
 800510e:	e032      	b.n	8005176 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2240      	movs	r2, #64	@ 0x40
 8005114:	2101      	movs	r1, #1
 8005116:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2241      	movs	r2, #65	@ 0x41
 800511c:	2124      	movs	r1, #36	@ 0x24
 800511e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	2101      	movs	r1, #1
 800512c:	438a      	bics	r2, r1
 800512e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4911      	ldr	r1, [pc, #68]	@ (8005180 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800513c:	400a      	ands	r2, r1
 800513e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	6819      	ldr	r1, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	2101      	movs	r1, #1
 800515c:	430a      	orrs	r2, r1
 800515e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2241      	movs	r2, #65	@ 0x41
 8005164:	2120      	movs	r1, #32
 8005166:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2240      	movs	r2, #64	@ 0x40
 800516c:	2100      	movs	r1, #0
 800516e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005170:	2300      	movs	r3, #0
 8005172:	e000      	b.n	8005176 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005174:	2302      	movs	r3, #2
  }
}
 8005176:	0018      	movs	r0, r3
 8005178:	46bd      	mov	sp, r7
 800517a:	b002      	add	sp, #8
 800517c:	bd80      	pop	{r7, pc}
 800517e:	46c0      	nop			@ (mov r8, r8)
 8005180:	ffffefff 	.word	0xffffefff

08005184 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2241      	movs	r2, #65	@ 0x41
 8005192:	5c9b      	ldrb	r3, [r3, r2]
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b20      	cmp	r3, #32
 8005198:	d139      	bne.n	800520e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2240      	movs	r2, #64	@ 0x40
 800519e:	5c9b      	ldrb	r3, [r3, r2]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d101      	bne.n	80051a8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80051a4:	2302      	movs	r3, #2
 80051a6:	e033      	b.n	8005210 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2240      	movs	r2, #64	@ 0x40
 80051ac:	2101      	movs	r1, #1
 80051ae:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2241      	movs	r2, #65	@ 0x41
 80051b4:	2124      	movs	r1, #36	@ 0x24
 80051b6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2101      	movs	r1, #1
 80051c4:	438a      	bics	r2, r1
 80051c6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4a11      	ldr	r2, [pc, #68]	@ (8005218 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80051d4:	4013      	ands	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	021b      	lsls	r3, r3, #8
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	4313      	orrs	r3, r2
 80051e0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681a      	ldr	r2, [r3, #0]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	2101      	movs	r1, #1
 80051f6:	430a      	orrs	r2, r1
 80051f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2241      	movs	r2, #65	@ 0x41
 80051fe:	2120      	movs	r1, #32
 8005200:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2240      	movs	r2, #64	@ 0x40
 8005206:	2100      	movs	r1, #0
 8005208:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800520a:	2300      	movs	r3, #0
 800520c:	e000      	b.n	8005210 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800520e:	2302      	movs	r3, #2
  }
}
 8005210:	0018      	movs	r0, r3
 8005212:	46bd      	mov	sp, r7
 8005214:	b004      	add	sp, #16
 8005216:	bd80      	pop	{r7, pc}
 8005218:	fffff0ff 	.word	0xfffff0ff

0800521c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005224:	4b19      	ldr	r3, [pc, #100]	@ (800528c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a19      	ldr	r2, [pc, #100]	@ (8005290 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800522a:	4013      	ands	r3, r2
 800522c:	0019      	movs	r1, r3
 800522e:	4b17      	ldr	r3, [pc, #92]	@ (800528c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	430a      	orrs	r2, r1
 8005234:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	2380      	movs	r3, #128	@ 0x80
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	429a      	cmp	r2, r3
 800523e:	d11f      	bne.n	8005280 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005240:	4b14      	ldr	r3, [pc, #80]	@ (8005294 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	0013      	movs	r3, r2
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	189b      	adds	r3, r3, r2
 800524a:	005b      	lsls	r3, r3, #1
 800524c:	4912      	ldr	r1, [pc, #72]	@ (8005298 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800524e:	0018      	movs	r0, r3
 8005250:	f7fa ff6a 	bl	8000128 <__udivsi3>
 8005254:	0003      	movs	r3, r0
 8005256:	3301      	adds	r3, #1
 8005258:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800525a:	e008      	b.n	800526e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d003      	beq.n	800526a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	3b01      	subs	r3, #1
 8005266:	60fb      	str	r3, [r7, #12]
 8005268:	e001      	b.n	800526e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e009      	b.n	8005282 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800526e:	4b07      	ldr	r3, [pc, #28]	@ (800528c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005270:	695a      	ldr	r2, [r3, #20]
 8005272:	2380      	movs	r3, #128	@ 0x80
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	401a      	ands	r2, r3
 8005278:	2380      	movs	r3, #128	@ 0x80
 800527a:	00db      	lsls	r3, r3, #3
 800527c:	429a      	cmp	r2, r3
 800527e:	d0ed      	beq.n	800525c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	0018      	movs	r0, r3
 8005284:	46bd      	mov	sp, r7
 8005286:	b004      	add	sp, #16
 8005288:	bd80      	pop	{r7, pc}
 800528a:	46c0      	nop			@ (mov r8, r8)
 800528c:	40007000 	.word	0x40007000
 8005290:	fffff9ff 	.word	0xfffff9ff
 8005294:	20000e84 	.word	0x20000e84
 8005298:	000f4240 	.word	0x000f4240

0800529c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80052a0:	4b03      	ldr	r3, [pc, #12]	@ (80052b0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80052a2:	689a      	ldr	r2, [r3, #8]
 80052a4:	23e0      	movs	r3, #224	@ 0xe0
 80052a6:	01db      	lsls	r3, r3, #7
 80052a8:	4013      	ands	r3, r2
}
 80052aa:	0018      	movs	r0, r3
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40021000 	.word	0x40021000

080052b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b088      	sub	sp, #32
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d102      	bne.n	80052c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	f000 fb50 	bl	8005968 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2201      	movs	r2, #1
 80052ce:	4013      	ands	r3, r2
 80052d0:	d100      	bne.n	80052d4 <HAL_RCC_OscConfig+0x20>
 80052d2:	e07c      	b.n	80053ce <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052d4:	4bc3      	ldr	r3, [pc, #780]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	2238      	movs	r2, #56	@ 0x38
 80052da:	4013      	ands	r3, r2
 80052dc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052de:	4bc1      	ldr	r3, [pc, #772]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80052e0:	68db      	ldr	r3, [r3, #12]
 80052e2:	2203      	movs	r2, #3
 80052e4:	4013      	ands	r3, r2
 80052e6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	2b10      	cmp	r3, #16
 80052ec:	d102      	bne.n	80052f4 <HAL_RCC_OscConfig+0x40>
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2b03      	cmp	r3, #3
 80052f2:	d002      	beq.n	80052fa <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	2b08      	cmp	r3, #8
 80052f8:	d10b      	bne.n	8005312 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052fa:	4bba      	ldr	r3, [pc, #744]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	2380      	movs	r3, #128	@ 0x80
 8005300:	029b      	lsls	r3, r3, #10
 8005302:	4013      	ands	r3, r2
 8005304:	d062      	beq.n	80053cc <HAL_RCC_OscConfig+0x118>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d15e      	bne.n	80053cc <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e32a      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	2380      	movs	r3, #128	@ 0x80
 8005318:	025b      	lsls	r3, r3, #9
 800531a:	429a      	cmp	r2, r3
 800531c:	d107      	bne.n	800532e <HAL_RCC_OscConfig+0x7a>
 800531e:	4bb1      	ldr	r3, [pc, #708]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	4bb0      	ldr	r3, [pc, #704]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005324:	2180      	movs	r1, #128	@ 0x80
 8005326:	0249      	lsls	r1, r1, #9
 8005328:	430a      	orrs	r2, r1
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	e020      	b.n	8005370 <HAL_RCC_OscConfig+0xbc>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	685a      	ldr	r2, [r3, #4]
 8005332:	23a0      	movs	r3, #160	@ 0xa0
 8005334:	02db      	lsls	r3, r3, #11
 8005336:	429a      	cmp	r2, r3
 8005338:	d10e      	bne.n	8005358 <HAL_RCC_OscConfig+0xa4>
 800533a:	4baa      	ldr	r3, [pc, #680]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	4ba9      	ldr	r3, [pc, #676]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005340:	2180      	movs	r1, #128	@ 0x80
 8005342:	02c9      	lsls	r1, r1, #11
 8005344:	430a      	orrs	r2, r1
 8005346:	601a      	str	r2, [r3, #0]
 8005348:	4ba6      	ldr	r3, [pc, #664]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	4ba5      	ldr	r3, [pc, #660]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800534e:	2180      	movs	r1, #128	@ 0x80
 8005350:	0249      	lsls	r1, r1, #9
 8005352:	430a      	orrs	r2, r1
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	e00b      	b.n	8005370 <HAL_RCC_OscConfig+0xbc>
 8005358:	4ba2      	ldr	r3, [pc, #648]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	4ba1      	ldr	r3, [pc, #644]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800535e:	49a2      	ldr	r1, [pc, #648]	@ (80055e8 <HAL_RCC_OscConfig+0x334>)
 8005360:	400a      	ands	r2, r1
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	4b9f      	ldr	r3, [pc, #636]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	4b9e      	ldr	r3, [pc, #632]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800536a:	49a0      	ldr	r1, [pc, #640]	@ (80055ec <HAL_RCC_OscConfig+0x338>)
 800536c:	400a      	ands	r2, r1
 800536e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d014      	beq.n	80053a2 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005378:	f7fe fe44 	bl	8004004 <HAL_GetTick>
 800537c:	0003      	movs	r3, r0
 800537e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005380:	e008      	b.n	8005394 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005382:	f7fe fe3f 	bl	8004004 <HAL_GetTick>
 8005386:	0002      	movs	r2, r0
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	2b64      	cmp	r3, #100	@ 0x64
 800538e:	d901      	bls.n	8005394 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e2e9      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005394:	4b93      	ldr	r3, [pc, #588]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	2380      	movs	r3, #128	@ 0x80
 800539a:	029b      	lsls	r3, r3, #10
 800539c:	4013      	ands	r3, r2
 800539e:	d0f0      	beq.n	8005382 <HAL_RCC_OscConfig+0xce>
 80053a0:	e015      	b.n	80053ce <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a2:	f7fe fe2f 	bl	8004004 <HAL_GetTick>
 80053a6:	0003      	movs	r3, r0
 80053a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053ac:	f7fe fe2a 	bl	8004004 <HAL_GetTick>
 80053b0:	0002      	movs	r2, r0
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b64      	cmp	r3, #100	@ 0x64
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e2d4      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053be:	4b89      	ldr	r3, [pc, #548]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	2380      	movs	r3, #128	@ 0x80
 80053c4:	029b      	lsls	r3, r3, #10
 80053c6:	4013      	ands	r3, r2
 80053c8:	d1f0      	bne.n	80053ac <HAL_RCC_OscConfig+0xf8>
 80053ca:	e000      	b.n	80053ce <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053cc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2202      	movs	r2, #2
 80053d4:	4013      	ands	r3, r2
 80053d6:	d100      	bne.n	80053da <HAL_RCC_OscConfig+0x126>
 80053d8:	e099      	b.n	800550e <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053da:	4b82      	ldr	r3, [pc, #520]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	2238      	movs	r2, #56	@ 0x38
 80053e0:	4013      	ands	r3, r2
 80053e2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053e4:	4b7f      	ldr	r3, [pc, #508]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80053e6:	68db      	ldr	r3, [r3, #12]
 80053e8:	2203      	movs	r2, #3
 80053ea:	4013      	ands	r3, r2
 80053ec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	2b10      	cmp	r3, #16
 80053f2:	d102      	bne.n	80053fa <HAL_RCC_OscConfig+0x146>
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d002      	beq.n	8005400 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80053fa:	69bb      	ldr	r3, [r7, #24]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d135      	bne.n	800546c <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005400:	4b78      	ldr	r3, [pc, #480]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	2380      	movs	r3, #128	@ 0x80
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	4013      	ands	r3, r2
 800540a:	d005      	beq.n	8005418 <HAL_RCC_OscConfig+0x164>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d101      	bne.n	8005418 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e2a7      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005418:	4b72      	ldr	r3, [pc, #456]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	4a74      	ldr	r2, [pc, #464]	@ (80055f0 <HAL_RCC_OscConfig+0x33c>)
 800541e:	4013      	ands	r3, r2
 8005420:	0019      	movs	r1, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	021a      	lsls	r2, r3, #8
 8005428:	4b6e      	ldr	r3, [pc, #440]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800542a:	430a      	orrs	r2, r1
 800542c:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d112      	bne.n	800545a <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005434:	4b6b      	ldr	r3, [pc, #428]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a6e      	ldr	r2, [pc, #440]	@ (80055f4 <HAL_RCC_OscConfig+0x340>)
 800543a:	4013      	ands	r3, r2
 800543c:	0019      	movs	r1, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	691a      	ldr	r2, [r3, #16]
 8005442:	4b68      	ldr	r3, [pc, #416]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005444:	430a      	orrs	r2, r1
 8005446:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005448:	4b66      	ldr	r3, [pc, #408]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	0adb      	lsrs	r3, r3, #11
 800544e:	2207      	movs	r2, #7
 8005450:	4013      	ands	r3, r2
 8005452:	4a69      	ldr	r2, [pc, #420]	@ (80055f8 <HAL_RCC_OscConfig+0x344>)
 8005454:	40da      	lsrs	r2, r3
 8005456:	4b69      	ldr	r3, [pc, #420]	@ (80055fc <HAL_RCC_OscConfig+0x348>)
 8005458:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800545a:	4b69      	ldr	r3, [pc, #420]	@ (8005600 <HAL_RCC_OscConfig+0x34c>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	0018      	movs	r0, r3
 8005460:	f7fe fd74 	bl	8003f4c <HAL_InitTick>
 8005464:	1e03      	subs	r3, r0, #0
 8005466:	d051      	beq.n	800550c <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e27d      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	2b00      	cmp	r3, #0
 8005472:	d030      	beq.n	80054d6 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005474:	4b5b      	ldr	r3, [pc, #364]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a5e      	ldr	r2, [pc, #376]	@ (80055f4 <HAL_RCC_OscConfig+0x340>)
 800547a:	4013      	ands	r3, r2
 800547c:	0019      	movs	r1, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	691a      	ldr	r2, [r3, #16]
 8005482:	4b58      	ldr	r3, [pc, #352]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005484:	430a      	orrs	r2, r1
 8005486:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005488:	4b56      	ldr	r3, [pc, #344]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	4b55      	ldr	r3, [pc, #340]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800548e:	2180      	movs	r1, #128	@ 0x80
 8005490:	0049      	lsls	r1, r1, #1
 8005492:	430a      	orrs	r2, r1
 8005494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005496:	f7fe fdb5 	bl	8004004 <HAL_GetTick>
 800549a:	0003      	movs	r3, r0
 800549c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800549e:	e008      	b.n	80054b2 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a0:	f7fe fdb0 	bl	8004004 <HAL_GetTick>
 80054a4:	0002      	movs	r2, r0
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	2b02      	cmp	r3, #2
 80054ac:	d901      	bls.n	80054b2 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
 80054b0:	e25a      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054b2:	4b4c      	ldr	r3, [pc, #304]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	2380      	movs	r3, #128	@ 0x80
 80054b8:	00db      	lsls	r3, r3, #3
 80054ba:	4013      	ands	r3, r2
 80054bc:	d0f0      	beq.n	80054a0 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054be:	4b49      	ldr	r3, [pc, #292]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	4a4b      	ldr	r2, [pc, #300]	@ (80055f0 <HAL_RCC_OscConfig+0x33c>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	0019      	movs	r1, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	021a      	lsls	r2, r3, #8
 80054ce:	4b45      	ldr	r3, [pc, #276]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80054d0:	430a      	orrs	r2, r1
 80054d2:	605a      	str	r2, [r3, #4]
 80054d4:	e01b      	b.n	800550e <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80054d6:	4b43      	ldr	r3, [pc, #268]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	4b42      	ldr	r3, [pc, #264]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80054dc:	4949      	ldr	r1, [pc, #292]	@ (8005604 <HAL_RCC_OscConfig+0x350>)
 80054de:	400a      	ands	r2, r1
 80054e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e2:	f7fe fd8f 	bl	8004004 <HAL_GetTick>
 80054e6:	0003      	movs	r3, r0
 80054e8:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ec:	f7fe fd8a 	bl	8004004 <HAL_GetTick>
 80054f0:	0002      	movs	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e234      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80054fe:	4b39      	ldr	r3, [pc, #228]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	2380      	movs	r3, #128	@ 0x80
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	4013      	ands	r3, r2
 8005508:	d1f0      	bne.n	80054ec <HAL_RCC_OscConfig+0x238>
 800550a:	e000      	b.n	800550e <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800550c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2208      	movs	r2, #8
 8005514:	4013      	ands	r3, r2
 8005516:	d047      	beq.n	80055a8 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005518:	4b32      	ldr	r3, [pc, #200]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	2238      	movs	r2, #56	@ 0x38
 800551e:	4013      	ands	r3, r2
 8005520:	2b18      	cmp	r3, #24
 8005522:	d10a      	bne.n	800553a <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005524:	4b2f      	ldr	r3, [pc, #188]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005528:	2202      	movs	r2, #2
 800552a:	4013      	ands	r3, r2
 800552c:	d03c      	beq.n	80055a8 <HAL_RCC_OscConfig+0x2f4>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d138      	bne.n	80055a8 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e216      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699b      	ldr	r3, [r3, #24]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d019      	beq.n	8005576 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005542:	4b28      	ldr	r3, [pc, #160]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005544:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005546:	4b27      	ldr	r3, [pc, #156]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005548:	2101      	movs	r1, #1
 800554a:	430a      	orrs	r2, r1
 800554c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554e:	f7fe fd59 	bl	8004004 <HAL_GetTick>
 8005552:	0003      	movs	r3, r0
 8005554:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005556:	e008      	b.n	800556a <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005558:	f7fe fd54 	bl	8004004 <HAL_GetTick>
 800555c:	0002      	movs	r2, r0
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	2b02      	cmp	r3, #2
 8005564:	d901      	bls.n	800556a <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e1fe      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800556a:	4b1e      	ldr	r3, [pc, #120]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800556c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800556e:	2202      	movs	r2, #2
 8005570:	4013      	ands	r3, r2
 8005572:	d0f1      	beq.n	8005558 <HAL_RCC_OscConfig+0x2a4>
 8005574:	e018      	b.n	80055a8 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005576:	4b1b      	ldr	r3, [pc, #108]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 8005578:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800557a:	4b1a      	ldr	r3, [pc, #104]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 800557c:	2101      	movs	r1, #1
 800557e:	438a      	bics	r2, r1
 8005580:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005582:	f7fe fd3f 	bl	8004004 <HAL_GetTick>
 8005586:	0003      	movs	r3, r0
 8005588:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800558a:	e008      	b.n	800559e <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800558c:	f7fe fd3a 	bl	8004004 <HAL_GetTick>
 8005590:	0002      	movs	r2, r0
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d901      	bls.n	800559e <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	e1e4      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800559e:	4b11      	ldr	r3, [pc, #68]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80055a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055a2:	2202      	movs	r2, #2
 80055a4:	4013      	ands	r3, r2
 80055a6:	d1f1      	bne.n	800558c <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2204      	movs	r2, #4
 80055ae:	4013      	ands	r3, r2
 80055b0:	d100      	bne.n	80055b4 <HAL_RCC_OscConfig+0x300>
 80055b2:	e0c7      	b.n	8005744 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055b4:	231f      	movs	r3, #31
 80055b6:	18fb      	adds	r3, r7, r3
 80055b8:	2200      	movs	r2, #0
 80055ba:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80055bc:	4b09      	ldr	r3, [pc, #36]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	2238      	movs	r2, #56	@ 0x38
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b20      	cmp	r3, #32
 80055c6:	d11f      	bne.n	8005608 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80055c8:	4b06      	ldr	r3, [pc, #24]	@ (80055e4 <HAL_RCC_OscConfig+0x330>)
 80055ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055cc:	2202      	movs	r2, #2
 80055ce:	4013      	ands	r3, r2
 80055d0:	d100      	bne.n	80055d4 <HAL_RCC_OscConfig+0x320>
 80055d2:	e0b7      	b.n	8005744 <HAL_RCC_OscConfig+0x490>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d000      	beq.n	80055de <HAL_RCC_OscConfig+0x32a>
 80055dc:	e0b2      	b.n	8005744 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	e1c2      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
 80055e2:	46c0      	nop			@ (mov r8, r8)
 80055e4:	40021000 	.word	0x40021000
 80055e8:	fffeffff 	.word	0xfffeffff
 80055ec:	fffbffff 	.word	0xfffbffff
 80055f0:	ffff80ff 	.word	0xffff80ff
 80055f4:	ffffc7ff 	.word	0xffffc7ff
 80055f8:	00f42400 	.word	0x00f42400
 80055fc:	20000e84 	.word	0x20000e84
 8005600:	20000e88 	.word	0x20000e88
 8005604:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005608:	4bb5      	ldr	r3, [pc, #724]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800560a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800560c:	2380      	movs	r3, #128	@ 0x80
 800560e:	055b      	lsls	r3, r3, #21
 8005610:	4013      	ands	r3, r2
 8005612:	d101      	bne.n	8005618 <HAL_RCC_OscConfig+0x364>
 8005614:	2301      	movs	r3, #1
 8005616:	e000      	b.n	800561a <HAL_RCC_OscConfig+0x366>
 8005618:	2300      	movs	r3, #0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d011      	beq.n	8005642 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800561e:	4bb0      	ldr	r3, [pc, #704]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005620:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005622:	4baf      	ldr	r3, [pc, #700]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005624:	2180      	movs	r1, #128	@ 0x80
 8005626:	0549      	lsls	r1, r1, #21
 8005628:	430a      	orrs	r2, r1
 800562a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800562c:	4bac      	ldr	r3, [pc, #688]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800562e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005630:	2380      	movs	r3, #128	@ 0x80
 8005632:	055b      	lsls	r3, r3, #21
 8005634:	4013      	ands	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800563a:	231f      	movs	r3, #31
 800563c:	18fb      	adds	r3, r7, r3
 800563e:	2201      	movs	r2, #1
 8005640:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005642:	4ba8      	ldr	r3, [pc, #672]	@ (80058e4 <HAL_RCC_OscConfig+0x630>)
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	2380      	movs	r3, #128	@ 0x80
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	4013      	ands	r3, r2
 800564c:	d11a      	bne.n	8005684 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800564e:	4ba5      	ldr	r3, [pc, #660]	@ (80058e4 <HAL_RCC_OscConfig+0x630>)
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	4ba4      	ldr	r3, [pc, #656]	@ (80058e4 <HAL_RCC_OscConfig+0x630>)
 8005654:	2180      	movs	r1, #128	@ 0x80
 8005656:	0049      	lsls	r1, r1, #1
 8005658:	430a      	orrs	r2, r1
 800565a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800565c:	f7fe fcd2 	bl	8004004 <HAL_GetTick>
 8005660:	0003      	movs	r3, r0
 8005662:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005664:	e008      	b.n	8005678 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005666:	f7fe fccd 	bl	8004004 <HAL_GetTick>
 800566a:	0002      	movs	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e177      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005678:	4b9a      	ldr	r3, [pc, #616]	@ (80058e4 <HAL_RCC_OscConfig+0x630>)
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	2380      	movs	r3, #128	@ 0x80
 800567e:	005b      	lsls	r3, r3, #1
 8005680:	4013      	ands	r3, r2
 8005682:	d0f0      	beq.n	8005666 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d106      	bne.n	800569a <HAL_RCC_OscConfig+0x3e6>
 800568c:	4b94      	ldr	r3, [pc, #592]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800568e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005690:	4b93      	ldr	r3, [pc, #588]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005692:	2101      	movs	r1, #1
 8005694:	430a      	orrs	r2, r1
 8005696:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005698:	e01c      	b.n	80056d4 <HAL_RCC_OscConfig+0x420>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b05      	cmp	r3, #5
 80056a0:	d10c      	bne.n	80056bc <HAL_RCC_OscConfig+0x408>
 80056a2:	4b8f      	ldr	r3, [pc, #572]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056a6:	4b8e      	ldr	r3, [pc, #568]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056a8:	2104      	movs	r1, #4
 80056aa:	430a      	orrs	r2, r1
 80056ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056ae:	4b8c      	ldr	r3, [pc, #560]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056b0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056b2:	4b8b      	ldr	r3, [pc, #556]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056b4:	2101      	movs	r1, #1
 80056b6:	430a      	orrs	r2, r1
 80056b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056ba:	e00b      	b.n	80056d4 <HAL_RCC_OscConfig+0x420>
 80056bc:	4b88      	ldr	r3, [pc, #544]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056c0:	4b87      	ldr	r3, [pc, #540]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056c2:	2101      	movs	r1, #1
 80056c4:	438a      	bics	r2, r1
 80056c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056c8:	4b85      	ldr	r3, [pc, #532]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056ca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056cc:	4b84      	ldr	r3, [pc, #528]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056ce:	2104      	movs	r1, #4
 80056d0:	438a      	bics	r2, r1
 80056d2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d014      	beq.n	8005706 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056dc:	f7fe fc92 	bl	8004004 <HAL_GetTick>
 80056e0:	0003      	movs	r3, r0
 80056e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056e4:	e009      	b.n	80056fa <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056e6:	f7fe fc8d 	bl	8004004 <HAL_GetTick>
 80056ea:	0002      	movs	r2, r0
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	1ad3      	subs	r3, r2, r3
 80056f0:	4a7d      	ldr	r2, [pc, #500]	@ (80058e8 <HAL_RCC_OscConfig+0x634>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e136      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056fa:	4b79      	ldr	r3, [pc, #484]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80056fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056fe:	2202      	movs	r2, #2
 8005700:	4013      	ands	r3, r2
 8005702:	d0f0      	beq.n	80056e6 <HAL_RCC_OscConfig+0x432>
 8005704:	e013      	b.n	800572e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005706:	f7fe fc7d 	bl	8004004 <HAL_GetTick>
 800570a:	0003      	movs	r3, r0
 800570c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800570e:	e009      	b.n	8005724 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005710:	f7fe fc78 	bl	8004004 <HAL_GetTick>
 8005714:	0002      	movs	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	4a73      	ldr	r2, [pc, #460]	@ (80058e8 <HAL_RCC_OscConfig+0x634>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d901      	bls.n	8005724 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e121      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005724:	4b6e      	ldr	r3, [pc, #440]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005728:	2202      	movs	r2, #2
 800572a:	4013      	ands	r3, r2
 800572c:	d1f0      	bne.n	8005710 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800572e:	231f      	movs	r3, #31
 8005730:	18fb      	adds	r3, r7, r3
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d105      	bne.n	8005744 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005738:	4b69      	ldr	r3, [pc, #420]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800573a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800573c:	4b68      	ldr	r3, [pc, #416]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800573e:	496b      	ldr	r1, [pc, #428]	@ (80058ec <HAL_RCC_OscConfig+0x638>)
 8005740:	400a      	ands	r2, r1
 8005742:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	2220      	movs	r2, #32
 800574a:	4013      	ands	r3, r2
 800574c:	d039      	beq.n	80057c2 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	69db      	ldr	r3, [r3, #28]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d01b      	beq.n	800578e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005756:	4b62      	ldr	r3, [pc, #392]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	4b61      	ldr	r3, [pc, #388]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800575c:	2180      	movs	r1, #128	@ 0x80
 800575e:	03c9      	lsls	r1, r1, #15
 8005760:	430a      	orrs	r2, r1
 8005762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005764:	f7fe fc4e 	bl	8004004 <HAL_GetTick>
 8005768:	0003      	movs	r3, r0
 800576a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800576c:	e008      	b.n	8005780 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800576e:	f7fe fc49 	bl	8004004 <HAL_GetTick>
 8005772:	0002      	movs	r2, r0
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b02      	cmp	r3, #2
 800577a:	d901      	bls.n	8005780 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e0f3      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005780:	4b57      	ldr	r3, [pc, #348]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	2380      	movs	r3, #128	@ 0x80
 8005786:	041b      	lsls	r3, r3, #16
 8005788:	4013      	ands	r3, r2
 800578a:	d0f0      	beq.n	800576e <HAL_RCC_OscConfig+0x4ba>
 800578c:	e019      	b.n	80057c2 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800578e:	4b54      	ldr	r3, [pc, #336]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	4b53      	ldr	r3, [pc, #332]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005794:	4956      	ldr	r1, [pc, #344]	@ (80058f0 <HAL_RCC_OscConfig+0x63c>)
 8005796:	400a      	ands	r2, r1
 8005798:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800579a:	f7fe fc33 	bl	8004004 <HAL_GetTick>
 800579e:	0003      	movs	r3, r0
 80057a0:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057a4:	f7fe fc2e 	bl	8004004 <HAL_GetTick>
 80057a8:	0002      	movs	r2, r0
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e0d8      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80057b6:	4b4a      	ldr	r3, [pc, #296]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	2380      	movs	r3, #128	@ 0x80
 80057bc:	041b      	lsls	r3, r3, #16
 80057be:	4013      	ands	r3, r2
 80057c0:	d1f0      	bne.n	80057a4 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d100      	bne.n	80057cc <HAL_RCC_OscConfig+0x518>
 80057ca:	e0cc      	b.n	8005966 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057cc:	4b44      	ldr	r3, [pc, #272]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	2238      	movs	r2, #56	@ 0x38
 80057d2:	4013      	ands	r3, r2
 80057d4:	2b10      	cmp	r3, #16
 80057d6:	d100      	bne.n	80057da <HAL_RCC_OscConfig+0x526>
 80057d8:	e07b      	b.n	80058d2 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d156      	bne.n	8005890 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e2:	4b3f      	ldr	r3, [pc, #252]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	4b3e      	ldr	r3, [pc, #248]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80057e8:	4942      	ldr	r1, [pc, #264]	@ (80058f4 <HAL_RCC_OscConfig+0x640>)
 80057ea:	400a      	ands	r2, r1
 80057ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ee:	f7fe fc09 	bl	8004004 <HAL_GetTick>
 80057f2:	0003      	movs	r3, r0
 80057f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f6:	e008      	b.n	800580a <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f8:	f7fe fc04 	bl	8004004 <HAL_GetTick>
 80057fc:	0002      	movs	r2, r0
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	2b02      	cmp	r3, #2
 8005804:	d901      	bls.n	800580a <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e0ae      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800580a:	4b35      	ldr	r3, [pc, #212]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	2380      	movs	r3, #128	@ 0x80
 8005810:	049b      	lsls	r3, r3, #18
 8005812:	4013      	ands	r3, r2
 8005814:	d1f0      	bne.n	80057f8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005816:	4b32      	ldr	r3, [pc, #200]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	4a37      	ldr	r2, [pc, #220]	@ (80058f8 <HAL_RCC_OscConfig+0x644>)
 800581c:	4013      	ands	r3, r2
 800581e:	0019      	movs	r1, r3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	431a      	orrs	r2, r3
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	431a      	orrs	r2, r3
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005836:	431a      	orrs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583c:	431a      	orrs	r2, r3
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005842:	431a      	orrs	r2, r3
 8005844:	4b26      	ldr	r3, [pc, #152]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005846:	430a      	orrs	r2, r1
 8005848:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800584a:	4b25      	ldr	r3, [pc, #148]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	4b24      	ldr	r3, [pc, #144]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005850:	2180      	movs	r1, #128	@ 0x80
 8005852:	0449      	lsls	r1, r1, #17
 8005854:	430a      	orrs	r2, r1
 8005856:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005858:	4b21      	ldr	r3, [pc, #132]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800585a:	68da      	ldr	r2, [r3, #12]
 800585c:	4b20      	ldr	r3, [pc, #128]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 800585e:	2180      	movs	r1, #128	@ 0x80
 8005860:	0549      	lsls	r1, r1, #21
 8005862:	430a      	orrs	r2, r1
 8005864:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005866:	f7fe fbcd 	bl	8004004 <HAL_GetTick>
 800586a:	0003      	movs	r3, r0
 800586c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005870:	f7fe fbc8 	bl	8004004 <HAL_GetTick>
 8005874:	0002      	movs	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e072      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005882:	4b17      	ldr	r3, [pc, #92]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	2380      	movs	r3, #128	@ 0x80
 8005888:	049b      	lsls	r3, r3, #18
 800588a:	4013      	ands	r3, r2
 800588c:	d0f0      	beq.n	8005870 <HAL_RCC_OscConfig+0x5bc>
 800588e:	e06a      	b.n	8005966 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005890:	4b13      	ldr	r3, [pc, #76]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005892:	681a      	ldr	r2, [r3, #0]
 8005894:	4b12      	ldr	r3, [pc, #72]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 8005896:	4917      	ldr	r1, [pc, #92]	@ (80058f4 <HAL_RCC_OscConfig+0x640>)
 8005898:	400a      	ands	r2, r1
 800589a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800589c:	f7fe fbb2 	bl	8004004 <HAL_GetTick>
 80058a0:	0003      	movs	r3, r0
 80058a2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058a4:	e008      	b.n	80058b8 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058a6:	f7fe fbad 	bl	8004004 <HAL_GetTick>
 80058aa:	0002      	movs	r2, r0
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d901      	bls.n	80058b8 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	e057      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80058b8:	4b09      	ldr	r3, [pc, #36]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	2380      	movs	r3, #128	@ 0x80
 80058be:	049b      	lsls	r3, r3, #18
 80058c0:	4013      	ands	r3, r2
 80058c2:	d1f0      	bne.n	80058a6 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80058c4:	4b06      	ldr	r3, [pc, #24]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	4b05      	ldr	r3, [pc, #20]	@ (80058e0 <HAL_RCC_OscConfig+0x62c>)
 80058ca:	490c      	ldr	r1, [pc, #48]	@ (80058fc <HAL_RCC_OscConfig+0x648>)
 80058cc:	400a      	ands	r2, r1
 80058ce:	60da      	str	r2, [r3, #12]
 80058d0:	e049      	b.n	8005966 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a1b      	ldr	r3, [r3, #32]
 80058d6:	2b01      	cmp	r3, #1
 80058d8:	d112      	bne.n	8005900 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	e044      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
 80058de:	46c0      	nop			@ (mov r8, r8)
 80058e0:	40021000 	.word	0x40021000
 80058e4:	40007000 	.word	0x40007000
 80058e8:	00001388 	.word	0x00001388
 80058ec:	efffffff 	.word	0xefffffff
 80058f0:	ffbfffff 	.word	0xffbfffff
 80058f4:	feffffff 	.word	0xfeffffff
 80058f8:	11c1808c 	.word	0x11c1808c
 80058fc:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005900:	4b1b      	ldr	r3, [pc, #108]	@ (8005970 <HAL_RCC_OscConfig+0x6bc>)
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2203      	movs	r2, #3
 800590a:	401a      	ands	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005910:	429a      	cmp	r2, r3
 8005912:	d126      	bne.n	8005962 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	2270      	movs	r2, #112	@ 0x70
 8005918:	401a      	ands	r2, r3
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800591e:	429a      	cmp	r2, r3
 8005920:	d11f      	bne.n	8005962 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	23fe      	movs	r3, #254	@ 0xfe
 8005926:	01db      	lsls	r3, r3, #7
 8005928:	401a      	ands	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005930:	429a      	cmp	r2, r3
 8005932:	d116      	bne.n	8005962 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005934:	697a      	ldr	r2, [r7, #20]
 8005936:	23f8      	movs	r3, #248	@ 0xf8
 8005938:	039b      	lsls	r3, r3, #14
 800593a:	401a      	ands	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005940:	429a      	cmp	r2, r3
 8005942:	d10e      	bne.n	8005962 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	23e0      	movs	r3, #224	@ 0xe0
 8005948:	051b      	lsls	r3, r3, #20
 800594a:	401a      	ands	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005950:	429a      	cmp	r2, r3
 8005952:	d106      	bne.n	8005962 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	0f5b      	lsrs	r3, r3, #29
 8005958:	075a      	lsls	r2, r3, #29
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800595e:	429a      	cmp	r2, r3
 8005960:	d001      	beq.n	8005966 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e000      	b.n	8005968 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	0018      	movs	r0, r3
 800596a:	46bd      	mov	sp, r7
 800596c:	b008      	add	sp, #32
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40021000 	.word	0x40021000

08005974 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
 800597c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d101      	bne.n	8005988 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e0e9      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005988:	4b76      	ldr	r3, [pc, #472]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2207      	movs	r2, #7
 800598e:	4013      	ands	r3, r2
 8005990:	683a      	ldr	r2, [r7, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d91e      	bls.n	80059d4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005996:	4b73      	ldr	r3, [pc, #460]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2207      	movs	r2, #7
 800599c:	4393      	bics	r3, r2
 800599e:	0019      	movs	r1, r3
 80059a0:	4b70      	ldr	r3, [pc, #448]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80059a8:	f7fe fb2c 	bl	8004004 <HAL_GetTick>
 80059ac:	0003      	movs	r3, r0
 80059ae:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059b0:	e009      	b.n	80059c6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059b2:	f7fe fb27 	bl	8004004 <HAL_GetTick>
 80059b6:	0002      	movs	r2, r0
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	4a6a      	ldr	r2, [pc, #424]	@ (8005b68 <HAL_RCC_ClockConfig+0x1f4>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e0ca      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80059c6:	4b67      	ldr	r3, [pc, #412]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	2207      	movs	r2, #7
 80059cc:	4013      	ands	r3, r2
 80059ce:	683a      	ldr	r2, [r7, #0]
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d1ee      	bne.n	80059b2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2202      	movs	r2, #2
 80059da:	4013      	ands	r3, r2
 80059dc:	d015      	beq.n	8005a0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2204      	movs	r2, #4
 80059e4:	4013      	ands	r3, r2
 80059e6:	d006      	beq.n	80059f6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80059e8:	4b60      	ldr	r3, [pc, #384]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	4b5f      	ldr	r3, [pc, #380]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 80059ee:	21e0      	movs	r1, #224	@ 0xe0
 80059f0:	01c9      	lsls	r1, r1, #7
 80059f2:	430a      	orrs	r2, r1
 80059f4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059f6:	4b5d      	ldr	r3, [pc, #372]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	4a5d      	ldr	r2, [pc, #372]	@ (8005b70 <HAL_RCC_ClockConfig+0x1fc>)
 80059fc:	4013      	ands	r3, r2
 80059fe:	0019      	movs	r1, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	4b59      	ldr	r3, [pc, #356]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a06:	430a      	orrs	r2, r1
 8005a08:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	4013      	ands	r3, r2
 8005a12:	d057      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d107      	bne.n	8005a2c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a1c:	4b53      	ldr	r3, [pc, #332]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	2380      	movs	r3, #128	@ 0x80
 8005a22:	029b      	lsls	r3, r3, #10
 8005a24:	4013      	ands	r3, r2
 8005a26:	d12b      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e097      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	2b02      	cmp	r3, #2
 8005a32:	d107      	bne.n	8005a44 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a34:	4b4d      	ldr	r3, [pc, #308]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a36:	681a      	ldr	r2, [r3, #0]
 8005a38:	2380      	movs	r3, #128	@ 0x80
 8005a3a:	049b      	lsls	r3, r3, #18
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	d11f      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e08b      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d107      	bne.n	8005a5c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a4c:	4b47      	ldr	r3, [pc, #284]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	2380      	movs	r3, #128	@ 0x80
 8005a52:	00db      	lsls	r3, r3, #3
 8005a54:	4013      	ands	r3, r2
 8005a56:	d113      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e07f      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	2b03      	cmp	r3, #3
 8005a62:	d106      	bne.n	8005a72 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a64:	4b41      	ldr	r3, [pc, #260]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a68:	2202      	movs	r2, #2
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d108      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e074      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a72:	4b3e      	ldr	r3, [pc, #248]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a76:	2202      	movs	r2, #2
 8005a78:	4013      	ands	r3, r2
 8005a7a:	d101      	bne.n	8005a80 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e06d      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a80:	4b3a      	ldr	r3, [pc, #232]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2207      	movs	r2, #7
 8005a86:	4393      	bics	r3, r2
 8005a88:	0019      	movs	r1, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	685a      	ldr	r2, [r3, #4]
 8005a8e:	4b37      	ldr	r3, [pc, #220]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005a90:	430a      	orrs	r2, r1
 8005a92:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a94:	f7fe fab6 	bl	8004004 <HAL_GetTick>
 8005a98:	0003      	movs	r3, r0
 8005a9a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a9c:	e009      	b.n	8005ab2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a9e:	f7fe fab1 	bl	8004004 <HAL_GetTick>
 8005aa2:	0002      	movs	r2, r0
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	4a2f      	ldr	r2, [pc, #188]	@ (8005b68 <HAL_RCC_ClockConfig+0x1f4>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d901      	bls.n	8005ab2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	e054      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005ab4:	689b      	ldr	r3, [r3, #8]
 8005ab6:	2238      	movs	r2, #56	@ 0x38
 8005ab8:	401a      	ands	r2, r3
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	00db      	lsls	r3, r3, #3
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d1ec      	bne.n	8005a9e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ac4:	4b27      	ldr	r3, [pc, #156]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	2207      	movs	r2, #7
 8005aca:	4013      	ands	r3, r2
 8005acc:	683a      	ldr	r2, [r7, #0]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d21e      	bcs.n	8005b10 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ad2:	4b24      	ldr	r3, [pc, #144]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2207      	movs	r2, #7
 8005ad8:	4393      	bics	r3, r2
 8005ada:	0019      	movs	r1, r3
 8005adc:	4b21      	ldr	r3, [pc, #132]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 8005ade:	683a      	ldr	r2, [r7, #0]
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ae4:	f7fe fa8e 	bl	8004004 <HAL_GetTick>
 8005ae8:	0003      	movs	r3, r0
 8005aea:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005aec:	e009      	b.n	8005b02 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005aee:	f7fe fa89 	bl	8004004 <HAL_GetTick>
 8005af2:	0002      	movs	r2, r0
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	4a1b      	ldr	r2, [pc, #108]	@ (8005b68 <HAL_RCC_ClockConfig+0x1f4>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d901      	bls.n	8005b02 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005afe:	2303      	movs	r3, #3
 8005b00:	e02c      	b.n	8005b5c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005b02:	4b18      	ldr	r3, [pc, #96]	@ (8005b64 <HAL_RCC_ClockConfig+0x1f0>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2207      	movs	r2, #7
 8005b08:	4013      	ands	r3, r2
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d1ee      	bne.n	8005aee <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2204      	movs	r2, #4
 8005b16:	4013      	ands	r3, r2
 8005b18:	d009      	beq.n	8005b2e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005b1a:	4b14      	ldr	r3, [pc, #80]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	4a15      	ldr	r2, [pc, #84]	@ (8005b74 <HAL_RCC_ClockConfig+0x200>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	0019      	movs	r1, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	68da      	ldr	r2, [r3, #12]
 8005b28:	4b10      	ldr	r3, [pc, #64]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005b2a:	430a      	orrs	r2, r1
 8005b2c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005b2e:	f000 f829 	bl	8005b84 <HAL_RCC_GetSysClockFreq>
 8005b32:	0001      	movs	r1, r0
 8005b34:	4b0d      	ldr	r3, [pc, #52]	@ (8005b6c <HAL_RCC_ClockConfig+0x1f8>)
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	0a1b      	lsrs	r3, r3, #8
 8005b3a:	220f      	movs	r2, #15
 8005b3c:	401a      	ands	r2, r3
 8005b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8005b78 <HAL_RCC_ClockConfig+0x204>)
 8005b40:	0092      	lsls	r2, r2, #2
 8005b42:	58d3      	ldr	r3, [r2, r3]
 8005b44:	221f      	movs	r2, #31
 8005b46:	4013      	ands	r3, r2
 8005b48:	000a      	movs	r2, r1
 8005b4a:	40da      	lsrs	r2, r3
 8005b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b7c <HAL_RCC_ClockConfig+0x208>)
 8005b4e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005b50:	4b0b      	ldr	r3, [pc, #44]	@ (8005b80 <HAL_RCC_ClockConfig+0x20c>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	0018      	movs	r0, r3
 8005b56:	f7fe f9f9 	bl	8003f4c <HAL_InitTick>
 8005b5a:	0003      	movs	r3, r0
}
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b004      	add	sp, #16
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	40022000 	.word	0x40022000
 8005b68:	00001388 	.word	0x00001388
 8005b6c:	40021000 	.word	0x40021000
 8005b70:	fffff0ff 	.word	0xfffff0ff
 8005b74:	ffff8fff 	.word	0xffff8fff
 8005b78:	0800a4b8 	.word	0x0800a4b8
 8005b7c:	20000e84 	.word	0x20000e84
 8005b80:	20000e88 	.word	0x20000e88

08005b84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	2238      	movs	r2, #56	@ 0x38
 8005b90:	4013      	ands	r3, r2
 8005b92:	d10f      	bne.n	8005bb4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005b94:	4b39      	ldr	r3, [pc, #228]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	0adb      	lsrs	r3, r3, #11
 8005b9a:	2207      	movs	r2, #7
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	409a      	lsls	r2, r3
 8005ba2:	0013      	movs	r3, r2
 8005ba4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005ba6:	6839      	ldr	r1, [r7, #0]
 8005ba8:	4835      	ldr	r0, [pc, #212]	@ (8005c80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005baa:	f7fa fabd 	bl	8000128 <__udivsi3>
 8005bae:	0003      	movs	r3, r0
 8005bb0:	613b      	str	r3, [r7, #16]
 8005bb2:	e05d      	b.n	8005c70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005bb4:	4b31      	ldr	r3, [pc, #196]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	2238      	movs	r2, #56	@ 0x38
 8005bba:	4013      	ands	r3, r2
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d102      	bne.n	8005bc6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005bc0:	4b30      	ldr	r3, [pc, #192]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x100>)
 8005bc2:	613b      	str	r3, [r7, #16]
 8005bc4:	e054      	b.n	8005c70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005bc6:	4b2d      	ldr	r3, [pc, #180]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	2238      	movs	r2, #56	@ 0x38
 8005bcc:	4013      	ands	r3, r2
 8005bce:	2b10      	cmp	r3, #16
 8005bd0:	d138      	bne.n	8005c44 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005bd2:	4b2a      	ldr	r3, [pc, #168]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	2203      	movs	r2, #3
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bdc:	4b27      	ldr	r3, [pc, #156]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	091b      	lsrs	r3, r3, #4
 8005be2:	2207      	movs	r2, #7
 8005be4:	4013      	ands	r3, r2
 8005be6:	3301      	adds	r3, #1
 8005be8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2b03      	cmp	r3, #3
 8005bee:	d10d      	bne.n	8005c0c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005bf0:	68b9      	ldr	r1, [r7, #8]
 8005bf2:	4824      	ldr	r0, [pc, #144]	@ (8005c84 <HAL_RCC_GetSysClockFreq+0x100>)
 8005bf4:	f7fa fa98 	bl	8000128 <__udivsi3>
 8005bf8:	0003      	movs	r3, r0
 8005bfa:	0019      	movs	r1, r3
 8005bfc:	4b1f      	ldr	r3, [pc, #124]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	0a1b      	lsrs	r3, r3, #8
 8005c02:	227f      	movs	r2, #127	@ 0x7f
 8005c04:	4013      	ands	r3, r2
 8005c06:	434b      	muls	r3, r1
 8005c08:	617b      	str	r3, [r7, #20]
        break;
 8005c0a:	e00d      	b.n	8005c28 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005c0c:	68b9      	ldr	r1, [r7, #8]
 8005c0e:	481c      	ldr	r0, [pc, #112]	@ (8005c80 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005c10:	f7fa fa8a 	bl	8000128 <__udivsi3>
 8005c14:	0003      	movs	r3, r0
 8005c16:	0019      	movs	r1, r3
 8005c18:	4b18      	ldr	r3, [pc, #96]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c1a:	68db      	ldr	r3, [r3, #12]
 8005c1c:	0a1b      	lsrs	r3, r3, #8
 8005c1e:	227f      	movs	r2, #127	@ 0x7f
 8005c20:	4013      	ands	r3, r2
 8005c22:	434b      	muls	r3, r1
 8005c24:	617b      	str	r3, [r7, #20]
        break;
 8005c26:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005c28:	4b14      	ldr	r3, [pc, #80]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c2a:	68db      	ldr	r3, [r3, #12]
 8005c2c:	0f5b      	lsrs	r3, r3, #29
 8005c2e:	2207      	movs	r2, #7
 8005c30:	4013      	ands	r3, r2
 8005c32:	3301      	adds	r3, #1
 8005c34:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005c36:	6879      	ldr	r1, [r7, #4]
 8005c38:	6978      	ldr	r0, [r7, #20]
 8005c3a:	f7fa fa75 	bl	8000128 <__udivsi3>
 8005c3e:	0003      	movs	r3, r0
 8005c40:	613b      	str	r3, [r7, #16]
 8005c42:	e015      	b.n	8005c70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005c44:	4b0d      	ldr	r3, [pc, #52]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	2238      	movs	r2, #56	@ 0x38
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d103      	bne.n	8005c58 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005c50:	2380      	movs	r3, #128	@ 0x80
 8005c52:	021b      	lsls	r3, r3, #8
 8005c54:	613b      	str	r3, [r7, #16]
 8005c56:	e00b      	b.n	8005c70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005c58:	4b08      	ldr	r3, [pc, #32]	@ (8005c7c <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	2238      	movs	r2, #56	@ 0x38
 8005c5e:	4013      	ands	r3, r2
 8005c60:	2b18      	cmp	r3, #24
 8005c62:	d103      	bne.n	8005c6c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005c64:	23fa      	movs	r3, #250	@ 0xfa
 8005c66:	01db      	lsls	r3, r3, #7
 8005c68:	613b      	str	r3, [r7, #16]
 8005c6a:	e001      	b.n	8005c70 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005c70:	693b      	ldr	r3, [r7, #16]
}
 8005c72:	0018      	movs	r0, r3
 8005c74:	46bd      	mov	sp, r7
 8005c76:	b006      	add	sp, #24
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	46c0      	nop			@ (mov r8, r8)
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	00f42400 	.word	0x00f42400
 8005c84:	007a1200 	.word	0x007a1200

08005c88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c8c:	4b02      	ldr	r3, [pc, #8]	@ (8005c98 <HAL_RCC_GetHCLKFreq+0x10>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
}
 8005c90:	0018      	movs	r0, r3
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	46c0      	nop			@ (mov r8, r8)
 8005c98:	20000e84 	.word	0x20000e84

08005c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c9c:	b5b0      	push	{r4, r5, r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005ca0:	f7ff fff2 	bl	8005c88 <HAL_RCC_GetHCLKFreq>
 8005ca4:	0004      	movs	r4, r0
 8005ca6:	f7ff faf9 	bl	800529c <LL_RCC_GetAPB1Prescaler>
 8005caa:	0003      	movs	r3, r0
 8005cac:	0b1a      	lsrs	r2, r3, #12
 8005cae:	4b05      	ldr	r3, [pc, #20]	@ (8005cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005cb0:	0092      	lsls	r2, r2, #2
 8005cb2:	58d3      	ldr	r3, [r2, r3]
 8005cb4:	221f      	movs	r2, #31
 8005cb6:	4013      	ands	r3, r2
 8005cb8:	40dc      	lsrs	r4, r3
 8005cba:	0023      	movs	r3, r4
}
 8005cbc:	0018      	movs	r0, r3
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bdb0      	pop	{r4, r5, r7, pc}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
 8005cc4:	0800a4f8 	.word	0x0800a4f8

08005cc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b086      	sub	sp, #24
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005cd0:	2313      	movs	r3, #19
 8005cd2:	18fb      	adds	r3, r7, r3
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005cd8:	2312      	movs	r3, #18
 8005cda:	18fb      	adds	r3, r7, r3
 8005cdc:	2200      	movs	r2, #0
 8005cde:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	2380      	movs	r3, #128	@ 0x80
 8005ce6:	029b      	lsls	r3, r3, #10
 8005ce8:	4013      	ands	r3, r2
 8005cea:	d100      	bne.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005cec:	e0ad      	b.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cee:	2011      	movs	r0, #17
 8005cf0:	183b      	adds	r3, r7, r0
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cf6:	4b47      	ldr	r3, [pc, #284]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005cf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cfa:	2380      	movs	r3, #128	@ 0x80
 8005cfc:	055b      	lsls	r3, r3, #21
 8005cfe:	4013      	ands	r3, r2
 8005d00:	d110      	bne.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d02:	4b44      	ldr	r3, [pc, #272]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d06:	4b43      	ldr	r3, [pc, #268]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d08:	2180      	movs	r1, #128	@ 0x80
 8005d0a:	0549      	lsls	r1, r1, #21
 8005d0c:	430a      	orrs	r2, r1
 8005d0e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d10:	4b40      	ldr	r3, [pc, #256]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005d14:	2380      	movs	r3, #128	@ 0x80
 8005d16:	055b      	lsls	r3, r3, #21
 8005d18:	4013      	ands	r3, r2
 8005d1a:	60bb      	str	r3, [r7, #8]
 8005d1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d1e:	183b      	adds	r3, r7, r0
 8005d20:	2201      	movs	r2, #1
 8005d22:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d24:	4b3c      	ldr	r3, [pc, #240]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	4b3b      	ldr	r3, [pc, #236]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005d2a:	2180      	movs	r1, #128	@ 0x80
 8005d2c:	0049      	lsls	r1, r1, #1
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d32:	f7fe f967 	bl	8004004 <HAL_GetTick>
 8005d36:	0003      	movs	r3, r0
 8005d38:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d3a:	e00b      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d3c:	f7fe f962 	bl	8004004 <HAL_GetTick>
 8005d40:	0002      	movs	r2, r0
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d904      	bls.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005d4a:	2313      	movs	r3, #19
 8005d4c:	18fb      	adds	r3, r7, r3
 8005d4e:	2203      	movs	r2, #3
 8005d50:	701a      	strb	r2, [r3, #0]
        break;
 8005d52:	e005      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005d54:	4b30      	ldr	r3, [pc, #192]	@ (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	2380      	movs	r3, #128	@ 0x80
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	d0ed      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005d60:	2313      	movs	r3, #19
 8005d62:	18fb      	adds	r3, r7, r3
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d15e      	bne.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d6c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d6e:	23c0      	movs	r3, #192	@ 0xc0
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4013      	ands	r3, r2
 8005d74:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d019      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d80:	697a      	ldr	r2, [r7, #20]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d014      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d86:	4b23      	ldr	r3, [pc, #140]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d8a:	4a24      	ldr	r2, [pc, #144]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d90:	4b20      	ldr	r3, [pc, #128]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d92:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d94:	4b1f      	ldr	r3, [pc, #124]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005d96:	2180      	movs	r1, #128	@ 0x80
 8005d98:	0249      	lsls	r1, r1, #9
 8005d9a:	430a      	orrs	r2, r1
 8005d9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005da0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005da2:	4b1c      	ldr	r3, [pc, #112]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005da4:	491e      	ldr	r1, [pc, #120]	@ (8005e20 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005da6:	400a      	ands	r2, r1
 8005da8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005daa:	4b1a      	ldr	r3, [pc, #104]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	2201      	movs	r2, #1
 8005db4:	4013      	ands	r3, r2
 8005db6:	d016      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005db8:	f7fe f924 	bl	8004004 <HAL_GetTick>
 8005dbc:	0003      	movs	r3, r0
 8005dbe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dc0:	e00c      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc2:	f7fe f91f 	bl	8004004 <HAL_GetTick>
 8005dc6:	0002      	movs	r2, r0
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	4a15      	ldr	r2, [pc, #84]	@ (8005e24 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d904      	bls.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005dd2:	2313      	movs	r3, #19
 8005dd4:	18fb      	adds	r3, r7, r3
 8005dd6:	2203      	movs	r2, #3
 8005dd8:	701a      	strb	r2, [r3, #0]
            break;
 8005dda:	e004      	b.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de0:	2202      	movs	r2, #2
 8005de2:	4013      	ands	r3, r2
 8005de4:	d0ed      	beq.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005de6:	2313      	movs	r3, #19
 8005de8:	18fb      	adds	r3, r7, r3
 8005dea:	781b      	ldrb	r3, [r3, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10a      	bne.n	8005e06 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005df0:	4b08      	ldr	r3, [pc, #32]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005df4:	4a09      	ldr	r2, [pc, #36]	@ (8005e1c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	0019      	movs	r1, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005dfe:	4b05      	ldr	r3, [pc, #20]	@ (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005e00:	430a      	orrs	r2, r1
 8005e02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005e04:	e016      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e06:	2312      	movs	r3, #18
 8005e08:	18fb      	adds	r3, r7, r3
 8005e0a:	2213      	movs	r2, #19
 8005e0c:	18ba      	adds	r2, r7, r2
 8005e0e:	7812      	ldrb	r2, [r2, #0]
 8005e10:	701a      	strb	r2, [r3, #0]
 8005e12:	e00f      	b.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005e14:	40021000 	.word	0x40021000
 8005e18:	40007000 	.word	0x40007000
 8005e1c:	fffffcff 	.word	0xfffffcff
 8005e20:	fffeffff 	.word	0xfffeffff
 8005e24:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e28:	2312      	movs	r3, #18
 8005e2a:	18fb      	adds	r3, r7, r3
 8005e2c:	2213      	movs	r2, #19
 8005e2e:	18ba      	adds	r2, r7, r2
 8005e30:	7812      	ldrb	r2, [r2, #0]
 8005e32:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e34:	2311      	movs	r3, #17
 8005e36:	18fb      	adds	r3, r7, r3
 8005e38:	781b      	ldrb	r3, [r3, #0]
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d105      	bne.n	8005e4a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e3e:	4bb6      	ldr	r3, [pc, #728]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e42:	4bb5      	ldr	r3, [pc, #724]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e44:	49b5      	ldr	r1, [pc, #724]	@ (800611c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8005e46:	400a      	ands	r2, r1
 8005e48:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	4013      	ands	r3, r2
 8005e52:	d009      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e54:	4bb0      	ldr	r3, [pc, #704]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e58:	2203      	movs	r2, #3
 8005e5a:	4393      	bics	r3, r2
 8005e5c:	0019      	movs	r1, r3
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	4bad      	ldr	r3, [pc, #692]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e64:	430a      	orrs	r2, r1
 8005e66:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	4013      	ands	r3, r2
 8005e70:	d009      	beq.n	8005e86 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e72:	4ba9      	ldr	r3, [pc, #676]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e76:	220c      	movs	r2, #12
 8005e78:	4393      	bics	r3, r2
 8005e7a:	0019      	movs	r1, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689a      	ldr	r2, [r3, #8]
 8005e80:	4ba5      	ldr	r3, [pc, #660]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e82:	430a      	orrs	r2, r1
 8005e84:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2204      	movs	r2, #4
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	d009      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e90:	4ba1      	ldr	r3, [pc, #644]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e94:	2230      	movs	r2, #48	@ 0x30
 8005e96:	4393      	bics	r3, r2
 8005e98:	0019      	movs	r1, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	68da      	ldr	r2, [r3, #12]
 8005e9e:	4b9e      	ldr	r3, [pc, #632]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2210      	movs	r2, #16
 8005eaa:	4013      	ands	r3, r2
 8005eac:	d009      	beq.n	8005ec2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005eae:	4b9a      	ldr	r3, [pc, #616]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eb2:	4a9b      	ldr	r2, [pc, #620]	@ (8006120 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005eb4:	4013      	ands	r3, r2
 8005eb6:	0019      	movs	r1, r3
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	691a      	ldr	r2, [r3, #16]
 8005ebc:	4b96      	ldr	r3, [pc, #600]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ebe:	430a      	orrs	r2, r1
 8005ec0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	2380      	movs	r3, #128	@ 0x80
 8005ec8:	015b      	lsls	r3, r3, #5
 8005eca:	4013      	ands	r3, r2
 8005ecc:	d009      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8005ece:	4b92      	ldr	r3, [pc, #584]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ed0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ed2:	4a94      	ldr	r2, [pc, #592]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ed4:	4013      	ands	r3, r2
 8005ed6:	0019      	movs	r1, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	695a      	ldr	r2, [r3, #20]
 8005edc:	4b8e      	ldr	r3, [pc, #568]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681a      	ldr	r2, [r3, #0]
 8005ee6:	2380      	movs	r3, #128	@ 0x80
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4013      	ands	r3, r2
 8005eec:	d009      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005eee:	4b8a      	ldr	r3, [pc, #552]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ef2:	4a8d      	ldr	r2, [pc, #564]	@ (8006128 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	0019      	movs	r1, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005efc:	4b86      	ldr	r3, [pc, #536]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005efe:	430a      	orrs	r2, r1
 8005f00:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	2380      	movs	r3, #128	@ 0x80
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4013      	ands	r3, r2
 8005f0c:	d009      	beq.n	8005f22 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f0e:	4b82      	ldr	r3, [pc, #520]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f12:	4a86      	ldr	r2, [pc, #536]	@ (800612c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005f14:	4013      	ands	r3, r2
 8005f16:	0019      	movs	r1, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f1e:	430a      	orrs	r2, r1
 8005f20:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2220      	movs	r2, #32
 8005f28:	4013      	ands	r3, r2
 8005f2a:	d009      	beq.n	8005f40 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f2c:	4b7a      	ldr	r3, [pc, #488]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f30:	4a7f      	ldr	r2, [pc, #508]	@ (8006130 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005f32:	4013      	ands	r3, r2
 8005f34:	0019      	movs	r1, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	699a      	ldr	r2, [r3, #24]
 8005f3a:	4b77      	ldr	r3, [pc, #476]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	2240      	movs	r2, #64	@ 0x40
 8005f46:	4013      	ands	r3, r2
 8005f48:	d009      	beq.n	8005f5e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f4a:	4b73      	ldr	r3, [pc, #460]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4e:	4a79      	ldr	r2, [pc, #484]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8005f50:	4013      	ands	r3, r2
 8005f52:	0019      	movs	r1, r3
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	69da      	ldr	r2, [r3, #28]
 8005f58:	4b6f      	ldr	r3, [pc, #444]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	2380      	movs	r3, #128	@ 0x80
 8005f64:	01db      	lsls	r3, r3, #7
 8005f66:	4013      	ands	r3, r2
 8005f68:	d015      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005f6a:	4b6b      	ldr	r3, [pc, #428]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	0899      	lsrs	r1, r3, #2
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f76:	4b68      	ldr	r3, [pc, #416]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f78:	430a      	orrs	r2, r1
 8005f7a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f80:	2380      	movs	r3, #128	@ 0x80
 8005f82:	05db      	lsls	r3, r3, #23
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d106      	bne.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005f88:	4b63      	ldr	r3, [pc, #396]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f8a:	68da      	ldr	r2, [r3, #12]
 8005f8c:	4b62      	ldr	r3, [pc, #392]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005f8e:	2180      	movs	r1, #128	@ 0x80
 8005f90:	0249      	lsls	r1, r1, #9
 8005f92:	430a      	orrs	r2, r1
 8005f94:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	2380      	movs	r3, #128	@ 0x80
 8005f9c:	031b      	lsls	r3, r3, #12
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	d009      	beq.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005fa2:	4b5d      	ldr	r3, [pc, #372]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa6:	2240      	movs	r2, #64	@ 0x40
 8005fa8:	4393      	bics	r3, r2
 8005faa:	0019      	movs	r1, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005fb0:	4b59      	ldr	r3, [pc, #356]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	2380      	movs	r3, #128	@ 0x80
 8005fbc:	039b      	lsls	r3, r3, #14
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	d016      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005fc2:	4b55      	ldr	r3, [pc, #340]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fc6:	4a5c      	ldr	r2, [pc, #368]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005fc8:	4013      	ands	r3, r2
 8005fca:	0019      	movs	r1, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fd0:	4b51      	ldr	r3, [pc, #324]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005fd2:	430a      	orrs	r2, r1
 8005fd4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005fda:	2380      	movs	r3, #128	@ 0x80
 8005fdc:	03db      	lsls	r3, r3, #15
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d106      	bne.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005fe2:	4b4d      	ldr	r3, [pc, #308]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	4b4c      	ldr	r3, [pc, #304]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005fe8:	2180      	movs	r1, #128	@ 0x80
 8005fea:	0449      	lsls	r1, r1, #17
 8005fec:	430a      	orrs	r2, r1
 8005fee:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	2380      	movs	r3, #128	@ 0x80
 8005ff6:	03db      	lsls	r3, r3, #15
 8005ff8:	4013      	ands	r3, r2
 8005ffa:	d016      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005ffc:	4b46      	ldr	r3, [pc, #280]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006000:	4a4e      	ldr	r2, [pc, #312]	@ (800613c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8006002:	4013      	ands	r3, r2
 8006004:	0019      	movs	r1, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800600a:	4b43      	ldr	r3, [pc, #268]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800600c:	430a      	orrs	r2, r1
 800600e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006014:	2380      	movs	r3, #128	@ 0x80
 8006016:	045b      	lsls	r3, r3, #17
 8006018:	429a      	cmp	r2, r3
 800601a:	d106      	bne.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800601c:	4b3e      	ldr	r3, [pc, #248]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	4b3d      	ldr	r3, [pc, #244]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006022:	2180      	movs	r1, #128	@ 0x80
 8006024:	0449      	lsls	r1, r1, #17
 8006026:	430a      	orrs	r2, r1
 8006028:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	2380      	movs	r3, #128	@ 0x80
 8006030:	011b      	lsls	r3, r3, #4
 8006032:	4013      	ands	r3, r2
 8006034:	d014      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006036:	4b38      	ldr	r3, [pc, #224]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800603a:	2203      	movs	r2, #3
 800603c:	4393      	bics	r3, r2
 800603e:	0019      	movs	r1, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1a      	ldr	r2, [r3, #32]
 8006044:	4b34      	ldr	r3, [pc, #208]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006046:	430a      	orrs	r2, r1
 8006048:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	2b01      	cmp	r3, #1
 8006050:	d106      	bne.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006052:	4b31      	ldr	r3, [pc, #196]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006054:	68da      	ldr	r2, [r3, #12]
 8006056:	4b30      	ldr	r3, [pc, #192]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006058:	2180      	movs	r1, #128	@ 0x80
 800605a:	0249      	lsls	r1, r1, #9
 800605c:	430a      	orrs	r2, r1
 800605e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	2380      	movs	r3, #128	@ 0x80
 8006066:	019b      	lsls	r3, r3, #6
 8006068:	4013      	ands	r3, r2
 800606a:	d014      	beq.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800606c:	4b2a      	ldr	r3, [pc, #168]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800606e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006070:	220c      	movs	r2, #12
 8006072:	4393      	bics	r3, r2
 8006074:	0019      	movs	r1, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800607a:	4b27      	ldr	r3, [pc, #156]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800607c:	430a      	orrs	r2, r1
 800607e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006084:	2b04      	cmp	r3, #4
 8006086:	d106      	bne.n	8006096 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006088:	4b23      	ldr	r3, [pc, #140]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800608a:	68da      	ldr	r2, [r3, #12]
 800608c:	4b22      	ldr	r3, [pc, #136]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800608e:	2180      	movs	r1, #128	@ 0x80
 8006090:	0249      	lsls	r1, r1, #9
 8006092:	430a      	orrs	r2, r1
 8006094:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	2380      	movs	r3, #128	@ 0x80
 800609c:	045b      	lsls	r3, r3, #17
 800609e:	4013      	ands	r3, r2
 80060a0:	d016      	beq.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060a6:	4a22      	ldr	r2, [pc, #136]	@ (8006130 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	0019      	movs	r1, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060b0:	4b19      	ldr	r3, [pc, #100]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060b2:	430a      	orrs	r2, r1
 80060b4:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80060ba:	2380      	movs	r3, #128	@ 0x80
 80060bc:	019b      	lsls	r3, r3, #6
 80060be:	429a      	cmp	r2, r3
 80060c0:	d106      	bne.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80060c2:	4b15      	ldr	r3, [pc, #84]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060c4:	68da      	ldr	r2, [r3, #12]
 80060c6:	4b14      	ldr	r3, [pc, #80]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060c8:	2180      	movs	r1, #128	@ 0x80
 80060ca:	0449      	lsls	r1, r1, #17
 80060cc:	430a      	orrs	r2, r1
 80060ce:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	2380      	movs	r3, #128	@ 0x80
 80060d6:	049b      	lsls	r3, r3, #18
 80060d8:	4013      	ands	r3, r2
 80060da:	d016      	beq.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80060dc:	4b0e      	ldr	r3, [pc, #56]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060e0:	4a10      	ldr	r2, [pc, #64]	@ (8006124 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80060e2:	4013      	ands	r3, r2
 80060e4:	0019      	movs	r1, r3
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80060ea:	4b0b      	ldr	r3, [pc, #44]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060ec:	430a      	orrs	r2, r1
 80060ee:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80060f4:	2380      	movs	r3, #128	@ 0x80
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d106      	bne.n	800610a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80060fc:	4b06      	ldr	r3, [pc, #24]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80060fe:	68da      	ldr	r2, [r3, #12]
 8006100:	4b05      	ldr	r3, [pc, #20]	@ (8006118 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8006102:	2180      	movs	r1, #128	@ 0x80
 8006104:	0449      	lsls	r1, r1, #17
 8006106:	430a      	orrs	r2, r1
 8006108:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800610a:	2312      	movs	r3, #18
 800610c:	18fb      	adds	r3, r7, r3
 800610e:	781b      	ldrb	r3, [r3, #0]
}
 8006110:	0018      	movs	r0, r3
 8006112:	46bd      	mov	sp, r7
 8006114:	b006      	add	sp, #24
 8006116:	bd80      	pop	{r7, pc}
 8006118:	40021000 	.word	0x40021000
 800611c:	efffffff 	.word	0xefffffff
 8006120:	fffff3ff 	.word	0xfffff3ff
 8006124:	fffffcff 	.word	0xfffffcff
 8006128:	fff3ffff 	.word	0xfff3ffff
 800612c:	ffcfffff 	.word	0xffcfffff
 8006130:	ffffcfff 	.word	0xffffcfff
 8006134:	ffff3fff 	.word	0xffff3fff
 8006138:	ffbfffff 	.word	0xffbfffff
 800613c:	feffffff 	.word	0xfeffffff

08006140 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006140:	b5b0      	push	{r4, r5, r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006148:	230f      	movs	r3, #15
 800614a:	18fb      	adds	r3, r7, r3
 800614c:	2201      	movs	r2, #1
 800614e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d100      	bne.n	8006158 <HAL_RTC_Init+0x18>
 8006156:	e08c      	b.n	8006272 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2229      	movs	r2, #41	@ 0x29
 800615c:	5c9b      	ldrb	r3, [r3, r2]
 800615e:	b2db      	uxtb	r3, r3
 8006160:	2b00      	cmp	r3, #0
 8006162:	d10b      	bne.n	800617c <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2228      	movs	r2, #40	@ 0x28
 8006168:	2100      	movs	r1, #0
 800616a:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2288      	movs	r2, #136	@ 0x88
 8006170:	0212      	lsls	r2, r2, #8
 8006172:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	0018      	movs	r0, r3
 8006178:	f7fd fc7e 	bl	8003a78 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2229      	movs	r2, #41	@ 0x29
 8006180:	2102      	movs	r1, #2
 8006182:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68db      	ldr	r3, [r3, #12]
 800618a:	2210      	movs	r2, #16
 800618c:	4013      	ands	r3, r2
 800618e:	2b10      	cmp	r3, #16
 8006190:	d062      	beq.n	8006258 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	22ca      	movs	r2, #202	@ 0xca
 8006198:	625a      	str	r2, [r3, #36]	@ 0x24
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2253      	movs	r2, #83	@ 0x53
 80061a0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80061a2:	250f      	movs	r5, #15
 80061a4:	197c      	adds	r4, r7, r5
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	0018      	movs	r0, r3
 80061aa:	f000 fc0f 	bl	80069cc <RTC_EnterInitMode>
 80061ae:	0003      	movs	r3, r0
 80061b0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80061b2:	0028      	movs	r0, r5
 80061b4:	183b      	adds	r3, r7, r0
 80061b6:	781b      	ldrb	r3, [r3, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d12c      	bne.n	8006216 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	699a      	ldr	r2, [r3, #24]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	492e      	ldr	r1, [pc, #184]	@ (8006280 <HAL_RTC_Init+0x140>)
 80061c8:	400a      	ands	r2, r1
 80061ca:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	6999      	ldr	r1, [r3, #24]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	689a      	ldr	r2, [r3, #8]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	695b      	ldr	r3, [r3, #20]
 80061da:	431a      	orrs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	69db      	ldr	r3, [r3, #28]
 80061e0:	431a      	orrs	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	430a      	orrs	r2, r1
 80061e8:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6912      	ldr	r2, [r2, #16]
 80061f2:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	6919      	ldr	r1, [r3, #16]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	041a      	lsls	r2, r3, #16
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	430a      	orrs	r2, r1
 8006206:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006208:	183c      	adds	r4, r7, r0
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	0018      	movs	r0, r3
 800620e:	f000 fc1f 	bl	8006a50 <RTC_ExitInitMode>
 8006212:	0003      	movs	r3, r0
 8006214:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8006216:	230f      	movs	r3, #15
 8006218:	18fb      	adds	r3, r7, r3
 800621a:	781b      	ldrb	r3, [r3, #0]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d116      	bne.n	800624e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	699a      	ldr	r2, [r3, #24]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	00d2      	lsls	r2, r2, #3
 800622c:	08d2      	lsrs	r2, r2, #3
 800622e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	6999      	ldr	r1, [r3, #24]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a1b      	ldr	r3, [r3, #32]
 800623e:	431a      	orrs	r2, r3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	431a      	orrs	r2, r3
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	430a      	orrs	r2, r1
 800624c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	22ff      	movs	r2, #255	@ 0xff
 8006254:	625a      	str	r2, [r3, #36]	@ 0x24
 8006256:	e003      	b.n	8006260 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006258:	230f      	movs	r3, #15
 800625a:	18fb      	adds	r3, r7, r3
 800625c:	2200      	movs	r2, #0
 800625e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8006260:	230f      	movs	r3, #15
 8006262:	18fb      	adds	r3, r7, r3
 8006264:	781b      	ldrb	r3, [r3, #0]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d103      	bne.n	8006272 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2229      	movs	r2, #41	@ 0x29
 800626e:	2101      	movs	r1, #1
 8006270:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8006272:	230f      	movs	r3, #15
 8006274:	18fb      	adds	r3, r7, r3
 8006276:	781b      	ldrb	r3, [r3, #0]
}
 8006278:	0018      	movs	r0, r3
 800627a:	46bd      	mov	sp, r7
 800627c:	b004      	add	sp, #16
 800627e:	bdb0      	pop	{r4, r5, r7, pc}
 8006280:	fb8fffbf 	.word	0xfb8fffbf

08006284 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006284:	b5b0      	push	{r4, r5, r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2228      	movs	r2, #40	@ 0x28
 8006294:	5c9b      	ldrb	r3, [r3, r2]
 8006296:	2b01      	cmp	r3, #1
 8006298:	d101      	bne.n	800629e <HAL_RTC_SetTime+0x1a>
 800629a:	2302      	movs	r3, #2
 800629c:	e092      	b.n	80063c4 <HAL_RTC_SetTime+0x140>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2228      	movs	r2, #40	@ 0x28
 80062a2:	2101      	movs	r1, #1
 80062a4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2229      	movs	r2, #41	@ 0x29
 80062aa:	2102      	movs	r1, #2
 80062ac:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	22ca      	movs	r2, #202	@ 0xca
 80062b4:	625a      	str	r2, [r3, #36]	@ 0x24
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2253      	movs	r2, #83	@ 0x53
 80062bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80062be:	2513      	movs	r5, #19
 80062c0:	197c      	adds	r4, r7, r5
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	0018      	movs	r0, r3
 80062c6:	f000 fb81 	bl	80069cc <RTC_EnterInitMode>
 80062ca:	0003      	movs	r3, r0
 80062cc:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80062ce:	197b      	adds	r3, r7, r5
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d162      	bne.n	800639c <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d125      	bne.n	8006328 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	699b      	ldr	r3, [r3, #24]
 80062e2:	2240      	movs	r2, #64	@ 0x40
 80062e4:	4013      	ands	r3, r2
 80062e6:	d102      	bne.n	80062ee <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	2200      	movs	r2, #0
 80062ec:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	0018      	movs	r0, r3
 80062f4:	f000 fbf0 	bl	8006ad8 <RTC_ByteToBcd2>
 80062f8:	0003      	movs	r3, r0
 80062fa:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	785b      	ldrb	r3, [r3, #1]
 8006300:	0018      	movs	r0, r3
 8006302:	f000 fbe9 	bl	8006ad8 <RTC_ByteToBcd2>
 8006306:	0003      	movs	r3, r0
 8006308:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800630a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	789b      	ldrb	r3, [r3, #2]
 8006310:	0018      	movs	r0, r3
 8006312:	f000 fbe1 	bl	8006ad8 <RTC_ByteToBcd2>
 8006316:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006318:	0022      	movs	r2, r4
 800631a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	78db      	ldrb	r3, [r3, #3]
 8006320:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006322:	4313      	orrs	r3, r2
 8006324:	617b      	str	r3, [r7, #20]
 8006326:	e017      	b.n	8006358 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	699b      	ldr	r3, [r3, #24]
 800632e:	2240      	movs	r2, #64	@ 0x40
 8006330:	4013      	ands	r3, r2
 8006332:	d102      	bne.n	800633a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	2200      	movs	r2, #0
 8006338:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	785b      	ldrb	r3, [r3, #1]
 8006344:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006346:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006348:	68ba      	ldr	r2, [r7, #8]
 800634a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800634c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	78db      	ldrb	r3, [r3, #3]
 8006352:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006354:	4313      	orrs	r3, r2
 8006356:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	491b      	ldr	r1, [pc, #108]	@ (80063cc <HAL_RTC_SetTime+0x148>)
 8006360:	400a      	ands	r2, r1
 8006362:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	699a      	ldr	r2, [r3, #24]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4918      	ldr	r1, [pc, #96]	@ (80063d0 <HAL_RTC_SetTime+0x14c>)
 8006370:	400a      	ands	r2, r1
 8006372:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6999      	ldr	r1, [r3, #24]
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	431a      	orrs	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800638c:	2313      	movs	r3, #19
 800638e:	18fc      	adds	r4, r7, r3
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	0018      	movs	r0, r3
 8006394:	f000 fb5c 	bl	8006a50 <RTC_ExitInitMode>
 8006398:	0003      	movs	r3, r0
 800639a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	22ff      	movs	r2, #255	@ 0xff
 80063a2:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80063a4:	2313      	movs	r3, #19
 80063a6:	18fb      	adds	r3, r7, r3
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d103      	bne.n	80063b6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2229      	movs	r2, #41	@ 0x29
 80063b2:	2101      	movs	r1, #1
 80063b4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	2228      	movs	r2, #40	@ 0x28
 80063ba:	2100      	movs	r1, #0
 80063bc:	5499      	strb	r1, [r3, r2]

  return status;
 80063be:	2313      	movs	r3, #19
 80063c0:	18fb      	adds	r3, r7, r3
 80063c2:	781b      	ldrb	r3, [r3, #0]
}
 80063c4:	0018      	movs	r0, r3
 80063c6:	46bd      	mov	sp, r7
 80063c8:	b006      	add	sp, #24
 80063ca:	bdb0      	pop	{r4, r5, r7, pc}
 80063cc:	007f7f7f 	.word	0x007f7f7f
 80063d0:	fffbffff 	.word	0xfffbffff

080063d4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80063d4:	b5b0      	push	{r4, r5, r7, lr}
 80063d6:	b086      	sub	sp, #24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2228      	movs	r2, #40	@ 0x28
 80063e4:	5c9b      	ldrb	r3, [r3, r2]
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d101      	bne.n	80063ee <HAL_RTC_SetDate+0x1a>
 80063ea:	2302      	movs	r3, #2
 80063ec:	e07e      	b.n	80064ec <HAL_RTC_SetDate+0x118>
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2228      	movs	r2, #40	@ 0x28
 80063f2:	2101      	movs	r1, #1
 80063f4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2229      	movs	r2, #41	@ 0x29
 80063fa:	2102      	movs	r1, #2
 80063fc:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d10e      	bne.n	8006422 <HAL_RTC_SetDate+0x4e>
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	785b      	ldrb	r3, [r3, #1]
 8006408:	001a      	movs	r2, r3
 800640a:	2310      	movs	r3, #16
 800640c:	4013      	ands	r3, r2
 800640e:	d008      	beq.n	8006422 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	785b      	ldrb	r3, [r3, #1]
 8006414:	2210      	movs	r2, #16
 8006416:	4393      	bics	r3, r2
 8006418:	b2db      	uxtb	r3, r3
 800641a:	330a      	adds	r3, #10
 800641c:	b2da      	uxtb	r2, r3
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d11c      	bne.n	8006462 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	78db      	ldrb	r3, [r3, #3]
 800642c:	0018      	movs	r0, r3
 800642e:	f000 fb53 	bl	8006ad8 <RTC_ByteToBcd2>
 8006432:	0003      	movs	r3, r0
 8006434:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	785b      	ldrb	r3, [r3, #1]
 800643a:	0018      	movs	r0, r3
 800643c:	f000 fb4c 	bl	8006ad8 <RTC_ByteToBcd2>
 8006440:	0003      	movs	r3, r0
 8006442:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006444:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	789b      	ldrb	r3, [r3, #2]
 800644a:	0018      	movs	r0, r3
 800644c:	f000 fb44 	bl	8006ad8 <RTC_ByteToBcd2>
 8006450:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006452:	0022      	movs	r2, r4
 8006454:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	781b      	ldrb	r3, [r3, #0]
 800645a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800645c:	4313      	orrs	r3, r2
 800645e:	617b      	str	r3, [r7, #20]
 8006460:	e00e      	b.n	8006480 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	78db      	ldrb	r3, [r3, #3]
 8006466:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	785b      	ldrb	r3, [r3, #1]
 800646c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800646e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8006470:	68ba      	ldr	r2, [r7, #8]
 8006472:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006474:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800647c:	4313      	orrs	r3, r2
 800647e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	22ca      	movs	r2, #202	@ 0xca
 8006486:	625a      	str	r2, [r3, #36]	@ 0x24
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2253      	movs	r2, #83	@ 0x53
 800648e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006490:	2513      	movs	r5, #19
 8006492:	197c      	adds	r4, r7, r5
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	0018      	movs	r0, r3
 8006498:	f000 fa98 	bl	80069cc <RTC_EnterInitMode>
 800649c:	0003      	movs	r3, r0
 800649e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80064a0:	0028      	movs	r0, r5
 80064a2:	183b      	adds	r3, r7, r0
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d10c      	bne.n	80064c4 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	4910      	ldr	r1, [pc, #64]	@ (80064f4 <HAL_RTC_SetDate+0x120>)
 80064b2:	400a      	ands	r2, r1
 80064b4:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80064b6:	183c      	adds	r4, r7, r0
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	0018      	movs	r0, r3
 80064bc:	f000 fac8 	bl	8006a50 <RTC_ExitInitMode>
 80064c0:	0003      	movs	r3, r0
 80064c2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	22ff      	movs	r2, #255	@ 0xff
 80064ca:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80064cc:	2313      	movs	r3, #19
 80064ce:	18fb      	adds	r3, r7, r3
 80064d0:	781b      	ldrb	r3, [r3, #0]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d103      	bne.n	80064de <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2229      	movs	r2, #41	@ 0x29
 80064da:	2101      	movs	r1, #1
 80064dc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2228      	movs	r2, #40	@ 0x28
 80064e2:	2100      	movs	r1, #0
 80064e4:	5499      	strb	r1, [r3, r2]

  return status;
 80064e6:	2313      	movs	r3, #19
 80064e8:	18fb      	adds	r3, r7, r3
 80064ea:	781b      	ldrb	r3, [r3, #0]
}
 80064ec:	0018      	movs	r0, r3
 80064ee:	46bd      	mov	sp, r7
 80064f0:	b006      	add	sp, #24
 80064f2:	bdb0      	pop	{r4, r5, r7, pc}
 80064f4:	00ffff3f 	.word	0x00ffff3f

080064f8 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80064f8:	b590      	push	{r4, r7, lr}
 80064fa:	b089      	sub	sp, #36	@ 0x24
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	60b9      	str	r1, [r7, #8]
 8006502:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2228      	movs	r2, #40	@ 0x28
 8006508:	5c9b      	ldrb	r3, [r3, r2]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d101      	bne.n	8006512 <HAL_RTC_SetAlarm_IT+0x1a>
 800650e:	2302      	movs	r3, #2
 8006510:	e127      	b.n	8006762 <HAL_RTC_SetAlarm_IT+0x26a>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2228      	movs	r2, #40	@ 0x28
 8006516:	2101      	movs	r1, #1
 8006518:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2229      	movs	r2, #41	@ 0x29
 800651e:	2102      	movs	r1, #2
 8006520:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d136      	bne.n	8006596 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	2240      	movs	r2, #64	@ 0x40
 8006530:	4013      	ands	r3, r2
 8006532:	d102      	bne.n	800653a <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2200      	movs	r2, #0
 8006538:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	0018      	movs	r0, r3
 8006540:	f000 faca 	bl	8006ad8 <RTC_ByteToBcd2>
 8006544:	0003      	movs	r3, r0
 8006546:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	785b      	ldrb	r3, [r3, #1]
 800654c:	0018      	movs	r0, r3
 800654e:	f000 fac3 	bl	8006ad8 <RTC_ByteToBcd2>
 8006552:	0003      	movs	r3, r0
 8006554:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006556:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	789b      	ldrb	r3, [r3, #2]
 800655c:	0018      	movs	r0, r3
 800655e:	f000 fabb 	bl	8006ad8 <RTC_ByteToBcd2>
 8006562:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006564:	0022      	movs	r2, r4
 8006566:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	78db      	ldrb	r3, [r3, #3]
 800656c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800656e:	431a      	orrs	r2, r3
 8006570:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	2220      	movs	r2, #32
 8006576:	5c9b      	ldrb	r3, [r3, r2]
 8006578:	0018      	movs	r0, r3
 800657a:	f000 faad 	bl	8006ad8 <RTC_ByteToBcd2>
 800657e:	0003      	movs	r3, r0
 8006580:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006582:	0022      	movs	r2, r4
 8006584:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800658a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006590:	4313      	orrs	r3, r2
 8006592:	61fb      	str	r3, [r7, #28]
 8006594:	e022      	b.n	80065dc <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	2240      	movs	r2, #64	@ 0x40
 800659e:	4013      	ands	r3, r2
 80065a0:	d102      	bne.n	80065a8 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	2200      	movs	r2, #0
 80065a6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	781b      	ldrb	r3, [r3, #0]
 80065ac:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	785b      	ldrb	r3, [r3, #1]
 80065b2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065b4:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80065ba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	78db      	ldrb	r3, [r3, #3]
 80065c0:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80065c2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2120      	movs	r1, #32
 80065c8:	5c5b      	ldrb	r3, [r3, r1]
 80065ca:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80065cc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80065ce:	68bb      	ldr	r3, [r7, #8]
 80065d0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80065d2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065d8:	4313      	orrs	r3, r2
 80065da:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	685a      	ldr	r2, [r3, #4]
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	22ca      	movs	r2, #202	@ 0xca
 80065ee:	625a      	str	r2, [r3, #36]	@ 0x24
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2253      	movs	r2, #83	@ 0x53
 80065f6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80065fc:	2380      	movs	r3, #128	@ 0x80
 80065fe:	005b      	lsls	r3, r3, #1
 8006600:	429a      	cmp	r2, r3
 8006602:	d14c      	bne.n	800669e <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	699a      	ldr	r2, [r3, #24]
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4957      	ldr	r1, [pc, #348]	@ (800676c <HAL_RTC_SetAlarm_IT+0x274>)
 8006610:	400a      	ands	r2, r1
 8006612:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	2101      	movs	r1, #1
 8006620:	430a      	orrs	r2, r1
 8006622:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8006624:	f7fd fcee 	bl	8004004 <HAL_GetTick>
 8006628:	0003      	movs	r3, r0
 800662a:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800662c:	e016      	b.n	800665c <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800662e:	f7fd fce9 	bl	8004004 <HAL_GetTick>
 8006632:	0002      	movs	r2, r0
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	1ad2      	subs	r2, r2, r3
 8006638:	23fa      	movs	r3, #250	@ 0xfa
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	429a      	cmp	r2, r3
 800663e:	d90d      	bls.n	800665c <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	22ff      	movs	r2, #255	@ 0xff
 8006646:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2229      	movs	r2, #41	@ 0x29
 800664c:	2103      	movs	r1, #3
 800664e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2228      	movs	r2, #40	@ 0x28
 8006654:	2100      	movs	r1, #0
 8006656:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e082      	b.n	8006762 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	4013      	ands	r3, r2
 8006666:	d0e2      	beq.n	800662e <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	69fa      	ldr	r2, [r7, #28]
 800666e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	69ba      	ldr	r2, [r7, #24]
 8006676:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	699a      	ldr	r2, [r3, #24]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2180      	movs	r1, #128	@ 0x80
 8006684:	0049      	lsls	r1, r1, #1
 8006686:	430a      	orrs	r2, r1
 8006688:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	699a      	ldr	r2, [r3, #24]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2180      	movs	r1, #128	@ 0x80
 8006696:	0149      	lsls	r1, r1, #5
 8006698:	430a      	orrs	r2, r1
 800669a:	619a      	str	r2, [r3, #24]
 800669c:	e04b      	b.n	8006736 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	699a      	ldr	r2, [r3, #24]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4931      	ldr	r1, [pc, #196]	@ (8006770 <HAL_RTC_SetAlarm_IT+0x278>)
 80066aa:	400a      	ands	r2, r1
 80066ac:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2102      	movs	r1, #2
 80066ba:	430a      	orrs	r2, r1
 80066bc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 80066be:	f7fd fca1 	bl	8004004 <HAL_GetTick>
 80066c2:	0003      	movs	r3, r0
 80066c4:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80066c6:	e016      	b.n	80066f6 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80066c8:	f7fd fc9c 	bl	8004004 <HAL_GetTick>
 80066cc:	0002      	movs	r2, r0
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	1ad2      	subs	r2, r2, r3
 80066d2:	23fa      	movs	r3, #250	@ 0xfa
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d90d      	bls.n	80066f6 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	22ff      	movs	r2, #255	@ 0xff
 80066e0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2229      	movs	r2, #41	@ 0x29
 80066e6:	2103      	movs	r1, #3
 80066e8:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2228      	movs	r2, #40	@ 0x28
 80066ee:	2100      	movs	r1, #0
 80066f0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e035      	b.n	8006762 <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	2202      	movs	r2, #2
 80066fe:	4013      	ands	r3, r2
 8006700:	d0e2      	beq.n	80066c8 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	69fa      	ldr	r2, [r7, #28]
 8006708:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69ba      	ldr	r2, [r7, #24]
 8006710:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	699a      	ldr	r2, [r3, #24]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2180      	movs	r1, #128	@ 0x80
 800671e:	0089      	lsls	r1, r1, #2
 8006720:	430a      	orrs	r2, r1
 8006722:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	699a      	ldr	r2, [r3, #24]
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2180      	movs	r1, #128	@ 0x80
 8006730:	0189      	lsls	r1, r1, #6
 8006732:	430a      	orrs	r2, r1
 8006734:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006736:	4a0f      	ldr	r2, [pc, #60]	@ (8006774 <HAL_RTC_SetAlarm_IT+0x27c>)
 8006738:	2380      	movs	r3, #128	@ 0x80
 800673a:	58d3      	ldr	r3, [r2, r3]
 800673c:	490d      	ldr	r1, [pc, #52]	@ (8006774 <HAL_RTC_SetAlarm_IT+0x27c>)
 800673e:	2280      	movs	r2, #128	@ 0x80
 8006740:	0312      	lsls	r2, r2, #12
 8006742:	4313      	orrs	r3, r2
 8006744:	2280      	movs	r2, #128	@ 0x80
 8006746:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	22ff      	movs	r2, #255	@ 0xff
 800674e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2229      	movs	r2, #41	@ 0x29
 8006754:	2101      	movs	r1, #1
 8006756:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2228      	movs	r2, #40	@ 0x28
 800675c:	2100      	movs	r1, #0
 800675e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006760:	2300      	movs	r3, #0
}
 8006762:	0018      	movs	r0, r3
 8006764:	46bd      	mov	sp, r7
 8006766:	b009      	add	sp, #36	@ 0x24
 8006768:	bd90      	pop	{r4, r7, pc}
 800676a:	46c0      	nop			@ (mov r8, r8)
 800676c:	fffffeff 	.word	0xfffffeff
 8006770:	fffffdff 	.word	0xfffffdff
 8006774:	40021800 	.word	0x40021800

08006778 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	60f8      	str	r0, [r7, #12]
 8006780:	60b9      	str	r1, [r7, #8]
 8006782:	607a      	str	r2, [r7, #4]
 8006784:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	2380      	movs	r3, #128	@ 0x80
 800678a:	005b      	lsls	r3, r3, #1
 800678c:	429a      	cmp	r2, r3
 800678e:	d144      	bne.n	800681a <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	2280      	movs	r2, #128	@ 0x80
 8006794:	0052      	lsls	r2, r2, #1
 8006796:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679e:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067a6:	045b      	lsls	r3, r3, #17
 80067a8:	0c5b      	lsrs	r3, r3, #17
 80067aa:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	0c1b      	lsrs	r3, r3, #16
 80067b0:	b2db      	uxtb	r3, r3
 80067b2:	223f      	movs	r2, #63	@ 0x3f
 80067b4:	4013      	ands	r3, r2
 80067b6:	b2da      	uxtb	r2, r3
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	0a1b      	lsrs	r3, r3, #8
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	227f      	movs	r2, #127	@ 0x7f
 80067c4:	4013      	ands	r3, r2
 80067c6:	b2da      	uxtb	r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 80067cc:	697b      	ldr	r3, [r7, #20]
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	227f      	movs	r2, #127	@ 0x7f
 80067d2:	4013      	ands	r3, r2
 80067d4:	b2da      	uxtb	r2, r3
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	0d9b      	lsrs	r3, r3, #22
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	2201      	movs	r2, #1
 80067e2:	4013      	ands	r3, r2
 80067e4:	b2da      	uxtb	r2, r3
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	0e1b      	lsrs	r3, r3, #24
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	223f      	movs	r2, #63	@ 0x3f
 80067f8:	4013      	ands	r3, r2
 80067fa:	b2d9      	uxtb	r1, r3
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	2220      	movs	r2, #32
 8006800:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8006802:	697a      	ldr	r2, [r7, #20]
 8006804:	2380      	movs	r3, #128	@ 0x80
 8006806:	05db      	lsls	r3, r3, #23
 8006808:	401a      	ands	r2, r3
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	4a3b      	ldr	r2, [pc, #236]	@ (8006900 <HAL_RTC_GetAlarm+0x188>)
 8006812:	401a      	ands	r2, r3
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	615a      	str	r2, [r3, #20]
 8006818:	e043      	b.n	80068a2 <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	2280      	movs	r2, #128	@ 0x80
 800681e:	0092      	lsls	r2, r2, #2
 8006820:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006828:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006830:	045b      	lsls	r3, r3, #17
 8006832:	0c5b      	lsrs	r3, r3, #17
 8006834:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	0c1b      	lsrs	r3, r3, #16
 800683a:	b2db      	uxtb	r3, r3
 800683c:	223f      	movs	r2, #63	@ 0x3f
 800683e:	4013      	ands	r3, r2
 8006840:	b2da      	uxtb	r2, r3
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8006846:	697b      	ldr	r3, [r7, #20]
 8006848:	0a1b      	lsrs	r3, r3, #8
 800684a:	b2db      	uxtb	r3, r3
 800684c:	227f      	movs	r2, #127	@ 0x7f
 800684e:	4013      	ands	r3, r2
 8006850:	b2da      	uxtb	r2, r3
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	b2db      	uxtb	r3, r3
 800685a:	227f      	movs	r2, #127	@ 0x7f
 800685c:	4013      	ands	r3, r2
 800685e:	b2da      	uxtb	r2, r3
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	0d9b      	lsrs	r3, r3, #22
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2201      	movs	r2, #1
 800686c:	4013      	ands	r3, r2
 800686e:	b2da      	uxtb	r2, r3
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	693a      	ldr	r2, [r7, #16]
 8006878:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 800687a:	697b      	ldr	r3, [r7, #20]
 800687c:	0e1b      	lsrs	r3, r3, #24
 800687e:	b2db      	uxtb	r3, r3
 8006880:	223f      	movs	r2, #63	@ 0x3f
 8006882:	4013      	ands	r3, r2
 8006884:	b2d9      	uxtb	r1, r3
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2220      	movs	r2, #32
 800688a:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	2380      	movs	r3, #128	@ 0x80
 8006890:	05db      	lsls	r3, r3, #23
 8006892:	401a      	ands	r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	4a19      	ldr	r2, [pc, #100]	@ (8006900 <HAL_RTC_GetAlarm+0x188>)
 800689c:	401a      	ands	r2, r3
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d125      	bne.n	80068f4 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	0018      	movs	r0, r3
 80068ae:	f000 f93b 	bl	8006b28 <RTC_Bcd2ToByte>
 80068b2:	0003      	movs	r3, r0
 80068b4:	001a      	movs	r2, r3
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	785b      	ldrb	r3, [r3, #1]
 80068be:	0018      	movs	r0, r3
 80068c0:	f000 f932 	bl	8006b28 <RTC_Bcd2ToByte>
 80068c4:	0003      	movs	r3, r0
 80068c6:	001a      	movs	r2, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	789b      	ldrb	r3, [r3, #2]
 80068d0:	0018      	movs	r0, r3
 80068d2:	f000 f929 	bl	8006b28 <RTC_Bcd2ToByte>
 80068d6:	0003      	movs	r3, r0
 80068d8:	001a      	movs	r2, r3
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	2220      	movs	r2, #32
 80068e2:	5c9b      	ldrb	r3, [r3, r2]
 80068e4:	0018      	movs	r0, r3
 80068e6:	f000 f91f 	bl	8006b28 <RTC_Bcd2ToByte>
 80068ea:	0003      	movs	r3, r0
 80068ec:	0019      	movs	r1, r3
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2220      	movs	r2, #32
 80068f2:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	0018      	movs	r0, r3
 80068f8:	46bd      	mov	sp, r7
 80068fa:	b006      	add	sp, #24
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	46c0      	nop			@ (mov r8, r8)
 8006900:	80808080 	.word	0x80808080

08006904 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b082      	sub	sp, #8
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	699a      	ldr	r2, [r3, #24]
 8006912:	2380      	movs	r3, #128	@ 0x80
 8006914:	015b      	lsls	r3, r3, #5
 8006916:	4013      	ands	r3, r2
 8006918:	d011      	beq.n	800693e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006920:	2201      	movs	r2, #1
 8006922:	4013      	ands	r3, r2
 8006924:	d00b      	beq.n	800693e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	2101      	movs	r1, #1
 8006932:	430a      	orrs	r2, r1
 8006934:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	0018      	movs	r0, r3
 800693a:	f7fc ffd3 	bl	80038e4 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	699a      	ldr	r2, [r3, #24]
 8006944:	2380      	movs	r3, #128	@ 0x80
 8006946:	019b      	lsls	r3, r3, #6
 8006948:	4013      	ands	r3, r2
 800694a:	d011      	beq.n	8006970 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006952:	2202      	movs	r2, #2
 8006954:	4013      	ands	r3, r2
 8006956:	d00b      	beq.n	8006970 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2102      	movs	r1, #2
 8006964:	430a      	orrs	r2, r1
 8006966:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	0018      	movs	r0, r3
 800696c:	f000 f9ba 	bl	8006ce4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2229      	movs	r2, #41	@ 0x29
 8006974:	2101      	movs	r1, #1
 8006976:	5499      	strb	r1, [r3, r2]
}
 8006978:	46c0      	nop			@ (mov r8, r8)
 800697a:	46bd      	mov	sp, r7
 800697c:	b002      	add	sp, #8
 800697e:	bd80      	pop	{r7, pc}

08006980 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a0e      	ldr	r2, [pc, #56]	@ (80069c8 <HAL_RTC_WaitForSynchro+0x48>)
 800698e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006990:	f7fd fb38 	bl	8004004 <HAL_GetTick>
 8006994:	0003      	movs	r3, r0
 8006996:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006998:	e00a      	b.n	80069b0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800699a:	f7fd fb33 	bl	8004004 <HAL_GetTick>
 800699e:	0002      	movs	r2, r0
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	1ad2      	subs	r2, r2, r3
 80069a4:	23fa      	movs	r3, #250	@ 0xfa
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d901      	bls.n	80069b0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e006      	b.n	80069be <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	2220      	movs	r2, #32
 80069b8:	4013      	ands	r3, r2
 80069ba:	d0ee      	beq.n	800699a <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	0018      	movs	r0, r3
 80069c0:	46bd      	mov	sp, r7
 80069c2:	b004      	add	sp, #16
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	46c0      	nop			@ (mov r8, r8)
 80069c8:	0001005f 	.word	0x0001005f

080069cc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80069d4:	230f      	movs	r3, #15
 80069d6:	18fb      	adds	r3, r7, r3
 80069d8:	2200      	movs	r2, #0
 80069da:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68db      	ldr	r3, [r3, #12]
 80069e2:	2240      	movs	r2, #64	@ 0x40
 80069e4:	4013      	ands	r3, r2
 80069e6:	d12c      	bne.n	8006a42 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68da      	ldr	r2, [r3, #12]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2180      	movs	r1, #128	@ 0x80
 80069f4:	430a      	orrs	r2, r1
 80069f6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80069f8:	f7fd fb04 	bl	8004004 <HAL_GetTick>
 80069fc:	0003      	movs	r3, r0
 80069fe:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006a00:	e014      	b.n	8006a2c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006a02:	f7fd faff 	bl	8004004 <HAL_GetTick>
 8006a06:	0002      	movs	r2, r0
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	1ad2      	subs	r2, r2, r3
 8006a0c:	200f      	movs	r0, #15
 8006a0e:	183b      	adds	r3, r7, r0
 8006a10:	1839      	adds	r1, r7, r0
 8006a12:	7809      	ldrb	r1, [r1, #0]
 8006a14:	7019      	strb	r1, [r3, #0]
 8006a16:	23fa      	movs	r3, #250	@ 0xfa
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d906      	bls.n	8006a2c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8006a1e:	183b      	adds	r3, r7, r0
 8006a20:	2203      	movs	r2, #3
 8006a22:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2229      	movs	r2, #41	@ 0x29
 8006a28:	2103      	movs	r1, #3
 8006a2a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	2240      	movs	r2, #64	@ 0x40
 8006a34:	4013      	ands	r3, r2
 8006a36:	d104      	bne.n	8006a42 <RTC_EnterInitMode+0x76>
 8006a38:	230f      	movs	r3, #15
 8006a3a:	18fb      	adds	r3, r7, r3
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	2b03      	cmp	r3, #3
 8006a40:	d1df      	bne.n	8006a02 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006a42:	230f      	movs	r3, #15
 8006a44:	18fb      	adds	r3, r7, r3
 8006a46:	781b      	ldrb	r3, [r3, #0]
}
 8006a48:	0018      	movs	r0, r3
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	b004      	add	sp, #16
 8006a4e:	bd80      	pop	{r7, pc}

08006a50 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006a50:	b590      	push	{r4, r7, lr}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a58:	240f      	movs	r4, #15
 8006a5a:	193b      	adds	r3, r7, r4
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006a60:	4b1c      	ldr	r3, [pc, #112]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	4b1b      	ldr	r3, [pc, #108]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006a66:	2180      	movs	r1, #128	@ 0x80
 8006a68:	438a      	bics	r2, r1
 8006a6a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006a6c:	4b19      	ldr	r3, [pc, #100]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006a6e:	699b      	ldr	r3, [r3, #24]
 8006a70:	2220      	movs	r2, #32
 8006a72:	4013      	ands	r3, r2
 8006a74:	d10d      	bne.n	8006a92 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	0018      	movs	r0, r3
 8006a7a:	f7ff ff81 	bl	8006980 <HAL_RTC_WaitForSynchro>
 8006a7e:	1e03      	subs	r3, r0, #0
 8006a80:	d021      	beq.n	8006ac6 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2229      	movs	r2, #41	@ 0x29
 8006a86:	2103      	movs	r1, #3
 8006a88:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006a8a:	193b      	adds	r3, r7, r4
 8006a8c:	2203      	movs	r2, #3
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	e019      	b.n	8006ac6 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006a92:	4b10      	ldr	r3, [pc, #64]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006a94:	699a      	ldr	r2, [r3, #24]
 8006a96:	4b0f      	ldr	r3, [pc, #60]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006a98:	2120      	movs	r1, #32
 8006a9a:	438a      	bics	r2, r1
 8006a9c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	0018      	movs	r0, r3
 8006aa2:	f7ff ff6d 	bl	8006980 <HAL_RTC_WaitForSynchro>
 8006aa6:	1e03      	subs	r3, r0, #0
 8006aa8:	d007      	beq.n	8006aba <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2229      	movs	r2, #41	@ 0x29
 8006aae:	2103      	movs	r1, #3
 8006ab0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006ab2:	230f      	movs	r3, #15
 8006ab4:	18fb      	adds	r3, r7, r3
 8006ab6:	2203      	movs	r2, #3
 8006ab8:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006aba:	4b06      	ldr	r3, [pc, #24]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006abc:	699a      	ldr	r2, [r3, #24]
 8006abe:	4b05      	ldr	r3, [pc, #20]	@ (8006ad4 <RTC_ExitInitMode+0x84>)
 8006ac0:	2120      	movs	r1, #32
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	619a      	str	r2, [r3, #24]
  }

  return status;
 8006ac6:	230f      	movs	r3, #15
 8006ac8:	18fb      	adds	r3, r7, r3
 8006aca:	781b      	ldrb	r3, [r3, #0]
}
 8006acc:	0018      	movs	r0, r3
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	b005      	add	sp, #20
 8006ad2:	bd90      	pop	{r4, r7, pc}
 8006ad4:	40002800 	.word	0x40002800

08006ad8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	0002      	movs	r2, r0
 8006ae0:	1dfb      	adds	r3, r7, #7
 8006ae2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006ae8:	230b      	movs	r3, #11
 8006aea:	18fb      	adds	r3, r7, r3
 8006aec:	1dfa      	adds	r2, r7, #7
 8006aee:	7812      	ldrb	r2, [r2, #0]
 8006af0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8006af2:	e008      	b.n	8006b06 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	3301      	adds	r3, #1
 8006af8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8006afa:	220b      	movs	r2, #11
 8006afc:	18bb      	adds	r3, r7, r2
 8006afe:	18ba      	adds	r2, r7, r2
 8006b00:	7812      	ldrb	r2, [r2, #0]
 8006b02:	3a0a      	subs	r2, #10
 8006b04:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8006b06:	210b      	movs	r1, #11
 8006b08:	187b      	adds	r3, r7, r1
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	2b09      	cmp	r3, #9
 8006b0e:	d8f1      	bhi.n	8006af4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	187b      	adds	r3, r7, r1
 8006b1a:	781b      	ldrb	r3, [r3, #0]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	b2db      	uxtb	r3, r3
}
 8006b20:	0018      	movs	r0, r3
 8006b22:	46bd      	mov	sp, r7
 8006b24:	b004      	add	sp, #16
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	0002      	movs	r2, r0
 8006b30:	1dfb      	adds	r3, r7, #7
 8006b32:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006b34:	1dfb      	adds	r3, r7, #7
 8006b36:	781b      	ldrb	r3, [r3, #0]
 8006b38:	091b      	lsrs	r3, r3, #4
 8006b3a:	b2db      	uxtb	r3, r3
 8006b3c:	001a      	movs	r2, r3
 8006b3e:	0013      	movs	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	189b      	adds	r3, r3, r2
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	b2da      	uxtb	r2, r3
 8006b4c:	1dfb      	adds	r3, r7, #7
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	210f      	movs	r1, #15
 8006b52:	400b      	ands	r3, r1
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	18d3      	adds	r3, r2, r3
 8006b58:	b2db      	uxtb	r3, r3
}
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	b004      	add	sp, #16
 8006b60:	bd80      	pop	{r7, pc}
	...

08006b64 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2228      	movs	r2, #40	@ 0x28
 8006b74:	5c9b      	ldrb	r3, [r3, r2]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d101      	bne.n	8006b7e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	e082      	b.n	8006c84 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2228      	movs	r2, #40	@ 0x28
 8006b82:	2101      	movs	r1, #1
 8006b84:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2229      	movs	r2, #41	@ 0x29
 8006b8a:	2102      	movs	r1, #2
 8006b8c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	22ca      	movs	r2, #202	@ 0xca
 8006b94:	625a      	str	r2, [r3, #36]	@ 0x24
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2253      	movs	r2, #83	@ 0x53
 8006b9c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699a      	ldr	r2, [r3, #24]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4938      	ldr	r1, [pc, #224]	@ (8006c8c <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8006baa:	400a      	ands	r2, r1
 8006bac:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2104      	movs	r1, #4
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8006bbe:	4b34      	ldr	r3, [pc, #208]	@ (8006c90 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	2240      	movs	r2, #64	@ 0x40
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	d121      	bne.n	8006c0c <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 8006bc8:	f7fd fa1c 	bl	8004004 <HAL_GetTick>
 8006bcc:	0003      	movs	r3, r0
 8006bce:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006bd0:	e016      	b.n	8006c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006bd2:	f7fd fa17 	bl	8004004 <HAL_GetTick>
 8006bd6:	0002      	movs	r2, r0
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	1ad2      	subs	r2, r2, r3
 8006bdc:	23fa      	movs	r3, #250	@ 0xfa
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d90d      	bls.n	8006c00 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	22ff      	movs	r2, #255	@ 0xff
 8006bea:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2229      	movs	r2, #41	@ 0x29
 8006bf0:	2103      	movs	r1, #3
 8006bf2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	2228      	movs	r2, #40	@ 0x28
 8006bf8:	2100      	movs	r1, #0
 8006bfa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e041      	b.n	8006c84 <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	2204      	movs	r2, #4
 8006c08:	4013      	ands	r3, r2
 8006c0a:	d0e2      	beq.n	8006bd2 <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68ba      	ldr	r2, [r7, #8]
 8006c12:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	699a      	ldr	r2, [r3, #24]
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2107      	movs	r1, #7
 8006c20:	438a      	bics	r2, r1
 8006c22:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	6999      	ldr	r1, [r3, #24]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	430a      	orrs	r2, r1
 8006c32:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8006c34:	4a17      	ldr	r2, [pc, #92]	@ (8006c94 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8006c36:	2380      	movs	r3, #128	@ 0x80
 8006c38:	58d3      	ldr	r3, [r2, r3]
 8006c3a:	4916      	ldr	r1, [pc, #88]	@ (8006c94 <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8006c3c:	2280      	movs	r2, #128	@ 0x80
 8006c3e:	0312      	lsls	r2, r2, #12
 8006c40:	4313      	orrs	r3, r2
 8006c42:	2280      	movs	r2, #128	@ 0x80
 8006c44:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	699a      	ldr	r2, [r3, #24]
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	2180      	movs	r1, #128	@ 0x80
 8006c52:	01c9      	lsls	r1, r1, #7
 8006c54:	430a      	orrs	r2, r1
 8006c56:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	699a      	ldr	r2, [r3, #24]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2180      	movs	r1, #128	@ 0x80
 8006c64:	00c9      	lsls	r1, r1, #3
 8006c66:	430a      	orrs	r2, r1
 8006c68:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	22ff      	movs	r2, #255	@ 0xff
 8006c70:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2229      	movs	r2, #41	@ 0x29
 8006c76:	2101      	movs	r1, #1
 8006c78:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2228      	movs	r2, #40	@ 0x28
 8006c7e:	2100      	movs	r1, #0
 8006c80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	0018      	movs	r0, r3
 8006c86:	46bd      	mov	sp, r7
 8006c88:	b006      	add	sp, #24
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	fffffbff 	.word	0xfffffbff
 8006c90:	40002800 	.word	0x40002800
 8006c94:	40021800 	.word	0x40021800

08006c98 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ca6:	2204      	movs	r2, #4
 8006ca8:	4013      	ands	r3, r2
 8006caa:	d00b      	beq.n	8006cc4 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2104      	movs	r1, #4
 8006cb8:	430a      	orrs	r2, r1
 8006cba:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	0018      	movs	r0, r3
 8006cc0:	f000 f808 	bl	8006cd4 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2229      	movs	r2, #41	@ 0x29
 8006cc8:	2101      	movs	r1, #1
 8006cca:	5499      	strb	r1, [r3, r2]
}
 8006ccc:	46c0      	nop			@ (mov r8, r8)
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	b002      	add	sp, #8
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b082      	sub	sp, #8
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8006cdc:	46c0      	nop			@ (mov r8, r8)
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	b002      	add	sp, #8
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006cec:	46c0      	nop			@ (mov r8, r8)
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	b002      	add	sp, #8
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b084      	sub	sp, #16
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d101      	bne.n	8006d06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e0a8      	b.n	8006e58 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d109      	bne.n	8006d22 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	685a      	ldr	r2, [r3, #4]
 8006d12:	2382      	movs	r3, #130	@ 0x82
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d009      	beq.n	8006d2e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	61da      	str	r2, [r3, #28]
 8006d20:	e005      	b.n	8006d2e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	225d      	movs	r2, #93	@ 0x5d
 8006d38:	5c9b      	ldrb	r3, [r3, r2]
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d107      	bne.n	8006d50 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	225c      	movs	r2, #92	@ 0x5c
 8006d44:	2100      	movs	r1, #0
 8006d46:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	0018      	movs	r0, r3
 8006d4c:	f7fc feda 	bl	8003b04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	225d      	movs	r2, #93	@ 0x5d
 8006d54:	2102      	movs	r1, #2
 8006d56:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2140      	movs	r1, #64	@ 0x40
 8006d64:	438a      	bics	r2, r1
 8006d66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68da      	ldr	r2, [r3, #12]
 8006d6c:	23e0      	movs	r3, #224	@ 0xe0
 8006d6e:	00db      	lsls	r3, r3, #3
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d902      	bls.n	8006d7a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006d74:	2300      	movs	r3, #0
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	e002      	b.n	8006d80 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006d7a:	2380      	movs	r3, #128	@ 0x80
 8006d7c:	015b      	lsls	r3, r3, #5
 8006d7e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68da      	ldr	r2, [r3, #12]
 8006d84:	23f0      	movs	r3, #240	@ 0xf0
 8006d86:	011b      	lsls	r3, r3, #4
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d008      	beq.n	8006d9e <HAL_SPI_Init+0xaa>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68da      	ldr	r2, [r3, #12]
 8006d90:	23e0      	movs	r3, #224	@ 0xe0
 8006d92:	00db      	lsls	r3, r3, #3
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d002      	beq.n	8006d9e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	2382      	movs	r3, #130	@ 0x82
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	401a      	ands	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6899      	ldr	r1, [r3, #8]
 8006dac:	2384      	movs	r3, #132	@ 0x84
 8006dae:	021b      	lsls	r3, r3, #8
 8006db0:	400b      	ands	r3, r1
 8006db2:	431a      	orrs	r2, r3
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	2102      	movs	r1, #2
 8006dba:	400b      	ands	r3, r1
 8006dbc:	431a      	orrs	r2, r3
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	400b      	ands	r3, r1
 8006dc6:	431a      	orrs	r2, r3
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6999      	ldr	r1, [r3, #24]
 8006dcc:	2380      	movs	r3, #128	@ 0x80
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	400b      	ands	r3, r1
 8006dd2:	431a      	orrs	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	69db      	ldr	r3, [r3, #28]
 8006dd8:	2138      	movs	r1, #56	@ 0x38
 8006dda:	400b      	ands	r3, r1
 8006ddc:	431a      	orrs	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	2180      	movs	r1, #128	@ 0x80
 8006de4:	400b      	ands	r3, r1
 8006de6:	431a      	orrs	r2, r3
 8006de8:	0011      	movs	r1, r2
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006dee:	2380      	movs	r3, #128	@ 0x80
 8006df0:	019b      	lsls	r3, r3, #6
 8006df2:	401a      	ands	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	0c1b      	lsrs	r3, r3, #16
 8006e02:	2204      	movs	r2, #4
 8006e04:	401a      	ands	r2, r3
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0a:	2110      	movs	r1, #16
 8006e0c:	400b      	ands	r3, r1
 8006e0e:	431a      	orrs	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e14:	2108      	movs	r1, #8
 8006e16:	400b      	ands	r3, r1
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68d9      	ldr	r1, [r3, #12]
 8006e1e:	23f0      	movs	r3, #240	@ 0xf0
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	400b      	ands	r3, r1
 8006e24:	431a      	orrs	r2, r3
 8006e26:	0011      	movs	r1, r2
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	2380      	movs	r3, #128	@ 0x80
 8006e2c:	015b      	lsls	r3, r3, #5
 8006e2e:	401a      	ands	r2, r3
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	430a      	orrs	r2, r1
 8006e36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	69da      	ldr	r2, [r3, #28]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4907      	ldr	r1, [pc, #28]	@ (8006e60 <HAL_SPI_Init+0x16c>)
 8006e44:	400a      	ands	r2, r1
 8006e46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	225d      	movs	r2, #93	@ 0x5d
 8006e52:	2101      	movs	r1, #1
 8006e54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e56:	2300      	movs	r3, #0
}
 8006e58:	0018      	movs	r0, r3
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	b004      	add	sp, #16
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	fffff7ff 	.word	0xfffff7ff

08006e64 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b088      	sub	sp, #32
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	60f8      	str	r0, [r7, #12]
 8006e6c:	60b9      	str	r1, [r7, #8]
 8006e6e:	603b      	str	r3, [r7, #0]
 8006e70:	1dbb      	adds	r3, r7, #6
 8006e72:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e74:	231f      	movs	r3, #31
 8006e76:	18fb      	adds	r3, r7, r3
 8006e78:	2200      	movs	r2, #0
 8006e7a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	225c      	movs	r2, #92	@ 0x5c
 8006e80:	5c9b      	ldrb	r3, [r3, r2]
 8006e82:	2b01      	cmp	r3, #1
 8006e84:	d101      	bne.n	8006e8a <HAL_SPI_Transmit+0x26>
 8006e86:	2302      	movs	r3, #2
 8006e88:	e147      	b.n	800711a <HAL_SPI_Transmit+0x2b6>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	225c      	movs	r2, #92	@ 0x5c
 8006e8e:	2101      	movs	r1, #1
 8006e90:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e92:	f7fd f8b7 	bl	8004004 <HAL_GetTick>
 8006e96:	0003      	movs	r3, r0
 8006e98:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006e9a:	2316      	movs	r3, #22
 8006e9c:	18fb      	adds	r3, r7, r3
 8006e9e:	1dba      	adds	r2, r7, #6
 8006ea0:	8812      	ldrh	r2, [r2, #0]
 8006ea2:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	225d      	movs	r2, #93	@ 0x5d
 8006ea8:	5c9b      	ldrb	r3, [r3, r2]
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d004      	beq.n	8006eba <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006eb0:	231f      	movs	r3, #31
 8006eb2:	18fb      	adds	r3, r7, r3
 8006eb4:	2202      	movs	r2, #2
 8006eb6:	701a      	strb	r2, [r3, #0]
    goto error;
 8006eb8:	e128      	b.n	800710c <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d003      	beq.n	8006ec8 <HAL_SPI_Transmit+0x64>
 8006ec0:	1dbb      	adds	r3, r7, #6
 8006ec2:	881b      	ldrh	r3, [r3, #0]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d104      	bne.n	8006ed2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006ec8:	231f      	movs	r3, #31
 8006eca:	18fb      	adds	r3, r7, r3
 8006ecc:	2201      	movs	r2, #1
 8006ece:	701a      	strb	r2, [r3, #0]
    goto error;
 8006ed0:	e11c      	b.n	800710c <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	225d      	movs	r2, #93	@ 0x5d
 8006ed6:	2103      	movs	r1, #3
 8006ed8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	68ba      	ldr	r2, [r7, #8]
 8006ee4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	1dba      	adds	r2, r7, #6
 8006eea:	8812      	ldrh	r2, [r2, #0]
 8006eec:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	1dba      	adds	r2, r7, #6
 8006ef2:	8812      	ldrh	r2, [r2, #0]
 8006ef4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2244      	movs	r2, #68	@ 0x44
 8006f00:	2100      	movs	r1, #0
 8006f02:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2246      	movs	r2, #70	@ 0x46
 8006f08:	2100      	movs	r1, #0
 8006f0a:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2200      	movs	r2, #0
 8006f16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	689a      	ldr	r2, [r3, #8]
 8006f1c:	2380      	movs	r3, #128	@ 0x80
 8006f1e:	021b      	lsls	r3, r3, #8
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d110      	bne.n	8006f46 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	681a      	ldr	r2, [r3, #0]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2140      	movs	r1, #64	@ 0x40
 8006f30:	438a      	bics	r2, r1
 8006f32:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2180      	movs	r1, #128	@ 0x80
 8006f40:	01c9      	lsls	r1, r1, #7
 8006f42:	430a      	orrs	r2, r1
 8006f44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	2240      	movs	r2, #64	@ 0x40
 8006f4e:	4013      	ands	r3, r2
 8006f50:	2b40      	cmp	r3, #64	@ 0x40
 8006f52:	d007      	beq.n	8006f64 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	2140      	movs	r1, #64	@ 0x40
 8006f60:	430a      	orrs	r2, r1
 8006f62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	68da      	ldr	r2, [r3, #12]
 8006f68:	23e0      	movs	r3, #224	@ 0xe0
 8006f6a:	00db      	lsls	r3, r3, #3
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d952      	bls.n	8007016 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d004      	beq.n	8006f82 <HAL_SPI_Transmit+0x11e>
 8006f78:	2316      	movs	r3, #22
 8006f7a:	18fb      	adds	r3, r7, r3
 8006f7c:	881b      	ldrh	r3, [r3, #0]
 8006f7e:	2b01      	cmp	r3, #1
 8006f80:	d143      	bne.n	800700a <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f86:	881a      	ldrh	r2, [r3, #0]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f92:	1c9a      	adds	r2, r3, #2
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006fa6:	e030      	b.n	800700a <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	2202      	movs	r2, #2
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	2b02      	cmp	r3, #2
 8006fb4:	d112      	bne.n	8006fdc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fba:	881a      	ldrh	r2, [r3, #0]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc6:	1c9a      	adds	r2, r3, #2
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006fda:	e016      	b.n	800700a <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fdc:	f7fd f812 	bl	8004004 <HAL_GetTick>
 8006fe0:	0002      	movs	r2, r0
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	683a      	ldr	r2, [r7, #0]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d802      	bhi.n	8006ff2 <HAL_SPI_Transmit+0x18e>
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	3301      	adds	r3, #1
 8006ff0:	d102      	bne.n	8006ff8 <HAL_SPI_Transmit+0x194>
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d108      	bne.n	800700a <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8006ff8:	231f      	movs	r3, #31
 8006ffa:	18fb      	adds	r3, r7, r3
 8006ffc:	2203      	movs	r2, #3
 8006ffe:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	225d      	movs	r2, #93	@ 0x5d
 8007004:	2101      	movs	r1, #1
 8007006:	5499      	strb	r1, [r3, r2]
          goto error;
 8007008:	e080      	b.n	800710c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800700e:	b29b      	uxth	r3, r3
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1c9      	bne.n	8006fa8 <HAL_SPI_Transmit+0x144>
 8007014:	e053      	b.n	80070be <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d004      	beq.n	8007028 <HAL_SPI_Transmit+0x1c4>
 800701e:	2316      	movs	r3, #22
 8007020:	18fb      	adds	r3, r7, r3
 8007022:	881b      	ldrh	r3, [r3, #0]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d145      	bne.n	80070b4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	330c      	adds	r3, #12
 8007032:	7812      	ldrb	r2, [r2, #0]
 8007034:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800703a:	1c5a      	adds	r2, r3, #1
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007044:	b29b      	uxth	r3, r3
 8007046:	3b01      	subs	r3, #1
 8007048:	b29a      	uxth	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800704e:	e031      	b.n	80070b4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	689b      	ldr	r3, [r3, #8]
 8007056:	2202      	movs	r2, #2
 8007058:	4013      	ands	r3, r2
 800705a:	2b02      	cmp	r3, #2
 800705c:	d113      	bne.n	8007086 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	330c      	adds	r3, #12
 8007068:	7812      	ldrb	r2, [r2, #0]
 800706a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007070:	1c5a      	adds	r2, r3, #1
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800707a:	b29b      	uxth	r3, r3
 800707c:	3b01      	subs	r3, #1
 800707e:	b29a      	uxth	r2, r3
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007084:	e016      	b.n	80070b4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007086:	f7fc ffbd 	bl	8004004 <HAL_GetTick>
 800708a:	0002      	movs	r2, r0
 800708c:	69bb      	ldr	r3, [r7, #24]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	683a      	ldr	r2, [r7, #0]
 8007092:	429a      	cmp	r2, r3
 8007094:	d802      	bhi.n	800709c <HAL_SPI_Transmit+0x238>
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	3301      	adds	r3, #1
 800709a:	d102      	bne.n	80070a2 <HAL_SPI_Transmit+0x23e>
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d108      	bne.n	80070b4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80070a2:	231f      	movs	r3, #31
 80070a4:	18fb      	adds	r3, r7, r3
 80070a6:	2203      	movs	r2, #3
 80070a8:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	225d      	movs	r2, #93	@ 0x5d
 80070ae:	2101      	movs	r1, #1
 80070b0:	5499      	strb	r1, [r3, r2]
          goto error;
 80070b2:	e02b      	b.n	800710c <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1c8      	bne.n	8007050 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	6839      	ldr	r1, [r7, #0]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	0018      	movs	r0, r3
 80070c6:	f000 f95d 	bl	8007384 <SPI_EndRxTxTransaction>
 80070ca:	1e03      	subs	r3, r0, #0
 80070cc:	d002      	beq.n	80070d4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2220      	movs	r2, #32
 80070d2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	689b      	ldr	r3, [r3, #8]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d10a      	bne.n	80070f2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070dc:	2300      	movs	r3, #0
 80070de:	613b      	str	r3, [r7, #16]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	613b      	str	r3, [r7, #16]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	613b      	str	r3, [r7, #16]
 80070f0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d004      	beq.n	8007104 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 80070fa:	231f      	movs	r3, #31
 80070fc:	18fb      	adds	r3, r7, r3
 80070fe:	2201      	movs	r2, #1
 8007100:	701a      	strb	r2, [r3, #0]
 8007102:	e003      	b.n	800710c <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	225d      	movs	r2, #93	@ 0x5d
 8007108:	2101      	movs	r1, #1
 800710a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	225c      	movs	r2, #92	@ 0x5c
 8007110:	2100      	movs	r1, #0
 8007112:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007114:	231f      	movs	r3, #31
 8007116:	18fb      	adds	r3, r7, r3
 8007118:	781b      	ldrb	r3, [r3, #0]
}
 800711a:	0018      	movs	r0, r3
 800711c:	46bd      	mov	sp, r7
 800711e:	b008      	add	sp, #32
 8007120:	bd80      	pop	{r7, pc}
	...

08007124 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b088      	sub	sp, #32
 8007128:	af00      	add	r7, sp, #0
 800712a:	60f8      	str	r0, [r7, #12]
 800712c:	60b9      	str	r1, [r7, #8]
 800712e:	603b      	str	r3, [r7, #0]
 8007130:	1dfb      	adds	r3, r7, #7
 8007132:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007134:	f7fc ff66 	bl	8004004 <HAL_GetTick>
 8007138:	0002      	movs	r2, r0
 800713a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800713c:	1a9b      	subs	r3, r3, r2
 800713e:	683a      	ldr	r2, [r7, #0]
 8007140:	18d3      	adds	r3, r2, r3
 8007142:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007144:	f7fc ff5e 	bl	8004004 <HAL_GetTick>
 8007148:	0003      	movs	r3, r0
 800714a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800714c:	4b3a      	ldr	r3, [pc, #232]	@ (8007238 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	015b      	lsls	r3, r3, #5
 8007152:	0d1b      	lsrs	r3, r3, #20
 8007154:	69fa      	ldr	r2, [r7, #28]
 8007156:	4353      	muls	r3, r2
 8007158:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800715a:	e058      	b.n	800720e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	3301      	adds	r3, #1
 8007160:	d055      	beq.n	800720e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007162:	f7fc ff4f 	bl	8004004 <HAL_GetTick>
 8007166:	0002      	movs	r2, r0
 8007168:	69bb      	ldr	r3, [r7, #24]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	69fa      	ldr	r2, [r7, #28]
 800716e:	429a      	cmp	r2, r3
 8007170:	d902      	bls.n	8007178 <SPI_WaitFlagStateUntilTimeout+0x54>
 8007172:	69fb      	ldr	r3, [r7, #28]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d142      	bne.n	80071fe <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	685a      	ldr	r2, [r3, #4]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	21e0      	movs	r1, #224	@ 0xe0
 8007184:	438a      	bics	r2, r1
 8007186:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	2382      	movs	r3, #130	@ 0x82
 800718e:	005b      	lsls	r3, r3, #1
 8007190:	429a      	cmp	r2, r3
 8007192:	d113      	bne.n	80071bc <SPI_WaitFlagStateUntilTimeout+0x98>
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	689a      	ldr	r2, [r3, #8]
 8007198:	2380      	movs	r3, #128	@ 0x80
 800719a:	021b      	lsls	r3, r3, #8
 800719c:	429a      	cmp	r2, r3
 800719e:	d005      	beq.n	80071ac <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	689a      	ldr	r2, [r3, #8]
 80071a4:	2380      	movs	r3, #128	@ 0x80
 80071a6:	00db      	lsls	r3, r3, #3
 80071a8:	429a      	cmp	r2, r3
 80071aa:	d107      	bne.n	80071bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	2140      	movs	r1, #64	@ 0x40
 80071b8:	438a      	bics	r2, r1
 80071ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80071c0:	2380      	movs	r3, #128	@ 0x80
 80071c2:	019b      	lsls	r3, r3, #6
 80071c4:	429a      	cmp	r2, r3
 80071c6:	d110      	bne.n	80071ea <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	491a      	ldr	r1, [pc, #104]	@ (800723c <SPI_WaitFlagStateUntilTimeout+0x118>)
 80071d4:	400a      	ands	r2, r1
 80071d6:	601a      	str	r2, [r3, #0]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2180      	movs	r1, #128	@ 0x80
 80071e4:	0189      	lsls	r1, r1, #6
 80071e6:	430a      	orrs	r2, r1
 80071e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	225d      	movs	r2, #93	@ 0x5d
 80071ee:	2101      	movs	r1, #1
 80071f0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	225c      	movs	r2, #92	@ 0x5c
 80071f6:	2100      	movs	r1, #0
 80071f8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80071fa:	2303      	movs	r3, #3
 80071fc:	e017      	b.n	800722e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d101      	bne.n	8007208 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	3b01      	subs	r3, #1
 800720c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	68ba      	ldr	r2, [r7, #8]
 8007216:	4013      	ands	r3, r2
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	425a      	negs	r2, r3
 800721e:	4153      	adcs	r3, r2
 8007220:	b2db      	uxtb	r3, r3
 8007222:	001a      	movs	r2, r3
 8007224:	1dfb      	adds	r3, r7, #7
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	429a      	cmp	r2, r3
 800722a:	d197      	bne.n	800715c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	0018      	movs	r0, r3
 8007230:	46bd      	mov	sp, r7
 8007232:	b008      	add	sp, #32
 8007234:	bd80      	pop	{r7, pc}
 8007236:	46c0      	nop			@ (mov r8, r8)
 8007238:	20000e84 	.word	0x20000e84
 800723c:	ffffdfff 	.word	0xffffdfff

08007240 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b08a      	sub	sp, #40	@ 0x28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]
 800724c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800724e:	2317      	movs	r3, #23
 8007250:	18fb      	adds	r3, r7, r3
 8007252:	2200      	movs	r2, #0
 8007254:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007256:	f7fc fed5 	bl	8004004 <HAL_GetTick>
 800725a:	0002      	movs	r2, r0
 800725c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725e:	1a9b      	subs	r3, r3, r2
 8007260:	683a      	ldr	r2, [r7, #0]
 8007262:	18d3      	adds	r3, r2, r3
 8007264:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007266:	f7fc fecd 	bl	8004004 <HAL_GetTick>
 800726a:	0003      	movs	r3, r0
 800726c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	330c      	adds	r3, #12
 8007274:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007276:	4b41      	ldr	r3, [pc, #260]	@ (800737c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	0013      	movs	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	189b      	adds	r3, r3, r2
 8007280:	00da      	lsls	r2, r3, #3
 8007282:	1ad3      	subs	r3, r2, r3
 8007284:	0d1b      	lsrs	r3, r3, #20
 8007286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007288:	4353      	muls	r3, r2
 800728a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800728c:	e068      	b.n	8007360 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800728e:	68ba      	ldr	r2, [r7, #8]
 8007290:	23c0      	movs	r3, #192	@ 0xc0
 8007292:	00db      	lsls	r3, r3, #3
 8007294:	429a      	cmp	r2, r3
 8007296:	d10a      	bne.n	80072ae <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d107      	bne.n	80072ae <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	2117      	movs	r1, #23
 80072a6:	187b      	adds	r3, r7, r1
 80072a8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80072aa:	187b      	adds	r3, r7, r1
 80072ac:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	3301      	adds	r3, #1
 80072b2:	d055      	beq.n	8007360 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80072b4:	f7fc fea6 	bl	8004004 <HAL_GetTick>
 80072b8:	0002      	movs	r2, r0
 80072ba:	6a3b      	ldr	r3, [r7, #32]
 80072bc:	1ad3      	subs	r3, r2, r3
 80072be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d902      	bls.n	80072ca <SPI_WaitFifoStateUntilTimeout+0x8a>
 80072c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d142      	bne.n	8007350 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	21e0      	movs	r1, #224	@ 0xe0
 80072d6:	438a      	bics	r2, r1
 80072d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	2382      	movs	r3, #130	@ 0x82
 80072e0:	005b      	lsls	r3, r3, #1
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d113      	bne.n	800730e <SPI_WaitFifoStateUntilTimeout+0xce>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	689a      	ldr	r2, [r3, #8]
 80072ea:	2380      	movs	r3, #128	@ 0x80
 80072ec:	021b      	lsls	r3, r3, #8
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d005      	beq.n	80072fe <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	689a      	ldr	r2, [r3, #8]
 80072f6:	2380      	movs	r3, #128	@ 0x80
 80072f8:	00db      	lsls	r3, r3, #3
 80072fa:	429a      	cmp	r2, r3
 80072fc:	d107      	bne.n	800730e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2140      	movs	r1, #64	@ 0x40
 800730a:	438a      	bics	r2, r1
 800730c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007312:	2380      	movs	r3, #128	@ 0x80
 8007314:	019b      	lsls	r3, r3, #6
 8007316:	429a      	cmp	r2, r3
 8007318:	d110      	bne.n	800733c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	681a      	ldr	r2, [r3, #0]
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4916      	ldr	r1, [pc, #88]	@ (8007380 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8007326:	400a      	ands	r2, r1
 8007328:	601a      	str	r2, [r3, #0]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2180      	movs	r1, #128	@ 0x80
 8007336:	0189      	lsls	r1, r1, #6
 8007338:	430a      	orrs	r2, r1
 800733a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	225d      	movs	r2, #93	@ 0x5d
 8007340:	2101      	movs	r1, #1
 8007342:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	225c      	movs	r2, #92	@ 0x5c
 8007348:	2100      	movs	r1, #0
 800734a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	e010      	b.n	8007372 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d101      	bne.n	800735a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8007356:	2300      	movs	r3, #0
 8007358:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800735a:	69bb      	ldr	r3, [r7, #24]
 800735c:	3b01      	subs	r3, #1
 800735e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	4013      	ands	r3, r2
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	429a      	cmp	r2, r3
 800736e:	d18e      	bne.n	800728e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8007370:	2300      	movs	r3, #0
}
 8007372:	0018      	movs	r0, r3
 8007374:	46bd      	mov	sp, r7
 8007376:	b00a      	add	sp, #40	@ 0x28
 8007378:	bd80      	pop	{r7, pc}
 800737a:	46c0      	nop			@ (mov r8, r8)
 800737c:	20000e84 	.word	0x20000e84
 8007380:	ffffdfff 	.word	0xffffdfff

08007384 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b086      	sub	sp, #24
 8007388:	af02      	add	r7, sp, #8
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	60b9      	str	r1, [r7, #8]
 800738e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	23c0      	movs	r3, #192	@ 0xc0
 8007394:	0159      	lsls	r1, r3, #5
 8007396:	68f8      	ldr	r0, [r7, #12]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	9300      	str	r3, [sp, #0]
 800739c:	0013      	movs	r3, r2
 800739e:	2200      	movs	r2, #0
 80073a0:	f7ff ff4e 	bl	8007240 <SPI_WaitFifoStateUntilTimeout>
 80073a4:	1e03      	subs	r3, r0, #0
 80073a6:	d007      	beq.n	80073b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ac:	2220      	movs	r2, #32
 80073ae:	431a      	orrs	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e027      	b.n	8007408 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	68f8      	ldr	r0, [r7, #12]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	0013      	movs	r3, r2
 80073c2:	2200      	movs	r2, #0
 80073c4:	2180      	movs	r1, #128	@ 0x80
 80073c6:	f7ff fead 	bl	8007124 <SPI_WaitFlagStateUntilTimeout>
 80073ca:	1e03      	subs	r3, r0, #0
 80073cc:	d007      	beq.n	80073de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073d2:	2220      	movs	r2, #32
 80073d4:	431a      	orrs	r2, r3
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e014      	b.n	8007408 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	23c0      	movs	r3, #192	@ 0xc0
 80073e2:	00d9      	lsls	r1, r3, #3
 80073e4:	68f8      	ldr	r0, [r7, #12]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	9300      	str	r3, [sp, #0]
 80073ea:	0013      	movs	r3, r2
 80073ec:	2200      	movs	r2, #0
 80073ee:	f7ff ff27 	bl	8007240 <SPI_WaitFifoStateUntilTimeout>
 80073f2:	1e03      	subs	r3, r0, #0
 80073f4:	d007      	beq.n	8007406 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073fa:	2220      	movs	r2, #32
 80073fc:	431a      	orrs	r2, r3
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007402:	2303      	movs	r3, #3
 8007404:	e000      	b.n	8007408 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	0018      	movs	r0, r3
 800740a:	46bd      	mov	sp, r7
 800740c:	b004      	add	sp, #16
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d101      	bne.n	8007422 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e04a      	b.n	80074b8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	223d      	movs	r2, #61	@ 0x3d
 8007426:	5c9b      	ldrb	r3, [r3, r2]
 8007428:	b2db      	uxtb	r3, r3
 800742a:	2b00      	cmp	r3, #0
 800742c:	d107      	bne.n	800743e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	223c      	movs	r2, #60	@ 0x3c
 8007432:	2100      	movs	r1, #0
 8007434:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	0018      	movs	r0, r3
 800743a:	f7fc fbd1 	bl	8003be0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	223d      	movs	r2, #61	@ 0x3d
 8007442:	2102      	movs	r1, #2
 8007444:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	3304      	adds	r3, #4
 800744e:	0019      	movs	r1, r3
 8007450:	0010      	movs	r0, r2
 8007452:	f000 fb11 	bl	8007a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2248      	movs	r2, #72	@ 0x48
 800745a:	2101      	movs	r1, #1
 800745c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	223e      	movs	r2, #62	@ 0x3e
 8007462:	2101      	movs	r1, #1
 8007464:	5499      	strb	r1, [r3, r2]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	223f      	movs	r2, #63	@ 0x3f
 800746a:	2101      	movs	r1, #1
 800746c:	5499      	strb	r1, [r3, r2]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2240      	movs	r2, #64	@ 0x40
 8007472:	2101      	movs	r1, #1
 8007474:	5499      	strb	r1, [r3, r2]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2241      	movs	r2, #65	@ 0x41
 800747a:	2101      	movs	r1, #1
 800747c:	5499      	strb	r1, [r3, r2]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2242      	movs	r2, #66	@ 0x42
 8007482:	2101      	movs	r1, #1
 8007484:	5499      	strb	r1, [r3, r2]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2243      	movs	r2, #67	@ 0x43
 800748a:	2101      	movs	r1, #1
 800748c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2244      	movs	r2, #68	@ 0x44
 8007492:	2101      	movs	r1, #1
 8007494:	5499      	strb	r1, [r3, r2]
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2245      	movs	r2, #69	@ 0x45
 800749a:	2101      	movs	r1, #1
 800749c:	5499      	strb	r1, [r3, r2]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2246      	movs	r2, #70	@ 0x46
 80074a2:	2101      	movs	r1, #1
 80074a4:	5499      	strb	r1, [r3, r2]
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2247      	movs	r2, #71	@ 0x47
 80074aa:	2101      	movs	r1, #1
 80074ac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	223d      	movs	r2, #61	@ 0x3d
 80074b2:	2101      	movs	r1, #1
 80074b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074b6:	2300      	movs	r3, #0
}
 80074b8:	0018      	movs	r0, r3
 80074ba:	46bd      	mov	sp, r7
 80074bc:	b002      	add	sp, #8
 80074be:	bd80      	pop	{r7, pc}

080074c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b082      	sub	sp, #8
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d101      	bne.n	80074d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e04a      	b.n	8007568 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	223d      	movs	r2, #61	@ 0x3d
 80074d6:	5c9b      	ldrb	r3, [r3, r2]
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d107      	bne.n	80074ee <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	223c      	movs	r2, #60	@ 0x3c
 80074e2:	2100      	movs	r1, #0
 80074e4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	0018      	movs	r0, r3
 80074ea:	f000 f841 	bl	8007570 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	223d      	movs	r2, #61	@ 0x3d
 80074f2:	2102      	movs	r1, #2
 80074f4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681a      	ldr	r2, [r3, #0]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	3304      	adds	r3, #4
 80074fe:	0019      	movs	r1, r3
 8007500:	0010      	movs	r0, r2
 8007502:	f000 fab9 	bl	8007a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2248      	movs	r2, #72	@ 0x48
 800750a:	2101      	movs	r1, #1
 800750c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	223e      	movs	r2, #62	@ 0x3e
 8007512:	2101      	movs	r1, #1
 8007514:	5499      	strb	r1, [r3, r2]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	223f      	movs	r2, #63	@ 0x3f
 800751a:	2101      	movs	r1, #1
 800751c:	5499      	strb	r1, [r3, r2]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2240      	movs	r2, #64	@ 0x40
 8007522:	2101      	movs	r1, #1
 8007524:	5499      	strb	r1, [r3, r2]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2241      	movs	r2, #65	@ 0x41
 800752a:	2101      	movs	r1, #1
 800752c:	5499      	strb	r1, [r3, r2]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2242      	movs	r2, #66	@ 0x42
 8007532:	2101      	movs	r1, #1
 8007534:	5499      	strb	r1, [r3, r2]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2243      	movs	r2, #67	@ 0x43
 800753a:	2101      	movs	r1, #1
 800753c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2244      	movs	r2, #68	@ 0x44
 8007542:	2101      	movs	r1, #1
 8007544:	5499      	strb	r1, [r3, r2]
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2245      	movs	r2, #69	@ 0x45
 800754a:	2101      	movs	r1, #1
 800754c:	5499      	strb	r1, [r3, r2]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2246      	movs	r2, #70	@ 0x46
 8007552:	2101      	movs	r1, #1
 8007554:	5499      	strb	r1, [r3, r2]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2247      	movs	r2, #71	@ 0x47
 800755a:	2101      	movs	r1, #1
 800755c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	223d      	movs	r2, #61	@ 0x3d
 8007562:	2101      	movs	r1, #1
 8007564:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	0018      	movs	r0, r3
 800756a:	46bd      	mov	sp, r7
 800756c:	b002      	add	sp, #8
 800756e:	bd80      	pop	{r7, pc}

08007570 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007578:	46c0      	nop			@ (mov r8, r8)
 800757a:	46bd      	mov	sp, r7
 800757c:	b002      	add	sp, #8
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d108      	bne.n	80075a2 <HAL_TIM_PWM_Start+0x22>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	223e      	movs	r2, #62	@ 0x3e
 8007594:	5c9b      	ldrb	r3, [r3, r2]
 8007596:	b2db      	uxtb	r3, r3
 8007598:	3b01      	subs	r3, #1
 800759a:	1e5a      	subs	r2, r3, #1
 800759c:	4193      	sbcs	r3, r2
 800759e:	b2db      	uxtb	r3, r3
 80075a0:	e037      	b.n	8007612 <HAL_TIM_PWM_Start+0x92>
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	2b04      	cmp	r3, #4
 80075a6:	d108      	bne.n	80075ba <HAL_TIM_PWM_Start+0x3a>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	223f      	movs	r2, #63	@ 0x3f
 80075ac:	5c9b      	ldrb	r3, [r3, r2]
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	3b01      	subs	r3, #1
 80075b2:	1e5a      	subs	r2, r3, #1
 80075b4:	4193      	sbcs	r3, r2
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	e02b      	b.n	8007612 <HAL_TIM_PWM_Start+0x92>
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	2b08      	cmp	r3, #8
 80075be:	d108      	bne.n	80075d2 <HAL_TIM_PWM_Start+0x52>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2240      	movs	r2, #64	@ 0x40
 80075c4:	5c9b      	ldrb	r3, [r3, r2]
 80075c6:	b2db      	uxtb	r3, r3
 80075c8:	3b01      	subs	r3, #1
 80075ca:	1e5a      	subs	r2, r3, #1
 80075cc:	4193      	sbcs	r3, r2
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	e01f      	b.n	8007612 <HAL_TIM_PWM_Start+0x92>
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	2b0c      	cmp	r3, #12
 80075d6:	d108      	bne.n	80075ea <HAL_TIM_PWM_Start+0x6a>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2241      	movs	r2, #65	@ 0x41
 80075dc:	5c9b      	ldrb	r3, [r3, r2]
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	3b01      	subs	r3, #1
 80075e2:	1e5a      	subs	r2, r3, #1
 80075e4:	4193      	sbcs	r3, r2
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	e013      	b.n	8007612 <HAL_TIM_PWM_Start+0x92>
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	2b10      	cmp	r3, #16
 80075ee:	d108      	bne.n	8007602 <HAL_TIM_PWM_Start+0x82>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2242      	movs	r2, #66	@ 0x42
 80075f4:	5c9b      	ldrb	r3, [r3, r2]
 80075f6:	b2db      	uxtb	r3, r3
 80075f8:	3b01      	subs	r3, #1
 80075fa:	1e5a      	subs	r2, r3, #1
 80075fc:	4193      	sbcs	r3, r2
 80075fe:	b2db      	uxtb	r3, r3
 8007600:	e007      	b.n	8007612 <HAL_TIM_PWM_Start+0x92>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2243      	movs	r2, #67	@ 0x43
 8007606:	5c9b      	ldrb	r3, [r3, r2]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	3b01      	subs	r3, #1
 800760c:	1e5a      	subs	r2, r3, #1
 800760e:	4193      	sbcs	r3, r2
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b00      	cmp	r3, #0
 8007614:	d001      	beq.n	800761a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	e090      	b.n	800773c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d104      	bne.n	800762a <HAL_TIM_PWM_Start+0xaa>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	223e      	movs	r2, #62	@ 0x3e
 8007624:	2102      	movs	r1, #2
 8007626:	5499      	strb	r1, [r3, r2]
 8007628:	e023      	b.n	8007672 <HAL_TIM_PWM_Start+0xf2>
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b04      	cmp	r3, #4
 800762e:	d104      	bne.n	800763a <HAL_TIM_PWM_Start+0xba>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	223f      	movs	r2, #63	@ 0x3f
 8007634:	2102      	movs	r1, #2
 8007636:	5499      	strb	r1, [r3, r2]
 8007638:	e01b      	b.n	8007672 <HAL_TIM_PWM_Start+0xf2>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b08      	cmp	r3, #8
 800763e:	d104      	bne.n	800764a <HAL_TIM_PWM_Start+0xca>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2240      	movs	r2, #64	@ 0x40
 8007644:	2102      	movs	r1, #2
 8007646:	5499      	strb	r1, [r3, r2]
 8007648:	e013      	b.n	8007672 <HAL_TIM_PWM_Start+0xf2>
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	2b0c      	cmp	r3, #12
 800764e:	d104      	bne.n	800765a <HAL_TIM_PWM_Start+0xda>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2241      	movs	r2, #65	@ 0x41
 8007654:	2102      	movs	r1, #2
 8007656:	5499      	strb	r1, [r3, r2]
 8007658:	e00b      	b.n	8007672 <HAL_TIM_PWM_Start+0xf2>
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	2b10      	cmp	r3, #16
 800765e:	d104      	bne.n	800766a <HAL_TIM_PWM_Start+0xea>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2242      	movs	r2, #66	@ 0x42
 8007664:	2102      	movs	r1, #2
 8007666:	5499      	strb	r1, [r3, r2]
 8007668:	e003      	b.n	8007672 <HAL_TIM_PWM_Start+0xf2>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2243      	movs	r2, #67	@ 0x43
 800766e:	2102      	movs	r1, #2
 8007670:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6839      	ldr	r1, [r7, #0]
 8007678:	2201      	movs	r2, #1
 800767a:	0018      	movs	r0, r3
 800767c:	f000 fd58 	bl	8008130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a2f      	ldr	r2, [pc, #188]	@ (8007744 <HAL_TIM_PWM_Start+0x1c4>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d00e      	beq.n	80076a8 <HAL_TIM_PWM_Start+0x128>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a2e      	ldr	r2, [pc, #184]	@ (8007748 <HAL_TIM_PWM_Start+0x1c8>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d009      	beq.n	80076a8 <HAL_TIM_PWM_Start+0x128>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a2c      	ldr	r2, [pc, #176]	@ (800774c <HAL_TIM_PWM_Start+0x1cc>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d004      	beq.n	80076a8 <HAL_TIM_PWM_Start+0x128>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a2b      	ldr	r2, [pc, #172]	@ (8007750 <HAL_TIM_PWM_Start+0x1d0>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d101      	bne.n	80076ac <HAL_TIM_PWM_Start+0x12c>
 80076a8:	2301      	movs	r3, #1
 80076aa:	e000      	b.n	80076ae <HAL_TIM_PWM_Start+0x12e>
 80076ac:	2300      	movs	r3, #0
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d008      	beq.n	80076c4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2180      	movs	r1, #128	@ 0x80
 80076be:	0209      	lsls	r1, r1, #8
 80076c0:	430a      	orrs	r2, r1
 80076c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a1e      	ldr	r2, [pc, #120]	@ (8007744 <HAL_TIM_PWM_Start+0x1c4>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d014      	beq.n	80076f8 <HAL_TIM_PWM_Start+0x178>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	2380      	movs	r3, #128	@ 0x80
 80076d4:	05db      	lsls	r3, r3, #23
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d00e      	beq.n	80076f8 <HAL_TIM_PWM_Start+0x178>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	4a1d      	ldr	r2, [pc, #116]	@ (8007754 <HAL_TIM_PWM_Start+0x1d4>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d009      	beq.n	80076f8 <HAL_TIM_PWM_Start+0x178>
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a1b      	ldr	r2, [pc, #108]	@ (8007758 <HAL_TIM_PWM_Start+0x1d8>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d004      	beq.n	80076f8 <HAL_TIM_PWM_Start+0x178>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4a15      	ldr	r2, [pc, #84]	@ (8007748 <HAL_TIM_PWM_Start+0x1c8>)
 80076f4:	4293      	cmp	r3, r2
 80076f6:	d116      	bne.n	8007726 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	4a17      	ldr	r2, [pc, #92]	@ (800775c <HAL_TIM_PWM_Start+0x1dc>)
 8007700:	4013      	ands	r3, r2
 8007702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b06      	cmp	r3, #6
 8007708:	d016      	beq.n	8007738 <HAL_TIM_PWM_Start+0x1b8>
 800770a:	68fa      	ldr	r2, [r7, #12]
 800770c:	2380      	movs	r3, #128	@ 0x80
 800770e:	025b      	lsls	r3, r3, #9
 8007710:	429a      	cmp	r2, r3
 8007712:	d011      	beq.n	8007738 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	2101      	movs	r1, #1
 8007720:	430a      	orrs	r2, r1
 8007722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007724:	e008      	b.n	8007738 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2101      	movs	r1, #1
 8007732:	430a      	orrs	r2, r1
 8007734:	601a      	str	r2, [r3, #0]
 8007736:	e000      	b.n	800773a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007738:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800773a:	2300      	movs	r3, #0
}
 800773c:	0018      	movs	r0, r3
 800773e:	46bd      	mov	sp, r7
 8007740:	b004      	add	sp, #16
 8007742:	bd80      	pop	{r7, pc}
 8007744:	40012c00 	.word	0x40012c00
 8007748:	40014000 	.word	0x40014000
 800774c:	40014400 	.word	0x40014400
 8007750:	40014800 	.word	0x40014800
 8007754:	40000400 	.word	0x40000400
 8007758:	40000800 	.word	0x40000800
 800775c:	00010007 	.word	0x00010007

08007760 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6839      	ldr	r1, [r7, #0]
 8007770:	2200      	movs	r2, #0
 8007772:	0018      	movs	r0, r3
 8007774:	f000 fcdc 	bl	8008130 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a37      	ldr	r2, [pc, #220]	@ (800785c <HAL_TIM_PWM_Stop+0xfc>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d00e      	beq.n	80077a0 <HAL_TIM_PWM_Stop+0x40>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a36      	ldr	r2, [pc, #216]	@ (8007860 <HAL_TIM_PWM_Stop+0x100>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d009      	beq.n	80077a0 <HAL_TIM_PWM_Stop+0x40>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a34      	ldr	r2, [pc, #208]	@ (8007864 <HAL_TIM_PWM_Stop+0x104>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d004      	beq.n	80077a0 <HAL_TIM_PWM_Stop+0x40>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a33      	ldr	r2, [pc, #204]	@ (8007868 <HAL_TIM_PWM_Stop+0x108>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d101      	bne.n	80077a4 <HAL_TIM_PWM_Stop+0x44>
 80077a0:	2301      	movs	r3, #1
 80077a2:	e000      	b.n	80077a6 <HAL_TIM_PWM_Stop+0x46>
 80077a4:	2300      	movs	r3, #0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d013      	beq.n	80077d2 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	6a1b      	ldr	r3, [r3, #32]
 80077b0:	4a2e      	ldr	r2, [pc, #184]	@ (800786c <HAL_TIM_PWM_Stop+0x10c>)
 80077b2:	4013      	ands	r3, r2
 80077b4:	d10d      	bne.n	80077d2 <HAL_TIM_PWM_Stop+0x72>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	6a1b      	ldr	r3, [r3, #32]
 80077bc:	4a2c      	ldr	r2, [pc, #176]	@ (8007870 <HAL_TIM_PWM_Stop+0x110>)
 80077be:	4013      	ands	r3, r2
 80077c0:	d107      	bne.n	80077d2 <HAL_TIM_PWM_Stop+0x72>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	4929      	ldr	r1, [pc, #164]	@ (8007874 <HAL_TIM_PWM_Stop+0x114>)
 80077ce:	400a      	ands	r2, r1
 80077d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	6a1b      	ldr	r3, [r3, #32]
 80077d8:	4a24      	ldr	r2, [pc, #144]	@ (800786c <HAL_TIM_PWM_Stop+0x10c>)
 80077da:	4013      	ands	r3, r2
 80077dc:	d10d      	bne.n	80077fa <HAL_TIM_PWM_Stop+0x9a>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6a1b      	ldr	r3, [r3, #32]
 80077e4:	4a22      	ldr	r2, [pc, #136]	@ (8007870 <HAL_TIM_PWM_Stop+0x110>)
 80077e6:	4013      	ands	r3, r2
 80077e8:	d107      	bne.n	80077fa <HAL_TIM_PWM_Stop+0x9a>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2101      	movs	r1, #1
 80077f6:	438a      	bics	r2, r1
 80077f8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d104      	bne.n	800780a <HAL_TIM_PWM_Stop+0xaa>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	223e      	movs	r2, #62	@ 0x3e
 8007804:	2101      	movs	r1, #1
 8007806:	5499      	strb	r1, [r3, r2]
 8007808:	e023      	b.n	8007852 <HAL_TIM_PWM_Stop+0xf2>
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	2b04      	cmp	r3, #4
 800780e:	d104      	bne.n	800781a <HAL_TIM_PWM_Stop+0xba>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	223f      	movs	r2, #63	@ 0x3f
 8007814:	2101      	movs	r1, #1
 8007816:	5499      	strb	r1, [r3, r2]
 8007818:	e01b      	b.n	8007852 <HAL_TIM_PWM_Stop+0xf2>
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	2b08      	cmp	r3, #8
 800781e:	d104      	bne.n	800782a <HAL_TIM_PWM_Stop+0xca>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2240      	movs	r2, #64	@ 0x40
 8007824:	2101      	movs	r1, #1
 8007826:	5499      	strb	r1, [r3, r2]
 8007828:	e013      	b.n	8007852 <HAL_TIM_PWM_Stop+0xf2>
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b0c      	cmp	r3, #12
 800782e:	d104      	bne.n	800783a <HAL_TIM_PWM_Stop+0xda>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2241      	movs	r2, #65	@ 0x41
 8007834:	2101      	movs	r1, #1
 8007836:	5499      	strb	r1, [r3, r2]
 8007838:	e00b      	b.n	8007852 <HAL_TIM_PWM_Stop+0xf2>
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	2b10      	cmp	r3, #16
 800783e:	d104      	bne.n	800784a <HAL_TIM_PWM_Stop+0xea>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2242      	movs	r2, #66	@ 0x42
 8007844:	2101      	movs	r1, #1
 8007846:	5499      	strb	r1, [r3, r2]
 8007848:	e003      	b.n	8007852 <HAL_TIM_PWM_Stop+0xf2>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2243      	movs	r2, #67	@ 0x43
 800784e:	2101      	movs	r1, #1
 8007850:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8007852:	2300      	movs	r3, #0
}
 8007854:	0018      	movs	r0, r3
 8007856:	46bd      	mov	sp, r7
 8007858:	b002      	add	sp, #8
 800785a:	bd80      	pop	{r7, pc}
 800785c:	40012c00 	.word	0x40012c00
 8007860:	40014000 	.word	0x40014000
 8007864:	40014400 	.word	0x40014400
 8007868:	40014800 	.word	0x40014800
 800786c:	00001111 	.word	0x00001111
 8007870:	00000444 	.word	0x00000444
 8007874:	ffff7fff 	.word	0xffff7fff

08007878 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007884:	2317      	movs	r3, #23
 8007886:	18fb      	adds	r3, r7, r3
 8007888:	2200      	movs	r2, #0
 800788a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	223c      	movs	r2, #60	@ 0x3c
 8007890:	5c9b      	ldrb	r3, [r3, r2]
 8007892:	2b01      	cmp	r3, #1
 8007894:	d101      	bne.n	800789a <HAL_TIM_PWM_ConfigChannel+0x22>
 8007896:	2302      	movs	r3, #2
 8007898:	e0e5      	b.n	8007a66 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	223c      	movs	r2, #60	@ 0x3c
 800789e:	2101      	movs	r1, #1
 80078a0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2b14      	cmp	r3, #20
 80078a6:	d900      	bls.n	80078aa <HAL_TIM_PWM_ConfigChannel+0x32>
 80078a8:	e0d1      	b.n	8007a4e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	009a      	lsls	r2, r3, #2
 80078ae:	4b70      	ldr	r3, [pc, #448]	@ (8007a70 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80078b0:	18d3      	adds	r3, r2, r3
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	68ba      	ldr	r2, [r7, #8]
 80078bc:	0011      	movs	r1, r2
 80078be:	0018      	movs	r0, r3
 80078c0:	f000 f972 	bl	8007ba8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	699a      	ldr	r2, [r3, #24]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2108      	movs	r1, #8
 80078d0:	430a      	orrs	r2, r1
 80078d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	699a      	ldr	r2, [r3, #24]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2104      	movs	r1, #4
 80078e0:	438a      	bics	r2, r1
 80078e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	6999      	ldr	r1, [r3, #24]
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	691a      	ldr	r2, [r3, #16]
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	619a      	str	r2, [r3, #24]
      break;
 80078f6:	e0af      	b.n	8007a58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	0011      	movs	r1, r2
 8007900:	0018      	movs	r0, r3
 8007902:	f000 f9db 	bl	8007cbc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	699a      	ldr	r2, [r3, #24]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	2180      	movs	r1, #128	@ 0x80
 8007912:	0109      	lsls	r1, r1, #4
 8007914:	430a      	orrs	r2, r1
 8007916:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	699a      	ldr	r2, [r3, #24]
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4954      	ldr	r1, [pc, #336]	@ (8007a74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007924:	400a      	ands	r2, r1
 8007926:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	6999      	ldr	r1, [r3, #24]
 800792e:	68bb      	ldr	r3, [r7, #8]
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	021a      	lsls	r2, r3, #8
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	430a      	orrs	r2, r1
 800793a:	619a      	str	r2, [r3, #24]
      break;
 800793c:	e08c      	b.n	8007a58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68ba      	ldr	r2, [r7, #8]
 8007944:	0011      	movs	r1, r2
 8007946:	0018      	movs	r0, r3
 8007948:	f000 fa3c 	bl	8007dc4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	69da      	ldr	r2, [r3, #28]
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	2108      	movs	r1, #8
 8007958:	430a      	orrs	r2, r1
 800795a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	69da      	ldr	r2, [r3, #28]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2104      	movs	r1, #4
 8007968:	438a      	bics	r2, r1
 800796a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	69d9      	ldr	r1, [r3, #28]
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	691a      	ldr	r2, [r3, #16]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	61da      	str	r2, [r3, #28]
      break;
 800797e:	e06b      	b.n	8007a58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	68ba      	ldr	r2, [r7, #8]
 8007986:	0011      	movs	r1, r2
 8007988:	0018      	movs	r0, r3
 800798a:	f000 faa3 	bl	8007ed4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	69da      	ldr	r2, [r3, #28]
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	2180      	movs	r1, #128	@ 0x80
 800799a:	0109      	lsls	r1, r1, #4
 800799c:	430a      	orrs	r2, r1
 800799e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	69da      	ldr	r2, [r3, #28]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4932      	ldr	r1, [pc, #200]	@ (8007a74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80079ac:	400a      	ands	r2, r1
 80079ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	69d9      	ldr	r1, [r3, #28]
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	691b      	ldr	r3, [r3, #16]
 80079ba:	021a      	lsls	r2, r3, #8
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	430a      	orrs	r2, r1
 80079c2:	61da      	str	r2, [r3, #28]
      break;
 80079c4:	e048      	b.n	8007a58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68ba      	ldr	r2, [r7, #8]
 80079cc:	0011      	movs	r1, r2
 80079ce:	0018      	movs	r0, r3
 80079d0:	f000 faea 	bl	8007fa8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	2108      	movs	r1, #8
 80079e0:	430a      	orrs	r2, r1
 80079e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2104      	movs	r1, #4
 80079f0:	438a      	bics	r2, r1
 80079f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	691a      	ldr	r2, [r3, #16]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007a06:	e027      	b.n	8007a58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68ba      	ldr	r2, [r7, #8]
 8007a0e:	0011      	movs	r1, r2
 8007a10:	0018      	movs	r0, r3
 8007a12:	f000 fb29 	bl	8008068 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	2180      	movs	r1, #128	@ 0x80
 8007a22:	0109      	lsls	r1, r1, #4
 8007a24:	430a      	orrs	r2, r1
 8007a26:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4910      	ldr	r1, [pc, #64]	@ (8007a74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007a34:	400a      	ands	r2, r1
 8007a36:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	021a      	lsls	r2, r3, #8
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007a4c:	e004      	b.n	8007a58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8007a4e:	2317      	movs	r3, #23
 8007a50:	18fb      	adds	r3, r7, r3
 8007a52:	2201      	movs	r2, #1
 8007a54:	701a      	strb	r2, [r3, #0]
      break;
 8007a56:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	223c      	movs	r2, #60	@ 0x3c
 8007a5c:	2100      	movs	r1, #0
 8007a5e:	5499      	strb	r1, [r3, r2]

  return status;
 8007a60:	2317      	movs	r3, #23
 8007a62:	18fb      	adds	r3, r7, r3
 8007a64:	781b      	ldrb	r3, [r3, #0]
}
 8007a66:	0018      	movs	r0, r3
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	b006      	add	sp, #24
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	46c0      	nop			@ (mov r8, r8)
 8007a70:	0800a518 	.word	0x0800a518
 8007a74:	fffffbff 	.word	0xfffffbff

08007a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a3f      	ldr	r2, [pc, #252]	@ (8007b88 <TIM_Base_SetConfig+0x110>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d00c      	beq.n	8007aaa <TIM_Base_SetConfig+0x32>
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	2380      	movs	r3, #128	@ 0x80
 8007a94:	05db      	lsls	r3, r3, #23
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d007      	beq.n	8007aaa <TIM_Base_SetConfig+0x32>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a3b      	ldr	r2, [pc, #236]	@ (8007b8c <TIM_Base_SetConfig+0x114>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d003      	beq.n	8007aaa <TIM_Base_SetConfig+0x32>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a3a      	ldr	r2, [pc, #232]	@ (8007b90 <TIM_Base_SetConfig+0x118>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d108      	bne.n	8007abc <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2270      	movs	r2, #112	@ 0x70
 8007aae:	4393      	bics	r3, r2
 8007ab0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a32      	ldr	r2, [pc, #200]	@ (8007b88 <TIM_Base_SetConfig+0x110>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d01c      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007ac4:	687a      	ldr	r2, [r7, #4]
 8007ac6:	2380      	movs	r3, #128	@ 0x80
 8007ac8:	05db      	lsls	r3, r3, #23
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d017      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8007b8c <TIM_Base_SetConfig+0x114>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d013      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8007b90 <TIM_Base_SetConfig+0x118>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d00f      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a2c      	ldr	r2, [pc, #176]	@ (8007b94 <TIM_Base_SetConfig+0x11c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d00b      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a2b      	ldr	r2, [pc, #172]	@ (8007b98 <TIM_Base_SetConfig+0x120>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d007      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	4a2a      	ldr	r2, [pc, #168]	@ (8007b9c <TIM_Base_SetConfig+0x124>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d003      	beq.n	8007afe <TIM_Base_SetConfig+0x86>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a29      	ldr	r2, [pc, #164]	@ (8007ba0 <TIM_Base_SetConfig+0x128>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d108      	bne.n	8007b10 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4a28      	ldr	r2, [pc, #160]	@ (8007ba4 <TIM_Base_SetConfig+0x12c>)
 8007b02:	4013      	ands	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	68db      	ldr	r3, [r3, #12]
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2280      	movs	r2, #128	@ 0x80
 8007b14:	4393      	bics	r3, r2
 8007b16:	001a      	movs	r2, r3
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	695b      	ldr	r3, [r3, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	68fa      	ldr	r2, [r7, #12]
 8007b24:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b26:	683b      	ldr	r3, [r7, #0]
 8007b28:	689a      	ldr	r2, [r3, #8]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a13      	ldr	r2, [pc, #76]	@ (8007b88 <TIM_Base_SetConfig+0x110>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d00b      	beq.n	8007b56 <TIM_Base_SetConfig+0xde>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a15      	ldr	r2, [pc, #84]	@ (8007b98 <TIM_Base_SetConfig+0x120>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d007      	beq.n	8007b56 <TIM_Base_SetConfig+0xde>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a14      	ldr	r2, [pc, #80]	@ (8007b9c <TIM_Base_SetConfig+0x124>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d003      	beq.n	8007b56 <TIM_Base_SetConfig+0xde>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a13      	ldr	r2, [pc, #76]	@ (8007ba0 <TIM_Base_SetConfig+0x128>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d103      	bne.n	8007b5e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	691a      	ldr	r2, [r3, #16]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2201      	movs	r2, #1
 8007b62:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	691b      	ldr	r3, [r3, #16]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d106      	bne.n	8007b7e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	691b      	ldr	r3, [r3, #16]
 8007b74:	2201      	movs	r2, #1
 8007b76:	4393      	bics	r3, r2
 8007b78:	001a      	movs	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	611a      	str	r2, [r3, #16]
  }
}
 8007b7e:	46c0      	nop			@ (mov r8, r8)
 8007b80:	46bd      	mov	sp, r7
 8007b82:	b004      	add	sp, #16
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	46c0      	nop			@ (mov r8, r8)
 8007b88:	40012c00 	.word	0x40012c00
 8007b8c:	40000400 	.word	0x40000400
 8007b90:	40000800 	.word	0x40000800
 8007b94:	40002000 	.word	0x40002000
 8007b98:	40014000 	.word	0x40014000
 8007b9c:	40014400 	.word	0x40014400
 8007ba0:	40014800 	.word	0x40014800
 8007ba4:	fffffcff 	.word	0xfffffcff

08007ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6a1b      	ldr	r3, [r3, #32]
 8007bb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	4393      	bics	r3, r2
 8007bc0:	001a      	movs	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	685b      	ldr	r3, [r3, #4]
 8007bca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	4a32      	ldr	r2, [pc, #200]	@ (8007ca0 <TIM_OC1_SetConfig+0xf8>)
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2203      	movs	r2, #3
 8007bde:	4393      	bics	r3, r2
 8007be0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bec:	697b      	ldr	r3, [r7, #20]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	4393      	bics	r3, r2
 8007bf2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a28      	ldr	r2, [pc, #160]	@ (8007ca4 <TIM_OC1_SetConfig+0xfc>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d00b      	beq.n	8007c1e <TIM_OC1_SetConfig+0x76>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	4a27      	ldr	r2, [pc, #156]	@ (8007ca8 <TIM_OC1_SetConfig+0x100>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d007      	beq.n	8007c1e <TIM_OC1_SetConfig+0x76>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a26      	ldr	r2, [pc, #152]	@ (8007cac <TIM_OC1_SetConfig+0x104>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d003      	beq.n	8007c1e <TIM_OC1_SetConfig+0x76>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a25      	ldr	r2, [pc, #148]	@ (8007cb0 <TIM_OC1_SetConfig+0x108>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d10c      	bne.n	8007c38 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	2208      	movs	r2, #8
 8007c22:	4393      	bics	r3, r2
 8007c24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	4313      	orrs	r3, r2
 8007c2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c30:	697b      	ldr	r3, [r7, #20]
 8007c32:	2204      	movs	r2, #4
 8007c34:	4393      	bics	r3, r2
 8007c36:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ca4 <TIM_OC1_SetConfig+0xfc>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d00b      	beq.n	8007c58 <TIM_OC1_SetConfig+0xb0>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	4a19      	ldr	r2, [pc, #100]	@ (8007ca8 <TIM_OC1_SetConfig+0x100>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d007      	beq.n	8007c58 <TIM_OC1_SetConfig+0xb0>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a18      	ldr	r2, [pc, #96]	@ (8007cac <TIM_OC1_SetConfig+0x104>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d003      	beq.n	8007c58 <TIM_OC1_SetConfig+0xb0>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a17      	ldr	r2, [pc, #92]	@ (8007cb0 <TIM_OC1_SetConfig+0x108>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d111      	bne.n	8007c7c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	4a16      	ldr	r2, [pc, #88]	@ (8007cb4 <TIM_OC1_SetConfig+0x10c>)
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	4a15      	ldr	r2, [pc, #84]	@ (8007cb8 <TIM_OC1_SetConfig+0x110>)
 8007c64:	4013      	ands	r3, r2
 8007c66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	699b      	ldr	r3, [r3, #24]
 8007c76:	693a      	ldr	r2, [r7, #16]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	68fa      	ldr	r2, [r7, #12]
 8007c86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	685a      	ldr	r2, [r3, #4]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	621a      	str	r2, [r3, #32]
}
 8007c96:	46c0      	nop			@ (mov r8, r8)
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	b006      	add	sp, #24
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	46c0      	nop			@ (mov r8, r8)
 8007ca0:	fffeff8f 	.word	0xfffeff8f
 8007ca4:	40012c00 	.word	0x40012c00
 8007ca8:	40014000 	.word	0x40014000
 8007cac:	40014400 	.word	0x40014400
 8007cb0:	40014800 	.word	0x40014800
 8007cb4:	fffffeff 	.word	0xfffffeff
 8007cb8:	fffffdff 	.word	0xfffffdff

08007cbc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b086      	sub	sp, #24
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a1b      	ldr	r3, [r3, #32]
 8007cca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a1b      	ldr	r3, [r3, #32]
 8007cd0:	2210      	movs	r2, #16
 8007cd2:	4393      	bics	r3, r2
 8007cd4:	001a      	movs	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	699b      	ldr	r3, [r3, #24]
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	4a2e      	ldr	r2, [pc, #184]	@ (8007da4 <TIM_OC2_SetConfig+0xe8>)
 8007cea:	4013      	ands	r3, r2
 8007cec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8007da8 <TIM_OC2_SetConfig+0xec>)
 8007cf2:	4013      	ands	r3, r2
 8007cf4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	021b      	lsls	r3, r3, #8
 8007cfc:	68fa      	ldr	r2, [r7, #12]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	2220      	movs	r2, #32
 8007d06:	4393      	bics	r3, r2
 8007d08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007d0a:	683b      	ldr	r3, [r7, #0]
 8007d0c:	689b      	ldr	r3, [r3, #8]
 8007d0e:	011b      	lsls	r3, r3, #4
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	4313      	orrs	r3, r2
 8007d14:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	4a24      	ldr	r2, [pc, #144]	@ (8007dac <TIM_OC2_SetConfig+0xf0>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d10d      	bne.n	8007d3a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2280      	movs	r2, #128	@ 0x80
 8007d22:	4393      	bics	r3, r2
 8007d24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	011b      	lsls	r3, r3, #4
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	2240      	movs	r2, #64	@ 0x40
 8007d36:	4393      	bics	r3, r2
 8007d38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8007dac <TIM_OC2_SetConfig+0xf0>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d00b      	beq.n	8007d5a <TIM_OC2_SetConfig+0x9e>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	4a1a      	ldr	r2, [pc, #104]	@ (8007db0 <TIM_OC2_SetConfig+0xf4>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d007      	beq.n	8007d5a <TIM_OC2_SetConfig+0x9e>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	4a19      	ldr	r2, [pc, #100]	@ (8007db4 <TIM_OC2_SetConfig+0xf8>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d003      	beq.n	8007d5a <TIM_OC2_SetConfig+0x9e>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	4a18      	ldr	r2, [pc, #96]	@ (8007db8 <TIM_OC2_SetConfig+0xfc>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d113      	bne.n	8007d82 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d5a:	693b      	ldr	r3, [r7, #16]
 8007d5c:	4a17      	ldr	r2, [pc, #92]	@ (8007dbc <TIM_OC2_SetConfig+0x100>)
 8007d5e:	4013      	ands	r3, r2
 8007d60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	4a16      	ldr	r2, [pc, #88]	@ (8007dc0 <TIM_OC2_SetConfig+0x104>)
 8007d66:	4013      	ands	r3, r2
 8007d68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	4313      	orrs	r3, r2
 8007d74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	699b      	ldr	r3, [r3, #24]
 8007d7a:	009b      	lsls	r3, r3, #2
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	693a      	ldr	r2, [r7, #16]
 8007d86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	697a      	ldr	r2, [r7, #20]
 8007d9a:	621a      	str	r2, [r3, #32]
}
 8007d9c:	46c0      	nop			@ (mov r8, r8)
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	b006      	add	sp, #24
 8007da2:	bd80      	pop	{r7, pc}
 8007da4:	feff8fff 	.word	0xfeff8fff
 8007da8:	fffffcff 	.word	0xfffffcff
 8007dac:	40012c00 	.word	0x40012c00
 8007db0:	40014000 	.word	0x40014000
 8007db4:	40014400 	.word	0x40014400
 8007db8:	40014800 	.word	0x40014800
 8007dbc:	fffffbff 	.word	0xfffffbff
 8007dc0:	fffff7ff 	.word	0xfffff7ff

08007dc4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a1b      	ldr	r3, [r3, #32]
 8007dd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a1b      	ldr	r3, [r3, #32]
 8007dd8:	4a33      	ldr	r2, [pc, #204]	@ (8007ea8 <TIM_OC3_SetConfig+0xe4>)
 8007dda:	401a      	ands	r2, r3
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4a2f      	ldr	r2, [pc, #188]	@ (8007eac <TIM_OC3_SetConfig+0xe8>)
 8007df0:	4013      	ands	r3, r2
 8007df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2203      	movs	r2, #3
 8007df8:	4393      	bics	r3, r2
 8007dfa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	4a29      	ldr	r2, [pc, #164]	@ (8007eb0 <TIM_OC3_SetConfig+0xec>)
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	021b      	lsls	r3, r3, #8
 8007e14:	697a      	ldr	r2, [r7, #20]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a25      	ldr	r2, [pc, #148]	@ (8007eb4 <TIM_OC3_SetConfig+0xf0>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d10d      	bne.n	8007e3e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	4a24      	ldr	r2, [pc, #144]	@ (8007eb8 <TIM_OC3_SetConfig+0xf4>)
 8007e26:	4013      	ands	r3, r2
 8007e28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	68db      	ldr	r3, [r3, #12]
 8007e2e:	021b      	lsls	r3, r3, #8
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	4313      	orrs	r3, r2
 8007e34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	4a20      	ldr	r2, [pc, #128]	@ (8007ebc <TIM_OC3_SetConfig+0xf8>)
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a1c      	ldr	r2, [pc, #112]	@ (8007eb4 <TIM_OC3_SetConfig+0xf0>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d00b      	beq.n	8007e5e <TIM_OC3_SetConfig+0x9a>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a1d      	ldr	r2, [pc, #116]	@ (8007ec0 <TIM_OC3_SetConfig+0xfc>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d007      	beq.n	8007e5e <TIM_OC3_SetConfig+0x9a>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4a1c      	ldr	r2, [pc, #112]	@ (8007ec4 <TIM_OC3_SetConfig+0x100>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d003      	beq.n	8007e5e <TIM_OC3_SetConfig+0x9a>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a1b      	ldr	r2, [pc, #108]	@ (8007ec8 <TIM_OC3_SetConfig+0x104>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d113      	bne.n	8007e86 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	4a1a      	ldr	r2, [pc, #104]	@ (8007ecc <TIM_OC3_SetConfig+0x108>)
 8007e62:	4013      	ands	r3, r2
 8007e64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	4a19      	ldr	r2, [pc, #100]	@ (8007ed0 <TIM_OC3_SetConfig+0x10c>)
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	011b      	lsls	r3, r3, #4
 8007e74:	693a      	ldr	r2, [r7, #16]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	699b      	ldr	r3, [r3, #24]
 8007e7e:	011b      	lsls	r3, r3, #4
 8007e80:	693a      	ldr	r2, [r7, #16]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	685a      	ldr	r2, [r3, #4]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	621a      	str	r2, [r3, #32]
}
 8007ea0:	46c0      	nop			@ (mov r8, r8)
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	b006      	add	sp, #24
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	fffffeff 	.word	0xfffffeff
 8007eac:	fffeff8f 	.word	0xfffeff8f
 8007eb0:	fffffdff 	.word	0xfffffdff
 8007eb4:	40012c00 	.word	0x40012c00
 8007eb8:	fffff7ff 	.word	0xfffff7ff
 8007ebc:	fffffbff 	.word	0xfffffbff
 8007ec0:	40014000 	.word	0x40014000
 8007ec4:	40014400 	.word	0x40014400
 8007ec8:	40014800 	.word	0x40014800
 8007ecc:	ffffefff 	.word	0xffffefff
 8007ed0:	ffffdfff 	.word	0xffffdfff

08007ed4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b086      	sub	sp, #24
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a1b      	ldr	r3, [r3, #32]
 8007ee2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	6a1b      	ldr	r3, [r3, #32]
 8007ee8:	4a26      	ldr	r2, [pc, #152]	@ (8007f84 <TIM_OC4_SetConfig+0xb0>)
 8007eea:	401a      	ands	r2, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	69db      	ldr	r3, [r3, #28]
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4a22      	ldr	r2, [pc, #136]	@ (8007f88 <TIM_OC4_SetConfig+0xb4>)
 8007f00:	4013      	ands	r3, r2
 8007f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4a21      	ldr	r2, [pc, #132]	@ (8007f8c <TIM_OC4_SetConfig+0xb8>)
 8007f08:	4013      	ands	r3, r2
 8007f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	021b      	lsls	r3, r3, #8
 8007f12:	68fa      	ldr	r2, [r7, #12]
 8007f14:	4313      	orrs	r3, r2
 8007f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8007f90 <TIM_OC4_SetConfig+0xbc>)
 8007f1c:	4013      	ands	r3, r2
 8007f1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	031b      	lsls	r3, r3, #12
 8007f26:	693a      	ldr	r2, [r7, #16]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a19      	ldr	r2, [pc, #100]	@ (8007f94 <TIM_OC4_SetConfig+0xc0>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d00b      	beq.n	8007f4c <TIM_OC4_SetConfig+0x78>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	4a18      	ldr	r2, [pc, #96]	@ (8007f98 <TIM_OC4_SetConfig+0xc4>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d007      	beq.n	8007f4c <TIM_OC4_SetConfig+0x78>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4a17      	ldr	r2, [pc, #92]	@ (8007f9c <TIM_OC4_SetConfig+0xc8>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d003      	beq.n	8007f4c <TIM_OC4_SetConfig+0x78>
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	4a16      	ldr	r2, [pc, #88]	@ (8007fa0 <TIM_OC4_SetConfig+0xcc>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d109      	bne.n	8007f60 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	4a15      	ldr	r2, [pc, #84]	@ (8007fa4 <TIM_OC4_SetConfig+0xd0>)
 8007f50:	4013      	ands	r3, r2
 8007f52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	695b      	ldr	r3, [r3, #20]
 8007f58:	019b      	lsls	r3, r3, #6
 8007f5a:	697a      	ldr	r2, [r7, #20]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	697a      	ldr	r2, [r7, #20]
 8007f64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	68fa      	ldr	r2, [r7, #12]
 8007f6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	685a      	ldr	r2, [r3, #4]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	693a      	ldr	r2, [r7, #16]
 8007f78:	621a      	str	r2, [r3, #32]
}
 8007f7a:	46c0      	nop			@ (mov r8, r8)
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	b006      	add	sp, #24
 8007f80:	bd80      	pop	{r7, pc}
 8007f82:	46c0      	nop			@ (mov r8, r8)
 8007f84:	ffffefff 	.word	0xffffefff
 8007f88:	feff8fff 	.word	0xfeff8fff
 8007f8c:	fffffcff 	.word	0xfffffcff
 8007f90:	ffffdfff 	.word	0xffffdfff
 8007f94:	40012c00 	.word	0x40012c00
 8007f98:	40014000 	.word	0x40014000
 8007f9c:	40014400 	.word	0x40014400
 8007fa0:	40014800 	.word	0x40014800
 8007fa4:	ffffbfff 	.word	0xffffbfff

08007fa8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b086      	sub	sp, #24
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6a1b      	ldr	r3, [r3, #32]
 8007fb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a1b      	ldr	r3, [r3, #32]
 8007fbc:	4a23      	ldr	r2, [pc, #140]	@ (800804c <TIM_OC5_SetConfig+0xa4>)
 8007fbe:	401a      	ands	r2, r3
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8008050 <TIM_OC5_SetConfig+0xa8>)
 8007fd4:	4013      	ands	r3, r2
 8007fd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68fa      	ldr	r2, [r7, #12]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007fe2:	693b      	ldr	r3, [r7, #16]
 8007fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8008054 <TIM_OC5_SetConfig+0xac>)
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	041b      	lsls	r3, r3, #16
 8007ff0:	693a      	ldr	r2, [r7, #16]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a17      	ldr	r2, [pc, #92]	@ (8008058 <TIM_OC5_SetConfig+0xb0>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d00b      	beq.n	8008016 <TIM_OC5_SetConfig+0x6e>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a16      	ldr	r2, [pc, #88]	@ (800805c <TIM_OC5_SetConfig+0xb4>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d007      	beq.n	8008016 <TIM_OC5_SetConfig+0x6e>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a15      	ldr	r2, [pc, #84]	@ (8008060 <TIM_OC5_SetConfig+0xb8>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d003      	beq.n	8008016 <TIM_OC5_SetConfig+0x6e>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a14      	ldr	r2, [pc, #80]	@ (8008064 <TIM_OC5_SetConfig+0xbc>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d109      	bne.n	800802a <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	4a0c      	ldr	r2, [pc, #48]	@ (800804c <TIM_OC5_SetConfig+0xa4>)
 800801a:	4013      	ands	r3, r2
 800801c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	021b      	lsls	r3, r3, #8
 8008024:	697a      	ldr	r2, [r7, #20]
 8008026:	4313      	orrs	r3, r2
 8008028:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	68fa      	ldr	r2, [r7, #12]
 8008034:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	685a      	ldr	r2, [r3, #4]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	693a      	ldr	r2, [r7, #16]
 8008042:	621a      	str	r2, [r3, #32]
}
 8008044:	46c0      	nop			@ (mov r8, r8)
 8008046:	46bd      	mov	sp, r7
 8008048:	b006      	add	sp, #24
 800804a:	bd80      	pop	{r7, pc}
 800804c:	fffeffff 	.word	0xfffeffff
 8008050:	fffeff8f 	.word	0xfffeff8f
 8008054:	fffdffff 	.word	0xfffdffff
 8008058:	40012c00 	.word	0x40012c00
 800805c:	40014000 	.word	0x40014000
 8008060:	40014400 	.word	0x40014400
 8008064:	40014800 	.word	0x40014800

08008068 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b086      	sub	sp, #24
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
 8008070:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6a1b      	ldr	r3, [r3, #32]
 800807c:	4a24      	ldr	r2, [pc, #144]	@ (8008110 <TIM_OC6_SetConfig+0xa8>)
 800807e:	401a      	ands	r2, r3
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800808e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	4a20      	ldr	r2, [pc, #128]	@ (8008114 <TIM_OC6_SetConfig+0xac>)
 8008094:	4013      	ands	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	021b      	lsls	r3, r3, #8
 800809e:	68fa      	ldr	r2, [r7, #12]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	4a1c      	ldr	r2, [pc, #112]	@ (8008118 <TIM_OC6_SetConfig+0xb0>)
 80080a8:	4013      	ands	r3, r2
 80080aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	689b      	ldr	r3, [r3, #8]
 80080b0:	051b      	lsls	r3, r3, #20
 80080b2:	693a      	ldr	r2, [r7, #16]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4a18      	ldr	r2, [pc, #96]	@ (800811c <TIM_OC6_SetConfig+0xb4>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d00b      	beq.n	80080d8 <TIM_OC6_SetConfig+0x70>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a17      	ldr	r2, [pc, #92]	@ (8008120 <TIM_OC6_SetConfig+0xb8>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d007      	beq.n	80080d8 <TIM_OC6_SetConfig+0x70>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	4a16      	ldr	r2, [pc, #88]	@ (8008124 <TIM_OC6_SetConfig+0xbc>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d003      	beq.n	80080d8 <TIM_OC6_SetConfig+0x70>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	4a15      	ldr	r2, [pc, #84]	@ (8008128 <TIM_OC6_SetConfig+0xc0>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d109      	bne.n	80080ec <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	4a14      	ldr	r2, [pc, #80]	@ (800812c <TIM_OC6_SetConfig+0xc4>)
 80080dc:	4013      	ands	r3, r2
 80080de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	029b      	lsls	r3, r3, #10
 80080e6:	697a      	ldr	r2, [r7, #20]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	68fa      	ldr	r2, [r7, #12]
 80080f6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	685a      	ldr	r2, [r3, #4]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	693a      	ldr	r2, [r7, #16]
 8008104:	621a      	str	r2, [r3, #32]
}
 8008106:	46c0      	nop			@ (mov r8, r8)
 8008108:	46bd      	mov	sp, r7
 800810a:	b006      	add	sp, #24
 800810c:	bd80      	pop	{r7, pc}
 800810e:	46c0      	nop			@ (mov r8, r8)
 8008110:	ffefffff 	.word	0xffefffff
 8008114:	feff8fff 	.word	0xfeff8fff
 8008118:	ffdfffff 	.word	0xffdfffff
 800811c:	40012c00 	.word	0x40012c00
 8008120:	40014000 	.word	0x40014000
 8008124:	40014400 	.word	0x40014400
 8008128:	40014800 	.word	0x40014800
 800812c:	fffbffff 	.word	0xfffbffff

08008130 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b086      	sub	sp, #24
 8008134:	af00      	add	r7, sp, #0
 8008136:	60f8      	str	r0, [r7, #12]
 8008138:	60b9      	str	r1, [r7, #8]
 800813a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	221f      	movs	r2, #31
 8008140:	4013      	ands	r3, r2
 8008142:	2201      	movs	r2, #1
 8008144:	409a      	lsls	r2, r3
 8008146:	0013      	movs	r3, r2
 8008148:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	6a1b      	ldr	r3, [r3, #32]
 800814e:	697a      	ldr	r2, [r7, #20]
 8008150:	43d2      	mvns	r2, r2
 8008152:	401a      	ands	r2, r3
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6a1a      	ldr	r2, [r3, #32]
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	211f      	movs	r1, #31
 8008160:	400b      	ands	r3, r1
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	4099      	lsls	r1, r3
 8008166:	000b      	movs	r3, r1
 8008168:	431a      	orrs	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	621a      	str	r2, [r3, #32]
}
 800816e:	46c0      	nop			@ (mov r8, r8)
 8008170:	46bd      	mov	sp, r7
 8008172:	b006      	add	sp, #24
 8008174:	bd80      	pop	{r7, pc}
	...

08008178 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	223c      	movs	r2, #60	@ 0x3c
 800818a:	5c9b      	ldrb	r3, [r3, r2]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d101      	bne.n	8008194 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008190:	2302      	movs	r3, #2
 8008192:	e06f      	b.n	8008274 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	223c      	movs	r2, #60	@ 0x3c
 8008198:	2101      	movs	r1, #1
 800819a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	22ff      	movs	r2, #255	@ 0xff
 80081a0:	4393      	bics	r3, r2
 80081a2:	001a      	movs	r2, r3
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	68db      	ldr	r3, [r3, #12]
 80081a8:	4313      	orrs	r3, r2
 80081aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	4a33      	ldr	r2, [pc, #204]	@ (800827c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80081b0:	401a      	ands	r2, r3
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	4313      	orrs	r3, r2
 80081b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	4a30      	ldr	r2, [pc, #192]	@ (8008280 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80081be:	401a      	ands	r2, r3
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	4313      	orrs	r3, r2
 80081c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	4a2e      	ldr	r2, [pc, #184]	@ (8008284 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80081cc:	401a      	ands	r2, r3
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4313      	orrs	r3, r2
 80081d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	4a2b      	ldr	r2, [pc, #172]	@ (8008288 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80081da:	401a      	ands	r2, r3
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	691b      	ldr	r3, [r3, #16]
 80081e0:	4313      	orrs	r3, r2
 80081e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	4a29      	ldr	r2, [pc, #164]	@ (800828c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80081e8:	401a      	ands	r2, r3
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	695b      	ldr	r3, [r3, #20]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	4a26      	ldr	r2, [pc, #152]	@ (8008290 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 80081f6:	401a      	ands	r2, r3
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081fc:	4313      	orrs	r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	4a24      	ldr	r2, [pc, #144]	@ (8008294 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008204:	401a      	ands	r2, r3
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	041b      	lsls	r3, r3, #16
 800820c:	4313      	orrs	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	4a21      	ldr	r2, [pc, #132]	@ (8008298 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008214:	401a      	ands	r2, r3
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	69db      	ldr	r3, [r3, #28]
 800821a:	4313      	orrs	r3, r2
 800821c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a1e      	ldr	r2, [pc, #120]	@ (800829c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d11c      	bne.n	8008262 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	4a1d      	ldr	r2, [pc, #116]	@ (80082a0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800822c:	401a      	ands	r2, r3
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008232:	051b      	lsls	r3, r3, #20
 8008234:	4313      	orrs	r3, r2
 8008236:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	4a1a      	ldr	r2, [pc, #104]	@ (80082a4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800823c:	401a      	ands	r2, r3
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	6a1b      	ldr	r3, [r3, #32]
 8008242:	4313      	orrs	r3, r2
 8008244:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4a17      	ldr	r2, [pc, #92]	@ (80082a8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800824a:	401a      	ands	r2, r3
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008250:	4313      	orrs	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	4a15      	ldr	r2, [pc, #84]	@ (80082ac <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8008258:	401a      	ands	r2, r3
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825e:	4313      	orrs	r3, r2
 8008260:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	223c      	movs	r2, #60	@ 0x3c
 800826e:	2100      	movs	r1, #0
 8008270:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008272:	2300      	movs	r3, #0
}
 8008274:	0018      	movs	r0, r3
 8008276:	46bd      	mov	sp, r7
 8008278:	b004      	add	sp, #16
 800827a:	bd80      	pop	{r7, pc}
 800827c:	fffffcff 	.word	0xfffffcff
 8008280:	fffffbff 	.word	0xfffffbff
 8008284:	fffff7ff 	.word	0xfffff7ff
 8008288:	ffffefff 	.word	0xffffefff
 800828c:	ffffdfff 	.word	0xffffdfff
 8008290:	ffffbfff 	.word	0xffffbfff
 8008294:	fff0ffff 	.word	0xfff0ffff
 8008298:	efffffff 	.word	0xefffffff
 800829c:	40012c00 	.word	0x40012c00
 80082a0:	ff0fffff 	.word	0xff0fffff
 80082a4:	feffffff 	.word	0xfeffffff
 80082a8:	fdffffff 	.word	0xfdffffff
 80082ac:	dfffffff 	.word	0xdfffffff

080082b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b082      	sub	sp, #8
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d101      	bne.n	80082c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082be:	2301      	movs	r3, #1
 80082c0:	e046      	b.n	8008350 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2288      	movs	r2, #136	@ 0x88
 80082c6:	589b      	ldr	r3, [r3, r2]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d107      	bne.n	80082dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2284      	movs	r2, #132	@ 0x84
 80082d0:	2100      	movs	r1, #0
 80082d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	0018      	movs	r0, r3
 80082d8:	f7fb fcde 	bl	8003c98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2288      	movs	r2, #136	@ 0x88
 80082e0:	2124      	movs	r1, #36	@ 0x24
 80082e2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2101      	movs	r1, #1
 80082f0:	438a      	bics	r2, r1
 80082f2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d003      	beq.n	8008304 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	0018      	movs	r0, r3
 8008300:	f000 fc26 	bl	8008b50 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	0018      	movs	r0, r3
 8008308:	f000 f8cc 	bl	80084a4 <UART_SetConfig>
 800830c:	0003      	movs	r3, r0
 800830e:	2b01      	cmp	r3, #1
 8008310:	d101      	bne.n	8008316 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e01c      	b.n	8008350 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	490d      	ldr	r1, [pc, #52]	@ (8008358 <HAL_UART_Init+0xa8>)
 8008322:	400a      	ands	r2, r1
 8008324:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	689a      	ldr	r2, [r3, #8]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	212a      	movs	r1, #42	@ 0x2a
 8008332:	438a      	bics	r2, r1
 8008334:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2101      	movs	r1, #1
 8008342:	430a      	orrs	r2, r1
 8008344:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	0018      	movs	r0, r3
 800834a:	f000 fcb5 	bl	8008cb8 <UART_CheckIdleState>
 800834e:	0003      	movs	r3, r0
}
 8008350:	0018      	movs	r0, r3
 8008352:	46bd      	mov	sp, r7
 8008354:	b002      	add	sp, #8
 8008356:	bd80      	pop	{r7, pc}
 8008358:	ffffb7ff 	.word	0xffffb7ff

0800835c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b08a      	sub	sp, #40	@ 0x28
 8008360:	af02      	add	r7, sp, #8
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	603b      	str	r3, [r7, #0]
 8008368:	1dbb      	adds	r3, r7, #6
 800836a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2288      	movs	r2, #136	@ 0x88
 8008370:	589b      	ldr	r3, [r3, r2]
 8008372:	2b20      	cmp	r3, #32
 8008374:	d000      	beq.n	8008378 <HAL_UART_Transmit+0x1c>
 8008376:	e090      	b.n	800849a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d003      	beq.n	8008386 <HAL_UART_Transmit+0x2a>
 800837e:	1dbb      	adds	r3, r7, #6
 8008380:	881b      	ldrh	r3, [r3, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d101      	bne.n	800838a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e088      	b.n	800849c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	689a      	ldr	r2, [r3, #8]
 800838e:	2380      	movs	r3, #128	@ 0x80
 8008390:	015b      	lsls	r3, r3, #5
 8008392:	429a      	cmp	r2, r3
 8008394:	d109      	bne.n	80083aa <HAL_UART_Transmit+0x4e>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d105      	bne.n	80083aa <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	2201      	movs	r2, #1
 80083a2:	4013      	ands	r3, r2
 80083a4:	d001      	beq.n	80083aa <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80083a6:	2301      	movs	r3, #1
 80083a8:	e078      	b.n	800849c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2290      	movs	r2, #144	@ 0x90
 80083ae:	2100      	movs	r1, #0
 80083b0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2288      	movs	r2, #136	@ 0x88
 80083b6:	2121      	movs	r1, #33	@ 0x21
 80083b8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083ba:	f7fb fe23 	bl	8004004 <HAL_GetTick>
 80083be:	0003      	movs	r3, r0
 80083c0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	1dba      	adds	r2, r7, #6
 80083c6:	2154      	movs	r1, #84	@ 0x54
 80083c8:	8812      	ldrh	r2, [r2, #0]
 80083ca:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	1dba      	adds	r2, r7, #6
 80083d0:	2156      	movs	r1, #86	@ 0x56
 80083d2:	8812      	ldrh	r2, [r2, #0]
 80083d4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	689a      	ldr	r2, [r3, #8]
 80083da:	2380      	movs	r3, #128	@ 0x80
 80083dc:	015b      	lsls	r3, r3, #5
 80083de:	429a      	cmp	r2, r3
 80083e0:	d108      	bne.n	80083f4 <HAL_UART_Transmit+0x98>
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	691b      	ldr	r3, [r3, #16]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d104      	bne.n	80083f4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80083ea:	2300      	movs	r3, #0
 80083ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	61bb      	str	r3, [r7, #24]
 80083f2:	e003      	b.n	80083fc <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083f8:	2300      	movs	r3, #0
 80083fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80083fc:	e030      	b.n	8008460 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	68f8      	ldr	r0, [r7, #12]
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	9300      	str	r3, [sp, #0]
 8008406:	0013      	movs	r3, r2
 8008408:	2200      	movs	r2, #0
 800840a:	2180      	movs	r1, #128	@ 0x80
 800840c:	f000 fcfe 	bl	8008e0c <UART_WaitOnFlagUntilTimeout>
 8008410:	1e03      	subs	r3, r0, #0
 8008412:	d005      	beq.n	8008420 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2288      	movs	r2, #136	@ 0x88
 8008418:	2120      	movs	r1, #32
 800841a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800841c:	2303      	movs	r3, #3
 800841e:	e03d      	b.n	800849c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d10b      	bne.n	800843e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	881b      	ldrh	r3, [r3, #0]
 800842a:	001a      	movs	r2, r3
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	05d2      	lsls	r2, r2, #23
 8008432:	0dd2      	lsrs	r2, r2, #23
 8008434:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008436:	69bb      	ldr	r3, [r7, #24]
 8008438:	3302      	adds	r3, #2
 800843a:	61bb      	str	r3, [r7, #24]
 800843c:	e007      	b.n	800844e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800843e:	69fb      	ldr	r3, [r7, #28]
 8008440:	781a      	ldrb	r2, [r3, #0]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008448:	69fb      	ldr	r3, [r7, #28]
 800844a:	3301      	adds	r3, #1
 800844c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2256      	movs	r2, #86	@ 0x56
 8008452:	5a9b      	ldrh	r3, [r3, r2]
 8008454:	b29b      	uxth	r3, r3
 8008456:	3b01      	subs	r3, #1
 8008458:	b299      	uxth	r1, r3
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2256      	movs	r2, #86	@ 0x56
 800845e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	2256      	movs	r2, #86	@ 0x56
 8008464:	5a9b      	ldrh	r3, [r3, r2]
 8008466:	b29b      	uxth	r3, r3
 8008468:	2b00      	cmp	r3, #0
 800846a:	d1c8      	bne.n	80083fe <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	68f8      	ldr	r0, [r7, #12]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	0013      	movs	r3, r2
 8008476:	2200      	movs	r2, #0
 8008478:	2140      	movs	r1, #64	@ 0x40
 800847a:	f000 fcc7 	bl	8008e0c <UART_WaitOnFlagUntilTimeout>
 800847e:	1e03      	subs	r3, r0, #0
 8008480:	d005      	beq.n	800848e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2288      	movs	r2, #136	@ 0x88
 8008486:	2120      	movs	r1, #32
 8008488:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e006      	b.n	800849c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2288      	movs	r2, #136	@ 0x88
 8008492:	2120      	movs	r1, #32
 8008494:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8008496:	2300      	movs	r3, #0
 8008498:	e000      	b.n	800849c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800849a:	2302      	movs	r3, #2
  }
}
 800849c:	0018      	movs	r0, r3
 800849e:	46bd      	mov	sp, r7
 80084a0:	b008      	add	sp, #32
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80084a4:	b5b0      	push	{r4, r5, r7, lr}
 80084a6:	b090      	sub	sp, #64	@ 0x40
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80084ac:	231a      	movs	r3, #26
 80084ae:	2220      	movs	r2, #32
 80084b0:	189b      	adds	r3, r3, r2
 80084b2:	19db      	adds	r3, r3, r7
 80084b4:	2200      	movs	r2, #0
 80084b6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80084b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ba:	689a      	ldr	r2, [r3, #8]
 80084bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084be:	691b      	ldr	r3, [r3, #16]
 80084c0:	431a      	orrs	r2, r3
 80084c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c4:	695b      	ldr	r3, [r3, #20]
 80084c6:	431a      	orrs	r2, r3
 80084c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ca:	69db      	ldr	r3, [r3, #28]
 80084cc:	4313      	orrs	r3, r2
 80084ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80084d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4ac1      	ldr	r2, [pc, #772]	@ (80087dc <UART_SetConfig+0x338>)
 80084d8:	4013      	ands	r3, r2
 80084da:	0019      	movs	r1, r3
 80084dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084de:	681a      	ldr	r2, [r3, #0]
 80084e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e2:	430b      	orrs	r3, r1
 80084e4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	4abc      	ldr	r2, [pc, #752]	@ (80087e0 <UART_SetConfig+0x33c>)
 80084ee:	4013      	ands	r3, r2
 80084f0:	0018      	movs	r0, r3
 80084f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f4:	68d9      	ldr	r1, [r3, #12]
 80084f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	0003      	movs	r3, r0
 80084fc:	430b      	orrs	r3, r1
 80084fe:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008502:	699b      	ldr	r3, [r3, #24]
 8008504:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4ab6      	ldr	r2, [pc, #728]	@ (80087e4 <UART_SetConfig+0x340>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d009      	beq.n	8008524 <UART_SetConfig+0x80>
 8008510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4ab4      	ldr	r2, [pc, #720]	@ (80087e8 <UART_SetConfig+0x344>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d004      	beq.n	8008524 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	6a1b      	ldr	r3, [r3, #32]
 800851e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008520:	4313      	orrs	r3, r2
 8008522:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	4ab0      	ldr	r2, [pc, #704]	@ (80087ec <UART_SetConfig+0x348>)
 800852c:	4013      	ands	r3, r2
 800852e:	0019      	movs	r1, r3
 8008530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008536:	430b      	orrs	r3, r1
 8008538:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800853a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008540:	220f      	movs	r2, #15
 8008542:	4393      	bics	r3, r2
 8008544:	0018      	movs	r0, r3
 8008546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008548:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800854a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800854c:	681a      	ldr	r2, [r3, #0]
 800854e:	0003      	movs	r3, r0
 8008550:	430b      	orrs	r3, r1
 8008552:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4aa5      	ldr	r2, [pc, #660]	@ (80087f0 <UART_SetConfig+0x34c>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d131      	bne.n	80085c2 <UART_SetConfig+0x11e>
 800855e:	4ba5      	ldr	r3, [pc, #660]	@ (80087f4 <UART_SetConfig+0x350>)
 8008560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008562:	2203      	movs	r2, #3
 8008564:	4013      	ands	r3, r2
 8008566:	2b03      	cmp	r3, #3
 8008568:	d01d      	beq.n	80085a6 <UART_SetConfig+0x102>
 800856a:	d823      	bhi.n	80085b4 <UART_SetConfig+0x110>
 800856c:	2b02      	cmp	r3, #2
 800856e:	d00c      	beq.n	800858a <UART_SetConfig+0xe6>
 8008570:	d820      	bhi.n	80085b4 <UART_SetConfig+0x110>
 8008572:	2b00      	cmp	r3, #0
 8008574:	d002      	beq.n	800857c <UART_SetConfig+0xd8>
 8008576:	2b01      	cmp	r3, #1
 8008578:	d00e      	beq.n	8008598 <UART_SetConfig+0xf4>
 800857a:	e01b      	b.n	80085b4 <UART_SetConfig+0x110>
 800857c:	231b      	movs	r3, #27
 800857e:	2220      	movs	r2, #32
 8008580:	189b      	adds	r3, r3, r2
 8008582:	19db      	adds	r3, r3, r7
 8008584:	2200      	movs	r2, #0
 8008586:	701a      	strb	r2, [r3, #0]
 8008588:	e154      	b.n	8008834 <UART_SetConfig+0x390>
 800858a:	231b      	movs	r3, #27
 800858c:	2220      	movs	r2, #32
 800858e:	189b      	adds	r3, r3, r2
 8008590:	19db      	adds	r3, r3, r7
 8008592:	2202      	movs	r2, #2
 8008594:	701a      	strb	r2, [r3, #0]
 8008596:	e14d      	b.n	8008834 <UART_SetConfig+0x390>
 8008598:	231b      	movs	r3, #27
 800859a:	2220      	movs	r2, #32
 800859c:	189b      	adds	r3, r3, r2
 800859e:	19db      	adds	r3, r3, r7
 80085a0:	2204      	movs	r2, #4
 80085a2:	701a      	strb	r2, [r3, #0]
 80085a4:	e146      	b.n	8008834 <UART_SetConfig+0x390>
 80085a6:	231b      	movs	r3, #27
 80085a8:	2220      	movs	r2, #32
 80085aa:	189b      	adds	r3, r3, r2
 80085ac:	19db      	adds	r3, r3, r7
 80085ae:	2208      	movs	r2, #8
 80085b0:	701a      	strb	r2, [r3, #0]
 80085b2:	e13f      	b.n	8008834 <UART_SetConfig+0x390>
 80085b4:	231b      	movs	r3, #27
 80085b6:	2220      	movs	r2, #32
 80085b8:	189b      	adds	r3, r3, r2
 80085ba:	19db      	adds	r3, r3, r7
 80085bc:	2210      	movs	r2, #16
 80085be:	701a      	strb	r2, [r3, #0]
 80085c0:	e138      	b.n	8008834 <UART_SetConfig+0x390>
 80085c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a8c      	ldr	r2, [pc, #560]	@ (80087f8 <UART_SetConfig+0x354>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d131      	bne.n	8008630 <UART_SetConfig+0x18c>
 80085cc:	4b89      	ldr	r3, [pc, #548]	@ (80087f4 <UART_SetConfig+0x350>)
 80085ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085d0:	220c      	movs	r2, #12
 80085d2:	4013      	ands	r3, r2
 80085d4:	2b0c      	cmp	r3, #12
 80085d6:	d01d      	beq.n	8008614 <UART_SetConfig+0x170>
 80085d8:	d823      	bhi.n	8008622 <UART_SetConfig+0x17e>
 80085da:	2b08      	cmp	r3, #8
 80085dc:	d00c      	beq.n	80085f8 <UART_SetConfig+0x154>
 80085de:	d820      	bhi.n	8008622 <UART_SetConfig+0x17e>
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d002      	beq.n	80085ea <UART_SetConfig+0x146>
 80085e4:	2b04      	cmp	r3, #4
 80085e6:	d00e      	beq.n	8008606 <UART_SetConfig+0x162>
 80085e8:	e01b      	b.n	8008622 <UART_SetConfig+0x17e>
 80085ea:	231b      	movs	r3, #27
 80085ec:	2220      	movs	r2, #32
 80085ee:	189b      	adds	r3, r3, r2
 80085f0:	19db      	adds	r3, r3, r7
 80085f2:	2200      	movs	r2, #0
 80085f4:	701a      	strb	r2, [r3, #0]
 80085f6:	e11d      	b.n	8008834 <UART_SetConfig+0x390>
 80085f8:	231b      	movs	r3, #27
 80085fa:	2220      	movs	r2, #32
 80085fc:	189b      	adds	r3, r3, r2
 80085fe:	19db      	adds	r3, r3, r7
 8008600:	2202      	movs	r2, #2
 8008602:	701a      	strb	r2, [r3, #0]
 8008604:	e116      	b.n	8008834 <UART_SetConfig+0x390>
 8008606:	231b      	movs	r3, #27
 8008608:	2220      	movs	r2, #32
 800860a:	189b      	adds	r3, r3, r2
 800860c:	19db      	adds	r3, r3, r7
 800860e:	2204      	movs	r2, #4
 8008610:	701a      	strb	r2, [r3, #0]
 8008612:	e10f      	b.n	8008834 <UART_SetConfig+0x390>
 8008614:	231b      	movs	r3, #27
 8008616:	2220      	movs	r2, #32
 8008618:	189b      	adds	r3, r3, r2
 800861a:	19db      	adds	r3, r3, r7
 800861c:	2208      	movs	r2, #8
 800861e:	701a      	strb	r2, [r3, #0]
 8008620:	e108      	b.n	8008834 <UART_SetConfig+0x390>
 8008622:	231b      	movs	r3, #27
 8008624:	2220      	movs	r2, #32
 8008626:	189b      	adds	r3, r3, r2
 8008628:	19db      	adds	r3, r3, r7
 800862a:	2210      	movs	r2, #16
 800862c:	701a      	strb	r2, [r3, #0]
 800862e:	e101      	b.n	8008834 <UART_SetConfig+0x390>
 8008630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a71      	ldr	r2, [pc, #452]	@ (80087fc <UART_SetConfig+0x358>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d131      	bne.n	800869e <UART_SetConfig+0x1fa>
 800863a:	4b6e      	ldr	r3, [pc, #440]	@ (80087f4 <UART_SetConfig+0x350>)
 800863c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800863e:	2230      	movs	r2, #48	@ 0x30
 8008640:	4013      	ands	r3, r2
 8008642:	2b30      	cmp	r3, #48	@ 0x30
 8008644:	d01d      	beq.n	8008682 <UART_SetConfig+0x1de>
 8008646:	d823      	bhi.n	8008690 <UART_SetConfig+0x1ec>
 8008648:	2b20      	cmp	r3, #32
 800864a:	d00c      	beq.n	8008666 <UART_SetConfig+0x1c2>
 800864c:	d820      	bhi.n	8008690 <UART_SetConfig+0x1ec>
 800864e:	2b00      	cmp	r3, #0
 8008650:	d002      	beq.n	8008658 <UART_SetConfig+0x1b4>
 8008652:	2b10      	cmp	r3, #16
 8008654:	d00e      	beq.n	8008674 <UART_SetConfig+0x1d0>
 8008656:	e01b      	b.n	8008690 <UART_SetConfig+0x1ec>
 8008658:	231b      	movs	r3, #27
 800865a:	2220      	movs	r2, #32
 800865c:	189b      	adds	r3, r3, r2
 800865e:	19db      	adds	r3, r3, r7
 8008660:	2200      	movs	r2, #0
 8008662:	701a      	strb	r2, [r3, #0]
 8008664:	e0e6      	b.n	8008834 <UART_SetConfig+0x390>
 8008666:	231b      	movs	r3, #27
 8008668:	2220      	movs	r2, #32
 800866a:	189b      	adds	r3, r3, r2
 800866c:	19db      	adds	r3, r3, r7
 800866e:	2202      	movs	r2, #2
 8008670:	701a      	strb	r2, [r3, #0]
 8008672:	e0df      	b.n	8008834 <UART_SetConfig+0x390>
 8008674:	231b      	movs	r3, #27
 8008676:	2220      	movs	r2, #32
 8008678:	189b      	adds	r3, r3, r2
 800867a:	19db      	adds	r3, r3, r7
 800867c:	2204      	movs	r2, #4
 800867e:	701a      	strb	r2, [r3, #0]
 8008680:	e0d8      	b.n	8008834 <UART_SetConfig+0x390>
 8008682:	231b      	movs	r3, #27
 8008684:	2220      	movs	r2, #32
 8008686:	189b      	adds	r3, r3, r2
 8008688:	19db      	adds	r3, r3, r7
 800868a:	2208      	movs	r2, #8
 800868c:	701a      	strb	r2, [r3, #0]
 800868e:	e0d1      	b.n	8008834 <UART_SetConfig+0x390>
 8008690:	231b      	movs	r3, #27
 8008692:	2220      	movs	r2, #32
 8008694:	189b      	adds	r3, r3, r2
 8008696:	19db      	adds	r3, r3, r7
 8008698:	2210      	movs	r2, #16
 800869a:	701a      	strb	r2, [r3, #0]
 800869c:	e0ca      	b.n	8008834 <UART_SetConfig+0x390>
 800869e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a57      	ldr	r2, [pc, #348]	@ (8008800 <UART_SetConfig+0x35c>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d106      	bne.n	80086b6 <UART_SetConfig+0x212>
 80086a8:	231b      	movs	r3, #27
 80086aa:	2220      	movs	r2, #32
 80086ac:	189b      	adds	r3, r3, r2
 80086ae:	19db      	adds	r3, r3, r7
 80086b0:	2200      	movs	r2, #0
 80086b2:	701a      	strb	r2, [r3, #0]
 80086b4:	e0be      	b.n	8008834 <UART_SetConfig+0x390>
 80086b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a52      	ldr	r2, [pc, #328]	@ (8008804 <UART_SetConfig+0x360>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d106      	bne.n	80086ce <UART_SetConfig+0x22a>
 80086c0:	231b      	movs	r3, #27
 80086c2:	2220      	movs	r2, #32
 80086c4:	189b      	adds	r3, r3, r2
 80086c6:	19db      	adds	r3, r3, r7
 80086c8:	2200      	movs	r2, #0
 80086ca:	701a      	strb	r2, [r3, #0]
 80086cc:	e0b2      	b.n	8008834 <UART_SetConfig+0x390>
 80086ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a4d      	ldr	r2, [pc, #308]	@ (8008808 <UART_SetConfig+0x364>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d106      	bne.n	80086e6 <UART_SetConfig+0x242>
 80086d8:	231b      	movs	r3, #27
 80086da:	2220      	movs	r2, #32
 80086dc:	189b      	adds	r3, r3, r2
 80086de:	19db      	adds	r3, r3, r7
 80086e0:	2200      	movs	r2, #0
 80086e2:	701a      	strb	r2, [r3, #0]
 80086e4:	e0a6      	b.n	8008834 <UART_SetConfig+0x390>
 80086e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a3e      	ldr	r2, [pc, #248]	@ (80087e4 <UART_SetConfig+0x340>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d13e      	bne.n	800876e <UART_SetConfig+0x2ca>
 80086f0:	4b40      	ldr	r3, [pc, #256]	@ (80087f4 <UART_SetConfig+0x350>)
 80086f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80086f4:	23c0      	movs	r3, #192	@ 0xc0
 80086f6:	011b      	lsls	r3, r3, #4
 80086f8:	4013      	ands	r3, r2
 80086fa:	22c0      	movs	r2, #192	@ 0xc0
 80086fc:	0112      	lsls	r2, r2, #4
 80086fe:	4293      	cmp	r3, r2
 8008700:	d027      	beq.n	8008752 <UART_SetConfig+0x2ae>
 8008702:	22c0      	movs	r2, #192	@ 0xc0
 8008704:	0112      	lsls	r2, r2, #4
 8008706:	4293      	cmp	r3, r2
 8008708:	d82a      	bhi.n	8008760 <UART_SetConfig+0x2bc>
 800870a:	2280      	movs	r2, #128	@ 0x80
 800870c:	0112      	lsls	r2, r2, #4
 800870e:	4293      	cmp	r3, r2
 8008710:	d011      	beq.n	8008736 <UART_SetConfig+0x292>
 8008712:	2280      	movs	r2, #128	@ 0x80
 8008714:	0112      	lsls	r2, r2, #4
 8008716:	4293      	cmp	r3, r2
 8008718:	d822      	bhi.n	8008760 <UART_SetConfig+0x2bc>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d004      	beq.n	8008728 <UART_SetConfig+0x284>
 800871e:	2280      	movs	r2, #128	@ 0x80
 8008720:	00d2      	lsls	r2, r2, #3
 8008722:	4293      	cmp	r3, r2
 8008724:	d00e      	beq.n	8008744 <UART_SetConfig+0x2a0>
 8008726:	e01b      	b.n	8008760 <UART_SetConfig+0x2bc>
 8008728:	231b      	movs	r3, #27
 800872a:	2220      	movs	r2, #32
 800872c:	189b      	adds	r3, r3, r2
 800872e:	19db      	adds	r3, r3, r7
 8008730:	2200      	movs	r2, #0
 8008732:	701a      	strb	r2, [r3, #0]
 8008734:	e07e      	b.n	8008834 <UART_SetConfig+0x390>
 8008736:	231b      	movs	r3, #27
 8008738:	2220      	movs	r2, #32
 800873a:	189b      	adds	r3, r3, r2
 800873c:	19db      	adds	r3, r3, r7
 800873e:	2202      	movs	r2, #2
 8008740:	701a      	strb	r2, [r3, #0]
 8008742:	e077      	b.n	8008834 <UART_SetConfig+0x390>
 8008744:	231b      	movs	r3, #27
 8008746:	2220      	movs	r2, #32
 8008748:	189b      	adds	r3, r3, r2
 800874a:	19db      	adds	r3, r3, r7
 800874c:	2204      	movs	r2, #4
 800874e:	701a      	strb	r2, [r3, #0]
 8008750:	e070      	b.n	8008834 <UART_SetConfig+0x390>
 8008752:	231b      	movs	r3, #27
 8008754:	2220      	movs	r2, #32
 8008756:	189b      	adds	r3, r3, r2
 8008758:	19db      	adds	r3, r3, r7
 800875a:	2208      	movs	r2, #8
 800875c:	701a      	strb	r2, [r3, #0]
 800875e:	e069      	b.n	8008834 <UART_SetConfig+0x390>
 8008760:	231b      	movs	r3, #27
 8008762:	2220      	movs	r2, #32
 8008764:	189b      	adds	r3, r3, r2
 8008766:	19db      	adds	r3, r3, r7
 8008768:	2210      	movs	r2, #16
 800876a:	701a      	strb	r2, [r3, #0]
 800876c:	e062      	b.n	8008834 <UART_SetConfig+0x390>
 800876e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	4a1d      	ldr	r2, [pc, #116]	@ (80087e8 <UART_SetConfig+0x344>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d157      	bne.n	8008828 <UART_SetConfig+0x384>
 8008778:	4b1e      	ldr	r3, [pc, #120]	@ (80087f4 <UART_SetConfig+0x350>)
 800877a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800877c:	23c0      	movs	r3, #192	@ 0xc0
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	4013      	ands	r3, r2
 8008782:	22c0      	movs	r2, #192	@ 0xc0
 8008784:	0092      	lsls	r2, r2, #2
 8008786:	4293      	cmp	r3, r2
 8008788:	d040      	beq.n	800880c <UART_SetConfig+0x368>
 800878a:	22c0      	movs	r2, #192	@ 0xc0
 800878c:	0092      	lsls	r2, r2, #2
 800878e:	4293      	cmp	r3, r2
 8008790:	d843      	bhi.n	800881a <UART_SetConfig+0x376>
 8008792:	2280      	movs	r2, #128	@ 0x80
 8008794:	0092      	lsls	r2, r2, #2
 8008796:	4293      	cmp	r3, r2
 8008798:	d011      	beq.n	80087be <UART_SetConfig+0x31a>
 800879a:	2280      	movs	r2, #128	@ 0x80
 800879c:	0092      	lsls	r2, r2, #2
 800879e:	4293      	cmp	r3, r2
 80087a0:	d83b      	bhi.n	800881a <UART_SetConfig+0x376>
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d004      	beq.n	80087b0 <UART_SetConfig+0x30c>
 80087a6:	2280      	movs	r2, #128	@ 0x80
 80087a8:	0052      	lsls	r2, r2, #1
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d00e      	beq.n	80087cc <UART_SetConfig+0x328>
 80087ae:	e034      	b.n	800881a <UART_SetConfig+0x376>
 80087b0:	231b      	movs	r3, #27
 80087b2:	2220      	movs	r2, #32
 80087b4:	189b      	adds	r3, r3, r2
 80087b6:	19db      	adds	r3, r3, r7
 80087b8:	2200      	movs	r2, #0
 80087ba:	701a      	strb	r2, [r3, #0]
 80087bc:	e03a      	b.n	8008834 <UART_SetConfig+0x390>
 80087be:	231b      	movs	r3, #27
 80087c0:	2220      	movs	r2, #32
 80087c2:	189b      	adds	r3, r3, r2
 80087c4:	19db      	adds	r3, r3, r7
 80087c6:	2202      	movs	r2, #2
 80087c8:	701a      	strb	r2, [r3, #0]
 80087ca:	e033      	b.n	8008834 <UART_SetConfig+0x390>
 80087cc:	231b      	movs	r3, #27
 80087ce:	2220      	movs	r2, #32
 80087d0:	189b      	adds	r3, r3, r2
 80087d2:	19db      	adds	r3, r3, r7
 80087d4:	2204      	movs	r2, #4
 80087d6:	701a      	strb	r2, [r3, #0]
 80087d8:	e02c      	b.n	8008834 <UART_SetConfig+0x390>
 80087da:	46c0      	nop			@ (mov r8, r8)
 80087dc:	cfff69f3 	.word	0xcfff69f3
 80087e0:	ffffcfff 	.word	0xffffcfff
 80087e4:	40008000 	.word	0x40008000
 80087e8:	40008400 	.word	0x40008400
 80087ec:	11fff4ff 	.word	0x11fff4ff
 80087f0:	40013800 	.word	0x40013800
 80087f4:	40021000 	.word	0x40021000
 80087f8:	40004400 	.word	0x40004400
 80087fc:	40004800 	.word	0x40004800
 8008800:	40004c00 	.word	0x40004c00
 8008804:	40005000 	.word	0x40005000
 8008808:	40013c00 	.word	0x40013c00
 800880c:	231b      	movs	r3, #27
 800880e:	2220      	movs	r2, #32
 8008810:	189b      	adds	r3, r3, r2
 8008812:	19db      	adds	r3, r3, r7
 8008814:	2208      	movs	r2, #8
 8008816:	701a      	strb	r2, [r3, #0]
 8008818:	e00c      	b.n	8008834 <UART_SetConfig+0x390>
 800881a:	231b      	movs	r3, #27
 800881c:	2220      	movs	r2, #32
 800881e:	189b      	adds	r3, r3, r2
 8008820:	19db      	adds	r3, r3, r7
 8008822:	2210      	movs	r2, #16
 8008824:	701a      	strb	r2, [r3, #0]
 8008826:	e005      	b.n	8008834 <UART_SetConfig+0x390>
 8008828:	231b      	movs	r3, #27
 800882a:	2220      	movs	r2, #32
 800882c:	189b      	adds	r3, r3, r2
 800882e:	19db      	adds	r3, r3, r7
 8008830:	2210      	movs	r2, #16
 8008832:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4ac1      	ldr	r2, [pc, #772]	@ (8008b40 <UART_SetConfig+0x69c>)
 800883a:	4293      	cmp	r3, r2
 800883c:	d005      	beq.n	800884a <UART_SetConfig+0x3a6>
 800883e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	4ac0      	ldr	r2, [pc, #768]	@ (8008b44 <UART_SetConfig+0x6a0>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d000      	beq.n	800884a <UART_SetConfig+0x3a6>
 8008848:	e093      	b.n	8008972 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800884a:	231b      	movs	r3, #27
 800884c:	2220      	movs	r2, #32
 800884e:	189b      	adds	r3, r3, r2
 8008850:	19db      	adds	r3, r3, r7
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	2b08      	cmp	r3, #8
 8008856:	d015      	beq.n	8008884 <UART_SetConfig+0x3e0>
 8008858:	dc18      	bgt.n	800888c <UART_SetConfig+0x3e8>
 800885a:	2b04      	cmp	r3, #4
 800885c:	d00d      	beq.n	800887a <UART_SetConfig+0x3d6>
 800885e:	dc15      	bgt.n	800888c <UART_SetConfig+0x3e8>
 8008860:	2b00      	cmp	r3, #0
 8008862:	d002      	beq.n	800886a <UART_SetConfig+0x3c6>
 8008864:	2b02      	cmp	r3, #2
 8008866:	d005      	beq.n	8008874 <UART_SetConfig+0x3d0>
 8008868:	e010      	b.n	800888c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800886a:	f7fd fa17 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 800886e:	0003      	movs	r3, r0
 8008870:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008872:	e014      	b.n	800889e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008874:	4bb4      	ldr	r3, [pc, #720]	@ (8008b48 <UART_SetConfig+0x6a4>)
 8008876:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008878:	e011      	b.n	800889e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800887a:	f7fd f983 	bl	8005b84 <HAL_RCC_GetSysClockFreq>
 800887e:	0003      	movs	r3, r0
 8008880:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008882:	e00c      	b.n	800889e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008884:	2380      	movs	r3, #128	@ 0x80
 8008886:	021b      	lsls	r3, r3, #8
 8008888:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800888a:	e008      	b.n	800889e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800888c:	2300      	movs	r3, #0
 800888e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8008890:	231a      	movs	r3, #26
 8008892:	2220      	movs	r2, #32
 8008894:	189b      	adds	r3, r3, r2
 8008896:	19db      	adds	r3, r3, r7
 8008898:	2201      	movs	r2, #1
 800889a:	701a      	strb	r2, [r3, #0]
        break;
 800889c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800889e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d100      	bne.n	80088a6 <UART_SetConfig+0x402>
 80088a4:	e135      	b.n	8008b12 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088aa:	4ba8      	ldr	r3, [pc, #672]	@ (8008b4c <UART_SetConfig+0x6a8>)
 80088ac:	0052      	lsls	r2, r2, #1
 80088ae:	5ad3      	ldrh	r3, [r2, r3]
 80088b0:	0019      	movs	r1, r3
 80088b2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80088b4:	f7f7 fc38 	bl	8000128 <__udivsi3>
 80088b8:	0003      	movs	r3, r0
 80088ba:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088be:	685a      	ldr	r2, [r3, #4]
 80088c0:	0013      	movs	r3, r2
 80088c2:	005b      	lsls	r3, r3, #1
 80088c4:	189b      	adds	r3, r3, r2
 80088c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088c8:	429a      	cmp	r2, r3
 80088ca:	d305      	bcc.n	80088d8 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80088cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80088d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d906      	bls.n	80088e6 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 80088d8:	231a      	movs	r3, #26
 80088da:	2220      	movs	r2, #32
 80088dc:	189b      	adds	r3, r3, r2
 80088de:	19db      	adds	r3, r3, r7
 80088e0:	2201      	movs	r2, #1
 80088e2:	701a      	strb	r2, [r3, #0]
 80088e4:	e044      	b.n	8008970 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088e8:	61bb      	str	r3, [r7, #24]
 80088ea:	2300      	movs	r3, #0
 80088ec:	61fb      	str	r3, [r7, #28]
 80088ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80088f2:	4b96      	ldr	r3, [pc, #600]	@ (8008b4c <UART_SetConfig+0x6a8>)
 80088f4:	0052      	lsls	r2, r2, #1
 80088f6:	5ad3      	ldrh	r3, [r2, r3]
 80088f8:	613b      	str	r3, [r7, #16]
 80088fa:	2300      	movs	r3, #0
 80088fc:	617b      	str	r3, [r7, #20]
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	697b      	ldr	r3, [r7, #20]
 8008902:	69b8      	ldr	r0, [r7, #24]
 8008904:	69f9      	ldr	r1, [r7, #28]
 8008906:	f7f7 fdc3 	bl	8000490 <__aeabi_uldivmod>
 800890a:	0002      	movs	r2, r0
 800890c:	000b      	movs	r3, r1
 800890e:	0e11      	lsrs	r1, r2, #24
 8008910:	021d      	lsls	r5, r3, #8
 8008912:	430d      	orrs	r5, r1
 8008914:	0214      	lsls	r4, r2, #8
 8008916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	085b      	lsrs	r3, r3, #1
 800891c:	60bb      	str	r3, [r7, #8]
 800891e:	2300      	movs	r3, #0
 8008920:	60fb      	str	r3, [r7, #12]
 8008922:	68b8      	ldr	r0, [r7, #8]
 8008924:	68f9      	ldr	r1, [r7, #12]
 8008926:	1900      	adds	r0, r0, r4
 8008928:	4169      	adcs	r1, r5
 800892a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	603b      	str	r3, [r7, #0]
 8008930:	2300      	movs	r3, #0
 8008932:	607b      	str	r3, [r7, #4]
 8008934:	683a      	ldr	r2, [r7, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f7f7 fdaa 	bl	8000490 <__aeabi_uldivmod>
 800893c:	0002      	movs	r2, r0
 800893e:	000b      	movs	r3, r1
 8008940:	0013      	movs	r3, r2
 8008942:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008944:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008946:	23c0      	movs	r3, #192	@ 0xc0
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	429a      	cmp	r2, r3
 800894c:	d309      	bcc.n	8008962 <UART_SetConfig+0x4be>
 800894e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008950:	2380      	movs	r3, #128	@ 0x80
 8008952:	035b      	lsls	r3, r3, #13
 8008954:	429a      	cmp	r2, r3
 8008956:	d204      	bcs.n	8008962 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8008958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800895e:	60da      	str	r2, [r3, #12]
 8008960:	e006      	b.n	8008970 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8008962:	231a      	movs	r3, #26
 8008964:	2220      	movs	r2, #32
 8008966:	189b      	adds	r3, r3, r2
 8008968:	19db      	adds	r3, r3, r7
 800896a:	2201      	movs	r2, #1
 800896c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800896e:	e0d0      	b.n	8008b12 <UART_SetConfig+0x66e>
 8008970:	e0cf      	b.n	8008b12 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008974:	69da      	ldr	r2, [r3, #28]
 8008976:	2380      	movs	r3, #128	@ 0x80
 8008978:	021b      	lsls	r3, r3, #8
 800897a:	429a      	cmp	r2, r3
 800897c:	d000      	beq.n	8008980 <UART_SetConfig+0x4dc>
 800897e:	e070      	b.n	8008a62 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8008980:	231b      	movs	r3, #27
 8008982:	2220      	movs	r2, #32
 8008984:	189b      	adds	r3, r3, r2
 8008986:	19db      	adds	r3, r3, r7
 8008988:	781b      	ldrb	r3, [r3, #0]
 800898a:	2b08      	cmp	r3, #8
 800898c:	d015      	beq.n	80089ba <UART_SetConfig+0x516>
 800898e:	dc18      	bgt.n	80089c2 <UART_SetConfig+0x51e>
 8008990:	2b04      	cmp	r3, #4
 8008992:	d00d      	beq.n	80089b0 <UART_SetConfig+0x50c>
 8008994:	dc15      	bgt.n	80089c2 <UART_SetConfig+0x51e>
 8008996:	2b00      	cmp	r3, #0
 8008998:	d002      	beq.n	80089a0 <UART_SetConfig+0x4fc>
 800899a:	2b02      	cmp	r3, #2
 800899c:	d005      	beq.n	80089aa <UART_SetConfig+0x506>
 800899e:	e010      	b.n	80089c2 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089a0:	f7fd f97c 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 80089a4:	0003      	movs	r3, r0
 80089a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089a8:	e014      	b.n	80089d4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089aa:	4b67      	ldr	r3, [pc, #412]	@ (8008b48 <UART_SetConfig+0x6a4>)
 80089ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089ae:	e011      	b.n	80089d4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089b0:	f7fd f8e8 	bl	8005b84 <HAL_RCC_GetSysClockFreq>
 80089b4:	0003      	movs	r3, r0
 80089b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089b8:	e00c      	b.n	80089d4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089ba:	2380      	movs	r3, #128	@ 0x80
 80089bc:	021b      	lsls	r3, r3, #8
 80089be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089c0:	e008      	b.n	80089d4 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 80089c2:	2300      	movs	r3, #0
 80089c4:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80089c6:	231a      	movs	r3, #26
 80089c8:	2220      	movs	r2, #32
 80089ca:	189b      	adds	r3, r3, r2
 80089cc:	19db      	adds	r3, r3, r7
 80089ce:	2201      	movs	r2, #1
 80089d0:	701a      	strb	r2, [r3, #0]
        break;
 80089d2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80089d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d100      	bne.n	80089dc <UART_SetConfig+0x538>
 80089da:	e09a      	b.n	8008b12 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80089e0:	4b5a      	ldr	r3, [pc, #360]	@ (8008b4c <UART_SetConfig+0x6a8>)
 80089e2:	0052      	lsls	r2, r2, #1
 80089e4:	5ad3      	ldrh	r3, [r2, r3]
 80089e6:	0019      	movs	r1, r3
 80089e8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80089ea:	f7f7 fb9d 	bl	8000128 <__udivsi3>
 80089ee:	0003      	movs	r3, r0
 80089f0:	005a      	lsls	r2, r3, #1
 80089f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	085b      	lsrs	r3, r3, #1
 80089f8:	18d2      	adds	r2, r2, r3
 80089fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089fc:	685b      	ldr	r3, [r3, #4]
 80089fe:	0019      	movs	r1, r3
 8008a00:	0010      	movs	r0, r2
 8008a02:	f7f7 fb91 	bl	8000128 <__udivsi3>
 8008a06:	0003      	movs	r3, r0
 8008a08:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0c:	2b0f      	cmp	r3, #15
 8008a0e:	d921      	bls.n	8008a54 <UART_SetConfig+0x5b0>
 8008a10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a12:	2380      	movs	r3, #128	@ 0x80
 8008a14:	025b      	lsls	r3, r3, #9
 8008a16:	429a      	cmp	r2, r3
 8008a18:	d21c      	bcs.n	8008a54 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	200e      	movs	r0, #14
 8008a20:	2420      	movs	r4, #32
 8008a22:	1903      	adds	r3, r0, r4
 8008a24:	19db      	adds	r3, r3, r7
 8008a26:	210f      	movs	r1, #15
 8008a28:	438a      	bics	r2, r1
 8008a2a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2e:	085b      	lsrs	r3, r3, #1
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	2207      	movs	r2, #7
 8008a34:	4013      	ands	r3, r2
 8008a36:	b299      	uxth	r1, r3
 8008a38:	1903      	adds	r3, r0, r4
 8008a3a:	19db      	adds	r3, r3, r7
 8008a3c:	1902      	adds	r2, r0, r4
 8008a3e:	19d2      	adds	r2, r2, r7
 8008a40:	8812      	ldrh	r2, [r2, #0]
 8008a42:	430a      	orrs	r2, r1
 8008a44:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	1902      	adds	r2, r0, r4
 8008a4c:	19d2      	adds	r2, r2, r7
 8008a4e:	8812      	ldrh	r2, [r2, #0]
 8008a50:	60da      	str	r2, [r3, #12]
 8008a52:	e05e      	b.n	8008b12 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8008a54:	231a      	movs	r3, #26
 8008a56:	2220      	movs	r2, #32
 8008a58:	189b      	adds	r3, r3, r2
 8008a5a:	19db      	adds	r3, r3, r7
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	701a      	strb	r2, [r3, #0]
 8008a60:	e057      	b.n	8008b12 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a62:	231b      	movs	r3, #27
 8008a64:	2220      	movs	r2, #32
 8008a66:	189b      	adds	r3, r3, r2
 8008a68:	19db      	adds	r3, r3, r7
 8008a6a:	781b      	ldrb	r3, [r3, #0]
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d015      	beq.n	8008a9c <UART_SetConfig+0x5f8>
 8008a70:	dc18      	bgt.n	8008aa4 <UART_SetConfig+0x600>
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d00d      	beq.n	8008a92 <UART_SetConfig+0x5ee>
 8008a76:	dc15      	bgt.n	8008aa4 <UART_SetConfig+0x600>
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d002      	beq.n	8008a82 <UART_SetConfig+0x5de>
 8008a7c:	2b02      	cmp	r3, #2
 8008a7e:	d005      	beq.n	8008a8c <UART_SetConfig+0x5e8>
 8008a80:	e010      	b.n	8008aa4 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a82:	f7fd f90b 	bl	8005c9c <HAL_RCC_GetPCLK1Freq>
 8008a86:	0003      	movs	r3, r0
 8008a88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a8a:	e014      	b.n	8008ab6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8008b48 <UART_SetConfig+0x6a4>)
 8008a8e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a90:	e011      	b.n	8008ab6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a92:	f7fd f877 	bl	8005b84 <HAL_RCC_GetSysClockFreq>
 8008a96:	0003      	movs	r3, r0
 8008a98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a9a:	e00c      	b.n	8008ab6 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a9c:	2380      	movs	r3, #128	@ 0x80
 8008a9e:	021b      	lsls	r3, r3, #8
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aa2:	e008      	b.n	8008ab6 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8008aa8:	231a      	movs	r3, #26
 8008aaa:	2220      	movs	r2, #32
 8008aac:	189b      	adds	r3, r3, r2
 8008aae:	19db      	adds	r3, r3, r7
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	701a      	strb	r2, [r3, #0]
        break;
 8008ab4:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008ab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d02a      	beq.n	8008b12 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008abe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008ac0:	4b22      	ldr	r3, [pc, #136]	@ (8008b4c <UART_SetConfig+0x6a8>)
 8008ac2:	0052      	lsls	r2, r2, #1
 8008ac4:	5ad3      	ldrh	r3, [r2, r3]
 8008ac6:	0019      	movs	r1, r3
 8008ac8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008aca:	f7f7 fb2d 	bl	8000128 <__udivsi3>
 8008ace:	0003      	movs	r3, r0
 8008ad0:	001a      	movs	r2, r3
 8008ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	085b      	lsrs	r3, r3, #1
 8008ad8:	18d2      	adds	r2, r2, r3
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	0019      	movs	r1, r3
 8008ae0:	0010      	movs	r0, r2
 8008ae2:	f7f7 fb21 	bl	8000128 <__udivsi3>
 8008ae6:	0003      	movs	r3, r0
 8008ae8:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aec:	2b0f      	cmp	r3, #15
 8008aee:	d90a      	bls.n	8008b06 <UART_SetConfig+0x662>
 8008af0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008af2:	2380      	movs	r3, #128	@ 0x80
 8008af4:	025b      	lsls	r3, r3, #9
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d205      	bcs.n	8008b06 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afc:	b29a      	uxth	r2, r3
 8008afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	60da      	str	r2, [r3, #12]
 8008b04:	e005      	b.n	8008b12 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8008b06:	231a      	movs	r3, #26
 8008b08:	2220      	movs	r2, #32
 8008b0a:	189b      	adds	r3, r3, r2
 8008b0c:	19db      	adds	r3, r3, r7
 8008b0e:	2201      	movs	r2, #1
 8008b10:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b14:	226a      	movs	r2, #106	@ 0x6a
 8008b16:	2101      	movs	r1, #1
 8008b18:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8008b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b1c:	2268      	movs	r2, #104	@ 0x68
 8008b1e:	2101      	movs	r1, #1
 8008b20:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b24:	2200      	movs	r2, #0
 8008b26:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008b2e:	231a      	movs	r3, #26
 8008b30:	2220      	movs	r2, #32
 8008b32:	189b      	adds	r3, r3, r2
 8008b34:	19db      	adds	r3, r3, r7
 8008b36:	781b      	ldrb	r3, [r3, #0]
}
 8008b38:	0018      	movs	r0, r3
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	b010      	add	sp, #64	@ 0x40
 8008b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8008b40:	40008000 	.word	0x40008000
 8008b44:	40008400 	.word	0x40008400
 8008b48:	00f42400 	.word	0x00f42400
 8008b4c:	0800a56c 	.word	0x0800a56c

08008b50 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b082      	sub	sp, #8
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5c:	2208      	movs	r2, #8
 8008b5e:	4013      	ands	r3, r2
 8008b60:	d00b      	beq.n	8008b7a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	4a4a      	ldr	r2, [pc, #296]	@ (8008c94 <UART_AdvFeatureConfig+0x144>)
 8008b6a:	4013      	ands	r3, r2
 8008b6c:	0019      	movs	r1, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	430a      	orrs	r2, r1
 8008b78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b7e:	2201      	movs	r2, #1
 8008b80:	4013      	ands	r3, r2
 8008b82:	d00b      	beq.n	8008b9c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	685b      	ldr	r3, [r3, #4]
 8008b8a:	4a43      	ldr	r2, [pc, #268]	@ (8008c98 <UART_AdvFeatureConfig+0x148>)
 8008b8c:	4013      	ands	r3, r2
 8008b8e:	0019      	movs	r1, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	430a      	orrs	r2, r1
 8008b9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba0:	2202      	movs	r2, #2
 8008ba2:	4013      	ands	r3, r2
 8008ba4:	d00b      	beq.n	8008bbe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	4a3b      	ldr	r2, [pc, #236]	@ (8008c9c <UART_AdvFeatureConfig+0x14c>)
 8008bae:	4013      	ands	r3, r2
 8008bb0:	0019      	movs	r1, r3
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc2:	2204      	movs	r2, #4
 8008bc4:	4013      	ands	r3, r2
 8008bc6:	d00b      	beq.n	8008be0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	4a34      	ldr	r2, [pc, #208]	@ (8008ca0 <UART_AdvFeatureConfig+0x150>)
 8008bd0:	4013      	ands	r3, r2
 8008bd2:	0019      	movs	r1, r3
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	430a      	orrs	r2, r1
 8008bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be4:	2210      	movs	r2, #16
 8008be6:	4013      	ands	r3, r2
 8008be8:	d00b      	beq.n	8008c02 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	4a2c      	ldr	r2, [pc, #176]	@ (8008ca4 <UART_AdvFeatureConfig+0x154>)
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	0019      	movs	r1, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c06:	2220      	movs	r2, #32
 8008c08:	4013      	ands	r3, r2
 8008c0a:	d00b      	beq.n	8008c24 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	689b      	ldr	r3, [r3, #8]
 8008c12:	4a25      	ldr	r2, [pc, #148]	@ (8008ca8 <UART_AdvFeatureConfig+0x158>)
 8008c14:	4013      	ands	r3, r2
 8008c16:	0019      	movs	r1, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	430a      	orrs	r2, r1
 8008c22:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c28:	2240      	movs	r2, #64	@ 0x40
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	d01d      	beq.n	8008c6a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	4a1d      	ldr	r2, [pc, #116]	@ (8008cac <UART_AdvFeatureConfig+0x15c>)
 8008c36:	4013      	ands	r3, r2
 8008c38:	0019      	movs	r1, r3
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	430a      	orrs	r2, r1
 8008c44:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008c4a:	2380      	movs	r3, #128	@ 0x80
 8008c4c:	035b      	lsls	r3, r3, #13
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d10b      	bne.n	8008c6a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	4a15      	ldr	r2, [pc, #84]	@ (8008cb0 <UART_AdvFeatureConfig+0x160>)
 8008c5a:	4013      	ands	r3, r2
 8008c5c:	0019      	movs	r1, r3
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	430a      	orrs	r2, r1
 8008c68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c6e:	2280      	movs	r2, #128	@ 0x80
 8008c70:	4013      	ands	r3, r2
 8008c72:	d00b      	beq.n	8008c8c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	4a0e      	ldr	r2, [pc, #56]	@ (8008cb4 <UART_AdvFeatureConfig+0x164>)
 8008c7c:	4013      	ands	r3, r2
 8008c7e:	0019      	movs	r1, r3
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	605a      	str	r2, [r3, #4]
  }
}
 8008c8c:	46c0      	nop			@ (mov r8, r8)
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	b002      	add	sp, #8
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	ffff7fff 	.word	0xffff7fff
 8008c98:	fffdffff 	.word	0xfffdffff
 8008c9c:	fffeffff 	.word	0xfffeffff
 8008ca0:	fffbffff 	.word	0xfffbffff
 8008ca4:	ffffefff 	.word	0xffffefff
 8008ca8:	ffffdfff 	.word	0xffffdfff
 8008cac:	ffefffff 	.word	0xffefffff
 8008cb0:	ff9fffff 	.word	0xff9fffff
 8008cb4:	fff7ffff 	.word	0xfff7ffff

08008cb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b092      	sub	sp, #72	@ 0x48
 8008cbc:	af02      	add	r7, sp, #8
 8008cbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2290      	movs	r2, #144	@ 0x90
 8008cc4:	2100      	movs	r1, #0
 8008cc6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cc8:	f7fb f99c 	bl	8004004 <HAL_GetTick>
 8008ccc:	0003      	movs	r3, r0
 8008cce:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2208      	movs	r2, #8
 8008cd8:	4013      	ands	r3, r2
 8008cda:	2b08      	cmp	r3, #8
 8008cdc:	d12d      	bne.n	8008d3a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ce0:	2280      	movs	r2, #128	@ 0x80
 8008ce2:	0391      	lsls	r1, r2, #14
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	4a47      	ldr	r2, [pc, #284]	@ (8008e04 <UART_CheckIdleState+0x14c>)
 8008ce8:	9200      	str	r2, [sp, #0]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f000 f88e 	bl	8008e0c <UART_WaitOnFlagUntilTimeout>
 8008cf0:	1e03      	subs	r3, r0, #0
 8008cf2:	d022      	beq.n	8008d3a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8008cf8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008cfe:	2301      	movs	r3, #1
 8008d00:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d04:	f383 8810 	msr	PRIMASK, r3
}
 8008d08:	46c0      	nop			@ (mov r8, r8)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	2180      	movs	r1, #128	@ 0x80
 8008d16:	438a      	bics	r2, r1
 8008d18:	601a      	str	r2, [r3, #0]
 8008d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d20:	f383 8810 	msr	PRIMASK, r3
}
 8008d24:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2288      	movs	r2, #136	@ 0x88
 8008d2a:	2120      	movs	r1, #32
 8008d2c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2284      	movs	r2, #132	@ 0x84
 8008d32:	2100      	movs	r1, #0
 8008d34:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d36:	2303      	movs	r3, #3
 8008d38:	e060      	b.n	8008dfc <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2204      	movs	r2, #4
 8008d42:	4013      	ands	r3, r2
 8008d44:	2b04      	cmp	r3, #4
 8008d46:	d146      	bne.n	8008dd6 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d4a:	2280      	movs	r2, #128	@ 0x80
 8008d4c:	03d1      	lsls	r1, r2, #15
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	4a2c      	ldr	r2, [pc, #176]	@ (8008e04 <UART_CheckIdleState+0x14c>)
 8008d52:	9200      	str	r2, [sp, #0]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f000 f859 	bl	8008e0c <UART_WaitOnFlagUntilTimeout>
 8008d5a:	1e03      	subs	r3, r0, #0
 8008d5c:	d03b      	beq.n	8008dd6 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8008d62:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d64:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d68:	2301      	movs	r3, #1
 8008d6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	f383 8810 	msr	PRIMASK, r3
}
 8008d72:	46c0      	nop			@ (mov r8, r8)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4922      	ldr	r1, [pc, #136]	@ (8008e08 <UART_CheckIdleState+0x150>)
 8008d80:	400a      	ands	r2, r1
 8008d82:	601a      	str	r2, [r3, #0]
 8008d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d86:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	f383 8810 	msr	PRIMASK, r3
}
 8008d8e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d90:	f3ef 8310 	mrs	r3, PRIMASK
 8008d94:	61bb      	str	r3, [r7, #24]
  return(result);
 8008d96:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	f383 8810 	msr	PRIMASK, r3
}
 8008da4:	46c0      	nop			@ (mov r8, r8)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	689a      	ldr	r2, [r3, #8]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2101      	movs	r1, #1
 8008db2:	438a      	bics	r2, r1
 8008db4:	609a      	str	r2, [r3, #8]
 8008db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008dba:	6a3b      	ldr	r3, [r7, #32]
 8008dbc:	f383 8810 	msr	PRIMASK, r3
}
 8008dc0:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	228c      	movs	r2, #140	@ 0x8c
 8008dc6:	2120      	movs	r1, #32
 8008dc8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2284      	movs	r2, #132	@ 0x84
 8008dce:	2100      	movs	r1, #0
 8008dd0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008dd2:	2303      	movs	r3, #3
 8008dd4:	e012      	b.n	8008dfc <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2288      	movs	r2, #136	@ 0x88
 8008dda:	2120      	movs	r1, #32
 8008ddc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	228c      	movs	r2, #140	@ 0x8c
 8008de2:	2120      	movs	r1, #32
 8008de4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2200      	movs	r2, #0
 8008dea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2200      	movs	r2, #0
 8008df0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2284      	movs	r2, #132	@ 0x84
 8008df6:	2100      	movs	r1, #0
 8008df8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	0018      	movs	r0, r3
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	b010      	add	sp, #64	@ 0x40
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	01ffffff 	.word	0x01ffffff
 8008e08:	fffffedf 	.word	0xfffffedf

08008e0c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b084      	sub	sp, #16
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	60f8      	str	r0, [r7, #12]
 8008e14:	60b9      	str	r1, [r7, #8]
 8008e16:	603b      	str	r3, [r7, #0]
 8008e18:	1dfb      	adds	r3, r7, #7
 8008e1a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e1c:	e051      	b.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	3301      	adds	r3, #1
 8008e22:	d04e      	beq.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e24:	f7fb f8ee 	bl	8004004 <HAL_GetTick>
 8008e28:	0002      	movs	r2, r0
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	1ad3      	subs	r3, r2, r3
 8008e2e:	69ba      	ldr	r2, [r7, #24]
 8008e30:	429a      	cmp	r2, r3
 8008e32:	d302      	bcc.n	8008e3a <UART_WaitOnFlagUntilTimeout+0x2e>
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d101      	bne.n	8008e3e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008e3a:	2303      	movs	r3, #3
 8008e3c:	e051      	b.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2204      	movs	r2, #4
 8008e46:	4013      	ands	r3, r2
 8008e48:	d03b      	beq.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008e4a:	68bb      	ldr	r3, [r7, #8]
 8008e4c:	2b80      	cmp	r3, #128	@ 0x80
 8008e4e:	d038      	beq.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	2b40      	cmp	r3, #64	@ 0x40
 8008e54:	d035      	beq.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	69db      	ldr	r3, [r3, #28]
 8008e5c:	2208      	movs	r2, #8
 8008e5e:	4013      	ands	r3, r2
 8008e60:	2b08      	cmp	r3, #8
 8008e62:	d111      	bne.n	8008e88 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2208      	movs	r2, #8
 8008e6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	0018      	movs	r0, r3
 8008e70:	f000 f83c 	bl	8008eec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2290      	movs	r2, #144	@ 0x90
 8008e78:	2108      	movs	r1, #8
 8008e7a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2284      	movs	r2, #132	@ 0x84
 8008e80:	2100      	movs	r1, #0
 8008e82:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008e84:	2301      	movs	r3, #1
 8008e86:	e02c      	b.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	69da      	ldr	r2, [r3, #28]
 8008e8e:	2380      	movs	r3, #128	@ 0x80
 8008e90:	011b      	lsls	r3, r3, #4
 8008e92:	401a      	ands	r2, r3
 8008e94:	2380      	movs	r3, #128	@ 0x80
 8008e96:	011b      	lsls	r3, r3, #4
 8008e98:	429a      	cmp	r2, r3
 8008e9a:	d112      	bne.n	8008ec2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2280      	movs	r2, #128	@ 0x80
 8008ea2:	0112      	lsls	r2, r2, #4
 8008ea4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	0018      	movs	r0, r3
 8008eaa:	f000 f81f 	bl	8008eec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2290      	movs	r2, #144	@ 0x90
 8008eb2:	2120      	movs	r1, #32
 8008eb4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2284      	movs	r2, #132	@ 0x84
 8008eba:	2100      	movs	r1, #0
 8008ebc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	e00f      	b.n	8008ee2 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	69db      	ldr	r3, [r3, #28]
 8008ec8:	68ba      	ldr	r2, [r7, #8]
 8008eca:	4013      	ands	r3, r2
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	1ad3      	subs	r3, r2, r3
 8008ed0:	425a      	negs	r2, r3
 8008ed2:	4153      	adcs	r3, r2
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	001a      	movs	r2, r3
 8008ed8:	1dfb      	adds	r3, r7, #7
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d09e      	beq.n	8008e1e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	0018      	movs	r0, r3
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	b004      	add	sp, #16
 8008ee8:	bd80      	pop	{r7, pc}
	...

08008eec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b08e      	sub	sp, #56	@ 0x38
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ef4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ef8:	617b      	str	r3, [r7, #20]
  return(result);
 8008efa:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008efe:	2301      	movs	r3, #1
 8008f00:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	f383 8810 	msr	PRIMASK, r3
}
 8008f08:	46c0      	nop			@ (mov r8, r8)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4926      	ldr	r1, [pc, #152]	@ (8008fb0 <UART_EndRxTransfer+0xc4>)
 8008f16:	400a      	ands	r2, r1
 8008f18:	601a      	str	r2, [r3, #0]
 8008f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	f383 8810 	msr	PRIMASK, r3
}
 8008f24:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f26:	f3ef 8310 	mrs	r3, PRIMASK
 8008f2a:	623b      	str	r3, [r7, #32]
  return(result);
 8008f2c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f2e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008f30:	2301      	movs	r3, #1
 8008f32:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f36:	f383 8810 	msr	PRIMASK, r3
}
 8008f3a:	46c0      	nop			@ (mov r8, r8)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	689a      	ldr	r2, [r3, #8]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	491b      	ldr	r1, [pc, #108]	@ (8008fb4 <UART_EndRxTransfer+0xc8>)
 8008f48:	400a      	ands	r2, r1
 8008f4a:	609a      	str	r2, [r3, #8]
 8008f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f52:	f383 8810 	msr	PRIMASK, r3
}
 8008f56:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f5c:	2b01      	cmp	r3, #1
 8008f5e:	d118      	bne.n	8008f92 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f60:	f3ef 8310 	mrs	r3, PRIMASK
 8008f64:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f66:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f383 8810 	msr	PRIMASK, r3
}
 8008f74:	46c0      	nop			@ (mov r8, r8)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681a      	ldr	r2, [r3, #0]
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2110      	movs	r1, #16
 8008f82:	438a      	bics	r2, r1
 8008f84:	601a      	str	r2, [r3, #0]
 8008f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	f383 8810 	msr	PRIMASK, r3
}
 8008f90:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	228c      	movs	r2, #140	@ 0x8c
 8008f96:	2120      	movs	r1, #32
 8008f98:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008fa6:	46c0      	nop			@ (mov r8, r8)
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	b00e      	add	sp, #56	@ 0x38
 8008fac:	bd80      	pop	{r7, pc}
 8008fae:	46c0      	nop			@ (mov r8, r8)
 8008fb0:	fffffedf 	.word	0xfffffedf
 8008fb4:	effffffe 	.word	0xeffffffe

08008fb8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b084      	sub	sp, #16
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2284      	movs	r2, #132	@ 0x84
 8008fc4:	5c9b      	ldrb	r3, [r3, r2]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d101      	bne.n	8008fce <HAL_UARTEx_DisableFifoMode+0x16>
 8008fca:	2302      	movs	r3, #2
 8008fcc:	e027      	b.n	800901e <HAL_UARTEx_DisableFifoMode+0x66>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2284      	movs	r2, #132	@ 0x84
 8008fd2:	2101      	movs	r1, #1
 8008fd4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2288      	movs	r2, #136	@ 0x88
 8008fda:	2124      	movs	r1, #36	@ 0x24
 8008fdc:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	681a      	ldr	r2, [r3, #0]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	2101      	movs	r1, #1
 8008ff2:	438a      	bics	r2, r1
 8008ff4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	4a0b      	ldr	r2, [pc, #44]	@ (8009028 <HAL_UARTEx_DisableFifoMode+0x70>)
 8008ffa:	4013      	ands	r3, r2
 8008ffc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2200      	movs	r2, #0
 8009002:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	68fa      	ldr	r2, [r7, #12]
 800900a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2288      	movs	r2, #136	@ 0x88
 8009010:	2120      	movs	r1, #32
 8009012:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2284      	movs	r2, #132	@ 0x84
 8009018:	2100      	movs	r1, #0
 800901a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	0018      	movs	r0, r3
 8009020:	46bd      	mov	sp, r7
 8009022:	b004      	add	sp, #16
 8009024:	bd80      	pop	{r7, pc}
 8009026:	46c0      	nop			@ (mov r8, r8)
 8009028:	dfffffff 	.word	0xdfffffff

0800902c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2284      	movs	r2, #132	@ 0x84
 800903a:	5c9b      	ldrb	r3, [r3, r2]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d101      	bne.n	8009044 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009040:	2302      	movs	r3, #2
 8009042:	e02e      	b.n	80090a2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2284      	movs	r2, #132	@ 0x84
 8009048:	2101      	movs	r1, #1
 800904a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	2288      	movs	r2, #136	@ 0x88
 8009050:	2124      	movs	r1, #36	@ 0x24
 8009052:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	2101      	movs	r1, #1
 8009068:	438a      	bics	r2, r1
 800906a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	689b      	ldr	r3, [r3, #8]
 8009072:	00db      	lsls	r3, r3, #3
 8009074:	08d9      	lsrs	r1, r3, #3
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	683a      	ldr	r2, [r7, #0]
 800907c:	430a      	orrs	r2, r1
 800907e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	0018      	movs	r0, r3
 8009084:	f000 f854 	bl	8009130 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2288      	movs	r2, #136	@ 0x88
 8009094:	2120      	movs	r1, #32
 8009096:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2284      	movs	r2, #132	@ 0x84
 800909c:	2100      	movs	r1, #0
 800909e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	0018      	movs	r0, r3
 80090a4:	46bd      	mov	sp, r7
 80090a6:	b004      	add	sp, #16
 80090a8:	bd80      	pop	{r7, pc}
	...

080090ac <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
 80090b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2284      	movs	r2, #132	@ 0x84
 80090ba:	5c9b      	ldrb	r3, [r3, r2]
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d101      	bne.n	80090c4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80090c0:	2302      	movs	r3, #2
 80090c2:	e02f      	b.n	8009124 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2284      	movs	r2, #132	@ 0x84
 80090c8:	2101      	movs	r1, #1
 80090ca:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2288      	movs	r2, #136	@ 0x88
 80090d0:	2124      	movs	r1, #36	@ 0x24
 80090d2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	2101      	movs	r1, #1
 80090e8:	438a      	bics	r2, r1
 80090ea:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	689b      	ldr	r3, [r3, #8]
 80090f2:	4a0e      	ldr	r2, [pc, #56]	@ (800912c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80090f4:	4013      	ands	r3, r2
 80090f6:	0019      	movs	r1, r3
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	683a      	ldr	r2, [r7, #0]
 80090fe:	430a      	orrs	r2, r1
 8009100:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	0018      	movs	r0, r3
 8009106:	f000 f813 	bl	8009130 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	68fa      	ldr	r2, [r7, #12]
 8009110:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2288      	movs	r2, #136	@ 0x88
 8009116:	2120      	movs	r1, #32
 8009118:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2284      	movs	r2, #132	@ 0x84
 800911e:	2100      	movs	r1, #0
 8009120:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009122:	2300      	movs	r3, #0
}
 8009124:	0018      	movs	r0, r3
 8009126:	46bd      	mov	sp, r7
 8009128:	b004      	add	sp, #16
 800912a:	bd80      	pop	{r7, pc}
 800912c:	f1ffffff 	.word	0xf1ffffff

08009130 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009132:	b085      	sub	sp, #20
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800913c:	2b00      	cmp	r3, #0
 800913e:	d108      	bne.n	8009152 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	226a      	movs	r2, #106	@ 0x6a
 8009144:	2101      	movs	r1, #1
 8009146:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2268      	movs	r2, #104	@ 0x68
 800914c:	2101      	movs	r1, #1
 800914e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009150:	e043      	b.n	80091da <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009152:	260f      	movs	r6, #15
 8009154:	19bb      	adds	r3, r7, r6
 8009156:	2208      	movs	r2, #8
 8009158:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800915a:	200e      	movs	r0, #14
 800915c:	183b      	adds	r3, r7, r0
 800915e:	2208      	movs	r2, #8
 8009160:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	0e5b      	lsrs	r3, r3, #25
 800916a:	b2da      	uxtb	r2, r3
 800916c:	240d      	movs	r4, #13
 800916e:	193b      	adds	r3, r7, r4
 8009170:	2107      	movs	r1, #7
 8009172:	400a      	ands	r2, r1
 8009174:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	0f5b      	lsrs	r3, r3, #29
 800917e:	b2da      	uxtb	r2, r3
 8009180:	250c      	movs	r5, #12
 8009182:	197b      	adds	r3, r7, r5
 8009184:	2107      	movs	r1, #7
 8009186:	400a      	ands	r2, r1
 8009188:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800918a:	183b      	adds	r3, r7, r0
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	197a      	adds	r2, r7, r5
 8009190:	7812      	ldrb	r2, [r2, #0]
 8009192:	4914      	ldr	r1, [pc, #80]	@ (80091e4 <UARTEx_SetNbDataToProcess+0xb4>)
 8009194:	5c8a      	ldrb	r2, [r1, r2]
 8009196:	435a      	muls	r2, r3
 8009198:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800919a:	197b      	adds	r3, r7, r5
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	4a12      	ldr	r2, [pc, #72]	@ (80091e8 <UARTEx_SetNbDataToProcess+0xb8>)
 80091a0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091a2:	0019      	movs	r1, r3
 80091a4:	f7f7 f84a 	bl	800023c <__divsi3>
 80091a8:	0003      	movs	r3, r0
 80091aa:	b299      	uxth	r1, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	226a      	movs	r2, #106	@ 0x6a
 80091b0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091b2:	19bb      	adds	r3, r7, r6
 80091b4:	781b      	ldrb	r3, [r3, #0]
 80091b6:	193a      	adds	r2, r7, r4
 80091b8:	7812      	ldrb	r2, [r2, #0]
 80091ba:	490a      	ldr	r1, [pc, #40]	@ (80091e4 <UARTEx_SetNbDataToProcess+0xb4>)
 80091bc:	5c8a      	ldrb	r2, [r1, r2]
 80091be:	435a      	muls	r2, r3
 80091c0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80091c2:	193b      	adds	r3, r7, r4
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	4a08      	ldr	r2, [pc, #32]	@ (80091e8 <UARTEx_SetNbDataToProcess+0xb8>)
 80091c8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091ca:	0019      	movs	r1, r3
 80091cc:	f7f7 f836 	bl	800023c <__divsi3>
 80091d0:	0003      	movs	r3, r0
 80091d2:	b299      	uxth	r1, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2268      	movs	r2, #104	@ 0x68
 80091d8:	5299      	strh	r1, [r3, r2]
}
 80091da:	46c0      	nop			@ (mov r8, r8)
 80091dc:	46bd      	mov	sp, r7
 80091de:	b005      	add	sp, #20
 80091e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091e2:	46c0      	nop			@ (mov r8, r8)
 80091e4:	0800a584 	.word	0x0800a584
 80091e8:	0800a58c 	.word	0x0800a58c

080091ec <siprintf>:
 80091ec:	b40e      	push	{r1, r2, r3}
 80091ee:	b500      	push	{lr}
 80091f0:	490b      	ldr	r1, [pc, #44]	@ (8009220 <siprintf+0x34>)
 80091f2:	b09c      	sub	sp, #112	@ 0x70
 80091f4:	ab1d      	add	r3, sp, #116	@ 0x74
 80091f6:	9002      	str	r0, [sp, #8]
 80091f8:	9006      	str	r0, [sp, #24]
 80091fa:	9107      	str	r1, [sp, #28]
 80091fc:	9104      	str	r1, [sp, #16]
 80091fe:	4809      	ldr	r0, [pc, #36]	@ (8009224 <siprintf+0x38>)
 8009200:	4909      	ldr	r1, [pc, #36]	@ (8009228 <siprintf+0x3c>)
 8009202:	cb04      	ldmia	r3!, {r2}
 8009204:	9105      	str	r1, [sp, #20]
 8009206:	6800      	ldr	r0, [r0, #0]
 8009208:	a902      	add	r1, sp, #8
 800920a:	9301      	str	r3, [sp, #4]
 800920c:	f000 f9a8 	bl	8009560 <_svfiprintf_r>
 8009210:	2200      	movs	r2, #0
 8009212:	9b02      	ldr	r3, [sp, #8]
 8009214:	701a      	strb	r2, [r3, #0]
 8009216:	b01c      	add	sp, #112	@ 0x70
 8009218:	bc08      	pop	{r3}
 800921a:	b003      	add	sp, #12
 800921c:	4718      	bx	r3
 800921e:	46c0      	nop			@ (mov r8, r8)
 8009220:	7fffffff 	.word	0x7fffffff
 8009224:	20000e90 	.word	0x20000e90
 8009228:	ffff0208 	.word	0xffff0208

0800922c <memset>:
 800922c:	0003      	movs	r3, r0
 800922e:	1882      	adds	r2, r0, r2
 8009230:	4293      	cmp	r3, r2
 8009232:	d100      	bne.n	8009236 <memset+0xa>
 8009234:	4770      	bx	lr
 8009236:	7019      	strb	r1, [r3, #0]
 8009238:	3301      	adds	r3, #1
 800923a:	e7f9      	b.n	8009230 <memset+0x4>

0800923c <__errno>:
 800923c:	4b01      	ldr	r3, [pc, #4]	@ (8009244 <__errno+0x8>)
 800923e:	6818      	ldr	r0, [r3, #0]
 8009240:	4770      	bx	lr
 8009242:	46c0      	nop			@ (mov r8, r8)
 8009244:	20000e90 	.word	0x20000e90

08009248 <__libc_init_array>:
 8009248:	b570      	push	{r4, r5, r6, lr}
 800924a:	2600      	movs	r6, #0
 800924c:	4c0c      	ldr	r4, [pc, #48]	@ (8009280 <__libc_init_array+0x38>)
 800924e:	4d0d      	ldr	r5, [pc, #52]	@ (8009284 <__libc_init_array+0x3c>)
 8009250:	1b64      	subs	r4, r4, r5
 8009252:	10a4      	asrs	r4, r4, #2
 8009254:	42a6      	cmp	r6, r4
 8009256:	d109      	bne.n	800926c <__libc_init_array+0x24>
 8009258:	2600      	movs	r6, #0
 800925a:	f000 fda5 	bl	8009da8 <_init>
 800925e:	4c0a      	ldr	r4, [pc, #40]	@ (8009288 <__libc_init_array+0x40>)
 8009260:	4d0a      	ldr	r5, [pc, #40]	@ (800928c <__libc_init_array+0x44>)
 8009262:	1b64      	subs	r4, r4, r5
 8009264:	10a4      	asrs	r4, r4, #2
 8009266:	42a6      	cmp	r6, r4
 8009268:	d105      	bne.n	8009276 <__libc_init_array+0x2e>
 800926a:	bd70      	pop	{r4, r5, r6, pc}
 800926c:	00b3      	lsls	r3, r6, #2
 800926e:	58eb      	ldr	r3, [r5, r3]
 8009270:	4798      	blx	r3
 8009272:	3601      	adds	r6, #1
 8009274:	e7ee      	b.n	8009254 <__libc_init_array+0xc>
 8009276:	00b3      	lsls	r3, r6, #2
 8009278:	58eb      	ldr	r3, [r5, r3]
 800927a:	4798      	blx	r3
 800927c:	3601      	adds	r6, #1
 800927e:	e7f2      	b.n	8009266 <__libc_init_array+0x1e>
 8009280:	0800a5e0 	.word	0x0800a5e0
 8009284:	0800a5e0 	.word	0x0800a5e0
 8009288:	0800a5e4 	.word	0x0800a5e4
 800928c:	0800a5e0 	.word	0x0800a5e0

08009290 <__retarget_lock_acquire_recursive>:
 8009290:	4770      	bx	lr

08009292 <__retarget_lock_release_recursive>:
 8009292:	4770      	bx	lr

08009294 <memcpy>:
 8009294:	2300      	movs	r3, #0
 8009296:	b510      	push	{r4, lr}
 8009298:	429a      	cmp	r2, r3
 800929a:	d100      	bne.n	800929e <memcpy+0xa>
 800929c:	bd10      	pop	{r4, pc}
 800929e:	5ccc      	ldrb	r4, [r1, r3]
 80092a0:	54c4      	strb	r4, [r0, r3]
 80092a2:	3301      	adds	r3, #1
 80092a4:	e7f8      	b.n	8009298 <memcpy+0x4>
	...

080092a8 <_free_r>:
 80092a8:	b570      	push	{r4, r5, r6, lr}
 80092aa:	0005      	movs	r5, r0
 80092ac:	1e0c      	subs	r4, r1, #0
 80092ae:	d010      	beq.n	80092d2 <_free_r+0x2a>
 80092b0:	3c04      	subs	r4, #4
 80092b2:	6823      	ldr	r3, [r4, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	da00      	bge.n	80092ba <_free_r+0x12>
 80092b8:	18e4      	adds	r4, r4, r3
 80092ba:	0028      	movs	r0, r5
 80092bc:	f000 f8e0 	bl	8009480 <__malloc_lock>
 80092c0:	4a1d      	ldr	r2, [pc, #116]	@ (8009338 <_free_r+0x90>)
 80092c2:	6813      	ldr	r3, [r2, #0]
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d105      	bne.n	80092d4 <_free_r+0x2c>
 80092c8:	6063      	str	r3, [r4, #4]
 80092ca:	6014      	str	r4, [r2, #0]
 80092cc:	0028      	movs	r0, r5
 80092ce:	f000 f8df 	bl	8009490 <__malloc_unlock>
 80092d2:	bd70      	pop	{r4, r5, r6, pc}
 80092d4:	42a3      	cmp	r3, r4
 80092d6:	d908      	bls.n	80092ea <_free_r+0x42>
 80092d8:	6820      	ldr	r0, [r4, #0]
 80092da:	1821      	adds	r1, r4, r0
 80092dc:	428b      	cmp	r3, r1
 80092de:	d1f3      	bne.n	80092c8 <_free_r+0x20>
 80092e0:	6819      	ldr	r1, [r3, #0]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	1809      	adds	r1, r1, r0
 80092e6:	6021      	str	r1, [r4, #0]
 80092e8:	e7ee      	b.n	80092c8 <_free_r+0x20>
 80092ea:	001a      	movs	r2, r3
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d001      	beq.n	80092f6 <_free_r+0x4e>
 80092f2:	42a3      	cmp	r3, r4
 80092f4:	d9f9      	bls.n	80092ea <_free_r+0x42>
 80092f6:	6811      	ldr	r1, [r2, #0]
 80092f8:	1850      	adds	r0, r2, r1
 80092fa:	42a0      	cmp	r0, r4
 80092fc:	d10b      	bne.n	8009316 <_free_r+0x6e>
 80092fe:	6820      	ldr	r0, [r4, #0]
 8009300:	1809      	adds	r1, r1, r0
 8009302:	1850      	adds	r0, r2, r1
 8009304:	6011      	str	r1, [r2, #0]
 8009306:	4283      	cmp	r3, r0
 8009308:	d1e0      	bne.n	80092cc <_free_r+0x24>
 800930a:	6818      	ldr	r0, [r3, #0]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	1841      	adds	r1, r0, r1
 8009310:	6011      	str	r1, [r2, #0]
 8009312:	6053      	str	r3, [r2, #4]
 8009314:	e7da      	b.n	80092cc <_free_r+0x24>
 8009316:	42a0      	cmp	r0, r4
 8009318:	d902      	bls.n	8009320 <_free_r+0x78>
 800931a:	230c      	movs	r3, #12
 800931c:	602b      	str	r3, [r5, #0]
 800931e:	e7d5      	b.n	80092cc <_free_r+0x24>
 8009320:	6820      	ldr	r0, [r4, #0]
 8009322:	1821      	adds	r1, r4, r0
 8009324:	428b      	cmp	r3, r1
 8009326:	d103      	bne.n	8009330 <_free_r+0x88>
 8009328:	6819      	ldr	r1, [r3, #0]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	1809      	adds	r1, r1, r0
 800932e:	6021      	str	r1, [r4, #0]
 8009330:	6063      	str	r3, [r4, #4]
 8009332:	6054      	str	r4, [r2, #4]
 8009334:	e7ca      	b.n	80092cc <_free_r+0x24>
 8009336:	46c0      	nop			@ (mov r8, r8)
 8009338:	200016a8 	.word	0x200016a8

0800933c <sbrk_aligned>:
 800933c:	b570      	push	{r4, r5, r6, lr}
 800933e:	4e0f      	ldr	r6, [pc, #60]	@ (800937c <sbrk_aligned+0x40>)
 8009340:	000d      	movs	r5, r1
 8009342:	6831      	ldr	r1, [r6, #0]
 8009344:	0004      	movs	r4, r0
 8009346:	2900      	cmp	r1, #0
 8009348:	d102      	bne.n	8009350 <sbrk_aligned+0x14>
 800934a:	f000 fb99 	bl	8009a80 <_sbrk_r>
 800934e:	6030      	str	r0, [r6, #0]
 8009350:	0029      	movs	r1, r5
 8009352:	0020      	movs	r0, r4
 8009354:	f000 fb94 	bl	8009a80 <_sbrk_r>
 8009358:	1c43      	adds	r3, r0, #1
 800935a:	d103      	bne.n	8009364 <sbrk_aligned+0x28>
 800935c:	2501      	movs	r5, #1
 800935e:	426d      	negs	r5, r5
 8009360:	0028      	movs	r0, r5
 8009362:	bd70      	pop	{r4, r5, r6, pc}
 8009364:	2303      	movs	r3, #3
 8009366:	1cc5      	adds	r5, r0, #3
 8009368:	439d      	bics	r5, r3
 800936a:	42a8      	cmp	r0, r5
 800936c:	d0f8      	beq.n	8009360 <sbrk_aligned+0x24>
 800936e:	1a29      	subs	r1, r5, r0
 8009370:	0020      	movs	r0, r4
 8009372:	f000 fb85 	bl	8009a80 <_sbrk_r>
 8009376:	3001      	adds	r0, #1
 8009378:	d1f2      	bne.n	8009360 <sbrk_aligned+0x24>
 800937a:	e7ef      	b.n	800935c <sbrk_aligned+0x20>
 800937c:	200016a4 	.word	0x200016a4

08009380 <_malloc_r>:
 8009380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009382:	2203      	movs	r2, #3
 8009384:	1ccb      	adds	r3, r1, #3
 8009386:	4393      	bics	r3, r2
 8009388:	3308      	adds	r3, #8
 800938a:	0005      	movs	r5, r0
 800938c:	001f      	movs	r7, r3
 800938e:	2b0c      	cmp	r3, #12
 8009390:	d234      	bcs.n	80093fc <_malloc_r+0x7c>
 8009392:	270c      	movs	r7, #12
 8009394:	42b9      	cmp	r1, r7
 8009396:	d833      	bhi.n	8009400 <_malloc_r+0x80>
 8009398:	0028      	movs	r0, r5
 800939a:	f000 f871 	bl	8009480 <__malloc_lock>
 800939e:	4e37      	ldr	r6, [pc, #220]	@ (800947c <_malloc_r+0xfc>)
 80093a0:	6833      	ldr	r3, [r6, #0]
 80093a2:	001c      	movs	r4, r3
 80093a4:	2c00      	cmp	r4, #0
 80093a6:	d12f      	bne.n	8009408 <_malloc_r+0x88>
 80093a8:	0039      	movs	r1, r7
 80093aa:	0028      	movs	r0, r5
 80093ac:	f7ff ffc6 	bl	800933c <sbrk_aligned>
 80093b0:	0004      	movs	r4, r0
 80093b2:	1c43      	adds	r3, r0, #1
 80093b4:	d15f      	bne.n	8009476 <_malloc_r+0xf6>
 80093b6:	6834      	ldr	r4, [r6, #0]
 80093b8:	9400      	str	r4, [sp, #0]
 80093ba:	9b00      	ldr	r3, [sp, #0]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d14a      	bne.n	8009456 <_malloc_r+0xd6>
 80093c0:	2c00      	cmp	r4, #0
 80093c2:	d052      	beq.n	800946a <_malloc_r+0xea>
 80093c4:	6823      	ldr	r3, [r4, #0]
 80093c6:	0028      	movs	r0, r5
 80093c8:	18e3      	adds	r3, r4, r3
 80093ca:	9900      	ldr	r1, [sp, #0]
 80093cc:	9301      	str	r3, [sp, #4]
 80093ce:	f000 fb57 	bl	8009a80 <_sbrk_r>
 80093d2:	9b01      	ldr	r3, [sp, #4]
 80093d4:	4283      	cmp	r3, r0
 80093d6:	d148      	bne.n	800946a <_malloc_r+0xea>
 80093d8:	6823      	ldr	r3, [r4, #0]
 80093da:	0028      	movs	r0, r5
 80093dc:	1aff      	subs	r7, r7, r3
 80093de:	0039      	movs	r1, r7
 80093e0:	f7ff ffac 	bl	800933c <sbrk_aligned>
 80093e4:	3001      	adds	r0, #1
 80093e6:	d040      	beq.n	800946a <_malloc_r+0xea>
 80093e8:	6823      	ldr	r3, [r4, #0]
 80093ea:	19db      	adds	r3, r3, r7
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	6833      	ldr	r3, [r6, #0]
 80093f0:	685a      	ldr	r2, [r3, #4]
 80093f2:	2a00      	cmp	r2, #0
 80093f4:	d133      	bne.n	800945e <_malloc_r+0xde>
 80093f6:	9b00      	ldr	r3, [sp, #0]
 80093f8:	6033      	str	r3, [r6, #0]
 80093fa:	e019      	b.n	8009430 <_malloc_r+0xb0>
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	dac9      	bge.n	8009394 <_malloc_r+0x14>
 8009400:	230c      	movs	r3, #12
 8009402:	602b      	str	r3, [r5, #0]
 8009404:	2000      	movs	r0, #0
 8009406:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009408:	6821      	ldr	r1, [r4, #0]
 800940a:	1bc9      	subs	r1, r1, r7
 800940c:	d420      	bmi.n	8009450 <_malloc_r+0xd0>
 800940e:	290b      	cmp	r1, #11
 8009410:	d90a      	bls.n	8009428 <_malloc_r+0xa8>
 8009412:	19e2      	adds	r2, r4, r7
 8009414:	6027      	str	r7, [r4, #0]
 8009416:	42a3      	cmp	r3, r4
 8009418:	d104      	bne.n	8009424 <_malloc_r+0xa4>
 800941a:	6032      	str	r2, [r6, #0]
 800941c:	6863      	ldr	r3, [r4, #4]
 800941e:	6011      	str	r1, [r2, #0]
 8009420:	6053      	str	r3, [r2, #4]
 8009422:	e005      	b.n	8009430 <_malloc_r+0xb0>
 8009424:	605a      	str	r2, [r3, #4]
 8009426:	e7f9      	b.n	800941c <_malloc_r+0x9c>
 8009428:	6862      	ldr	r2, [r4, #4]
 800942a:	42a3      	cmp	r3, r4
 800942c:	d10e      	bne.n	800944c <_malloc_r+0xcc>
 800942e:	6032      	str	r2, [r6, #0]
 8009430:	0028      	movs	r0, r5
 8009432:	f000 f82d 	bl	8009490 <__malloc_unlock>
 8009436:	0020      	movs	r0, r4
 8009438:	2207      	movs	r2, #7
 800943a:	300b      	adds	r0, #11
 800943c:	1d23      	adds	r3, r4, #4
 800943e:	4390      	bics	r0, r2
 8009440:	1ac2      	subs	r2, r0, r3
 8009442:	4298      	cmp	r0, r3
 8009444:	d0df      	beq.n	8009406 <_malloc_r+0x86>
 8009446:	1a1b      	subs	r3, r3, r0
 8009448:	50a3      	str	r3, [r4, r2]
 800944a:	e7dc      	b.n	8009406 <_malloc_r+0x86>
 800944c:	605a      	str	r2, [r3, #4]
 800944e:	e7ef      	b.n	8009430 <_malloc_r+0xb0>
 8009450:	0023      	movs	r3, r4
 8009452:	6864      	ldr	r4, [r4, #4]
 8009454:	e7a6      	b.n	80093a4 <_malloc_r+0x24>
 8009456:	9c00      	ldr	r4, [sp, #0]
 8009458:	6863      	ldr	r3, [r4, #4]
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	e7ad      	b.n	80093ba <_malloc_r+0x3a>
 800945e:	001a      	movs	r2, r3
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	42a3      	cmp	r3, r4
 8009464:	d1fb      	bne.n	800945e <_malloc_r+0xde>
 8009466:	2300      	movs	r3, #0
 8009468:	e7da      	b.n	8009420 <_malloc_r+0xa0>
 800946a:	230c      	movs	r3, #12
 800946c:	0028      	movs	r0, r5
 800946e:	602b      	str	r3, [r5, #0]
 8009470:	f000 f80e 	bl	8009490 <__malloc_unlock>
 8009474:	e7c6      	b.n	8009404 <_malloc_r+0x84>
 8009476:	6007      	str	r7, [r0, #0]
 8009478:	e7da      	b.n	8009430 <_malloc_r+0xb0>
 800947a:	46c0      	nop			@ (mov r8, r8)
 800947c:	200016a8 	.word	0x200016a8

08009480 <__malloc_lock>:
 8009480:	b510      	push	{r4, lr}
 8009482:	4802      	ldr	r0, [pc, #8]	@ (800948c <__malloc_lock+0xc>)
 8009484:	f7ff ff04 	bl	8009290 <__retarget_lock_acquire_recursive>
 8009488:	bd10      	pop	{r4, pc}
 800948a:	46c0      	nop			@ (mov r8, r8)
 800948c:	200016a0 	.word	0x200016a0

08009490 <__malloc_unlock>:
 8009490:	b510      	push	{r4, lr}
 8009492:	4802      	ldr	r0, [pc, #8]	@ (800949c <__malloc_unlock+0xc>)
 8009494:	f7ff fefd 	bl	8009292 <__retarget_lock_release_recursive>
 8009498:	bd10      	pop	{r4, pc}
 800949a:	46c0      	nop			@ (mov r8, r8)
 800949c:	200016a0 	.word	0x200016a0

080094a0 <__ssputs_r>:
 80094a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094a2:	688e      	ldr	r6, [r1, #8]
 80094a4:	b085      	sub	sp, #20
 80094a6:	001f      	movs	r7, r3
 80094a8:	000c      	movs	r4, r1
 80094aa:	680b      	ldr	r3, [r1, #0]
 80094ac:	9002      	str	r0, [sp, #8]
 80094ae:	9203      	str	r2, [sp, #12]
 80094b0:	42be      	cmp	r6, r7
 80094b2:	d830      	bhi.n	8009516 <__ssputs_r+0x76>
 80094b4:	210c      	movs	r1, #12
 80094b6:	5e62      	ldrsh	r2, [r4, r1]
 80094b8:	2190      	movs	r1, #144	@ 0x90
 80094ba:	00c9      	lsls	r1, r1, #3
 80094bc:	420a      	tst	r2, r1
 80094be:	d028      	beq.n	8009512 <__ssputs_r+0x72>
 80094c0:	2003      	movs	r0, #3
 80094c2:	6921      	ldr	r1, [r4, #16]
 80094c4:	1a5b      	subs	r3, r3, r1
 80094c6:	9301      	str	r3, [sp, #4]
 80094c8:	6963      	ldr	r3, [r4, #20]
 80094ca:	4343      	muls	r3, r0
 80094cc:	9801      	ldr	r0, [sp, #4]
 80094ce:	0fdd      	lsrs	r5, r3, #31
 80094d0:	18ed      	adds	r5, r5, r3
 80094d2:	1c7b      	adds	r3, r7, #1
 80094d4:	181b      	adds	r3, r3, r0
 80094d6:	106d      	asrs	r5, r5, #1
 80094d8:	42ab      	cmp	r3, r5
 80094da:	d900      	bls.n	80094de <__ssputs_r+0x3e>
 80094dc:	001d      	movs	r5, r3
 80094de:	0552      	lsls	r2, r2, #21
 80094e0:	d528      	bpl.n	8009534 <__ssputs_r+0x94>
 80094e2:	0029      	movs	r1, r5
 80094e4:	9802      	ldr	r0, [sp, #8]
 80094e6:	f7ff ff4b 	bl	8009380 <_malloc_r>
 80094ea:	1e06      	subs	r6, r0, #0
 80094ec:	d02c      	beq.n	8009548 <__ssputs_r+0xa8>
 80094ee:	9a01      	ldr	r2, [sp, #4]
 80094f0:	6921      	ldr	r1, [r4, #16]
 80094f2:	f7ff fecf 	bl	8009294 <memcpy>
 80094f6:	89a2      	ldrh	r2, [r4, #12]
 80094f8:	4b18      	ldr	r3, [pc, #96]	@ (800955c <__ssputs_r+0xbc>)
 80094fa:	401a      	ands	r2, r3
 80094fc:	2380      	movs	r3, #128	@ 0x80
 80094fe:	4313      	orrs	r3, r2
 8009500:	81a3      	strh	r3, [r4, #12]
 8009502:	9b01      	ldr	r3, [sp, #4]
 8009504:	6126      	str	r6, [r4, #16]
 8009506:	18f6      	adds	r6, r6, r3
 8009508:	6026      	str	r6, [r4, #0]
 800950a:	003e      	movs	r6, r7
 800950c:	6165      	str	r5, [r4, #20]
 800950e:	1aed      	subs	r5, r5, r3
 8009510:	60a5      	str	r5, [r4, #8]
 8009512:	42be      	cmp	r6, r7
 8009514:	d900      	bls.n	8009518 <__ssputs_r+0x78>
 8009516:	003e      	movs	r6, r7
 8009518:	0032      	movs	r2, r6
 800951a:	9903      	ldr	r1, [sp, #12]
 800951c:	6820      	ldr	r0, [r4, #0]
 800951e:	f000 fa9b 	bl	8009a58 <memmove>
 8009522:	2000      	movs	r0, #0
 8009524:	68a3      	ldr	r3, [r4, #8]
 8009526:	1b9b      	subs	r3, r3, r6
 8009528:	60a3      	str	r3, [r4, #8]
 800952a:	6823      	ldr	r3, [r4, #0]
 800952c:	199b      	adds	r3, r3, r6
 800952e:	6023      	str	r3, [r4, #0]
 8009530:	b005      	add	sp, #20
 8009532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009534:	002a      	movs	r2, r5
 8009536:	9802      	ldr	r0, [sp, #8]
 8009538:	f000 fabf 	bl	8009aba <_realloc_r>
 800953c:	1e06      	subs	r6, r0, #0
 800953e:	d1e0      	bne.n	8009502 <__ssputs_r+0x62>
 8009540:	6921      	ldr	r1, [r4, #16]
 8009542:	9802      	ldr	r0, [sp, #8]
 8009544:	f7ff feb0 	bl	80092a8 <_free_r>
 8009548:	230c      	movs	r3, #12
 800954a:	2001      	movs	r0, #1
 800954c:	9a02      	ldr	r2, [sp, #8]
 800954e:	4240      	negs	r0, r0
 8009550:	6013      	str	r3, [r2, #0]
 8009552:	89a2      	ldrh	r2, [r4, #12]
 8009554:	3334      	adds	r3, #52	@ 0x34
 8009556:	4313      	orrs	r3, r2
 8009558:	81a3      	strh	r3, [r4, #12]
 800955a:	e7e9      	b.n	8009530 <__ssputs_r+0x90>
 800955c:	fffffb7f 	.word	0xfffffb7f

08009560 <_svfiprintf_r>:
 8009560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009562:	b0a1      	sub	sp, #132	@ 0x84
 8009564:	9003      	str	r0, [sp, #12]
 8009566:	001d      	movs	r5, r3
 8009568:	898b      	ldrh	r3, [r1, #12]
 800956a:	000f      	movs	r7, r1
 800956c:	0016      	movs	r6, r2
 800956e:	061b      	lsls	r3, r3, #24
 8009570:	d511      	bpl.n	8009596 <_svfiprintf_r+0x36>
 8009572:	690b      	ldr	r3, [r1, #16]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10e      	bne.n	8009596 <_svfiprintf_r+0x36>
 8009578:	2140      	movs	r1, #64	@ 0x40
 800957a:	f7ff ff01 	bl	8009380 <_malloc_r>
 800957e:	6038      	str	r0, [r7, #0]
 8009580:	6138      	str	r0, [r7, #16]
 8009582:	2800      	cmp	r0, #0
 8009584:	d105      	bne.n	8009592 <_svfiprintf_r+0x32>
 8009586:	230c      	movs	r3, #12
 8009588:	9a03      	ldr	r2, [sp, #12]
 800958a:	6013      	str	r3, [r2, #0]
 800958c:	2001      	movs	r0, #1
 800958e:	4240      	negs	r0, r0
 8009590:	e0cf      	b.n	8009732 <_svfiprintf_r+0x1d2>
 8009592:	2340      	movs	r3, #64	@ 0x40
 8009594:	617b      	str	r3, [r7, #20]
 8009596:	2300      	movs	r3, #0
 8009598:	ac08      	add	r4, sp, #32
 800959a:	6163      	str	r3, [r4, #20]
 800959c:	3320      	adds	r3, #32
 800959e:	7663      	strb	r3, [r4, #25]
 80095a0:	3310      	adds	r3, #16
 80095a2:	76a3      	strb	r3, [r4, #26]
 80095a4:	9507      	str	r5, [sp, #28]
 80095a6:	0035      	movs	r5, r6
 80095a8:	782b      	ldrb	r3, [r5, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d001      	beq.n	80095b2 <_svfiprintf_r+0x52>
 80095ae:	2b25      	cmp	r3, #37	@ 0x25
 80095b0:	d148      	bne.n	8009644 <_svfiprintf_r+0xe4>
 80095b2:	1bab      	subs	r3, r5, r6
 80095b4:	9305      	str	r3, [sp, #20]
 80095b6:	42b5      	cmp	r5, r6
 80095b8:	d00b      	beq.n	80095d2 <_svfiprintf_r+0x72>
 80095ba:	0032      	movs	r2, r6
 80095bc:	0039      	movs	r1, r7
 80095be:	9803      	ldr	r0, [sp, #12]
 80095c0:	f7ff ff6e 	bl	80094a0 <__ssputs_r>
 80095c4:	3001      	adds	r0, #1
 80095c6:	d100      	bne.n	80095ca <_svfiprintf_r+0x6a>
 80095c8:	e0ae      	b.n	8009728 <_svfiprintf_r+0x1c8>
 80095ca:	6963      	ldr	r3, [r4, #20]
 80095cc:	9a05      	ldr	r2, [sp, #20]
 80095ce:	189b      	adds	r3, r3, r2
 80095d0:	6163      	str	r3, [r4, #20]
 80095d2:	782b      	ldrb	r3, [r5, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d100      	bne.n	80095da <_svfiprintf_r+0x7a>
 80095d8:	e0a6      	b.n	8009728 <_svfiprintf_r+0x1c8>
 80095da:	2201      	movs	r2, #1
 80095dc:	2300      	movs	r3, #0
 80095de:	4252      	negs	r2, r2
 80095e0:	6062      	str	r2, [r4, #4]
 80095e2:	a904      	add	r1, sp, #16
 80095e4:	3254      	adds	r2, #84	@ 0x54
 80095e6:	1852      	adds	r2, r2, r1
 80095e8:	1c6e      	adds	r6, r5, #1
 80095ea:	6023      	str	r3, [r4, #0]
 80095ec:	60e3      	str	r3, [r4, #12]
 80095ee:	60a3      	str	r3, [r4, #8]
 80095f0:	7013      	strb	r3, [r2, #0]
 80095f2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80095f4:	4b54      	ldr	r3, [pc, #336]	@ (8009748 <_svfiprintf_r+0x1e8>)
 80095f6:	2205      	movs	r2, #5
 80095f8:	0018      	movs	r0, r3
 80095fa:	7831      	ldrb	r1, [r6, #0]
 80095fc:	9305      	str	r3, [sp, #20]
 80095fe:	f000 fa51 	bl	8009aa4 <memchr>
 8009602:	1c75      	adds	r5, r6, #1
 8009604:	2800      	cmp	r0, #0
 8009606:	d11f      	bne.n	8009648 <_svfiprintf_r+0xe8>
 8009608:	6822      	ldr	r2, [r4, #0]
 800960a:	06d3      	lsls	r3, r2, #27
 800960c:	d504      	bpl.n	8009618 <_svfiprintf_r+0xb8>
 800960e:	2353      	movs	r3, #83	@ 0x53
 8009610:	a904      	add	r1, sp, #16
 8009612:	185b      	adds	r3, r3, r1
 8009614:	2120      	movs	r1, #32
 8009616:	7019      	strb	r1, [r3, #0]
 8009618:	0713      	lsls	r3, r2, #28
 800961a:	d504      	bpl.n	8009626 <_svfiprintf_r+0xc6>
 800961c:	2353      	movs	r3, #83	@ 0x53
 800961e:	a904      	add	r1, sp, #16
 8009620:	185b      	adds	r3, r3, r1
 8009622:	212b      	movs	r1, #43	@ 0x2b
 8009624:	7019      	strb	r1, [r3, #0]
 8009626:	7833      	ldrb	r3, [r6, #0]
 8009628:	2b2a      	cmp	r3, #42	@ 0x2a
 800962a:	d016      	beq.n	800965a <_svfiprintf_r+0xfa>
 800962c:	0035      	movs	r5, r6
 800962e:	2100      	movs	r1, #0
 8009630:	200a      	movs	r0, #10
 8009632:	68e3      	ldr	r3, [r4, #12]
 8009634:	782a      	ldrb	r2, [r5, #0]
 8009636:	1c6e      	adds	r6, r5, #1
 8009638:	3a30      	subs	r2, #48	@ 0x30
 800963a:	2a09      	cmp	r2, #9
 800963c:	d950      	bls.n	80096e0 <_svfiprintf_r+0x180>
 800963e:	2900      	cmp	r1, #0
 8009640:	d111      	bne.n	8009666 <_svfiprintf_r+0x106>
 8009642:	e017      	b.n	8009674 <_svfiprintf_r+0x114>
 8009644:	3501      	adds	r5, #1
 8009646:	e7af      	b.n	80095a8 <_svfiprintf_r+0x48>
 8009648:	9b05      	ldr	r3, [sp, #20]
 800964a:	6822      	ldr	r2, [r4, #0]
 800964c:	1ac0      	subs	r0, r0, r3
 800964e:	2301      	movs	r3, #1
 8009650:	4083      	lsls	r3, r0
 8009652:	4313      	orrs	r3, r2
 8009654:	002e      	movs	r6, r5
 8009656:	6023      	str	r3, [r4, #0]
 8009658:	e7cc      	b.n	80095f4 <_svfiprintf_r+0x94>
 800965a:	9b07      	ldr	r3, [sp, #28]
 800965c:	1d19      	adds	r1, r3, #4
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	9107      	str	r1, [sp, #28]
 8009662:	2b00      	cmp	r3, #0
 8009664:	db01      	blt.n	800966a <_svfiprintf_r+0x10a>
 8009666:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009668:	e004      	b.n	8009674 <_svfiprintf_r+0x114>
 800966a:	425b      	negs	r3, r3
 800966c:	60e3      	str	r3, [r4, #12]
 800966e:	2302      	movs	r3, #2
 8009670:	4313      	orrs	r3, r2
 8009672:	6023      	str	r3, [r4, #0]
 8009674:	782b      	ldrb	r3, [r5, #0]
 8009676:	2b2e      	cmp	r3, #46	@ 0x2e
 8009678:	d10c      	bne.n	8009694 <_svfiprintf_r+0x134>
 800967a:	786b      	ldrb	r3, [r5, #1]
 800967c:	2b2a      	cmp	r3, #42	@ 0x2a
 800967e:	d134      	bne.n	80096ea <_svfiprintf_r+0x18a>
 8009680:	9b07      	ldr	r3, [sp, #28]
 8009682:	3502      	adds	r5, #2
 8009684:	1d1a      	adds	r2, r3, #4
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	9207      	str	r2, [sp, #28]
 800968a:	2b00      	cmp	r3, #0
 800968c:	da01      	bge.n	8009692 <_svfiprintf_r+0x132>
 800968e:	2301      	movs	r3, #1
 8009690:	425b      	negs	r3, r3
 8009692:	9309      	str	r3, [sp, #36]	@ 0x24
 8009694:	4e2d      	ldr	r6, [pc, #180]	@ (800974c <_svfiprintf_r+0x1ec>)
 8009696:	2203      	movs	r2, #3
 8009698:	0030      	movs	r0, r6
 800969a:	7829      	ldrb	r1, [r5, #0]
 800969c:	f000 fa02 	bl	8009aa4 <memchr>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d006      	beq.n	80096b2 <_svfiprintf_r+0x152>
 80096a4:	2340      	movs	r3, #64	@ 0x40
 80096a6:	1b80      	subs	r0, r0, r6
 80096a8:	4083      	lsls	r3, r0
 80096aa:	6822      	ldr	r2, [r4, #0]
 80096ac:	3501      	adds	r5, #1
 80096ae:	4313      	orrs	r3, r2
 80096b0:	6023      	str	r3, [r4, #0]
 80096b2:	7829      	ldrb	r1, [r5, #0]
 80096b4:	2206      	movs	r2, #6
 80096b6:	4826      	ldr	r0, [pc, #152]	@ (8009750 <_svfiprintf_r+0x1f0>)
 80096b8:	1c6e      	adds	r6, r5, #1
 80096ba:	7621      	strb	r1, [r4, #24]
 80096bc:	f000 f9f2 	bl	8009aa4 <memchr>
 80096c0:	2800      	cmp	r0, #0
 80096c2:	d038      	beq.n	8009736 <_svfiprintf_r+0x1d6>
 80096c4:	4b23      	ldr	r3, [pc, #140]	@ (8009754 <_svfiprintf_r+0x1f4>)
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d122      	bne.n	8009710 <_svfiprintf_r+0x1b0>
 80096ca:	2207      	movs	r2, #7
 80096cc:	9b07      	ldr	r3, [sp, #28]
 80096ce:	3307      	adds	r3, #7
 80096d0:	4393      	bics	r3, r2
 80096d2:	3308      	adds	r3, #8
 80096d4:	9307      	str	r3, [sp, #28]
 80096d6:	6963      	ldr	r3, [r4, #20]
 80096d8:	9a04      	ldr	r2, [sp, #16]
 80096da:	189b      	adds	r3, r3, r2
 80096dc:	6163      	str	r3, [r4, #20]
 80096de:	e762      	b.n	80095a6 <_svfiprintf_r+0x46>
 80096e0:	4343      	muls	r3, r0
 80096e2:	0035      	movs	r5, r6
 80096e4:	2101      	movs	r1, #1
 80096e6:	189b      	adds	r3, r3, r2
 80096e8:	e7a4      	b.n	8009634 <_svfiprintf_r+0xd4>
 80096ea:	2300      	movs	r3, #0
 80096ec:	200a      	movs	r0, #10
 80096ee:	0019      	movs	r1, r3
 80096f0:	3501      	adds	r5, #1
 80096f2:	6063      	str	r3, [r4, #4]
 80096f4:	782a      	ldrb	r2, [r5, #0]
 80096f6:	1c6e      	adds	r6, r5, #1
 80096f8:	3a30      	subs	r2, #48	@ 0x30
 80096fa:	2a09      	cmp	r2, #9
 80096fc:	d903      	bls.n	8009706 <_svfiprintf_r+0x1a6>
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d0c8      	beq.n	8009694 <_svfiprintf_r+0x134>
 8009702:	9109      	str	r1, [sp, #36]	@ 0x24
 8009704:	e7c6      	b.n	8009694 <_svfiprintf_r+0x134>
 8009706:	4341      	muls	r1, r0
 8009708:	0035      	movs	r5, r6
 800970a:	2301      	movs	r3, #1
 800970c:	1889      	adds	r1, r1, r2
 800970e:	e7f1      	b.n	80096f4 <_svfiprintf_r+0x194>
 8009710:	aa07      	add	r2, sp, #28
 8009712:	9200      	str	r2, [sp, #0]
 8009714:	0021      	movs	r1, r4
 8009716:	003a      	movs	r2, r7
 8009718:	4b0f      	ldr	r3, [pc, #60]	@ (8009758 <_svfiprintf_r+0x1f8>)
 800971a:	9803      	ldr	r0, [sp, #12]
 800971c:	e000      	b.n	8009720 <_svfiprintf_r+0x1c0>
 800971e:	bf00      	nop
 8009720:	9004      	str	r0, [sp, #16]
 8009722:	9b04      	ldr	r3, [sp, #16]
 8009724:	3301      	adds	r3, #1
 8009726:	d1d6      	bne.n	80096d6 <_svfiprintf_r+0x176>
 8009728:	89bb      	ldrh	r3, [r7, #12]
 800972a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800972c:	065b      	lsls	r3, r3, #25
 800972e:	d500      	bpl.n	8009732 <_svfiprintf_r+0x1d2>
 8009730:	e72c      	b.n	800958c <_svfiprintf_r+0x2c>
 8009732:	b021      	add	sp, #132	@ 0x84
 8009734:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009736:	aa07      	add	r2, sp, #28
 8009738:	9200      	str	r2, [sp, #0]
 800973a:	0021      	movs	r1, r4
 800973c:	003a      	movs	r2, r7
 800973e:	4b06      	ldr	r3, [pc, #24]	@ (8009758 <_svfiprintf_r+0x1f8>)
 8009740:	9803      	ldr	r0, [sp, #12]
 8009742:	f000 f87b 	bl	800983c <_printf_i>
 8009746:	e7eb      	b.n	8009720 <_svfiprintf_r+0x1c0>
 8009748:	0800a594 	.word	0x0800a594
 800974c:	0800a59a 	.word	0x0800a59a
 8009750:	0800a59e 	.word	0x0800a59e
 8009754:	00000000 	.word	0x00000000
 8009758:	080094a1 	.word	0x080094a1

0800975c <_printf_common>:
 800975c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800975e:	0016      	movs	r6, r2
 8009760:	9301      	str	r3, [sp, #4]
 8009762:	688a      	ldr	r2, [r1, #8]
 8009764:	690b      	ldr	r3, [r1, #16]
 8009766:	000c      	movs	r4, r1
 8009768:	9000      	str	r0, [sp, #0]
 800976a:	4293      	cmp	r3, r2
 800976c:	da00      	bge.n	8009770 <_printf_common+0x14>
 800976e:	0013      	movs	r3, r2
 8009770:	0022      	movs	r2, r4
 8009772:	6033      	str	r3, [r6, #0]
 8009774:	3243      	adds	r2, #67	@ 0x43
 8009776:	7812      	ldrb	r2, [r2, #0]
 8009778:	2a00      	cmp	r2, #0
 800977a:	d001      	beq.n	8009780 <_printf_common+0x24>
 800977c:	3301      	adds	r3, #1
 800977e:	6033      	str	r3, [r6, #0]
 8009780:	6823      	ldr	r3, [r4, #0]
 8009782:	069b      	lsls	r3, r3, #26
 8009784:	d502      	bpl.n	800978c <_printf_common+0x30>
 8009786:	6833      	ldr	r3, [r6, #0]
 8009788:	3302      	adds	r3, #2
 800978a:	6033      	str	r3, [r6, #0]
 800978c:	6822      	ldr	r2, [r4, #0]
 800978e:	2306      	movs	r3, #6
 8009790:	0015      	movs	r5, r2
 8009792:	401d      	ands	r5, r3
 8009794:	421a      	tst	r2, r3
 8009796:	d027      	beq.n	80097e8 <_printf_common+0x8c>
 8009798:	0023      	movs	r3, r4
 800979a:	3343      	adds	r3, #67	@ 0x43
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	1e5a      	subs	r2, r3, #1
 80097a0:	4193      	sbcs	r3, r2
 80097a2:	6822      	ldr	r2, [r4, #0]
 80097a4:	0692      	lsls	r2, r2, #26
 80097a6:	d430      	bmi.n	800980a <_printf_common+0xae>
 80097a8:	0022      	movs	r2, r4
 80097aa:	9901      	ldr	r1, [sp, #4]
 80097ac:	9800      	ldr	r0, [sp, #0]
 80097ae:	9d08      	ldr	r5, [sp, #32]
 80097b0:	3243      	adds	r2, #67	@ 0x43
 80097b2:	47a8      	blx	r5
 80097b4:	3001      	adds	r0, #1
 80097b6:	d025      	beq.n	8009804 <_printf_common+0xa8>
 80097b8:	2206      	movs	r2, #6
 80097ba:	6823      	ldr	r3, [r4, #0]
 80097bc:	2500      	movs	r5, #0
 80097be:	4013      	ands	r3, r2
 80097c0:	2b04      	cmp	r3, #4
 80097c2:	d105      	bne.n	80097d0 <_printf_common+0x74>
 80097c4:	6833      	ldr	r3, [r6, #0]
 80097c6:	68e5      	ldr	r5, [r4, #12]
 80097c8:	1aed      	subs	r5, r5, r3
 80097ca:	43eb      	mvns	r3, r5
 80097cc:	17db      	asrs	r3, r3, #31
 80097ce:	401d      	ands	r5, r3
 80097d0:	68a3      	ldr	r3, [r4, #8]
 80097d2:	6922      	ldr	r2, [r4, #16]
 80097d4:	4293      	cmp	r3, r2
 80097d6:	dd01      	ble.n	80097dc <_printf_common+0x80>
 80097d8:	1a9b      	subs	r3, r3, r2
 80097da:	18ed      	adds	r5, r5, r3
 80097dc:	2600      	movs	r6, #0
 80097de:	42b5      	cmp	r5, r6
 80097e0:	d120      	bne.n	8009824 <_printf_common+0xc8>
 80097e2:	2000      	movs	r0, #0
 80097e4:	e010      	b.n	8009808 <_printf_common+0xac>
 80097e6:	3501      	adds	r5, #1
 80097e8:	68e3      	ldr	r3, [r4, #12]
 80097ea:	6832      	ldr	r2, [r6, #0]
 80097ec:	1a9b      	subs	r3, r3, r2
 80097ee:	42ab      	cmp	r3, r5
 80097f0:	ddd2      	ble.n	8009798 <_printf_common+0x3c>
 80097f2:	0022      	movs	r2, r4
 80097f4:	2301      	movs	r3, #1
 80097f6:	9901      	ldr	r1, [sp, #4]
 80097f8:	9800      	ldr	r0, [sp, #0]
 80097fa:	9f08      	ldr	r7, [sp, #32]
 80097fc:	3219      	adds	r2, #25
 80097fe:	47b8      	blx	r7
 8009800:	3001      	adds	r0, #1
 8009802:	d1f0      	bne.n	80097e6 <_printf_common+0x8a>
 8009804:	2001      	movs	r0, #1
 8009806:	4240      	negs	r0, r0
 8009808:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800980a:	2030      	movs	r0, #48	@ 0x30
 800980c:	18e1      	adds	r1, r4, r3
 800980e:	3143      	adds	r1, #67	@ 0x43
 8009810:	7008      	strb	r0, [r1, #0]
 8009812:	0021      	movs	r1, r4
 8009814:	1c5a      	adds	r2, r3, #1
 8009816:	3145      	adds	r1, #69	@ 0x45
 8009818:	7809      	ldrb	r1, [r1, #0]
 800981a:	18a2      	adds	r2, r4, r2
 800981c:	3243      	adds	r2, #67	@ 0x43
 800981e:	3302      	adds	r3, #2
 8009820:	7011      	strb	r1, [r2, #0]
 8009822:	e7c1      	b.n	80097a8 <_printf_common+0x4c>
 8009824:	0022      	movs	r2, r4
 8009826:	2301      	movs	r3, #1
 8009828:	9901      	ldr	r1, [sp, #4]
 800982a:	9800      	ldr	r0, [sp, #0]
 800982c:	9f08      	ldr	r7, [sp, #32]
 800982e:	321a      	adds	r2, #26
 8009830:	47b8      	blx	r7
 8009832:	3001      	adds	r0, #1
 8009834:	d0e6      	beq.n	8009804 <_printf_common+0xa8>
 8009836:	3601      	adds	r6, #1
 8009838:	e7d1      	b.n	80097de <_printf_common+0x82>
	...

0800983c <_printf_i>:
 800983c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800983e:	b08b      	sub	sp, #44	@ 0x2c
 8009840:	9206      	str	r2, [sp, #24]
 8009842:	000a      	movs	r2, r1
 8009844:	3243      	adds	r2, #67	@ 0x43
 8009846:	9307      	str	r3, [sp, #28]
 8009848:	9005      	str	r0, [sp, #20]
 800984a:	9203      	str	r2, [sp, #12]
 800984c:	7e0a      	ldrb	r2, [r1, #24]
 800984e:	000c      	movs	r4, r1
 8009850:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009852:	2a78      	cmp	r2, #120	@ 0x78
 8009854:	d809      	bhi.n	800986a <_printf_i+0x2e>
 8009856:	2a62      	cmp	r2, #98	@ 0x62
 8009858:	d80b      	bhi.n	8009872 <_printf_i+0x36>
 800985a:	2a00      	cmp	r2, #0
 800985c:	d100      	bne.n	8009860 <_printf_i+0x24>
 800985e:	e0bc      	b.n	80099da <_printf_i+0x19e>
 8009860:	497b      	ldr	r1, [pc, #492]	@ (8009a50 <_printf_i+0x214>)
 8009862:	9104      	str	r1, [sp, #16]
 8009864:	2a58      	cmp	r2, #88	@ 0x58
 8009866:	d100      	bne.n	800986a <_printf_i+0x2e>
 8009868:	e090      	b.n	800998c <_printf_i+0x150>
 800986a:	0025      	movs	r5, r4
 800986c:	3542      	adds	r5, #66	@ 0x42
 800986e:	702a      	strb	r2, [r5, #0]
 8009870:	e022      	b.n	80098b8 <_printf_i+0x7c>
 8009872:	0010      	movs	r0, r2
 8009874:	3863      	subs	r0, #99	@ 0x63
 8009876:	2815      	cmp	r0, #21
 8009878:	d8f7      	bhi.n	800986a <_printf_i+0x2e>
 800987a:	f7f6 fc4b 	bl	8000114 <__gnu_thumb1_case_shi>
 800987e:	0016      	.short	0x0016
 8009880:	fff6001f 	.word	0xfff6001f
 8009884:	fff6fff6 	.word	0xfff6fff6
 8009888:	001ffff6 	.word	0x001ffff6
 800988c:	fff6fff6 	.word	0xfff6fff6
 8009890:	fff6fff6 	.word	0xfff6fff6
 8009894:	003600a1 	.word	0x003600a1
 8009898:	fff60080 	.word	0xfff60080
 800989c:	00b2fff6 	.word	0x00b2fff6
 80098a0:	0036fff6 	.word	0x0036fff6
 80098a4:	fff6fff6 	.word	0xfff6fff6
 80098a8:	0084      	.short	0x0084
 80098aa:	0025      	movs	r5, r4
 80098ac:	681a      	ldr	r2, [r3, #0]
 80098ae:	3542      	adds	r5, #66	@ 0x42
 80098b0:	1d11      	adds	r1, r2, #4
 80098b2:	6019      	str	r1, [r3, #0]
 80098b4:	6813      	ldr	r3, [r2, #0]
 80098b6:	702b      	strb	r3, [r5, #0]
 80098b8:	2301      	movs	r3, #1
 80098ba:	e0a0      	b.n	80099fe <_printf_i+0x1c2>
 80098bc:	6818      	ldr	r0, [r3, #0]
 80098be:	6809      	ldr	r1, [r1, #0]
 80098c0:	1d02      	adds	r2, r0, #4
 80098c2:	060d      	lsls	r5, r1, #24
 80098c4:	d50b      	bpl.n	80098de <_printf_i+0xa2>
 80098c6:	6806      	ldr	r6, [r0, #0]
 80098c8:	601a      	str	r2, [r3, #0]
 80098ca:	2e00      	cmp	r6, #0
 80098cc:	da03      	bge.n	80098d6 <_printf_i+0x9a>
 80098ce:	232d      	movs	r3, #45	@ 0x2d
 80098d0:	9a03      	ldr	r2, [sp, #12]
 80098d2:	4276      	negs	r6, r6
 80098d4:	7013      	strb	r3, [r2, #0]
 80098d6:	4b5e      	ldr	r3, [pc, #376]	@ (8009a50 <_printf_i+0x214>)
 80098d8:	270a      	movs	r7, #10
 80098da:	9304      	str	r3, [sp, #16]
 80098dc:	e018      	b.n	8009910 <_printf_i+0xd4>
 80098de:	6806      	ldr	r6, [r0, #0]
 80098e0:	601a      	str	r2, [r3, #0]
 80098e2:	0649      	lsls	r1, r1, #25
 80098e4:	d5f1      	bpl.n	80098ca <_printf_i+0x8e>
 80098e6:	b236      	sxth	r6, r6
 80098e8:	e7ef      	b.n	80098ca <_printf_i+0x8e>
 80098ea:	6808      	ldr	r0, [r1, #0]
 80098ec:	6819      	ldr	r1, [r3, #0]
 80098ee:	c940      	ldmia	r1!, {r6}
 80098f0:	0605      	lsls	r5, r0, #24
 80098f2:	d402      	bmi.n	80098fa <_printf_i+0xbe>
 80098f4:	0640      	lsls	r0, r0, #25
 80098f6:	d500      	bpl.n	80098fa <_printf_i+0xbe>
 80098f8:	b2b6      	uxth	r6, r6
 80098fa:	6019      	str	r1, [r3, #0]
 80098fc:	4b54      	ldr	r3, [pc, #336]	@ (8009a50 <_printf_i+0x214>)
 80098fe:	270a      	movs	r7, #10
 8009900:	9304      	str	r3, [sp, #16]
 8009902:	2a6f      	cmp	r2, #111	@ 0x6f
 8009904:	d100      	bne.n	8009908 <_printf_i+0xcc>
 8009906:	3f02      	subs	r7, #2
 8009908:	0023      	movs	r3, r4
 800990a:	2200      	movs	r2, #0
 800990c:	3343      	adds	r3, #67	@ 0x43
 800990e:	701a      	strb	r2, [r3, #0]
 8009910:	6863      	ldr	r3, [r4, #4]
 8009912:	60a3      	str	r3, [r4, #8]
 8009914:	2b00      	cmp	r3, #0
 8009916:	db03      	blt.n	8009920 <_printf_i+0xe4>
 8009918:	2104      	movs	r1, #4
 800991a:	6822      	ldr	r2, [r4, #0]
 800991c:	438a      	bics	r2, r1
 800991e:	6022      	str	r2, [r4, #0]
 8009920:	2e00      	cmp	r6, #0
 8009922:	d102      	bne.n	800992a <_printf_i+0xee>
 8009924:	9d03      	ldr	r5, [sp, #12]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00c      	beq.n	8009944 <_printf_i+0x108>
 800992a:	9d03      	ldr	r5, [sp, #12]
 800992c:	0030      	movs	r0, r6
 800992e:	0039      	movs	r1, r7
 8009930:	f7f6 fc80 	bl	8000234 <__aeabi_uidivmod>
 8009934:	9b04      	ldr	r3, [sp, #16]
 8009936:	3d01      	subs	r5, #1
 8009938:	5c5b      	ldrb	r3, [r3, r1]
 800993a:	702b      	strb	r3, [r5, #0]
 800993c:	0033      	movs	r3, r6
 800993e:	0006      	movs	r6, r0
 8009940:	429f      	cmp	r7, r3
 8009942:	d9f3      	bls.n	800992c <_printf_i+0xf0>
 8009944:	2f08      	cmp	r7, #8
 8009946:	d109      	bne.n	800995c <_printf_i+0x120>
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	07db      	lsls	r3, r3, #31
 800994c:	d506      	bpl.n	800995c <_printf_i+0x120>
 800994e:	6862      	ldr	r2, [r4, #4]
 8009950:	6923      	ldr	r3, [r4, #16]
 8009952:	429a      	cmp	r2, r3
 8009954:	dc02      	bgt.n	800995c <_printf_i+0x120>
 8009956:	2330      	movs	r3, #48	@ 0x30
 8009958:	3d01      	subs	r5, #1
 800995a:	702b      	strb	r3, [r5, #0]
 800995c:	9b03      	ldr	r3, [sp, #12]
 800995e:	1b5b      	subs	r3, r3, r5
 8009960:	6123      	str	r3, [r4, #16]
 8009962:	9b07      	ldr	r3, [sp, #28]
 8009964:	0021      	movs	r1, r4
 8009966:	9300      	str	r3, [sp, #0]
 8009968:	9805      	ldr	r0, [sp, #20]
 800996a:	9b06      	ldr	r3, [sp, #24]
 800996c:	aa09      	add	r2, sp, #36	@ 0x24
 800996e:	f7ff fef5 	bl	800975c <_printf_common>
 8009972:	3001      	adds	r0, #1
 8009974:	d148      	bne.n	8009a08 <_printf_i+0x1cc>
 8009976:	2001      	movs	r0, #1
 8009978:	4240      	negs	r0, r0
 800997a:	b00b      	add	sp, #44	@ 0x2c
 800997c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800997e:	2220      	movs	r2, #32
 8009980:	6809      	ldr	r1, [r1, #0]
 8009982:	430a      	orrs	r2, r1
 8009984:	6022      	str	r2, [r4, #0]
 8009986:	2278      	movs	r2, #120	@ 0x78
 8009988:	4932      	ldr	r1, [pc, #200]	@ (8009a54 <_printf_i+0x218>)
 800998a:	9104      	str	r1, [sp, #16]
 800998c:	0021      	movs	r1, r4
 800998e:	3145      	adds	r1, #69	@ 0x45
 8009990:	700a      	strb	r2, [r1, #0]
 8009992:	6819      	ldr	r1, [r3, #0]
 8009994:	6822      	ldr	r2, [r4, #0]
 8009996:	c940      	ldmia	r1!, {r6}
 8009998:	0610      	lsls	r0, r2, #24
 800999a:	d402      	bmi.n	80099a2 <_printf_i+0x166>
 800999c:	0650      	lsls	r0, r2, #25
 800999e:	d500      	bpl.n	80099a2 <_printf_i+0x166>
 80099a0:	b2b6      	uxth	r6, r6
 80099a2:	6019      	str	r1, [r3, #0]
 80099a4:	07d3      	lsls	r3, r2, #31
 80099a6:	d502      	bpl.n	80099ae <_printf_i+0x172>
 80099a8:	2320      	movs	r3, #32
 80099aa:	4313      	orrs	r3, r2
 80099ac:	6023      	str	r3, [r4, #0]
 80099ae:	2e00      	cmp	r6, #0
 80099b0:	d001      	beq.n	80099b6 <_printf_i+0x17a>
 80099b2:	2710      	movs	r7, #16
 80099b4:	e7a8      	b.n	8009908 <_printf_i+0xcc>
 80099b6:	2220      	movs	r2, #32
 80099b8:	6823      	ldr	r3, [r4, #0]
 80099ba:	4393      	bics	r3, r2
 80099bc:	6023      	str	r3, [r4, #0]
 80099be:	e7f8      	b.n	80099b2 <_printf_i+0x176>
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	680d      	ldr	r5, [r1, #0]
 80099c4:	1d10      	adds	r0, r2, #4
 80099c6:	6949      	ldr	r1, [r1, #20]
 80099c8:	6018      	str	r0, [r3, #0]
 80099ca:	6813      	ldr	r3, [r2, #0]
 80099cc:	062e      	lsls	r6, r5, #24
 80099ce:	d501      	bpl.n	80099d4 <_printf_i+0x198>
 80099d0:	6019      	str	r1, [r3, #0]
 80099d2:	e002      	b.n	80099da <_printf_i+0x19e>
 80099d4:	066d      	lsls	r5, r5, #25
 80099d6:	d5fb      	bpl.n	80099d0 <_printf_i+0x194>
 80099d8:	8019      	strh	r1, [r3, #0]
 80099da:	2300      	movs	r3, #0
 80099dc:	9d03      	ldr	r5, [sp, #12]
 80099de:	6123      	str	r3, [r4, #16]
 80099e0:	e7bf      	b.n	8009962 <_printf_i+0x126>
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	1d11      	adds	r1, r2, #4
 80099e6:	6019      	str	r1, [r3, #0]
 80099e8:	6815      	ldr	r5, [r2, #0]
 80099ea:	2100      	movs	r1, #0
 80099ec:	0028      	movs	r0, r5
 80099ee:	6862      	ldr	r2, [r4, #4]
 80099f0:	f000 f858 	bl	8009aa4 <memchr>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	d001      	beq.n	80099fc <_printf_i+0x1c0>
 80099f8:	1b40      	subs	r0, r0, r5
 80099fa:	6060      	str	r0, [r4, #4]
 80099fc:	6863      	ldr	r3, [r4, #4]
 80099fe:	6123      	str	r3, [r4, #16]
 8009a00:	2300      	movs	r3, #0
 8009a02:	9a03      	ldr	r2, [sp, #12]
 8009a04:	7013      	strb	r3, [r2, #0]
 8009a06:	e7ac      	b.n	8009962 <_printf_i+0x126>
 8009a08:	002a      	movs	r2, r5
 8009a0a:	6923      	ldr	r3, [r4, #16]
 8009a0c:	9906      	ldr	r1, [sp, #24]
 8009a0e:	9805      	ldr	r0, [sp, #20]
 8009a10:	9d07      	ldr	r5, [sp, #28]
 8009a12:	47a8      	blx	r5
 8009a14:	3001      	adds	r0, #1
 8009a16:	d0ae      	beq.n	8009976 <_printf_i+0x13a>
 8009a18:	6823      	ldr	r3, [r4, #0]
 8009a1a:	079b      	lsls	r3, r3, #30
 8009a1c:	d415      	bmi.n	8009a4a <_printf_i+0x20e>
 8009a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a20:	68e0      	ldr	r0, [r4, #12]
 8009a22:	4298      	cmp	r0, r3
 8009a24:	daa9      	bge.n	800997a <_printf_i+0x13e>
 8009a26:	0018      	movs	r0, r3
 8009a28:	e7a7      	b.n	800997a <_printf_i+0x13e>
 8009a2a:	0022      	movs	r2, r4
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	9906      	ldr	r1, [sp, #24]
 8009a30:	9805      	ldr	r0, [sp, #20]
 8009a32:	9e07      	ldr	r6, [sp, #28]
 8009a34:	3219      	adds	r2, #25
 8009a36:	47b0      	blx	r6
 8009a38:	3001      	adds	r0, #1
 8009a3a:	d09c      	beq.n	8009976 <_printf_i+0x13a>
 8009a3c:	3501      	adds	r5, #1
 8009a3e:	68e3      	ldr	r3, [r4, #12]
 8009a40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a42:	1a9b      	subs	r3, r3, r2
 8009a44:	42ab      	cmp	r3, r5
 8009a46:	dcf0      	bgt.n	8009a2a <_printf_i+0x1ee>
 8009a48:	e7e9      	b.n	8009a1e <_printf_i+0x1e2>
 8009a4a:	2500      	movs	r5, #0
 8009a4c:	e7f7      	b.n	8009a3e <_printf_i+0x202>
 8009a4e:	46c0      	nop			@ (mov r8, r8)
 8009a50:	0800a5a5 	.word	0x0800a5a5
 8009a54:	0800a5b6 	.word	0x0800a5b6

08009a58 <memmove>:
 8009a58:	b510      	push	{r4, lr}
 8009a5a:	4288      	cmp	r0, r1
 8009a5c:	d806      	bhi.n	8009a6c <memmove+0x14>
 8009a5e:	2300      	movs	r3, #0
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d008      	beq.n	8009a76 <memmove+0x1e>
 8009a64:	5ccc      	ldrb	r4, [r1, r3]
 8009a66:	54c4      	strb	r4, [r0, r3]
 8009a68:	3301      	adds	r3, #1
 8009a6a:	e7f9      	b.n	8009a60 <memmove+0x8>
 8009a6c:	188b      	adds	r3, r1, r2
 8009a6e:	4298      	cmp	r0, r3
 8009a70:	d2f5      	bcs.n	8009a5e <memmove+0x6>
 8009a72:	3a01      	subs	r2, #1
 8009a74:	d200      	bcs.n	8009a78 <memmove+0x20>
 8009a76:	bd10      	pop	{r4, pc}
 8009a78:	5c8b      	ldrb	r3, [r1, r2]
 8009a7a:	5483      	strb	r3, [r0, r2]
 8009a7c:	e7f9      	b.n	8009a72 <memmove+0x1a>
	...

08009a80 <_sbrk_r>:
 8009a80:	2300      	movs	r3, #0
 8009a82:	b570      	push	{r4, r5, r6, lr}
 8009a84:	4d06      	ldr	r5, [pc, #24]	@ (8009aa0 <_sbrk_r+0x20>)
 8009a86:	0004      	movs	r4, r0
 8009a88:	0008      	movs	r0, r1
 8009a8a:	602b      	str	r3, [r5, #0]
 8009a8c:	f7fa f9d8 	bl	8003e40 <_sbrk>
 8009a90:	1c43      	adds	r3, r0, #1
 8009a92:	d103      	bne.n	8009a9c <_sbrk_r+0x1c>
 8009a94:	682b      	ldr	r3, [r5, #0]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d000      	beq.n	8009a9c <_sbrk_r+0x1c>
 8009a9a:	6023      	str	r3, [r4, #0]
 8009a9c:	bd70      	pop	{r4, r5, r6, pc}
 8009a9e:	46c0      	nop			@ (mov r8, r8)
 8009aa0:	2000169c 	.word	0x2000169c

08009aa4 <memchr>:
 8009aa4:	b2c9      	uxtb	r1, r1
 8009aa6:	1882      	adds	r2, r0, r2
 8009aa8:	4290      	cmp	r0, r2
 8009aaa:	d101      	bne.n	8009ab0 <memchr+0xc>
 8009aac:	2000      	movs	r0, #0
 8009aae:	4770      	bx	lr
 8009ab0:	7803      	ldrb	r3, [r0, #0]
 8009ab2:	428b      	cmp	r3, r1
 8009ab4:	d0fb      	beq.n	8009aae <memchr+0xa>
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	e7f6      	b.n	8009aa8 <memchr+0x4>

08009aba <_realloc_r>:
 8009aba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009abc:	0006      	movs	r6, r0
 8009abe:	000c      	movs	r4, r1
 8009ac0:	0015      	movs	r5, r2
 8009ac2:	2900      	cmp	r1, #0
 8009ac4:	d105      	bne.n	8009ad2 <_realloc_r+0x18>
 8009ac6:	0011      	movs	r1, r2
 8009ac8:	f7ff fc5a 	bl	8009380 <_malloc_r>
 8009acc:	0004      	movs	r4, r0
 8009ace:	0020      	movs	r0, r4
 8009ad0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ad2:	2a00      	cmp	r2, #0
 8009ad4:	d103      	bne.n	8009ade <_realloc_r+0x24>
 8009ad6:	f7ff fbe7 	bl	80092a8 <_free_r>
 8009ada:	2400      	movs	r4, #0
 8009adc:	e7f7      	b.n	8009ace <_realloc_r+0x14>
 8009ade:	f000 f81b 	bl	8009b18 <_malloc_usable_size_r>
 8009ae2:	0007      	movs	r7, r0
 8009ae4:	4285      	cmp	r5, r0
 8009ae6:	d802      	bhi.n	8009aee <_realloc_r+0x34>
 8009ae8:	0843      	lsrs	r3, r0, #1
 8009aea:	42ab      	cmp	r3, r5
 8009aec:	d3ef      	bcc.n	8009ace <_realloc_r+0x14>
 8009aee:	0029      	movs	r1, r5
 8009af0:	0030      	movs	r0, r6
 8009af2:	f7ff fc45 	bl	8009380 <_malloc_r>
 8009af6:	9001      	str	r0, [sp, #4]
 8009af8:	2800      	cmp	r0, #0
 8009afa:	d0ee      	beq.n	8009ada <_realloc_r+0x20>
 8009afc:	002a      	movs	r2, r5
 8009afe:	42bd      	cmp	r5, r7
 8009b00:	d900      	bls.n	8009b04 <_realloc_r+0x4a>
 8009b02:	003a      	movs	r2, r7
 8009b04:	0021      	movs	r1, r4
 8009b06:	9801      	ldr	r0, [sp, #4]
 8009b08:	f7ff fbc4 	bl	8009294 <memcpy>
 8009b0c:	0021      	movs	r1, r4
 8009b0e:	0030      	movs	r0, r6
 8009b10:	f7ff fbca 	bl	80092a8 <_free_r>
 8009b14:	9c01      	ldr	r4, [sp, #4]
 8009b16:	e7da      	b.n	8009ace <_realloc_r+0x14>

08009b18 <_malloc_usable_size_r>:
 8009b18:	1f0b      	subs	r3, r1, #4
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	1f18      	subs	r0, r3, #4
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	da01      	bge.n	8009b26 <_malloc_usable_size_r+0xe>
 8009b22:	580b      	ldr	r3, [r1, r0]
 8009b24:	18c0      	adds	r0, r0, r3
 8009b26:	4770      	bx	lr

08009b28 <fmod>:
 8009b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b2a:	0014      	movs	r4, r2
 8009b2c:	001d      	movs	r5, r3
 8009b2e:	9000      	str	r0, [sp, #0]
 8009b30:	9101      	str	r1, [sp, #4]
 8009b32:	f000 f823 	bl	8009b7c <__ieee754_fmod>
 8009b36:	0022      	movs	r2, r4
 8009b38:	0006      	movs	r6, r0
 8009b3a:	000f      	movs	r7, r1
 8009b3c:	9800      	ldr	r0, [sp, #0]
 8009b3e:	9901      	ldr	r1, [sp, #4]
 8009b40:	002b      	movs	r3, r5
 8009b42:	f7f7 ff99 	bl	8001a78 <__aeabi_dcmpun>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	d113      	bne.n	8009b72 <fmod+0x4a>
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	0020      	movs	r0, r4
 8009b50:	0029      	movs	r1, r5
 8009b52:	f7f6 fc6f 	bl	8000434 <__aeabi_dcmpeq>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	d00b      	beq.n	8009b72 <fmod+0x4a>
 8009b5a:	f7ff fb6f 	bl	800923c <__errno>
 8009b5e:	2321      	movs	r3, #33	@ 0x21
 8009b60:	2200      	movs	r2, #0
 8009b62:	6003      	str	r3, [r0, #0]
 8009b64:	2300      	movs	r3, #0
 8009b66:	0010      	movs	r0, r2
 8009b68:	0019      	movs	r1, r3
 8009b6a:	f7f7 f879 	bl	8000c60 <__aeabi_ddiv>
 8009b6e:	0006      	movs	r6, r0
 8009b70:	000f      	movs	r7, r1
 8009b72:	0030      	movs	r0, r6
 8009b74:	0039      	movs	r1, r7
 8009b76:	b003      	add	sp, #12
 8009b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08009b7c <__ieee754_fmod>:
 8009b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	9200      	str	r2, [sp, #0]
 8009b82:	9301      	str	r3, [sp, #4]
 8009b84:	9b01      	ldr	r3, [sp, #4]
 8009b86:	9e00      	ldr	r6, [sp, #0]
 8009b88:	005b      	lsls	r3, r3, #1
 8009b8a:	085b      	lsrs	r3, r3, #1
 8009b8c:	469c      	mov	ip, r3
 8009b8e:	9603      	str	r6, [sp, #12]
 8009b90:	4333      	orrs	r3, r6
 8009b92:	d00d      	beq.n	8009bb0 <__ieee754_fmod+0x34>
 8009b94:	4b7a      	ldr	r3, [pc, #488]	@ (8009d80 <__ieee754_fmod+0x204>)
 8009b96:	004a      	lsls	r2, r1, #1
 8009b98:	000d      	movs	r5, r1
 8009b9a:	0852      	lsrs	r2, r2, #1
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d807      	bhi.n	8009bb0 <__ieee754_fmod+0x34>
 8009ba0:	4664      	mov	r4, ip
 8009ba2:	4273      	negs	r3, r6
 8009ba4:	4333      	orrs	r3, r6
 8009ba6:	0fdb      	lsrs	r3, r3, #31
 8009ba8:	4323      	orrs	r3, r4
 8009baa:	4c76      	ldr	r4, [pc, #472]	@ (8009d84 <__ieee754_fmod+0x208>)
 8009bac:	42a3      	cmp	r3, r4
 8009bae:	d909      	bls.n	8009bc4 <__ieee754_fmod+0x48>
 8009bb0:	9a00      	ldr	r2, [sp, #0]
 8009bb2:	9b01      	ldr	r3, [sp, #4]
 8009bb4:	f7f7 fc98 	bl	80014e8 <__aeabi_dmul>
 8009bb8:	0002      	movs	r2, r0
 8009bba:	000b      	movs	r3, r1
 8009bbc:	f7f7 f850 	bl	8000c60 <__aeabi_ddiv>
 8009bc0:	b005      	add	sp, #20
 8009bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bc4:	0fcc      	lsrs	r4, r1, #31
 8009bc6:	07e4      	lsls	r4, r4, #31
 8009bc8:	0007      	movs	r7, r0
 8009bca:	0003      	movs	r3, r0
 8009bcc:	9402      	str	r4, [sp, #8]
 8009bce:	4562      	cmp	r2, ip
 8009bd0:	dc0a      	bgt.n	8009be8 <__ieee754_fmod+0x6c>
 8009bd2:	dbf5      	blt.n	8009bc0 <__ieee754_fmod+0x44>
 8009bd4:	4286      	cmp	r6, r0
 8009bd6:	d8f3      	bhi.n	8009bc0 <__ieee754_fmod+0x44>
 8009bd8:	d106      	bne.n	8009be8 <__ieee754_fmod+0x6c>
 8009bda:	0022      	movs	r2, r4
 8009bdc:	4b6a      	ldr	r3, [pc, #424]	@ (8009d88 <__ieee754_fmod+0x20c>)
 8009bde:	0f12      	lsrs	r2, r2, #28
 8009be0:	189b      	adds	r3, r3, r2
 8009be2:	6818      	ldr	r0, [r3, #0]
 8009be4:	6859      	ldr	r1, [r3, #4]
 8009be6:	e7eb      	b.n	8009bc0 <__ieee754_fmod+0x44>
 8009be8:	4866      	ldr	r0, [pc, #408]	@ (8009d84 <__ieee754_fmod+0x208>)
 8009bea:	4205      	tst	r5, r0
 8009bec:	d14c      	bne.n	8009c88 <__ieee754_fmod+0x10c>
 8009bee:	2a00      	cmp	r2, #0
 8009bf0:	d143      	bne.n	8009c7a <__ieee754_fmod+0xfe>
 8009bf2:	0038      	movs	r0, r7
 8009bf4:	4965      	ldr	r1, [pc, #404]	@ (8009d8c <__ieee754_fmod+0x210>)
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	dc3c      	bgt.n	8009c74 <__ieee754_fmod+0xf8>
 8009bfa:	4862      	ldr	r0, [pc, #392]	@ (8009d84 <__ieee754_fmod+0x208>)
 8009bfc:	9c01      	ldr	r4, [sp, #4]
 8009bfe:	4220      	tst	r0, r4
 8009c00:	d150      	bne.n	8009ca4 <__ieee754_fmod+0x128>
 8009c02:	4660      	mov	r0, ip
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d146      	bne.n	8009c96 <__ieee754_fmod+0x11a>
 8009c08:	4860      	ldr	r0, [pc, #384]	@ (8009d8c <__ieee754_fmod+0x210>)
 8009c0a:	2e00      	cmp	r6, #0
 8009c0c:	dc40      	bgt.n	8009c90 <__ieee754_fmod+0x114>
 8009c0e:	4c60      	ldr	r4, [pc, #384]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009c10:	42a1      	cmp	r1, r4
 8009c12:	db4c      	blt.n	8009cae <__ieee754_fmod+0x132>
 8009c14:	2280      	movs	r2, #128	@ 0x80
 8009c16:	032f      	lsls	r7, r5, #12
 8009c18:	0b3f      	lsrs	r7, r7, #12
 8009c1a:	0352      	lsls	r2, r2, #13
 8009c1c:	433a      	orrs	r2, r7
 8009c1e:	4c5c      	ldr	r4, [pc, #368]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009c20:	42a0      	cmp	r0, r4
 8009c22:	db59      	blt.n	8009cd8 <__ieee754_fmod+0x15c>
 8009c24:	2580      	movs	r5, #128	@ 0x80
 8009c26:	9c01      	ldr	r4, [sp, #4]
 8009c28:	036d      	lsls	r5, r5, #13
 8009c2a:	0324      	lsls	r4, r4, #12
 8009c2c:	0b24      	lsrs	r4, r4, #12
 8009c2e:	4325      	orrs	r5, r4
 8009c30:	1a09      	subs	r1, r1, r0
 8009c32:	9e03      	ldr	r6, [sp, #12]
 8009c34:	1b54      	subs	r4, r2, r5
 8009c36:	1b9f      	subs	r7, r3, r6
 8009c38:	2900      	cmp	r1, #0
 8009c3a:	d165      	bne.n	8009d08 <__ieee754_fmod+0x18c>
 8009c3c:	42b3      	cmp	r3, r6
 8009c3e:	4189      	sbcs	r1, r1
 8009c40:	4249      	negs	r1, r1
 8009c42:	1a64      	subs	r4, r4, r1
 8009c44:	d401      	bmi.n	8009c4a <__ieee754_fmod+0xce>
 8009c46:	003b      	movs	r3, r7
 8009c48:	0022      	movs	r2, r4
 8009c4a:	0011      	movs	r1, r2
 8009c4c:	4319      	orrs	r1, r3
 8009c4e:	d06a      	beq.n	8009d26 <__ieee754_fmod+0x1aa>
 8009c50:	2180      	movs	r1, #128	@ 0x80
 8009c52:	0349      	lsls	r1, r1, #13
 8009c54:	428a      	cmp	r2, r1
 8009c56:	db6e      	blt.n	8009d36 <__ieee754_fmod+0x1ba>
 8009c58:	494d      	ldr	r1, [pc, #308]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009c5a:	4288      	cmp	r0, r1
 8009c5c:	db71      	blt.n	8009d42 <__ieee754_fmod+0x1c6>
 8009c5e:	494d      	ldr	r1, [pc, #308]	@ (8009d94 <__ieee754_fmod+0x218>)
 8009c60:	1852      	adds	r2, r2, r1
 8009c62:	9902      	ldr	r1, [sp, #8]
 8009c64:	430a      	orrs	r2, r1
 8009c66:	494c      	ldr	r1, [pc, #304]	@ (8009d98 <__ieee754_fmod+0x21c>)
 8009c68:	1840      	adds	r0, r0, r1
 8009c6a:	0504      	lsls	r4, r0, #20
 8009c6c:	4322      	orrs	r2, r4
 8009c6e:	0011      	movs	r1, r2
 8009c70:	0018      	movs	r0, r3
 8009c72:	e7a5      	b.n	8009bc0 <__ieee754_fmod+0x44>
 8009c74:	3901      	subs	r1, #1
 8009c76:	0040      	lsls	r0, r0, #1
 8009c78:	e7bd      	b.n	8009bf6 <__ieee754_fmod+0x7a>
 8009c7a:	4945      	ldr	r1, [pc, #276]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009c7c:	02d0      	lsls	r0, r2, #11
 8009c7e:	2800      	cmp	r0, #0
 8009c80:	ddbb      	ble.n	8009bfa <__ieee754_fmod+0x7e>
 8009c82:	3901      	subs	r1, #1
 8009c84:	0040      	lsls	r0, r0, #1
 8009c86:	e7fa      	b.n	8009c7e <__ieee754_fmod+0x102>
 8009c88:	4844      	ldr	r0, [pc, #272]	@ (8009d9c <__ieee754_fmod+0x220>)
 8009c8a:	1511      	asrs	r1, r2, #20
 8009c8c:	1809      	adds	r1, r1, r0
 8009c8e:	e7b4      	b.n	8009bfa <__ieee754_fmod+0x7e>
 8009c90:	3801      	subs	r0, #1
 8009c92:	0076      	lsls	r6, r6, #1
 8009c94:	e7b9      	b.n	8009c0a <__ieee754_fmod+0x8e>
 8009c96:	02c6      	lsls	r6, r0, #11
 8009c98:	483d      	ldr	r0, [pc, #244]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009c9a:	2e00      	cmp	r6, #0
 8009c9c:	ddb7      	ble.n	8009c0e <__ieee754_fmod+0x92>
 8009c9e:	3801      	subs	r0, #1
 8009ca0:	0076      	lsls	r6, r6, #1
 8009ca2:	e7fa      	b.n	8009c9a <__ieee754_fmod+0x11e>
 8009ca4:	4660      	mov	r0, ip
 8009ca6:	4c3d      	ldr	r4, [pc, #244]	@ (8009d9c <__ieee754_fmod+0x220>)
 8009ca8:	1500      	asrs	r0, r0, #20
 8009caa:	1900      	adds	r0, r0, r4
 8009cac:	e7af      	b.n	8009c0e <__ieee754_fmod+0x92>
 8009cae:	4b38      	ldr	r3, [pc, #224]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009cb0:	1a5b      	subs	r3, r3, r1
 8009cb2:	2b1f      	cmp	r3, #31
 8009cb4:	dc0a      	bgt.n	8009ccc <__ieee754_fmod+0x150>
 8009cb6:	409a      	lsls	r2, r3
 8009cb8:	003c      	movs	r4, r7
 8009cba:	0015      	movs	r5, r2
 8009cbc:	4a38      	ldr	r2, [pc, #224]	@ (8009da0 <__ieee754_fmod+0x224>)
 8009cbe:	409f      	lsls	r7, r3
 8009cc0:	188a      	adds	r2, r1, r2
 8009cc2:	40d4      	lsrs	r4, r2
 8009cc4:	0022      	movs	r2, r4
 8009cc6:	003b      	movs	r3, r7
 8009cc8:	432a      	orrs	r2, r5
 8009cca:	e7a8      	b.n	8009c1e <__ieee754_fmod+0xa2>
 8009ccc:	003a      	movs	r2, r7
 8009cce:	4b35      	ldr	r3, [pc, #212]	@ (8009da4 <__ieee754_fmod+0x228>)
 8009cd0:	1a5b      	subs	r3, r3, r1
 8009cd2:	409a      	lsls	r2, r3
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	e7a2      	b.n	8009c1e <__ieee754_fmod+0xa2>
 8009cd8:	4c2d      	ldr	r4, [pc, #180]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009cda:	1a27      	subs	r7, r4, r0
 8009cdc:	2f1f      	cmp	r7, #31
 8009cde:	dc0c      	bgt.n	8009cfa <__ieee754_fmod+0x17e>
 8009ce0:	4c2f      	ldr	r4, [pc, #188]	@ (8009da0 <__ieee754_fmod+0x224>)
 8009ce2:	4665      	mov	r5, ip
 8009ce4:	46a4      	mov	ip, r4
 8009ce6:	4484      	add	ip, r0
 8009ce8:	4666      	mov	r6, ip
 8009cea:	9c00      	ldr	r4, [sp, #0]
 8009cec:	40bd      	lsls	r5, r7
 8009cee:	40f4      	lsrs	r4, r6
 8009cf0:	4325      	orrs	r5, r4
 8009cf2:	9c00      	ldr	r4, [sp, #0]
 8009cf4:	40bc      	lsls	r4, r7
 8009cf6:	9403      	str	r4, [sp, #12]
 8009cf8:	e79a      	b.n	8009c30 <__ieee754_fmod+0xb4>
 8009cfa:	4d2a      	ldr	r5, [pc, #168]	@ (8009da4 <__ieee754_fmod+0x228>)
 8009cfc:	9c00      	ldr	r4, [sp, #0]
 8009cfe:	1a2d      	subs	r5, r5, r0
 8009d00:	40ac      	lsls	r4, r5
 8009d02:	0025      	movs	r5, r4
 8009d04:	2400      	movs	r4, #0
 8009d06:	e7f6      	b.n	8009cf6 <__ieee754_fmod+0x17a>
 8009d08:	9e03      	ldr	r6, [sp, #12]
 8009d0a:	42b3      	cmp	r3, r6
 8009d0c:	41b6      	sbcs	r6, r6
 8009d0e:	4276      	negs	r6, r6
 8009d10:	1ba4      	subs	r4, r4, r6
 8009d12:	d505      	bpl.n	8009d20 <__ieee754_fmod+0x1a4>
 8009d14:	0fdc      	lsrs	r4, r3, #31
 8009d16:	0052      	lsls	r2, r2, #1
 8009d18:	1912      	adds	r2, r2, r4
 8009d1a:	005b      	lsls	r3, r3, #1
 8009d1c:	3901      	subs	r1, #1
 8009d1e:	e788      	b.n	8009c32 <__ieee754_fmod+0xb6>
 8009d20:	0023      	movs	r3, r4
 8009d22:	433b      	orrs	r3, r7
 8009d24:	d102      	bne.n	8009d2c <__ieee754_fmod+0x1b0>
 8009d26:	4b18      	ldr	r3, [pc, #96]	@ (8009d88 <__ieee754_fmod+0x20c>)
 8009d28:	9a02      	ldr	r2, [sp, #8]
 8009d2a:	e758      	b.n	8009bde <__ieee754_fmod+0x62>
 8009d2c:	0064      	lsls	r4, r4, #1
 8009d2e:	0ffa      	lsrs	r2, r7, #31
 8009d30:	18a2      	adds	r2, r4, r2
 8009d32:	007b      	lsls	r3, r7, #1
 8009d34:	e7f2      	b.n	8009d1c <__ieee754_fmod+0x1a0>
 8009d36:	0fdc      	lsrs	r4, r3, #31
 8009d38:	0052      	lsls	r2, r2, #1
 8009d3a:	1912      	adds	r2, r2, r4
 8009d3c:	005b      	lsls	r3, r3, #1
 8009d3e:	3801      	subs	r0, #1
 8009d40:	e788      	b.n	8009c54 <__ieee754_fmod+0xd8>
 8009d42:	4913      	ldr	r1, [pc, #76]	@ (8009d90 <__ieee754_fmod+0x214>)
 8009d44:	1a0e      	subs	r6, r1, r0
 8009d46:	2e14      	cmp	r6, #20
 8009d48:	dc0b      	bgt.n	8009d62 <__ieee754_fmod+0x1e6>
 8009d4a:	40f3      	lsrs	r3, r6
 8009d4c:	0019      	movs	r1, r3
 8009d4e:	4b14      	ldr	r3, [pc, #80]	@ (8009da0 <__ieee754_fmod+0x224>)
 8009d50:	18c0      	adds	r0, r0, r3
 8009d52:	0013      	movs	r3, r2
 8009d54:	4083      	lsls	r3, r0
 8009d56:	4132      	asrs	r2, r6
 8009d58:	430b      	orrs	r3, r1
 8009d5a:	9c02      	ldr	r4, [sp, #8]
 8009d5c:	4314      	orrs	r4, r2
 8009d5e:	0021      	movs	r1, r4
 8009d60:	e786      	b.n	8009c70 <__ieee754_fmod+0xf4>
 8009d62:	2e1f      	cmp	r6, #31
 8009d64:	dc06      	bgt.n	8009d74 <__ieee754_fmod+0x1f8>
 8009d66:	490e      	ldr	r1, [pc, #56]	@ (8009da0 <__ieee754_fmod+0x224>)
 8009d68:	40f3      	lsrs	r3, r6
 8009d6a:	1840      	adds	r0, r0, r1
 8009d6c:	4082      	lsls	r2, r0
 8009d6e:	4313      	orrs	r3, r2
 8009d70:	9a02      	ldr	r2, [sp, #8]
 8009d72:	e7f2      	b.n	8009d5a <__ieee754_fmod+0x1de>
 8009d74:	4b0b      	ldr	r3, [pc, #44]	@ (8009da4 <__ieee754_fmod+0x228>)
 8009d76:	1a1b      	subs	r3, r3, r0
 8009d78:	411a      	asrs	r2, r3
 8009d7a:	0013      	movs	r3, r2
 8009d7c:	e7f8      	b.n	8009d70 <__ieee754_fmod+0x1f4>
 8009d7e:	46c0      	nop			@ (mov r8, r8)
 8009d80:	7fefffff 	.word	0x7fefffff
 8009d84:	7ff00000 	.word	0x7ff00000
 8009d88:	0800a5c8 	.word	0x0800a5c8
 8009d8c:	fffffbed 	.word	0xfffffbed
 8009d90:	fffffc02 	.word	0xfffffc02
 8009d94:	fff00000 	.word	0xfff00000
 8009d98:	000003ff 	.word	0x000003ff
 8009d9c:	fffffc01 	.word	0xfffffc01
 8009da0:	0000041e 	.word	0x0000041e
 8009da4:	fffffbe2 	.word	0xfffffbe2

08009da8 <_init>:
 8009da8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009daa:	46c0      	nop			@ (mov r8, r8)
 8009dac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dae:	bc08      	pop	{r3}
 8009db0:	469e      	mov	lr, r3
 8009db2:	4770      	bx	lr

08009db4 <_fini>:
 8009db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009db6:	46c0      	nop			@ (mov r8, r8)
 8009db8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dba:	bc08      	pop	{r3}
 8009dbc:	469e      	mov	lr, r3
 8009dbe:	4770      	bx	lr
