{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607257545609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607257545610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 19:25:45 2020 " "Processing started: Sun Dec 06 19:25:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607257545610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607257545610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FloatingPointSQRT -c FloatingPointSQRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FloatingPointSQRT -c FloatingPointSQRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607257545610 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607257546243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpointsqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file floatingpointsqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointSQRT " "Found entity 1: FloatingPointSQRT" {  } { { "FloatingPointSQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatingPointSQRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatadder.v 1 1 " "Found 1 design units, including 1 entities, in source file floatadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatAdder " "Found entity 1: FloatAdder" {  } { { "FloatAdder.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file floatcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatComparator " "Found entity 1: FloatComparator" {  } { { "FloatComparator.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatComparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatseparator.v 1 1 " "Found 1 design units, including 1 entities, in source file floatseparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FloatSeparator " "Found entity 1: FloatSeparator" {  } { { "FloatSeparator.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatSeparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rightshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rightshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RightShifter " "Found entity 1: RightShifter" {  } { { "RightShifter.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/RightShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalisation.v 1 1 " "Found 1 design units, including 1 entities, in source file normalisation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Normalisation " "Found entity 1: Normalisation" {  } { { "Normalisation.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/Normalisation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file norm_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Norm_Shifter " "Found entity 1: Norm_Shifter" {  } { { "Norm_Shifter.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/Norm_Shifter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm_addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file norm_addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Norm_AddSub " "Found entity 1: Norm_AddSub" {  } { { "Norm_AddSub.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/Norm_AddSub.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm_comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file norm_comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Norm_Comparator " "Found entity 1: Norm_Comparator" {  } { { "Norm_Comparator.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/Norm_Comparator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norm_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file norm_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Norm_REG " "Found entity 1: Norm_REG" {  } { { "Norm_REG.v" "" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/Norm_REG.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607257546383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607257546383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FloatAdder " "Elaborating entity \"FloatAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1607257546440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatComparator FloatComparator:FloatComparator_Inst " "Elaborating entity \"FloatComparator\" for hierarchy \"FloatComparator:FloatComparator_Inst\"" {  } { { "FloatAdder.v" "FloatComparator_Inst" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatAdder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607257546473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatSeparator FloatSeparator:FloatSeparator_Inst " "Elaborating entity \"FloatSeparator\" for hierarchy \"FloatSeparator:FloatSeparator_Inst\"" {  } { { "FloatAdder.v" "FloatSeparator_Inst" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatAdder.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607257546477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Subtractor:Sub_Inst " "Elaborating entity \"Subtractor\" for hierarchy \"Subtractor:Sub_Inst\"" {  } { { "FloatAdder.v" "Sub_Inst" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatAdder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607257546482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShifter RightShifter:RightShifter_Inst " "Elaborating entity \"RightShifter\" for hierarchy \"RightShifter:RightShifter_Inst\"" {  } { { "FloatAdder.v" "RightShifter_Inst" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatAdder.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607257546485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub AddSub:AddSub_Inst " "Elaborating entity \"AddSub\" for hierarchy \"AddSub:AddSub_Inst\"" {  } { { "FloatAdder.v" "AddSub_Inst" { Text "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/FloatAdder.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1607257546489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1607257548239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1607257548239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "351 " "Implemented 351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1607257548322 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1607257548322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1607257548322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1607257548322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607257548366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 19:25:48 2020 " "Processing ended: Sun Dec 06 19:25:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607257548366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607257548366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607257548366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607257548366 ""}
