INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/BCD_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/new/Debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/Delay_Reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Delay_Reset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/PWM.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/sources_1/imports/sources_1/imports/sources/SS_Driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SS_Driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/reese/OneDrive/Documents/University/EEE4120F/EEE4120F_Practical_4/EEE4120F_Practical_4.srcs/tb_Clock/imports/new/tb_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clock
