// Seed: 3193373700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_6 = id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd71,
    parameter id_8 = 32'd58
) (
    input uwire id_0,
    output tri id_1,
    output tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wor _id_6,
    input tri1 id_7,
    input supply0 _id_8
);
  bit [id_8 : 1] id_10;
  wire id_11;
  always id_10 <= -1'b0;
  wire [id_6 : -1  &&  -1] id_12;
  module_0 modCall_1 (
      id_12,
      id_11,
      id_12,
      id_11,
      id_12,
      id_11
  );
endmodule
