module counter_a(
	input ena,
	input clk,
	input clear,
	output [15:0] q
	);
	
	always @(posedge clk) begin
		if(~clear)
			q <= 16'h0;
		else if(ena)
				q <= q + 16'h1;
	end
	
	
endmodule