INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/PE_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/memory_architecture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_architecture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/multiplier_verilog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INTERFACE_AND_MULTIPLY
INFO: [VRFC 10-2458] undeclared symbol ar_out, assumed default net type wire [C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/multiplier_verilog.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brock/school/ECE498/final_project/FinalProject.srcs/sources_1/new/output_sr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_sr
