/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [24:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = in_data[98] ? celloutsig_1_2z : in_data[110];
  assign celloutsig_1_1z = ~(in_data[111] | celloutsig_1_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | in_data[141]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_1_7z = ~((in_data[161] | celloutsig_1_0z) & celloutsig_1_2z);
  assign celloutsig_0_10z = out_data[34] | ~(celloutsig_0_0z[12]);
  reg [4:0] _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 5'h00;
    else _07_ <= { celloutsig_0_0z[8:5], celloutsig_0_1z };
  assign out_data[36:32] = _07_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_1_15z[8:5], 1'h1 };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z } < { in_data[182], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z } < { in_data[182:178], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_18z = { in_data[161:134], _00_, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } < { celloutsig_1_14z[9:2], celloutsig_1_14z[3], celloutsig_1_14z[0], celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_0z = in_data[106] & ~(in_data[131]);
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } !== { in_data[174:171], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_14z[7:2], celloutsig_1_14z[0], celloutsig_1_9z } !== { celloutsig_1_14z[9:4], celloutsig_1_14z[2], celloutsig_1_14z[3] };
  assign celloutsig_0_1z = & in_data[33:20];
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, in_data[118] };
  assign celloutsig_1_12z = ~^ { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[134:114], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_8z } >>> { in_data[154:132], celloutsig_1_2z, celloutsig_1_10z };
  always_latch
    if (clkin_data[64]) celloutsig_0_0z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[86:74];
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[182]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign { celloutsig_1_14z[10:8], celloutsig_1_14z[4], celloutsig_1_14z[6], celloutsig_1_14z[3], celloutsig_1_14z[0], celloutsig_1_14z[2], celloutsig_1_14z[5], celloutsig_1_14z[7] } = { celloutsig_1_13z[21:19], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z } ~^ { in_data[142:140], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, in_data[139] };
  assign { celloutsig_1_15z[0], celloutsig_1_15z[2:1], celloutsig_1_15z[3], celloutsig_1_15z[9:5] } = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, in_data[102:98] } ~^ { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z[6:2] };
  assign celloutsig_1_14z[1] = celloutsig_1_14z[3];
  assign celloutsig_1_15z[4] = 1'h1;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z };
endmodule
