Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 12 19:03:30 2022
| Host         : LAPTOP-JILOGQPB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sad_timing_summary_routed.rpt -pb sad_timing_summary_routed.pb -rpx sad_timing_summary_routed.rpx -warn_on_violation
| Design       : sad
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.943        0.000                      0                   29        0.195        0.000                      0                   29        3.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               2.943        0.000                      0                   29        0.195        0.000                      0                   29        3.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        2.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 PB_register/do_s_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SUB_REG/do_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 1.452ns (28.580%)  route 3.629ns (71.420%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.746     4.969    PB_register/CLK
    SLICE_X43Y16         FDCE                                         r  PB_register/do_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  PB_register/do_s_reg[6]/Q
                         net (fo=4, routed)           1.145     6.570    PA_register/do_s_reg[7]_1[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  PA_register/min1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.694    sub/S[3]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.070 r  sub/min1_carry/CO[3]
                         net (fo=7, routed)           0.914     7.983    PA_register/CO[0]
    SLICE_X42Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.107 r  PA_register/do_s[3]_i_2/O
                         net (fo=3, routed)           0.616     8.723    PA_register/sub/SUB/carry_1
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.847 r  PA_register/do_s[5]_i_2/O
                         net (fo=3, routed)           0.450     9.297    PA_register/sub/SUB/carry_3
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.421 r  PA_register/do_s[7]_i_2/O
                         net (fo=2, routed)           0.504     9.926    PA_register/sub/SUB/carry_5
    SLICE_X42Y14         LUT3 (Prop_lut3_I2_O)        0.124    10.050 r  PA_register/do_s[6]_i_1/O
                         net (fo=1, routed)           0.000    10.050    SUB_REG/do_s_reg[7]_1[6]
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    SUB_REG/CLK
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[6]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.081    12.993    SUB_REG/do_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 SUB_REG/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 1.293ns (26.496%)  route 3.587ns (73.504%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.747     4.970    SUB_REG/CLK
    SLICE_X43Y15         FDCE                                         r  SUB_REG/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  SUB_REG/do_s_reg[0]/Q
                         net (fo=4, routed)           1.178     6.604    SUB_REG/do_s_reg[7]_0[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  SUB_REG/do_s[4]_i_2/O
                         net (fo=3, routed)           0.487     7.215    SUB_REG/add/RCA/carry_2
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.117     7.332 r  SUB_REG/do_s[6]_i_2/O
                         net (fo=3, routed)           0.699     8.031    SUB_REG/add/RCA/carry_4
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.348     8.379 r  SUB_REG/do_s[10]_i_2/O
                         net (fo=5, routed)           0.516     8.895    add/DFF/carry_6
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.019 r  add/DFF/do_s[15]_i_3/O
                         net (fo=5, routed)           0.707     9.726    add/DFF/RCA/GEN[10].SECONDS.FA_M/cout1
    SLICE_X43Y13         LUT4 (Prop_lut4_I2_O)        0.124     9.850 r  add/DFF/do_s[13]_i_1/O
                         net (fo=1, routed)           0.000     9.850    add/DFF/sum_dff[13]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[13]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)        0.031    12.943    add/DFF/do_s_reg[13]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 SUB_REG/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.293ns (26.517%)  route 3.583ns (73.483%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.747     4.970    SUB_REG/CLK
    SLICE_X43Y15         FDCE                                         r  SUB_REG/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  SUB_REG/do_s_reg[0]/Q
                         net (fo=4, routed)           1.178     6.604    SUB_REG/do_s_reg[7]_0[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  SUB_REG/do_s[4]_i_2/O
                         net (fo=3, routed)           0.487     7.215    SUB_REG/add/RCA/carry_2
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.117     7.332 r  SUB_REG/do_s[6]_i_2/O
                         net (fo=3, routed)           0.699     8.031    SUB_REG/add/RCA/carry_4
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.348     8.379 r  SUB_REG/do_s[10]_i_2/O
                         net (fo=5, routed)           0.516     8.895    add/DFF/carry_6
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.019 r  add/DFF/do_s[15]_i_3/O
                         net (fo=5, routed)           0.703     9.722    add/DFF/RCA/GEN[10].SECONDS.FA_M/cout1
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.124     9.846 r  add/DFF/do_s[11]_i_1/O
                         net (fo=1, routed)           0.000     9.846    add/DFF/sum_dff[11]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[11]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)        0.029    12.941    add/DFF/do_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.941    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 SUB_REG/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 1.288ns (26.420%)  route 3.587ns (73.580%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.747     4.970    SUB_REG/CLK
    SLICE_X43Y15         FDCE                                         r  SUB_REG/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  SUB_REG/do_s_reg[0]/Q
                         net (fo=4, routed)           1.178     6.604    SUB_REG/do_s_reg[7]_0[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  SUB_REG/do_s[4]_i_2/O
                         net (fo=3, routed)           0.487     7.215    SUB_REG/add/RCA/carry_2
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.117     7.332 r  SUB_REG/do_s[6]_i_2/O
                         net (fo=3, routed)           0.699     8.031    SUB_REG/add/RCA/carry_4
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.348     8.379 r  SUB_REG/do_s[10]_i_2/O
                         net (fo=5, routed)           0.516     8.895    add/DFF/carry_6
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.019 r  add/DFF/do_s[15]_i_3/O
                         net (fo=5, routed)           0.707     9.726    add/DFF/RCA/GEN[10].SECONDS.FA_M/cout1
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.119     9.845 r  add/DFF/do_s[14]_i_1/O
                         net (fo=1, routed)           0.000     9.845    add/DFF/sum_dff[14]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[14]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)        0.075    12.987    add/DFF/do_s_reg[14]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 SUB_REG/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.287ns (26.427%)  route 3.583ns (73.573%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.747     4.970    SUB_REG/CLK
    SLICE_X43Y15         FDCE                                         r  SUB_REG/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  SUB_REG/do_s_reg[0]/Q
                         net (fo=4, routed)           1.178     6.604    SUB_REG/do_s_reg[7]_0[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  SUB_REG/do_s[4]_i_2/O
                         net (fo=3, routed)           0.487     7.215    SUB_REG/add/RCA/carry_2
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.117     7.332 r  SUB_REG/do_s[6]_i_2/O
                         net (fo=3, routed)           0.699     8.031    SUB_REG/add/RCA/carry_4
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.348     8.379 r  SUB_REG/do_s[10]_i_2/O
                         net (fo=5, routed)           0.516     8.895    add/DFF/carry_6
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.019 r  add/DFF/do_s[15]_i_3/O
                         net (fo=5, routed)           0.703     9.722    add/DFF/RCA/GEN[10].SECONDS.FA_M/cout1
    SLICE_X43Y13         LUT3 (Prop_lut3_I1_O)        0.118     9.840 r  add/DFF/do_s[12]_i_1/O
                         net (fo=1, routed)           0.000     9.840    add/DFF/sum_dff[12]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[12]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)        0.075    12.987    add/DFF/do_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 PB_register/do_s_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SUB_REG/do_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.452ns (29.814%)  route 3.418ns (70.186%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.746     4.969    PB_register/CLK
    SLICE_X43Y16         FDCE                                         r  PB_register/do_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  PB_register/do_s_reg[6]/Q
                         net (fo=4, routed)           1.145     6.570    PA_register/do_s_reg[7]_1[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  PA_register/min1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.694    sub/S[3]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.070 r  sub/min1_carry/CO[3]
                         net (fo=7, routed)           0.914     7.983    PA_register/CO[0]
    SLICE_X42Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.107 r  PA_register/do_s[3]_i_2/O
                         net (fo=3, routed)           0.616     8.723    PA_register/sub/SUB/carry_1
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.847 r  PA_register/do_s[5]_i_2/O
                         net (fo=3, routed)           0.450     9.297    PA_register/sub/SUB/carry_3
    SLICE_X42Y14         LUT6 (Prop_lut6_I3_O)        0.124     9.421 r  PA_register/do_s[7]_i_2/O
                         net (fo=2, routed)           0.294     9.715    PA_register/sub/SUB/carry_5
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.839 r  PA_register/do_s[7]_i_1/O
                         net (fo=1, routed)           0.000     9.839    SUB_REG/do_s_reg[7]_1[7]
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    SUB_REG/CLK
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[7]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.079    12.991    SUB_REG/do_s_reg[7]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 SUB_REG/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.293ns (27.141%)  route 3.471ns (72.859%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.747     4.970    SUB_REG/CLK
    SLICE_X43Y15         FDCE                                         r  SUB_REG/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  SUB_REG/do_s_reg[0]/Q
                         net (fo=4, routed)           1.178     6.604    SUB_REG/do_s_reg[7]_0[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  SUB_REG/do_s[4]_i_2/O
                         net (fo=3, routed)           0.487     7.215    SUB_REG/add/RCA/carry_2
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.117     7.332 r  SUB_REG/do_s[6]_i_2/O
                         net (fo=3, routed)           0.699     8.031    SUB_REG/add/RCA/carry_4
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.348     8.379 r  SUB_REG/do_s[10]_i_2/O
                         net (fo=5, routed)           0.516     8.895    add/DFF/carry_6
    SLICE_X43Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.019 r  add/DFF/do_s[15]_i_3/O
                         net (fo=5, routed)           0.591     9.610    add/DFF/RCA/GEN[10].SECONDS.FA_M/cout1
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     9.734 r  add/DFF/do_s[15]_i_1/O
                         net (fo=1, routed)           0.000     9.734    add/DFF/sum_dff[15]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[15]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X43Y13         FDCE (Setup_fdce_C_D)        0.031    12.943    add/DFF/do_s_reg[15]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 PB_register/do_s_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SUB_REG/do_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.328ns (30.316%)  route 3.053ns (69.684%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.746     4.969    PB_register/CLK
    SLICE_X43Y16         FDCE                                         r  PB_register/do_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  PB_register/do_s_reg[6]/Q
                         net (fo=4, routed)           1.145     6.570    PA_register/do_s_reg[7]_1[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  PA_register/min1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.694    sub/S[3]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.070 r  sub/min1_carry/CO[3]
                         net (fo=7, routed)           0.914     7.983    PA_register/CO[0]
    SLICE_X42Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.107 r  PA_register/do_s[3]_i_2/O
                         net (fo=3, routed)           0.616     8.723    PA_register/sub/SUB/carry_1
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.847 r  PA_register/do_s[5]_i_2/O
                         net (fo=3, routed)           0.378     9.226    PA_register/sub/SUB/carry_3
    SLICE_X42Y13         LUT3 (Prop_lut3_I2_O)        0.124     9.350 r  PA_register/do_s[4]_i_1/O
                         net (fo=1, routed)           0.000     9.350    SUB_REG/do_s_reg[7]_1[4]
    SLICE_X42Y13         FDCE                                         r  SUB_REG/do_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    SUB_REG/CLK
    SLICE_X42Y13         FDCE                                         r  SUB_REG/do_s_reg[4]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y13         FDCE (Setup_fdce_C_D)        0.077    12.989    SUB_REG/do_s_reg[4]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.689ns  (required time - arrival time)
  Source:                 PB_register/do_s_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SUB_REG/do_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.328ns (30.662%)  route 3.003ns (69.338%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 12.454 - 8.000 ) 
    Source Clock Delay      (SCD):    4.969ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.746     4.969    PB_register/CLK
    SLICE_X43Y16         FDCE                                         r  PB_register/do_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDCE (Prop_fdce_C_Q)         0.456     5.425 r  PB_register/do_s_reg[6]/Q
                         net (fo=4, routed)           1.145     6.570    PA_register/do_s_reg[7]_1[6]
    SLICE_X42Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.694 r  PA_register/min1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.694    sub/S[3]
    SLICE_X42Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.070 r  sub/min1_carry/CO[3]
                         net (fo=7, routed)           0.914     7.983    PA_register/CO[0]
    SLICE_X42Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.107 r  PA_register/do_s[3]_i_2/O
                         net (fo=3, routed)           0.616     8.723    PA_register/sub/SUB/carry_1
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.847 r  PA_register/do_s[5]_i_2/O
                         net (fo=3, routed)           0.329     9.176    PA_register/sub/SUB/carry_3
    SLICE_X42Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.300 r  PA_register/do_s[5]_i_1/O
                         net (fo=1, routed)           0.000     9.300    SUB_REG/do_s_reg[7]_1[5]
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.571    12.454    SUB_REG/CLK
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[5]/C
                         clock pessimism              0.493    12.947    
                         clock uncertainty           -0.035    12.912    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.077    12.989    SUB_REG/do_s_reg[5]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  3.689    

Slack (MET) :             3.690ns  (required time - arrival time)
  Source:                 SUB_REG/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clock rise@8.000ns - clock rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.071ns (26.731%)  route 2.936ns (73.269%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 12.458 - 8.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.747     4.970    SUB_REG/CLK
    SLICE_X43Y15         FDCE                                         r  SUB_REG/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  SUB_REG/do_s_reg[0]/Q
                         net (fo=4, routed)           1.178     6.604    SUB_REG/do_s_reg[7]_0[0]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     6.728 r  SUB_REG/do_s[4]_i_2/O
                         net (fo=3, routed)           0.487     7.215    SUB_REG/add/RCA/carry_2
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.117     7.332 r  SUB_REG/do_s[6]_i_2/O
                         net (fo=3, routed)           0.699     8.031    SUB_REG/add/RCA/carry_4
    SLICE_X42Y7          LUT5 (Prop_lut5_I4_O)        0.374     8.405 r  SUB_REG/do_s[6]_i_1__0/O
                         net (fo=1, routed)           0.572     8.977    add/DFF/D[3]
    SLICE_X42Y7          FDCE                                         r  add/DFF/do_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.575    12.458    add/DFF/CLK
    SLICE_X42Y7          FDCE                                         r  add/DFF/do_s_reg[6]/C
                         clock pessimism              0.493    12.951    
                         clock uncertainty           -0.035    12.916    
    SLICE_X42Y7          FDCE (Setup_fdce_C_D)       -0.249    12.667    add/DFF/do_s_reg[6]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  3.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 PB_register/do_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SUB_REG/do_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.227%)  route 0.145ns (43.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.515    PB_register/CLK
    SLICE_X43Y15         FDCE                                         r  PB_register/do_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  PB_register/do_s_reg[2]/Q
                         net (fo=5, routed)           0.145     1.801    PA_register/do_s_reg[7]_1[2]
    SLICE_X42Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  PA_register/do_s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    SUB_REG/do_s_reg[7]_1[2]
    SLICE_X42Y13         FDCE                                         r  SUB_REG/do_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     2.032    SUB_REG/CLK
    SLICE_X42Y13         FDCE                                         r  SUB_REG/do_s_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X42Y13         FDCE (Hold_fdce_C_D)         0.121     1.651    SUB_REG/do_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.978%)  route 0.106ns (30.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.519    add/DFF/CLK
    SLICE_X42Y6          FDCE                                         r  add/DFF/do_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.148     1.667 r  add/DFF/do_s_reg[1]/Q
                         net (fo=4, routed)           0.106     1.772    add/DFF/Q[1]
    SLICE_X42Y6          LUT6 (Prop_lut6_I3_O)        0.098     1.870 r  add/DFF/do_s[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    add/DFF/sum_dff[2]
    SLICE_X42Y6          FDCE                                         r  add/DFF/do_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     2.037    add/DFF/CLK
    SLICE_X42Y6          FDCE                                         r  add/DFF/do_s_reg[2]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.121     1.640    add/DFF/do_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SUB_REG/do_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.089%)  route 0.193ns (50.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.515    SUB_REG/CLK
    SLICE_X41Y13         FDCE                                         r  SUB_REG/do_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  SUB_REG/do_s_reg[3]/Q
                         net (fo=3, routed)           0.193     1.849    SUB_REG/sub_reg_to_padd[3]
    SLICE_X42Y7          LUT3 (Prop_lut3_I1_O)        0.045     1.894 r  SUB_REG/do_s[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.894    add/DFF/D[0]
    SLICE_X42Y7          FDCE                                         r  add/DFF/do_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.036    add/DFF/CLK
    SLICE_X42Y7          FDCE                                         r  add/DFF/do_s_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X42Y7          FDCE (Hold_fdce_C_D)         0.121     1.655    add/DFF/do_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.515    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  add/DFF/do_s_reg[11]/Q
                         net (fo=6, routed)           0.170     1.826    add/DFF/Q[11]
    SLICE_X43Y13         LUT5 (Prop_lut5_I3_O)        0.043     1.869 r  add/DFF/do_s[14]_i_1/O
                         net (fo=1, routed)           0.000     1.869    add/DFF/sum_dff[14]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     2.032    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[14]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.107     1.622    add/DFF/do_s_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.515    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.128     1.643 r  add/DFF/do_s_reg[14]/Q
                         net (fo=3, routed)           0.116     1.759    add/DFF/Q[14]
    SLICE_X43Y13         LUT6 (Prop_lut6_I5_O)        0.098     1.857 r  add/DFF/do_s[15]_i_1/O
                         net (fo=1, routed)           0.000     1.857    add/DFF/sum_dff[15]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     2.032    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[15]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.092     1.607    add/DFF/do_s_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.518    add/DFF/CLK
    SLICE_X43Y9          FDCE                                         r  add/DFF/do_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  add/DFF/do_s_reg[7]/Q
                         net (fo=6, routed)           0.168     1.827    SUB_REG/Q[7]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.872 r  SUB_REG/do_s[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.872    add/DFF/D[4]
    SLICE_X43Y9          FDCE                                         r  add/DFF/do_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.036    add/DFF/CLK
    SLICE_X43Y9          FDCE                                         r  add/DFF/do_s_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.091     1.609    add/DFF/do_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.515    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  add/DFF/do_s_reg[11]/Q
                         net (fo=6, routed)           0.170     1.826    add/DFF/Q[11]
    SLICE_X43Y13         LUT4 (Prop_lut4_I1_O)        0.045     1.871 r  add/DFF/do_s[13]_i_1/O
                         net (fo=1, routed)           0.000     1.871    add/DFF/sum_dff[13]
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     2.032    add/DFF/CLK
    SLICE_X43Y13         FDCE                                         r  add/DFF/do_s_reg[13]/C
                         clock pessimism             -0.517     1.515    
    SLICE_X43Y13         FDCE (Hold_fdce_C_D)         0.092     1.607    add/DFF/do_s_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.591     1.518    add/DFF/CLK
    SLICE_X43Y9          FDCE                                         r  add/DFF/do_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  add/DFF/do_s_reg[9]/Q
                         net (fo=4, routed)           0.132     1.778    add/DFF/Q[9]
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.098     1.876 r  add/DFF/do_s[10]_i_1/O
                         net (fo=1, routed)           0.000     1.876    add/DFF/sum_dff[10]
    SLICE_X43Y9          FDCE                                         r  add/DFF/do_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.860     2.036    add/DFF/CLK
    SLICE_X43Y9          FDCE                                         r  add/DFF/do_s_reg[10]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X43Y9          FDCE (Hold_fdce_C_D)         0.092     1.610    add/DFF/do_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PB_register/do_s_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SUB_REG/do_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.018%)  route 0.218ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.588     1.515    PB_register/CLK
    SLICE_X43Y15         FDCE                                         r  PB_register/do_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  PB_register/do_s_reg[5]/Q
                         net (fo=4, routed)           0.218     1.874    PA_register/do_s_reg[7]_1[5]
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.045     1.919 r  PA_register/do_s[5]_i_1/O
                         net (fo=1, routed)           0.000     1.919    SUB_REG/do_s_reg[7]_1[5]
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.856     2.032    SUB_REG/CLK
    SLICE_X42Y14         FDCE                                         r  SUB_REG/do_s_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X42Y14         FDCE (Hold_fdce_C_D)         0.120     1.650    SUB_REG/do_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 add/DFF/do_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            add/DFF/do_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.592     1.519    add/DFF/CLK
    SLICE_X42Y6          FDCE                                         r  add/DFF/do_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  add/DFF/do_s_reg[0]/Q
                         net (fo=5, routed)           0.201     1.883    add/DFF/Q[0]
    SLICE_X42Y6          LUT4 (Prop_lut4_I3_O)        0.043     1.926 r  add/DFF/do_s[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    add/DFF/sum_dff[1]
    SLICE_X42Y6          FDCE                                         r  add/DFF/do_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.861     2.037    add/DFF/CLK
    SLICE_X42Y6          FDCE                                         r  add/DFF/do_s_reg[1]/C
                         clock pessimism             -0.518     1.519    
    SLICE_X42Y6          FDCE (Hold_fdce_C_D)         0.131     1.650    add/DFF/do_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y16   PA_register/do_s_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y16   PA_register/do_s_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y15   PA_register/do_s_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y15   PA_register/do_s_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y15   PA_register/do_s_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y15   PA_register/do_s_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y16   PA_register/do_s_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y15   PA_register/do_s_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y16   PB_register/do_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   SUB_REG/do_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   SUB_REG/do_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13   SUB_REG/do_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y13   SUB_REG/do_s_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14   SUB_REG/do_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14   SUB_REG/do_s_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y14   SUB_REG/do_s_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y13   add/DFF/do_s_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y13   add/DFF/do_s_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y13   add/DFF/do_s_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16   PA_register/do_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16   PA_register/do_s_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y15   PA_register/do_s_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y15   PA_register/do_s_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y15   PA_register/do_s_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y15   PA_register/do_s_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16   PA_register/do_s_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y15   PA_register/do_s_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y16   PB_register/do_s_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y16   PB_register/do_s_reg[1]/C



