Classic Timing Analyzer report for sisau
Fri Apr 12 17:39:16 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_5'
  8. Clock Setup: 'senzor_3'
  9. Clock Setup: 'senzor_4'
 10. Clock Setup: 'senzor_2'
 11. Clock Hold: 'clk'
 12. tsu
 13. tco
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                              ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.894 ns                                       ; senzor_4                          ; Logica_miscare:inst9|directie_driverB[0] ; --         ; senzor_4 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 21.832 ns                                      ; generator_semnalPWM:inst12|inst15 ; PWM_D                                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.015 ns                                      ; senzor_4                          ; Logica_miscare:inst9|stanga              ; --         ; senzor_3 ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 120.48 MHz ( period = 8.300 ns )               ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15        ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; 273.52 MHz ( period = 3.656 ns )               ; Logica_miscare:inst9|stanga       ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; 283.13 MHz ( period = 3.532 ns )               ; Logica_miscare:inst9|stanga       ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2   ; senzor_2 ; 0            ;
; Clock Setup: 'senzor_3'      ; N/A                                      ; None          ; 285.47 MHz ( period = 3.503 ns )               ; Logica_miscare:inst9|stanga       ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3   ; senzor_3 ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1]   ; Selectie_proba:inst1|led1                ; senzor_5   ; senzor_5 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15         ; clk        ; clk      ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                   ;                                          ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-----------------------------------+------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                          ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 120.48 MHz ( period = 8.300 ns )               ; generator_semnalPWM:inst7|inst15              ; generator_semnalPWM:inst7|inst15              ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 120.48 MHz ( period = 8.300 ns )               ; generator_semnalPWM:inst12|inst15             ; generator_semnalPWM:inst12|inst15             ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.150 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12 ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.973 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst12                       ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12  ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.754 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11 ; numarator_1000:inst|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9  ; numarator_1000:inst|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12 ; numarator_1000:inst|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10 ; numarator_1000:inst|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12 ; numarator_1000:inst|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11 ; numarator_1000:inst|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10 ; numarator_1000:inst|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9  ; numarator_1000:inst|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11  ; numarator_1000:inst|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst12                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12  ; numarator_1000:inst|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10  ; numarator_1000:inst|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9   ; numarator_1000:inst|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst9                        ; divizor_10:inst2|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst10                       ; divizor_10:inst2|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst11                       ; divizor_10:inst2|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_10:inst2|inst11                       ; divizor_10:inst2|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
+-------+------------------------------------------------+-----------------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led1       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.933 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led3       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.930 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|led2       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|circuit[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led2       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led3       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|led1       ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[1] ; Selectie_proba:inst1|circuit[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Selectie_proba:inst1|circuit[0] ; Selectie_proba:inst1|circuit[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_3'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; 301.57 MHz ( period = 3.316 ns )               ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; 350.63 MHz ( period = 2.852 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 350.63 MHz ( period = 2.852 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; 351.12 MHz ( period = 2.848 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverA[0] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverB[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverA[1] ; senzor_3   ; senzor_3 ; None                        ; None                      ; 1.158 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                         ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 273.52 MHz ( period = 3.656 ns ) ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; 288.27 MHz ( period = 3.469 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns ) ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverB[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 332.78 MHz ( period = 3.005 ns ) ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; 333.22 MHz ( period = 3.001 ns ) ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverA[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 354.36 MHz ( period = 2.822 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverA[0] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; 354.86 MHz ( period = 2.818 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverB[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; 355.37 MHz ( period = 2.814 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverA[1] ; senzor_4   ; senzor_4 ; None                        ; None                      ; 1.158 ns                ;
+-------+----------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 283.13 MHz ( period = 3.532 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; 298.95 MHz ( period = 3.345 ns )               ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverB[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; 347.10 MHz ( period = 2.881 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; Logica_miscare:inst9|stanga  ; Logica_miscare:inst9|directie_driverA[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverA[0] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverB[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Logica_miscare:inst9|dreapta ; Logica_miscare:inst9|directie_driverA[1] ; senzor_2   ; senzor_2 ; None                        ; None                      ; 1.158 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                             ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------+
; tsu                                                                                                ;
+-------+--------------+------------+----------+------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                                       ; To Clock ;
+-------+--------------+------------+----------+------------------------------------------+----------+
; N/A   ; None         ; 4.894 ns   ; senzor_4 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4 ;
; N/A   ; None         ; 4.848 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4 ;
; N/A   ; None         ; 4.711 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_4 ;
; N/A   ; None         ; 4.703 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_4 ;
; N/A   ; None         ; 4.629 ns   ; senzor_4 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2 ;
; N/A   ; None         ; 4.583 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2 ;
; N/A   ; None         ; 4.446 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_2 ;
; N/A   ; None         ; 4.438 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_2 ;
; N/A   ; None         ; 4.243 ns   ; senzor_4 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_4 ;
; N/A   ; None         ; 4.211 ns   ; senzor_2 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_4 ;
; N/A   ; None         ; 4.198 ns   ; senzor_2 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_4 ;
; N/A   ; None         ; 4.197 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_4 ;
; N/A   ; None         ; 4.051 ns   ; senzor_4 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3 ;
; N/A   ; None         ; 4.005 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3 ;
; N/A   ; None         ; 3.978 ns   ; senzor_4 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_2 ;
; N/A   ; None         ; 3.946 ns   ; senzor_2 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_2 ;
; N/A   ; None         ; 3.933 ns   ; senzor_2 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_2 ;
; N/A   ; None         ; 3.932 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_2 ;
; N/A   ; None         ; 3.868 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_3 ;
; N/A   ; None         ; 3.860 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_3 ;
; N/A   ; None         ; 3.679 ns   ; senzor_2 ; Logica_miscare:inst9|dreapta             ; senzor_3 ;
; N/A   ; None         ; 3.671 ns   ; senzor_2 ; Logica_miscare:inst9|dreapta             ; senzor_4 ;
; N/A   ; None         ; 3.530 ns   ; senzor_2 ; Logica_miscare:inst9|dreapta             ; senzor_2 ;
; N/A   ; None         ; 3.400 ns   ; senzor_4 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_3 ;
; N/A   ; None         ; 3.368 ns   ; senzor_2 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_3 ;
; N/A   ; None         ; 3.355 ns   ; senzor_2 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_3 ;
; N/A   ; None         ; 3.354 ns   ; senzor_3 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_3 ;
; N/A   ; None         ; 2.992 ns   ; senzor_4 ; Logica_miscare:inst9|stanga              ; senzor_3 ;
; N/A   ; None         ; 2.984 ns   ; senzor_4 ; Logica_miscare:inst9|stanga              ; senzor_4 ;
; N/A   ; None         ; 2.843 ns   ; senzor_4 ; Logica_miscare:inst9|stanga              ; senzor_2 ;
+-------+--------------+------------+----------+------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+-----------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To       ; From Clock ;
+-------+--------------+------------+-----------------------------------------------+----------+------------+
; N/A   ; None         ; 21.832 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D    ; clk        ;
; N/A   ; None         ; 21.822 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C    ; clk        ;
; N/A   ; None         ; 21.547 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B    ; clk        ;
; N/A   ; None         ; 21.200 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A    ; clk        ;
; N/A   ; None         ; 17.150 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]     ; clk        ;
; N/A   ; None         ; 17.084 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]     ; clk        ;
; N/A   ; None         ; 16.690 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]    ; clk        ;
; N/A   ; None         ; 16.211 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]    ; clk        ;
; N/A   ; None         ; 14.303 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]     ; clk        ;
; N/A   ; None         ; 13.592 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]     ; clk        ;
; N/A   ; None         ; 12.890 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]     ; clk        ;
; N/A   ; None         ; 12.881 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]     ; clk        ;
; N/A   ; None         ; 12.202 ns  ; Logica_miscare:inst9|directie_driverA[0]      ; B_IN3_D1 ; senzor_3   ;
; N/A   ; None         ; 12.202 ns  ; Logica_miscare:inst9|directie_driverA[0]      ; A_IN1_D1 ; senzor_3   ;
; N/A   ; None         ; 12.114 ns  ; Logica_miscare:inst9|directie_driverA[1]      ; B_IN4_D1 ; senzor_3   ;
; N/A   ; None         ; 12.055 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]     ; clk        ;
; N/A   ; None         ; 11.959 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]     ; clk        ;
; N/A   ; None         ; 11.624 ns  ; Logica_miscare:inst9|directie_driverA[0]      ; B_IN3_D1 ; senzor_2   ;
; N/A   ; None         ; 11.624 ns  ; Logica_miscare:inst9|directie_driverA[0]      ; A_IN1_D1 ; senzor_2   ;
; N/A   ; None         ; 11.606 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]     ; clk        ;
; N/A   ; None         ; 11.593 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]     ; clk        ;
; N/A   ; None         ; 11.536 ns  ; Logica_miscare:inst9|directie_driverA[1]      ; B_IN4_D1 ; senzor_2   ;
; N/A   ; None         ; 11.397 ns  ; Logica_miscare:inst9|directie_driverA[1]      ; A_IN2_D1 ; senzor_3   ;
; N/A   ; None         ; 11.359 ns  ; Logica_miscare:inst9|directie_driverA[0]      ; B_IN3_D1 ; senzor_4   ;
; N/A   ; None         ; 11.359 ns  ; Logica_miscare:inst9|directie_driverA[0]      ; A_IN1_D1 ; senzor_4   ;
; N/A   ; None         ; 11.271 ns  ; Logica_miscare:inst9|directie_driverA[1]      ; B_IN4_D1 ; senzor_4   ;
; N/A   ; None         ; 10.819 ns  ; Logica_miscare:inst9|directie_driverA[1]      ; A_IN2_D1 ; senzor_2   ;
; N/A   ; None         ; 10.717 ns  ; Logica_miscare:inst9|directie_driverB[1]      ; D_IN4_D2 ; senzor_3   ;
; N/A   ; None         ; 10.554 ns  ; Logica_miscare:inst9|directie_driverA[1]      ; A_IN2_D1 ; senzor_4   ;
; N/A   ; None         ; 10.370 ns  ; Logica_miscare:inst9|directie_driverB[1]      ; C_IN2_D2 ; senzor_3   ;
; N/A   ; None         ; 10.347 ns  ; Logica_miscare:inst9|directie_driverB[0]      ; D_IN3_D2 ; senzor_3   ;
; N/A   ; None         ; 10.347 ns  ; Logica_miscare:inst9|directie_driverB[0]      ; C_IN1_D2 ; senzor_3   ;
; N/A   ; None         ; 10.139 ns  ; Logica_miscare:inst9|directie_driverB[1]      ; D_IN4_D2 ; senzor_2   ;
; N/A   ; None         ; 9.874 ns   ; Logica_miscare:inst9|directie_driverB[1]      ; D_IN4_D2 ; senzor_4   ;
; N/A   ; None         ; 9.792 ns   ; Logica_miscare:inst9|directie_driverB[1]      ; C_IN2_D2 ; senzor_2   ;
; N/A   ; None         ; 9.769 ns   ; Logica_miscare:inst9|directie_driverB[0]      ; D_IN3_D2 ; senzor_2   ;
; N/A   ; None         ; 9.769 ns   ; Logica_miscare:inst9|directie_driverB[0]      ; C_IN1_D2 ; senzor_2   ;
; N/A   ; None         ; 9.527 ns   ; Logica_miscare:inst9|directie_driverB[1]      ; C_IN2_D2 ; senzor_4   ;
; N/A   ; None         ; 9.504 ns   ; Logica_miscare:inst9|directie_driverB[0]      ; D_IN3_D2 ; senzor_4   ;
; N/A   ; None         ; 9.504 ns   ; Logica_miscare:inst9|directie_driverB[0]      ; C_IN1_D2 ; senzor_4   ;
; N/A   ; None         ; 9.443 ns   ; Selectie_proba:inst1|led3                     ; led3     ; senzor_5   ;
; N/A   ; None         ; 9.031 ns   ; Selectie_proba:inst1|led2                     ; led2     ; senzor_5   ;
; N/A   ; None         ; 9.017 ns   ; Selectie_proba:inst1|led1                     ; led1     ; senzor_5   ;
+-------+--------------+------------+-----------------------------------------------+----------+------------+


+----------------------------------------------------------------------------------------------------------+
; th                                                                                                       ;
+---------------+-------------+-----------+----------+------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                                       ; To Clock ;
+---------------+-------------+-----------+----------+------------------------------------------+----------+
; N/A           ; None        ; -1.015 ns ; senzor_4 ; Logica_miscare:inst9|stanga              ; senzor_3 ;
; N/A           ; None        ; -1.292 ns ; senzor_2 ; Logica_miscare:inst9|dreapta             ; senzor_3 ;
; N/A           ; None        ; -1.564 ns ; senzor_4 ; Logica_miscare:inst9|stanga              ; senzor_2 ;
; N/A           ; None        ; -1.705 ns ; senzor_4 ; Logica_miscare:inst9|stanga              ; senzor_4 ;
; N/A           ; None        ; -1.841 ns ; senzor_2 ; Logica_miscare:inst9|dreapta             ; senzor_2 ;
; N/A           ; None        ; -1.982 ns ; senzor_2 ; Logica_miscare:inst9|dreapta             ; senzor_4 ;
; N/A           ; None        ; -1.987 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_3 ;
; N/A           ; None        ; -1.993 ns ; senzor_2 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_3 ;
; N/A           ; None        ; -1.996 ns ; senzor_2 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_3 ;
; N/A           ; None        ; -2.017 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3 ;
; N/A           ; None        ; -2.033 ns ; senzor_4 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_3 ;
; N/A           ; None        ; -2.063 ns ; senzor_4 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_3 ;
; N/A           ; None        ; -2.496 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_3 ;
; N/A           ; None        ; -2.498 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_3 ;
; N/A           ; None        ; -2.565 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_2 ;
; N/A           ; None        ; -2.571 ns ; senzor_2 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_2 ;
; N/A           ; None        ; -2.574 ns ; senzor_2 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_2 ;
; N/A           ; None        ; -2.595 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2 ;
; N/A           ; None        ; -2.611 ns ; senzor_4 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_2 ;
; N/A           ; None        ; -2.641 ns ; senzor_4 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_2 ;
; N/A           ; None        ; -2.830 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_4 ;
; N/A           ; None        ; -2.836 ns ; senzor_2 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_4 ;
; N/A           ; None        ; -2.839 ns ; senzor_2 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_4 ;
; N/A           ; None        ; -2.860 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4 ;
; N/A           ; None        ; -2.876 ns ; senzor_4 ; Logica_miscare:inst9|directie_driverB[1] ; senzor_4 ;
; N/A           ; None        ; -2.906 ns ; senzor_4 ; Logica_miscare:inst9|directie_driverB[0] ; senzor_4 ;
; N/A           ; None        ; -3.074 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_2 ;
; N/A           ; None        ; -3.076 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_2 ;
; N/A           ; None        ; -3.339 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverA[0] ; senzor_4 ;
; N/A           ; None        ; -3.341 ns ; senzor_3 ; Logica_miscare:inst9|directie_driverA[1] ; senzor_4 ;
+---------------+-------------+-----------+----------+------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Apr 12 17:39:16 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst9|stanga" is a latch
    Warning: Node "Logica_miscare:inst9|dreapta" is a latch
    Warning: Node "Logica_miscare:inst9|directie_driverB[0]" is a latch
    Warning: Node "Logica_miscare:inst9|directie_driverB[1]" is a latch
    Warning: Node "Logica_miscare:inst9|directie_driverA[0]" is a latch
    Warning: Node "Logica_miscare:inst9|directie_driverA[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_5" is an undefined clock
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst9|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst9|stanga" as buffer
    Info: Detected gated clock "Logica_miscare:inst9|directie_driverA[1]~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst9|stanga~0" as buffer
    Info: Detected gated clock "Logica_miscare:inst9|stanga~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected ripple clock "divizor_10:inst2|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst" as buffer
Info: Clock "clk" has Internal fmax of 120.48 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 8.3 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -7.535 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.417 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.400 ns) + CELL(0.970 ns) = 3.470 ns; Loc. = LCFF_X8_Y8_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.862 ns) + CELL(0.970 ns) = 6.302 ns; Loc. = LCFF_X13_Y12_N11; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: 4: + IC(0.503 ns) + CELL(0.615 ns) = 7.420 ns; Loc. = LCCOMB_X13_Y12_N4; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.331 ns) + CELL(0.666 ns) = 8.417 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.321 ns ( 51.34 % )
            Info: Total interconnect delay = 4.096 ns ( 48.66 % )
        Info: - Longest clock path from clock "clk" to source register is 15.952 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.400 ns) + CELL(0.970 ns) = 3.470 ns; Loc. = LCFF_X8_Y8_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.862 ns) + CELL(0.970 ns) = 6.302 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.458 ns) + CELL(0.370 ns) = 7.130 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.571 ns) + CELL(0.970 ns) = 8.671 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.796 ns) + CELL(0.370 ns) = 9.837 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.657 ns) + CELL(0.970 ns) = 11.464 ns; Loc. = LCFF_X12_Y12_N7; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(1.140 ns) + CELL(0.615 ns) = 13.219 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.381 ns) + CELL(0.366 ns) = 13.966 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.373 ns) + CELL(0.616 ns) = 14.955 ns; Loc. = LCCOMB_X13_Y12_N4; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.331 ns) + CELL(0.666 ns) = 15.952 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.983 ns ( 50.04 % )
            Info: Total interconnect delay = 7.969 ns ( 49.96 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_5" Internal fmax is restricted to 360.1 MHz between source register "Selectie_proba:inst1|circuit[1]" and destination register "Selectie_proba:inst1|led1"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.933 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N9; Fanout = 4; REG Node = 'Selectie_proba:inst1|circuit[1]'
            Info: 2: + IC(0.455 ns) + CELL(0.370 ns) = 0.825 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.933 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
            Info: Total cell delay = 0.478 ns ( 51.23 % )
            Info: Total interconnect delay = 0.455 ns ( 48.77 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "senzor_5" to destination register is 2.441 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
                Info: 2: + IC(0.840 ns) + CELL(0.666 ns) = 2.441 ns; Loc. = LCFF_X27_Y11_N17; Fanout = 1; REG Node = 'Selectie_proba:inst1|led1'
                Info: Total cell delay = 1.601 ns ( 65.59 % )
                Info: Total interconnect delay = 0.840 ns ( 34.41 % )
            Info: - Longest clock path from clock "senzor_5" to source register is 2.441 ns
                Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 5; CLK Node = 'senzor_5'
                Info: 2: + IC(0.840 ns) + CELL(0.666 ns) = 2.441 ns; Loc. = LCFF_X27_Y11_N9; Fanout = 4; REG Node = 'Selectie_proba:inst1|circuit[1]'
                Info: Total cell delay = 1.601 ns ( 65.59 % )
                Info: Total interconnect delay = 0.840 ns ( 34.41 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_3" has Internal fmax of 285.47 MHz between source register "Logica_miscare:inst9|stanga" and destination register "Logica_miscare:inst9|directie_driverB[0]" (period= 3.503 ns)
    Info: + Longest register to register delay is 1.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
        Info: 2: + IC(0.407 ns) + CELL(0.370 ns) = 0.777 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst9|directie_driverB[0]~0'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.348 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
        Info: Total cell delay = 0.576 ns ( 42.73 % )
        Info: Total interconnect delay = 0.772 ns ( 57.27 % )
    Info: - Smallest clock skew is -0.167 ns
        Info: + Shortest clock path from clock "senzor_3" to destination register is 6.160 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'senzor_3'
            Info: 2: + IC(1.738 ns) + CELL(0.624 ns) = 3.307 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0'
            Info: 3: + IC(1.122 ns) + CELL(0.000 ns) = 4.429 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.366 ns) = 6.160 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
            Info: Total cell delay = 1.935 ns ( 31.41 % )
            Info: Total interconnect delay = 4.225 ns ( 68.59 % )
        Info: - Longest clock path from clock "senzor_3" to source register is 6.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'senzor_3'
            Info: 2: + IC(1.731 ns) + CELL(0.202 ns) = 2.878 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst9|stanga~0'
            Info: 3: + IC(0.383 ns) + CELL(0.319 ns) = 3.580 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst9|stanga~1'
            Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 4.756 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'Logica_miscare:inst9|stanga~1clkctrl'
            Info: 5: + IC(1.365 ns) + CELL(0.206 ns) = 6.327 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
            Info: Total cell delay = 1.672 ns ( 26.43 % )
            Info: Total interconnect delay = 4.655 ns ( 73.57 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.988 ns
Info: Clock "senzor_4" has Internal fmax of 273.52 MHz between source register "Logica_miscare:inst9|stanga" and destination register "Logica_miscare:inst9|directie_driverB[0]" (period= 3.656 ns)
    Info: + Longest register to register delay is 1.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
        Info: 2: + IC(0.407 ns) + CELL(0.370 ns) = 0.777 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst9|directie_driverB[0]~0'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.348 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
        Info: Total cell delay = 0.576 ns ( 42.73 % )
        Info: Total interconnect delay = 0.772 ns ( 57.27 % )
    Info: - Smallest clock skew is -0.320 ns
        Info: + Shortest clock path from clock "senzor_4" to destination register is 5.317 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
            Info: 2: + IC(1.313 ns) + CELL(0.206 ns) = 2.464 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0'
            Info: 3: + IC(1.122 ns) + CELL(0.000 ns) = 3.586 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.366 ns) = 5.317 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
            Info: Total cell delay = 1.517 ns ( 28.53 % )
            Info: Total interconnect delay = 3.800 ns ( 71.47 % )
        Info: - Longest clock path from clock "senzor_4" to source register is 5.637 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
            Info: 2: + IC(1.321 ns) + CELL(0.624 ns) = 2.890 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst9|stanga~1'
            Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.066 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'Logica_miscare:inst9|stanga~1clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.206 ns) = 5.637 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
            Info: Total cell delay = 1.775 ns ( 31.49 % )
            Info: Total interconnect delay = 3.862 ns ( 68.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.988 ns
Info: Clock "senzor_2" has Internal fmax of 283.13 MHz between source register "Logica_miscare:inst9|stanga" and destination register "Logica_miscare:inst9|directie_driverB[0]" (period= 3.532 ns)
    Info: + Longest register to register delay is 1.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
        Info: 2: + IC(0.407 ns) + CELL(0.370 ns) = 0.777 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst9|directie_driverB[0]~0'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 1.348 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
        Info: Total cell delay = 0.576 ns ( 42.73 % )
        Info: Total interconnect delay = 0.772 ns ( 57.27 % )
    Info: - Smallest clock skew is -0.196 ns
        Info: + Shortest clock path from clock "senzor_2" to destination register is 5.582 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
            Info: 2: + IC(1.414 ns) + CELL(0.370 ns) = 2.729 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0'
            Info: 3: + IC(1.122 ns) + CELL(0.000 ns) = 3.851 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.366 ns) = 5.582 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
            Info: Total cell delay = 1.681 ns ( 30.11 % )
            Info: Total interconnect delay = 3.901 ns ( 69.89 % )
        Info: - Longest clock path from clock "senzor_2" to source register is 5.778 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 5; CLK Node = 'senzor_2'
            Info: 2: + IC(1.435 ns) + CELL(0.651 ns) = 3.031 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst9|stanga~1'
            Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.207 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'Logica_miscare:inst9|stanga~1clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.206 ns) = 5.778 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
            Info: Total cell delay = 1.802 ns ( 31.19 % )
            Info: Total interconnect delay = 3.976 ns ( 68.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.988 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 7.036 ns)
    Info: + Largest clock skew is 7.535 ns
        Info: + Longest clock path from clock "clk" to destination register is 15.952 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.400 ns) + CELL(0.970 ns) = 3.470 ns; Loc. = LCFF_X8_Y8_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.862 ns) + CELL(0.970 ns) = 6.302 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
            Info: 4: + IC(0.458 ns) + CELL(0.370 ns) = 7.130 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.571 ns) + CELL(0.970 ns) = 8.671 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.796 ns) + CELL(0.370 ns) = 9.837 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.657 ns) + CELL(0.970 ns) = 11.464 ns; Loc. = LCFF_X12_Y12_N7; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(1.140 ns) + CELL(0.615 ns) = 13.219 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.381 ns) + CELL(0.366 ns) = 13.966 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.373 ns) + CELL(0.616 ns) = 14.955 ns; Loc. = LCCOMB_X13_Y12_N4; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.331 ns) + CELL(0.666 ns) = 15.952 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.983 ns ( 50.04 % )
            Info: Total interconnect delay = 7.969 ns ( 49.96 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.417 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.400 ns) + CELL(0.970 ns) = 3.470 ns; Loc. = LCFF_X8_Y8_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
            Info: 3: + IC(1.862 ns) + CELL(0.970 ns) = 6.302 ns; Loc. = LCFF_X13_Y12_N11; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst11'
            Info: 4: + IC(0.503 ns) + CELL(0.615 ns) = 7.420 ns; Loc. = LCCOMB_X13_Y12_N4; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 5: + IC(0.331 ns) + CELL(0.666 ns) = 8.417 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 4.321 ns ( 51.34 % )
            Info: Total interconnect delay = 4.096 ns ( 48.66 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y12_N29; Fanout = 3; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst9|directie_driverB[0]" (data pin = "senzor_4", clock pin = "senzor_4") is 4.894 ns
    Info: + Longest pin to register delay is 8.223 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(6.056 ns) + CELL(0.651 ns) = 7.652 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst9|directie_driverB[0]~0'
        Info: 3: + IC(0.365 ns) + CELL(0.206 ns) = 8.223 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
        Info: Total cell delay = 1.802 ns ( 21.91 % )
        Info: Total interconnect delay = 6.421 ns ( 78.09 % )
    Info: + Micro setup delay of destination is 1.988 ns
    Info: - Shortest clock path from clock "senzor_4" to destination register is 5.317 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(1.313 ns) + CELL(0.206 ns) = 2.464 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0'
        Info: 3: + IC(1.122 ns) + CELL(0.000 ns) = 3.586 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'Logica_miscare:inst9|directie_driverA[1]~0clkctrl'
        Info: 4: + IC(1.365 ns) + CELL(0.366 ns) = 5.317 ns; Loc. = LCCOMB_X27_Y10_N28; Fanout = 2; REG Node = 'Logica_miscare:inst9|directie_driverB[0]'
        Info: Total cell delay = 1.517 ns ( 28.53 % )
        Info: Total interconnect delay = 3.800 ns ( 71.47 % )
Info: tco from clock "clk" to destination pin "PWM_D" through register "generator_semnalPWM:inst12|inst15" is 21.832 ns
    Info: + Longest clock path from clock "clk" to source register is 16.653 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.400 ns) + CELL(0.970 ns) = 3.470 ns; Loc. = LCFF_X8_Y8_N23; Fanout = 7; REG Node = 'divizor_10:inst2|inst12'
        Info: 3: + IC(1.862 ns) + CELL(0.970 ns) = 6.302 ns; Loc. = LCFF_X13_Y12_N17; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst|inst12'
        Info: 4: + IC(0.458 ns) + CELL(0.370 ns) = 7.130 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
        Info: 5: + IC(0.571 ns) + CELL(0.970 ns) = 8.671 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
        Info: 6: + IC(0.796 ns) + CELL(0.370 ns) = 9.837 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
        Info: 7: + IC(0.657 ns) + CELL(0.970 ns) = 11.464 ns; Loc. = LCFF_X12_Y12_N7; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
        Info: 8: + IC(1.140 ns) + CELL(0.615 ns) = 13.219 ns; Loc. = LCCOMB_X13_Y12_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
        Info: 9: + IC(0.381 ns) + CELL(0.366 ns) = 13.966 ns; Loc. = LCCOMB_X13_Y12_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
        Info: 10: + IC(0.378 ns) + CELL(0.616 ns) = 14.960 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
        Info: 11: + IC(1.027 ns) + CELL(0.666 ns) = 16.653 ns; Loc. = LCFF_X15_Y12_N9; Fanout = 3; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 7.983 ns ( 47.94 % )
        Info: Total interconnect delay = 8.670 ns ( 52.06 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.875 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y12_N9; Fanout = 3; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(1.639 ns) + CELL(3.236 ns) = 4.875 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'PWM_D'
        Info: Total cell delay = 3.236 ns ( 66.38 % )
        Info: Total interconnect delay = 1.639 ns ( 33.62 % )
Info: th for register "Logica_miscare:inst9|stanga" (data pin = "senzor_4", clock pin = "senzor_3") is -1.015 ns
    Info: + Longest clock path from clock "senzor_3" to destination register is 6.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 6; CLK Node = 'senzor_3'
        Info: 2: + IC(1.731 ns) + CELL(0.202 ns) = 2.878 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'Logica_miscare:inst9|stanga~0'
        Info: 3: + IC(0.383 ns) + CELL(0.319 ns) = 3.580 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'Logica_miscare:inst9|stanga~1'
        Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 4.756 ns; Loc. = CLKCTRL_G6; Fanout = 2; COMB Node = 'Logica_miscare:inst9|stanga~1clkctrl'
        Info: 5: + IC(1.365 ns) + CELL(0.206 ns) = 6.327 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
        Info: Total cell delay = 1.672 ns ( 26.43 % )
        Info: Total interconnect delay = 4.655 ns ( 73.57 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.342 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 4; CLK Node = 'senzor_4'
        Info: 2: + IC(6.031 ns) + CELL(0.366 ns) = 7.342 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 4; REG Node = 'Logica_miscare:inst9|stanga'
        Info: Total cell delay = 1.311 ns ( 17.86 % )
        Info: Total interconnect delay = 6.031 ns ( 82.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Fri Apr 12 17:39:16 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


