{"vcs1":{"timestamp_begin":1740660836.940673467, "rt":3.33, "ut":3.14, "st":0.15}}
{"vcselab":{"timestamp_begin":1740660840.339680059, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740660840.650828156, "rt":0.22, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740660836.670990672}
{"VCS_COMP_START_TIME": 1740660836.670990672}
{"VCS_COMP_END_TIME": 1740660840.934310262}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 287116}}
{"vcselab": {"peak_mem": 133964}}
