{
    "id": "1500721915",
    "title": "Optimizing cache access: A tool for source-to-source transformations and real-life compiler tests",
    "venue": "european conference on parallel processing",
    "year": 2004,
    "authors": [
        {
            "name": "Ralph Muller-Pfefferkorn",
            "id": "2631185482",
            "org": "Dresden University of Technology"
        },
        {
            "name": "Wolfgang E. Nagel",
            "id": "2167805270",
            "org": "Dresden University of Technology"
        },
        {
            "name": "Bernd Trenkler",
            "id": "186462184",
            "org": "Dresden University of Technology"
        }
    ],
    "fields_of_study": [
        "Loop interchange",
        "Parallel computing",
        "Cache",
        "CPU cache",
        "Parallel algorithm",
        "Loop optimization",
        "Loop nest optimization",
        "Computer architecture",
        "Distributed computing",
        "Compiler",
        "Computer science",
        "Optimizing compiler"
    ],
    "references": [
        "1496064480",
        "1568869856",
        "2130271596"
    ]
}