

================================================================
== Vitis HLS Report for 'spmv_ellpack_Pipeline_ellpack_2'
================================================================
* Date:           Sun May 18 05:47:34 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4107|     4107|  20.535 us|  20.535 us|  4107|  4107|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ellpack_2  |     4105|     4105|        14|          4|          1|  1024|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_1 = alloca i32 1"   --->   Operation 17 'alloca' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 18 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %tmp_1"   --->   Operation 19 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln13"   --->   Operation 20 'read' 'zext_ln13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sum"   --->   Operation 21 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13_cast = zext i10 %zext_ln13_read"   --->   Operation 22 'zext' 'zext_ln13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vec, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %nzval, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %sum_read, i64 %sum_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [spmv_ellpack.c:15]   --->   Operation 30 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i64 %out_r, i64 0, i64 %zext_ln13_cast" [spmv_ellpack.c:14]   --->   Operation 31 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln15 = icmp_eq  i11 %j_1, i11 1024" [spmv_ellpack.c:15]   --->   Operation 33 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%add_ln15 = add i11 %j_1, i11 1" [spmv_ellpack.c:15]   --->   Operation 35 'add' 'add_ln15' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc16.exitStub" [spmv_ellpack.c:15]   --->   Operation 36 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j_cast = zext i11 %j_1" [spmv_ellpack.c:15]   --->   Operation 37 'zext' 'j_cast' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln16 = add i20 %j_cast, i20 %tmp_1_read" [spmv_ellpack.c:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i20 %add_ln16" [spmv_ellpack.c:16]   --->   Operation 39 'zext' 'zext_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%cols_addr = getelementptr i32 %cols, i64 0, i64 %zext_ln16" [spmv_ellpack.c:16]   --->   Operation 40 'getelementptr' 'cols_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.24ns)   --->   "%cols_load = load i20 %cols_addr" [spmv_ellpack.c:16]   --->   Operation 41 'load' 'cols_load' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%ifzero = icmp_eq  i11 %add_ln15, i11 1024" [spmv_ellpack.c:15]   --->   Operation 42 'icmp' 'ifzero' <Predicate = (!icmp_ln15)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %ifzero, void %ifFalse, void %ifTrue" [spmv_ellpack.c:15]   --->   Operation 43 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln15 = store i11 %add_ln15, i11 %j" [spmv_ellpack.c:15]   --->   Operation 44 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%nzval_addr = getelementptr i64 %nzval, i64 0, i64 %zext_ln16" [spmv_ellpack.c:16]   --->   Operation 45 'getelementptr' 'nzval_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.98ns)   --->   "%nzval_load = load i20 %nzval_addr" [spmv_ellpack.c:16]   --->   Operation 46 'load' 'nzval_load' <Predicate = (!icmp_ln15)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1048576> <RAM>
ST_2 : Operation 47 [1/2] (1.24ns)   --->   "%cols_load = load i20 %cols_addr" [spmv_ellpack.c:16]   --->   Operation 47 'load' 'cols_load' <Predicate = (!icmp_ln15)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1048576> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i32 %cols_load" [spmv_ellpack.c:16]   --->   Operation 48 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%vec_addr = getelementptr i64 %vec, i64 0, i64 %zext_ln16_1" [spmv_ellpack.c:16]   --->   Operation 49 'getelementptr' 'vec_addr' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.20ns)   --->   "%vec_load = load i10 %vec_addr" [spmv_ellpack.c:16]   --->   Operation 50 'load' 'vec_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.98>
ST_3 : Operation 51 [1/2] (2.98ns)   --->   "%nzval_load = load i20 %nzval_addr" [spmv_ellpack.c:16]   --->   Operation 51 'load' 'nzval_load' <Predicate = (!icmp_ln15)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1048576> <RAM>
ST_3 : Operation 52 [1/2] (1.20ns)   --->   "%vec_load = load i10 %vec_addr" [spmv_ellpack.c:16]   --->   Operation 52 'load' 'vec_load' <Predicate = (!icmp_ln15)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %nzval_load" [spmv_ellpack.c:16]   --->   Operation 53 'bitcast' 'bitcast_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i64 %vec_load" [spmv_ellpack.c:16]   --->   Operation 54 'bitcast' 'bitcast_ln16_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 55 [5/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 55 'dmul' 'Si' <Predicate = (!icmp_ln15)> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 56 [4/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 56 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.33>
ST_6 : Operation 57 [3/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 57 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.33>
ST_7 : Operation 58 [2/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 58 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.33>
ST_8 : Operation 59 [1/5] (3.33ns)   --->   "%Si = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1" [spmv_ellpack.c:16]   --->   Operation 59 'dmul' 'Si' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.89>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%sum_1_load = load i64 %sum_1" [spmv_ellpack.c:17]   --->   Operation 60 'load' 'sum_1_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [5/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 61 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.89>
ST_10 : Operation 62 [4/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 62 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.89>
ST_11 : Operation 63 [3/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 63 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.89>
ST_12 : Operation 64 [2/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 64 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.28>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [spmv_ellpack.c:10]   --->   Operation 65 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/5] (2.89ns)   --->   "%sum_2 = dadd i64 %sum_1_load, i64 %Si" [spmv_ellpack.c:17]   --->   Operation 66 'dadd' 'sum_2' <Predicate = true> <Delay = 2.89> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln17 = store i64 %sum_2, i64 %sum_1" [spmv_ellpack.c:17]   --->   Operation 67 'store' 'store_ln17' <Predicate = true> <Delay = 0.38>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.20>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %sum_2" [spmv_ellpack.c:19]   --->   Operation 69 'bitcast' 'bitcast_ln19' <Predicate = (ifzero)> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (1.20ns)   --->   "%store_ln19 = store i64 %bitcast_ln19, i10 %out_r_addr" [spmv_ellpack.c:19]   --->   Operation 70 'store' 'store_ln19' <Predicate = (ifzero)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 71 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.06ns
The critical path consists of the following:
	'alloca' operation ('j') [9]  (0 ns)
	'load' operation ('j', spmv_ellpack.c:15) on local variable 'j' [22]  (0 ns)
	'add' operation ('add_ln16', spmv_ellpack.c:16) [33]  (0.809 ns)
	'getelementptr' operation ('cols_addr', spmv_ellpack.c:16) [38]  (0 ns)
	'load' operation ('cols_load', spmv_ellpack.c:16) on array 'cols' [39]  (1.25 ns)

 <State 2>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('nzval_addr', spmv_ellpack.c:16) [35]  (0 ns)
	'load' operation ('nzval_load', spmv_ellpack.c:16) on array 'nzval' [36]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'load' operation ('nzval_load', spmv_ellpack.c:16) on array 'nzval' [36]  (2.98 ns)

 <State 4>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('Si', spmv_ellpack.c:16) [44]  (3.33 ns)

 <State 5>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('Si', spmv_ellpack.c:16) [44]  (3.33 ns)

 <State 6>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('Si', spmv_ellpack.c:16) [44]  (3.33 ns)

 <State 7>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('Si', spmv_ellpack.c:16) [44]  (3.33 ns)

 <State 8>: 3.33ns
The critical path consists of the following:
	'dmul' operation ('Si', spmv_ellpack.c:16) [44]  (3.33 ns)

 <State 9>: 2.9ns
The critical path consists of the following:
	'load' operation ('sum_1_load', spmv_ellpack.c:17) on local variable 'sum' [30]  (0 ns)
	'dadd' operation ('sum', spmv_ellpack.c:17) [45]  (2.9 ns)

 <State 10>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum', spmv_ellpack.c:17) [45]  (2.9 ns)

 <State 11>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum', spmv_ellpack.c:17) [45]  (2.9 ns)

 <State 12>: 2.9ns
The critical path consists of the following:
	'dadd' operation ('sum', spmv_ellpack.c:17) [45]  (2.9 ns)

 <State 13>: 3.28ns
The critical path consists of the following:
	'dadd' operation ('sum', spmv_ellpack.c:17) [45]  (2.9 ns)
	'store' operation ('store_ln17', spmv_ellpack.c:17) of variable 'sum', spmv_ellpack.c:17 on local variable 'sum' [54]  (0.387 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln19', spmv_ellpack.c:19) of variable 'bitcast_ln19', spmv_ellpack.c:19 on array 'out_r' [50]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
