# Reading pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.3 Lib Mapping Utility 2024.09 Sep 11 2024
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.3 Lib Mapping Utility 2024.09 Sep 11 2024
# vmap polarfire E:/Libero_SoC_2025.2/Libero_SoC_2025.2/Libero_SoC/Designer/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2024.3 Compiler 2024.09 Sep 11 2024
# Start time: 11:17:29 on Feb 08,2026
# vcom -reportprogress 300 -2008 -explicit -work presynth D:/FPGA codes/DPR/hdl/dual_port_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dual_port_memory
# -- Compiling architecture behavioral of dual_port_memory
# End time: 11:17:29 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.3 Compiler 2024.09 Sep 11 2024
# Start time: 11:17:29 on Feb 08,2026
# vlog -reportprogress 300 -sv -work presynth D:/FPGA codes/DPR/component/work/memory/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 11:17:29 on Feb 08,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.3 Compiler 2024.09 Sep 11 2024
# Start time: 11:17:29 on Feb 08,2026
# vcom -reportprogress 300 -2008 -explicit -work presynth D:/FPGA codes/DPR/stimulus/DUAL_PORT_RAM_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DUAL_PORT_RAM_TB
# -- Compiling architecture behavioral of DUAL_PORT_RAM_TB
# End time: 11:17:30 on Feb 08,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L polarfire -L presynth -t 1ps -pli "E:/Libero_SoC_2025.2/Libero_SoC_2025.2/Libero_SoC/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll" presynth.DUAL_PORT_RAM_TB 
# Start time: 11:17:30 on Feb 08,2026
# //  ModelSim Microsemi Pro 2024.3 Sep 11 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading presynth.dual_port_ram_tb(behavioral)
# Loading presynth.dual_port_memory(behavioral)
# Loading E:/Libero_SoC_2025.2/Libero_SoC_2025.2/Libero_SoC/Designer/lib/modelsimpro/pli/pf_crypto_win_me_pli.dll
add wave -position end  sim:/dual_port_ram_tb/MEMORY_0/A_ADDR
add wave -position end  sim:/dual_port_ram_tb/MEMORY_0/A_DIN
add wave -position end  sim:/dual_port_ram_tb/MEMORY_0/A_DOUT
add wave -position end  sim:/dual_port_ram_tb/MEMORY_0/A_WEN
add wave -position end  sim:/dual_port_ram_tb/MEMORY_0/CLK
run
run
run
run
run
run
run
run
run
# End time: 11:22:47 on Feb 08,2026, Elapsed time: 0:05:17
# Errors: 0, Warnings: 0
