Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7175eda0765c43219502a35ba32c227e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cu_dp_tb_behav xil_defaultlib.cu_dp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'out' [C:/Users/Bobby  Haus/project_1/project_1.srcs/sim_1/new/cu_dp_tb.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux(WIDTH=32)
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.down_counter
Compiling module xil_defaultlib.factorial_dp
Compiling module xil_defaultlib.factorial_CU
Compiling module xil_defaultlib.factorial_cu_dp
Compiling module xil_defaultlib.cu_dp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cu_dp_tb_behav
