
-- VHDL Instantiation Created from source file fdiv.vhd -- 17:03:10 03/30/2019
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT fdiv
	PORT(
		fin : IN std_logic;          
		fout : OUT std_logic
		);
	END COMPONENT;

	Inst_fdiv: fdiv PORT MAP(
		fin => ,
		fout => 
	);


