
SD_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000052c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08005468  08005468  00015468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080055b4  080055b4  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  080055b4  080055b4  000155b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080055bc  080055bc  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080055bc  080055bc  000155bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080055c0  080055c0  000155c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080055c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  20000088  0800564c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  0800564c  000201e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e160  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022cb  00000000  00000000  0002e218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  000304e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b60  00000000  00000000  00031140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182b6  00000000  00000000  00031ca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001099c  00000000  00000000  00049f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a860  00000000  00000000  0005a8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e5152  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039c0  00000000  00000000  000e51a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005450 	.word	0x08005450

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	08005450 	.word	0x08005450

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800058c:	1d39      	adds	r1, r7, #4
 800058e:	f04f 33ff 	mov.w	r3, #4294967295
 8000592:	2201      	movs	r2, #1
 8000594:	4803      	ldr	r0, [pc, #12]	; (80005a4 <__io_putchar+0x20>)
 8000596:	f002 f832 	bl	80025fe <HAL_UART_Transmit>
  return ch;
 800059a:	687b      	ldr	r3, [r7, #4]
}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	200000fc 	.word	0x200000fc

080005a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	f5ad 6d8f 	sub.w	sp, sp, #1144	; 0x478
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fbf4 	bl	8000d9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f872 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f962 	bl	8000880 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005bc:	f000 f936 	bl	800082c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80005c0:	f000 f8d4 	bl	800076c <MX_SPI2_Init>
  MX_FATFS_Init();
 80005c4:	f002 fb90 	bl	8002ce8 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 80005c8:	f000 f906 	bl	80007d8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 80005cc:	482e      	ldr	r0, [pc, #184]	; (8000688 <main+0xe0>)
 80005ce:	f003 ffc1 	bl	8004554 <puts>

  HAL_Delay(1000); //a short delay is important to let the SD card settle
 80005d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005d6:	f000 fc53 	bl	8000e80 <HAL_Delay>
  FATFS FatFs; 	//Fatfs handle
  FIL fil; 		//File handle
  FRESULT fres; //Result after operations

  //Open the file system
  fres = f_mount(&FatFs, "", 1); //1=mount now
 80005da:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 80005de:	2201      	movs	r2, #1
 80005e0:	492a      	ldr	r1, [pc, #168]	; (800068c <main+0xe4>)
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 fda6 	bl	8004134 <f_mount>
 80005e8:	4603      	mov	r3, r0
 80005ea:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
  if (fres != FR_OK) {
 80005ee:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d006      	beq.n	8000604 <main+0x5c>
	printf("f_mount error (%i)\r\n", fres);
 80005f6:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 80005fa:	4619      	mov	r1, r3
 80005fc:	4824      	ldr	r0, [pc, #144]	; (8000690 <main+0xe8>)
 80005fe:	f003 ff23 	bl	8004448 <iprintf>
	while(1);
 8000602:	e7fe      	b.n	8000602 <main+0x5a>
  //Let's get some statistics from the SD card
  DWORD free_clusters, free_sectors, total_sectors;

  FATFS* getFreeFs;

  fres = f_getfree("", &free_clusters, &getFreeFs);
 8000604:	1d3a      	adds	r2, r7, #4
 8000606:	f107 0308 	add.w	r3, r7, #8
 800060a:	4619      	mov	r1, r3
 800060c:	481f      	ldr	r0, [pc, #124]	; (800068c <main+0xe4>)
 800060e:	f003 fdd7 	bl	80041c0 <f_getfree>
 8000612:	4603      	mov	r3, r0
 8000614:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
  if (fres != FR_OK) {
 8000618:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 800061c:	2b00      	cmp	r3, #0
 800061e:	d006      	beq.n	800062e <main+0x86>
	printf("f_getfree error (%i)\r\n", fres);
 8000620:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 8000624:	4619      	mov	r1, r3
 8000626:	481b      	ldr	r0, [pc, #108]	; (8000694 <main+0xec>)
 8000628:	f003 ff0e 	bl	8004448 <iprintf>
	while(1);
 800062c:	e7fe      	b.n	800062c <main+0x84>
  }

  //Formula comes from ChaN's documentation
  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 800062e:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8000632:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	695b      	ldr	r3, [r3, #20]
 800063a:	3b02      	subs	r3, #2
 800063c:	f507 628f 	add.w	r2, r7, #1144	; 0x478
 8000640:	f2a2 4274 	subw	r2, r2, #1140	; 0x474
 8000644:	6812      	ldr	r2, [r2, #0]
 8000646:	8952      	ldrh	r2, [r2, #10]
 8000648:	fb02 f303 	mul.w	r3, r2, r3
 800064c:	f8c7 3470 	str.w	r3, [r7, #1136]	; 0x470
  free_sectors = free_clusters * getFreeFs->csize;
 8000650:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8000654:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	895b      	ldrh	r3, [r3, #10]
 800065c:	461a      	mov	r2, r3
 800065e:	f507 638f 	add.w	r3, r7, #1144	; 0x478
 8000662:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	fb02 f303 	mul.w	r3, r2, r3
 800066c:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c

  printf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
 8000670:	f8d7 3470 	ldr.w	r3, [r7, #1136]	; 0x470
 8000674:	0859      	lsrs	r1, r3, #1
 8000676:	f8d7 346c 	ldr.w	r3, [r7, #1132]	; 0x46c
 800067a:	085b      	lsrs	r3, r3, #1
 800067c:	461a      	mov	r2, r3
 800067e:	4806      	ldr	r0, [pc, #24]	; (8000698 <main+0xf0>)
 8000680:	f003 fee2 	bl	8004448 <iprintf>
//  f_mount(NULL, "", 0);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000684:	e7fe      	b.n	8000684 <main+0xdc>
 8000686:	bf00      	nop
 8000688:	08005468 	.word	0x08005468
 800068c:	08005488 	.word	0x08005488
 8000690:	0800548c 	.word	0x0800548c
 8000694:	080054a4 	.word	0x080054a4
 8000698:	080054bc 	.word	0x080054bc

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b094      	sub	sp, #80	; 0x50
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0320 	add.w	r3, r7, #32
 80006a6:	2230      	movs	r2, #48	; 0x30
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f003 fec4 	bl	8004438 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c0:	2300      	movs	r3, #0
 80006c2:	60bb      	str	r3, [r7, #8]
 80006c4:	4b27      	ldr	r3, [pc, #156]	; (8000764 <SystemClock_Config+0xc8>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c8:	4a26      	ldr	r2, [pc, #152]	; (8000764 <SystemClock_Config+0xc8>)
 80006ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006ce:	6413      	str	r3, [r2, #64]	; 0x40
 80006d0:	4b24      	ldr	r3, [pc, #144]	; (8000764 <SystemClock_Config+0xc8>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006d8:	60bb      	str	r3, [r7, #8]
 80006da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006dc:	2300      	movs	r3, #0
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	4b21      	ldr	r3, [pc, #132]	; (8000768 <SystemClock_Config+0xcc>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a20      	ldr	r2, [pc, #128]	; (8000768 <SystemClock_Config+0xcc>)
 80006e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006ea:	6013      	str	r3, [r2, #0]
 80006ec:	4b1e      	ldr	r3, [pc, #120]	; (8000768 <SystemClock_Config+0xcc>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006f8:	2301      	movs	r3, #1
 80006fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006fc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000700:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000702:	2302      	movs	r3, #2
 8000704:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000706:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800070a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800070c:	2304      	movs	r3, #4
 800070e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000710:	2348      	movs	r3, #72	; 0x48
 8000712:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000714:	2302      	movs	r3, #2
 8000716:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000718:	2303      	movs	r3, #3
 800071a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071c:	f107 0320 	add.w	r3, r7, #32
 8000720:	4618      	mov	r0, r3
 8000722:	f000 fe55 	bl	80013d0 <HAL_RCC_OscConfig>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800072c:	f000 f93a 	bl	80009a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000730:	230f      	movs	r3, #15
 8000732:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000734:	2302      	movs	r3, #2
 8000736:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800073c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000740:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000746:	f107 030c 	add.w	r3, r7, #12
 800074a:	2102      	movs	r1, #2
 800074c:	4618      	mov	r0, r3
 800074e:	f001 f8b7 	bl	80018c0 <HAL_RCC_ClockConfig>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000758:	f000 f924 	bl	80009a4 <Error_Handler>
  }
}
 800075c:	bf00      	nop
 800075e:	3750      	adds	r7, #80	; 0x50
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40023800 	.word	0x40023800
 8000768:	40007000 	.word	0x40007000

0800076c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000770:	4b17      	ldr	r3, [pc, #92]	; (80007d0 <MX_SPI2_Init+0x64>)
 8000772:	4a18      	ldr	r2, [pc, #96]	; (80007d4 <MX_SPI2_Init+0x68>)
 8000774:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000776:	4b16      	ldr	r3, [pc, #88]	; (80007d0 <MX_SPI2_Init+0x64>)
 8000778:	f44f 7282 	mov.w	r2, #260	; 0x104
 800077c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800077e:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <MX_SPI2_Init+0x64>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000784:	4b12      	ldr	r3, [pc, #72]	; (80007d0 <MX_SPI2_Init+0x64>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800078a:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <MX_SPI2_Init+0x64>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000790:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <MX_SPI2_Init+0x64>)
 8000792:	2200      	movs	r2, #0
 8000794:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <MX_SPI2_Init+0x64>)
 8000798:	f44f 7200 	mov.w	r2, #512	; 0x200
 800079c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800079e:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <MX_SPI2_Init+0x64>)
 80007a0:	2210      	movs	r2, #16
 80007a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a4:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <MX_SPI2_Init+0x64>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80007aa:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <MX_SPI2_Init+0x64>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <MX_SPI2_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <MX_SPI2_Init+0x64>)
 80007b8:	220a      	movs	r2, #10
 80007ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80007bc:	4804      	ldr	r0, [pc, #16]	; (80007d0 <MX_SPI2_Init+0x64>)
 80007be:	f001 fa9f 	bl	8001d00 <HAL_SPI_Init>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d001      	beq.n	80007cc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80007c8:	f000 f8ec 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007cc:	bf00      	nop
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	200000a4 	.word	0x200000a4
 80007d4:	40003800 	.word	0x40003800

080007d8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 80007de:	4a12      	ldr	r2, [pc, #72]	; (8000828 <MX_USART1_UART_Init+0x50>)
 80007e0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007e2:	4b10      	ldr	r3, [pc, #64]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 80007e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007e8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007fc:	4b09      	ldr	r3, [pc, #36]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 80007fe:	220c      	movs	r2, #12
 8000800:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000802:	4b08      	ldr	r3, [pc, #32]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 8000804:	2200      	movs	r2, #0
 8000806:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 800080a:	2200      	movs	r2, #0
 800080c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	; (8000824 <MX_USART1_UART_Init+0x4c>)
 8000810:	f001 fea8 	bl	8002564 <HAL_UART_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800081a:	f000 f8c3 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	200000fc 	.word	0x200000fc
 8000828:	40011000 	.word	0x40011000

0800082c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000830:	4b11      	ldr	r3, [pc, #68]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000832:	4a12      	ldr	r2, [pc, #72]	; (800087c <MX_USART2_UART_Init+0x50>)
 8000834:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000836:	4b10      	ldr	r3, [pc, #64]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000838:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800083c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800083e:	4b0e      	ldr	r3, [pc, #56]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000840:	2200      	movs	r2, #0
 8000842:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000846:	2200      	movs	r2, #0
 8000848:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800084a:	4b0b      	ldr	r3, [pc, #44]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 800084c:	2200      	movs	r2, #0
 800084e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000850:	4b09      	ldr	r3, [pc, #36]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000852:	220c      	movs	r2, #12
 8000854:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000856:	4b08      	ldr	r3, [pc, #32]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000858:	2200      	movs	r2, #0
 800085a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800085c:	4b06      	ldr	r3, [pc, #24]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 800085e:	2200      	movs	r2, #0
 8000860:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	; (8000878 <MX_USART2_UART_Init+0x4c>)
 8000864:	f001 fe7e 	bl	8002564 <HAL_UART_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800086e:	f000 f899 	bl	80009a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000140 	.word	0x20000140
 800087c:	40004400 	.word	0x40004400

08000880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b08a      	sub	sp, #40	; 0x28
 8000884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000886:	f107 0314 	add.w	r3, r7, #20
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	613b      	str	r3, [r7, #16]
 800089a:	4b3e      	ldr	r3, [pc, #248]	; (8000994 <MX_GPIO_Init+0x114>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a3d      	ldr	r2, [pc, #244]	; (8000994 <MX_GPIO_Init+0x114>)
 80008a0:	f043 0304 	orr.w	r3, r3, #4
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b3b      	ldr	r3, [pc, #236]	; (8000994 <MX_GPIO_Init+0x114>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0304 	and.w	r3, r3, #4
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	4b37      	ldr	r3, [pc, #220]	; (8000994 <MX_GPIO_Init+0x114>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	4a36      	ldr	r2, [pc, #216]	; (8000994 <MX_GPIO_Init+0x114>)
 80008bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b34      	ldr	r3, [pc, #208]	; (8000994 <MX_GPIO_Init+0x114>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008ca:	60fb      	str	r3, [r7, #12]
 80008cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	4b30      	ldr	r3, [pc, #192]	; (8000994 <MX_GPIO_Init+0x114>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	4a2f      	ldr	r2, [pc, #188]	; (8000994 <MX_GPIO_Init+0x114>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	6313      	str	r3, [r2, #48]	; 0x30
 80008de:	4b2d      	ldr	r3, [pc, #180]	; (8000994 <MX_GPIO_Init+0x114>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	607b      	str	r3, [r7, #4]
 80008ee:	4b29      	ldr	r3, [pc, #164]	; (8000994 <MX_GPIO_Init+0x114>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f2:	4a28      	ldr	r2, [pc, #160]	; (8000994 <MX_GPIO_Init+0x114>)
 80008f4:	f043 0302 	orr.w	r3, r3, #2
 80008f8:	6313      	str	r3, [r2, #48]	; 0x30
 80008fa:	4b26      	ldr	r3, [pc, #152]	; (8000994 <MX_GPIO_Init+0x114>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008fe:	f003 0302 	and.w	r3, r3, #2
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	2120      	movs	r1, #32
 800090a:	4823      	ldr	r0, [pc, #140]	; (8000998 <MX_GPIO_Init+0x118>)
 800090c:	f000 fd46 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000910:	2201      	movs	r2, #1
 8000912:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000916:	4821      	ldr	r0, [pc, #132]	; (800099c <MX_GPIO_Init+0x11c>)
 8000918:	f000 fd40 	bl	800139c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800091c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000920:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000922:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000926:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800092c:	f107 0314 	add.w	r3, r7, #20
 8000930:	4619      	mov	r1, r3
 8000932:	481b      	ldr	r0, [pc, #108]	; (80009a0 <MX_GPIO_Init+0x120>)
 8000934:	f000 fbae 	bl	8001094 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000938:	2320      	movs	r3, #32
 800093a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093c:	2301      	movs	r3, #1
 800093e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	2300      	movs	r3, #0
 8000942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	4619      	mov	r1, r3
 800094e:	4812      	ldr	r0, [pc, #72]	; (8000998 <MX_GPIO_Init+0x118>)
 8000950:	f000 fba0 	bl	8001094 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 8000954:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095a:	2300      	movs	r3, #0
 800095c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800095e:	2301      	movs	r3, #1
 8000960:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	480c      	ldr	r0, [pc, #48]	; (800099c <MX_GPIO_Init+0x11c>)
 800096a:	f000 fb93 	bl	8001094 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 800096e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000974:	2301      	movs	r3, #1
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000978:	2301      	movs	r3, #1
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800097c:	2302      	movs	r3, #2
 800097e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	4805      	ldr	r0, [pc, #20]	; (800099c <MX_GPIO_Init+0x11c>)
 8000988:	f000 fb84 	bl	8001094 <HAL_GPIO_Init>

}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	; 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800
 8000998:	40020000 	.word	0x40020000
 800099c:	40020400 	.word	0x40020400
 80009a0:	40020800 	.word	0x40020800

080009a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a8:	b672      	cpsid	i
}
 80009aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009ac:	e7fe      	b.n	80009ac <Error_Handler+0x8>
	...

080009b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <HAL_MspInit+0x4c>)
 80009bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009be:	4a0f      	ldr	r2, [pc, #60]	; (80009fc <HAL_MspInit+0x4c>)
 80009c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009c4:	6453      	str	r3, [r2, #68]	; 0x44
 80009c6:	4b0d      	ldr	r3, [pc, #52]	; (80009fc <HAL_MspInit+0x4c>)
 80009c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	603b      	str	r3, [r7, #0]
 80009d6:	4b09      	ldr	r3, [pc, #36]	; (80009fc <HAL_MspInit+0x4c>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009da:	4a08      	ldr	r2, [pc, #32]	; (80009fc <HAL_MspInit+0x4c>)
 80009dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009e0:	6413      	str	r3, [r2, #64]	; 0x40
 80009e2:	4b06      	ldr	r3, [pc, #24]	; (80009fc <HAL_MspInit+0x4c>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ea:	603b      	str	r3, [r7, #0]
 80009ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009ee:	2007      	movs	r0, #7
 80009f0:	f000 fb1c 	bl	800102c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40023800 	.word	0x40023800

08000a00 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08a      	sub	sp, #40	; 0x28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4a19      	ldr	r2, [pc, #100]	; (8000a84 <HAL_SPI_MspInit+0x84>)
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d12c      	bne.n	8000a7c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	4b18      	ldr	r3, [pc, #96]	; (8000a88 <HAL_SPI_MspInit+0x88>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2a:	4a17      	ldr	r2, [pc, #92]	; (8000a88 <HAL_SPI_MspInit+0x88>)
 8000a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a30:	6413      	str	r3, [r2, #64]	; 0x40
 8000a32:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <HAL_SPI_MspInit+0x88>)
 8000a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3a:	613b      	str	r3, [r7, #16]
 8000a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <HAL_SPI_MspInit+0x88>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a10      	ldr	r2, [pc, #64]	; (8000a88 <HAL_SPI_MspInit+0x88>)
 8000a48:	f043 0302 	orr.w	r3, r3, #2
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	; (8000a88 <HAL_SPI_MspInit+0x88>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a5a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a64:	2301      	movs	r3, #1
 8000a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a6c:	2305      	movs	r3, #5
 8000a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a70:	f107 0314 	add.w	r3, r7, #20
 8000a74:	4619      	mov	r1, r3
 8000a76:	4805      	ldr	r0, [pc, #20]	; (8000a8c <HAL_SPI_MspInit+0x8c>)
 8000a78:	f000 fb0c 	bl	8001094 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000a7c:	bf00      	nop
 8000a7e:	3728      	adds	r7, #40	; 0x28
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40003800 	.word	0x40003800
 8000a88:	40023800 	.word	0x40023800
 8000a8c:	40020400 	.word	0x40020400

08000a90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08c      	sub	sp, #48	; 0x30
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 031c 	add.w	r3, r7, #28
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a32      	ldr	r2, [pc, #200]	; (8000b78 <HAL_UART_MspInit+0xe8>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d12d      	bne.n	8000b0e <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
 8000ab6:	4b31      	ldr	r3, [pc, #196]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	4a30      	ldr	r2, [pc, #192]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000abc:	f043 0310 	orr.w	r3, r3, #16
 8000ac0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ac2:	4b2e      	ldr	r3, [pc, #184]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000ac4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ac6:	f003 0310 	and.w	r3, r3, #16
 8000aca:	61bb      	str	r3, [r7, #24]
 8000acc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ace:	2300      	movs	r3, #0
 8000ad0:	617b      	str	r3, [r7, #20]
 8000ad2:	4b2a      	ldr	r3, [pc, #168]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad6:	4a29      	ldr	r2, [pc, #164]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ade:	4b27      	ldr	r3, [pc, #156]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	617b      	str	r3, [r7, #20]
 8000ae8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aea:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af4:	2300      	movs	r3, #0
 8000af6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af8:	2303      	movs	r3, #3
 8000afa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000afc:	2307      	movs	r3, #7
 8000afe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 031c 	add.w	r3, r7, #28
 8000b04:	4619      	mov	r1, r3
 8000b06:	481e      	ldr	r0, [pc, #120]	; (8000b80 <HAL_UART_MspInit+0xf0>)
 8000b08:	f000 fac4 	bl	8001094 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b0c:	e030      	b.n	8000b70 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a1c      	ldr	r2, [pc, #112]	; (8000b84 <HAL_UART_MspInit+0xf4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d12b      	bne.n	8000b70 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b18:	2300      	movs	r3, #0
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b20:	4a16      	ldr	r2, [pc, #88]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000b22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b26:	6413      	str	r3, [r2, #64]	; 0x40
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b30:	613b      	str	r3, [r7, #16]
 8000b32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b34:	2300      	movs	r3, #0
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	4b10      	ldr	r3, [pc, #64]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3c:	4a0f      	ldr	r2, [pc, #60]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000b3e:	f043 0301 	orr.w	r3, r3, #1
 8000b42:	6313      	str	r3, [r2, #48]	; 0x30
 8000b44:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <HAL_UART_MspInit+0xec>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b48:	f003 0301 	and.w	r3, r3, #1
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b50:	230c      	movs	r3, #12
 8000b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b54:	2302      	movs	r3, #2
 8000b56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b60:	2307      	movs	r3, #7
 8000b62:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b64:	f107 031c 	add.w	r3, r7, #28
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4805      	ldr	r0, [pc, #20]	; (8000b80 <HAL_UART_MspInit+0xf0>)
 8000b6c:	f000 fa92 	bl	8001094 <HAL_GPIO_Init>
}
 8000b70:	bf00      	nop
 8000b72:	3730      	adds	r7, #48	; 0x30
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40011000 	.word	0x40011000
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020000 	.word	0x40020000
 8000b84:	40004400 	.word	0x40004400

08000b88 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <NMI_Handler+0x4>

08000b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b92:	e7fe      	b.n	8000b92 <HardFault_Handler+0x4>

08000b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b98:	e7fe      	b.n	8000b98 <MemManage_Handler+0x4>

08000b9a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b9a:	b480      	push	{r7}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b9e:	e7fe      	b.n	8000b9e <BusFault_Handler+0x4>

08000ba0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <UsageFault_Handler+0x4>

08000ba6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr

08000bb4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr

08000bc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd4:	f000 f934 	bl	8000e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	60f8      	str	r0, [r7, #12]
 8000be4:	60b9      	str	r1, [r7, #8]
 8000be6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
 8000bec:	e00a      	b.n	8000c04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bee:	f3af 8000 	nop.w
 8000bf2:	4601      	mov	r1, r0
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	1c5a      	adds	r2, r3, #1
 8000bf8:	60ba      	str	r2, [r7, #8]
 8000bfa:	b2ca      	uxtb	r2, r1
 8000bfc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3301      	adds	r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	dbf0      	blt.n	8000bee <_read+0x12>
  }

  return len;
 8000c0c:	687b      	ldr	r3, [r7, #4]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b086      	sub	sp, #24
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	60f8      	str	r0, [r7, #12]
 8000c1e:	60b9      	str	r1, [r7, #8]
 8000c20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
 8000c26:	e009      	b.n	8000c3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	60ba      	str	r2, [r7, #8]
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fca7 	bl	8000584 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	617b      	str	r3, [r7, #20]
 8000c3c:	697a      	ldr	r2, [r7, #20]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	dbf1      	blt.n	8000c28 <_write+0x12>
  }
  return len;
 8000c44:	687b      	ldr	r3, [r7, #4]
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <_close>:

int _close(int file)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b083      	sub	sp, #12
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr

08000c66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c66:	b480      	push	{r7}
 8000c68:	b083      	sub	sp, #12
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	6078      	str	r0, [r7, #4]
 8000c6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c76:	605a      	str	r2, [r3, #4]
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr

08000c86 <_isatty>:

int _isatty(int file)
{
 8000c86:	b480      	push	{r7}
 8000c88:	b083      	sub	sp, #12
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc0:	4a14      	ldr	r2, [pc, #80]	; (8000d14 <_sbrk+0x5c>)
 8000cc2:	4b15      	ldr	r3, [pc, #84]	; (8000d18 <_sbrk+0x60>)
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <_sbrk+0x64>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d102      	bne.n	8000cda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cd4:	4b11      	ldr	r3, [pc, #68]	; (8000d1c <_sbrk+0x64>)
 8000cd6:	4a12      	ldr	r2, [pc, #72]	; (8000d20 <_sbrk+0x68>)
 8000cd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <_sbrk+0x64>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4413      	add	r3, r2
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	429a      	cmp	r2, r3
 8000ce6:	d207      	bcs.n	8000cf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce8:	f003 fb7c 	bl	80043e4 <__errno>
 8000cec:	4603      	mov	r3, r0
 8000cee:	220c      	movs	r2, #12
 8000cf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf6:	e009      	b.n	8000d0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf8:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <_sbrk+0x64>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cfe:	4b07      	ldr	r3, [pc, #28]	; (8000d1c <_sbrk+0x64>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4413      	add	r3, r2
 8000d06:	4a05      	ldr	r2, [pc, #20]	; (8000d1c <_sbrk+0x64>)
 8000d08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	3718      	adds	r7, #24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	20020000 	.word	0x20020000
 8000d18:	00000400 	.word	0x00000400
 8000d1c:	20000184 	.word	0x20000184
 8000d20:	200001e8 	.word	0x200001e8

08000d24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d28:	4b06      	ldr	r3, [pc, #24]	; (8000d44 <SystemInit+0x20>)
 8000d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d2e:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <SystemInit+0x20>)
 8000d30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d48:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d80 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d4c:	480d      	ldr	r0, [pc, #52]	; (8000d84 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d4e:	490e      	ldr	r1, [pc, #56]	; (8000d88 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d50:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d54:	e002      	b.n	8000d5c <LoopCopyDataInit>

08000d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d5a:	3304      	adds	r3, #4

08000d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d60:	d3f9      	bcc.n	8000d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d62:	4a0b      	ldr	r2, [pc, #44]	; (8000d90 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d64:	4c0b      	ldr	r4, [pc, #44]	; (8000d94 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d68:	e001      	b.n	8000d6e <LoopFillZerobss>

08000d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d6c:	3204      	adds	r2, #4

08000d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d70:	d3fb      	bcc.n	8000d6a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d72:	f7ff ffd7 	bl	8000d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d76:	f003 fb3b 	bl	80043f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d7a:	f7ff fc15 	bl	80005a8 <main>
  bx  lr    
 8000d7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d88:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000d8c:	080055c4 	.word	0x080055c4
  ldr r2, =_sbss
 8000d90:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000d94:	200001e4 	.word	0x200001e4

08000d98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d98:	e7fe      	b.n	8000d98 <ADC_IRQHandler>
	...

08000d9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da0:	4b0e      	ldr	r3, [pc, #56]	; (8000ddc <HAL_Init+0x40>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <HAL_Init+0x40>)
 8000da6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000daa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dac:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <HAL_Init+0x40>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_Init+0x40>)
 8000db2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <HAL_Init+0x40>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a07      	ldr	r2, [pc, #28]	; (8000ddc <HAL_Init+0x40>)
 8000dbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc4:	2003      	movs	r0, #3
 8000dc6:	f000 f931 	bl	800102c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f000 f808 	bl	8000de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd0:	f7ff fdee 	bl	80009b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023c00 	.word	0x40023c00

08000de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <HAL_InitTick+0x54>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_InitTick+0x58>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 f93b 	bl	800107a <HAL_SYSTICK_Config>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e00e      	b.n	8000e2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2b0f      	cmp	r3, #15
 8000e12:	d80a      	bhi.n	8000e2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e14:	2200      	movs	r2, #0
 8000e16:	6879      	ldr	r1, [r7, #4]
 8000e18:	f04f 30ff 	mov.w	r0, #4294967295
 8000e1c:	f000 f911 	bl	8001042 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e20:	4a06      	ldr	r2, [pc, #24]	; (8000e3c <HAL_InitTick+0x5c>)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e26:	2300      	movs	r3, #0
 8000e28:	e000      	b.n	8000e2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3708      	adds	r7, #8
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000000 	.word	0x20000000
 8000e38:	20000008 	.word	0x20000008
 8000e3c:	20000004 	.word	0x20000004

08000e40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <HAL_IncTick+0x20>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	461a      	mov	r2, r3
 8000e4a:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_IncTick+0x24>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4413      	add	r3, r2
 8000e50:	4a04      	ldr	r2, [pc, #16]	; (8000e64 <HAL_IncTick+0x24>)
 8000e52:	6013      	str	r3, [r2, #0]
}
 8000e54:	bf00      	nop
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	20000008 	.word	0x20000008
 8000e64:	20000188 	.word	0x20000188

08000e68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e6c:	4b03      	ldr	r3, [pc, #12]	; (8000e7c <HAL_GetTick+0x14>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	20000188 	.word	0x20000188

08000e80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b084      	sub	sp, #16
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e88:	f7ff ffee 	bl	8000e68 <HAL_GetTick>
 8000e8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e98:	d005      	beq.n	8000ea6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e9a:	4b0a      	ldr	r3, [pc, #40]	; (8000ec4 <HAL_Delay+0x44>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ea6:	bf00      	nop
 8000ea8:	f7ff ffde 	bl	8000e68 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d8f7      	bhi.n	8000ea8 <HAL_Delay+0x28>
  {
  }
}
 8000eb8:	bf00      	nop
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000008 	.word	0x20000008

08000ec8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b085      	sub	sp, #20
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ede:	68ba      	ldr	r2, [r7, #8]
 8000ee0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ee4:	4013      	ands	r3, r2
 8000ee6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ef0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000efa:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <__NVIC_SetPriorityGrouping+0x44>)
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	60d3      	str	r3, [r2, #12]
}
 8000f00:	bf00      	nop
 8000f02:	3714      	adds	r7, #20
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f14:	4b04      	ldr	r3, [pc, #16]	; (8000f28 <__NVIC_GetPriorityGrouping+0x18>)
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	0a1b      	lsrs	r3, r3, #8
 8000f1a:	f003 0307 	and.w	r3, r3, #7
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	6039      	str	r1, [r7, #0]
 8000f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	db0a      	blt.n	8000f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	b2da      	uxtb	r2, r3
 8000f44:	490c      	ldr	r1, [pc, #48]	; (8000f78 <__NVIC_SetPriority+0x4c>)
 8000f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4a:	0112      	lsls	r2, r2, #4
 8000f4c:	b2d2      	uxtb	r2, r2
 8000f4e:	440b      	add	r3, r1
 8000f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f54:	e00a      	b.n	8000f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	b2da      	uxtb	r2, r3
 8000f5a:	4908      	ldr	r1, [pc, #32]	; (8000f7c <__NVIC_SetPriority+0x50>)
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	f003 030f 	and.w	r3, r3, #15
 8000f62:	3b04      	subs	r3, #4
 8000f64:	0112      	lsls	r2, r2, #4
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	440b      	add	r3, r1
 8000f6a:	761a      	strb	r2, [r3, #24]
}
 8000f6c:	bf00      	nop
 8000f6e:	370c      	adds	r7, #12
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000e100 	.word	0xe000e100
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b089      	sub	sp, #36	; 0x24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f1c3 0307 	rsb	r3, r3, #7
 8000f9a:	2b04      	cmp	r3, #4
 8000f9c:	bf28      	it	cs
 8000f9e:	2304      	movcs	r3, #4
 8000fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	2b06      	cmp	r3, #6
 8000fa8:	d902      	bls.n	8000fb0 <NVIC_EncodePriority+0x30>
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3b03      	subs	r3, #3
 8000fae:	e000      	b.n	8000fb2 <NVIC_EncodePriority+0x32>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb8:	69bb      	ldr	r3, [r7, #24]
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	43da      	mvns	r2, r3
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	401a      	ands	r2, r3
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd2:	43d9      	mvns	r1, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	4313      	orrs	r3, r2
         );
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3724      	adds	r7, #36	; 0x24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
	...

08000fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	3b01      	subs	r3, #1
 8000ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ff8:	d301      	bcc.n	8000ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e00f      	b.n	800101e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ffe:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <SysTick_Config+0x40>)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3b01      	subs	r3, #1
 8001004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001006:	210f      	movs	r1, #15
 8001008:	f04f 30ff 	mov.w	r0, #4294967295
 800100c:	f7ff ff8e 	bl	8000f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001010:	4b05      	ldr	r3, [pc, #20]	; (8001028 <SysTick_Config+0x40>)
 8001012:	2200      	movs	r2, #0
 8001014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <SysTick_Config+0x40>)
 8001018:	2207      	movs	r2, #7
 800101a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800101c:	2300      	movs	r3, #0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	e000e010 	.word	0xe000e010

0800102c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ff47 	bl	8000ec8 <__NVIC_SetPriorityGrouping>
}
 800103a:	bf00      	nop
 800103c:	3708      	adds	r7, #8
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001042:	b580      	push	{r7, lr}
 8001044:	b086      	sub	sp, #24
 8001046:	af00      	add	r7, sp, #0
 8001048:	4603      	mov	r3, r0
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
 800104e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001054:	f7ff ff5c 	bl	8000f10 <__NVIC_GetPriorityGrouping>
 8001058:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	68b9      	ldr	r1, [r7, #8]
 800105e:	6978      	ldr	r0, [r7, #20]
 8001060:	f7ff ff8e 	bl	8000f80 <NVIC_EncodePriority>
 8001064:	4602      	mov	r2, r0
 8001066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800106a:	4611      	mov	r1, r2
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff ff5d 	bl	8000f2c <__NVIC_SetPriority>
}
 8001072:	bf00      	nop
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b082      	sub	sp, #8
 800107e:	af00      	add	r7, sp, #0
 8001080:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff ffb0 	bl	8000fe8 <SysTick_Config>
 8001088:	4603      	mov	r3, r0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
	...

08001094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001094:	b480      	push	{r7}
 8001096:	b089      	sub	sp, #36	; 0x24
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	61fb      	str	r3, [r7, #28]
 80010ae:	e159      	b.n	8001364 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010b0:	2201      	movs	r2, #1
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	697a      	ldr	r2, [r7, #20]
 80010c0:	4013      	ands	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	697b      	ldr	r3, [r7, #20]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	f040 8148 	bne.w	800135e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f003 0303 	and.w	r3, r3, #3
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d005      	beq.n	80010e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d130      	bne.n	8001148 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	2203      	movs	r2, #3
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	43db      	mvns	r3, r3
 80010f8:	69ba      	ldr	r2, [r7, #24]
 80010fa:	4013      	ands	r3, r2
 80010fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	005b      	lsls	r3, r3, #1
 8001106:	fa02 f303 	lsl.w	r3, r2, r3
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	4313      	orrs	r3, r2
 800110e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800111c:	2201      	movs	r2, #1
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	43db      	mvns	r3, r3
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4013      	ands	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	091b      	lsrs	r3, r3, #4
 8001132:	f003 0201 	and.w	r2, r3, #1
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	4313      	orrs	r3, r2
 8001140:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 0303 	and.w	r3, r3, #3
 8001150:	2b03      	cmp	r3, #3
 8001152:	d017      	beq.n	8001184 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	2203      	movs	r2, #3
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	69ba      	ldr	r2, [r7, #24]
 8001168:	4013      	ands	r3, r2
 800116a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	689a      	ldr	r2, [r3, #8]
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	005b      	lsls	r3, r3, #1
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4313      	orrs	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d123      	bne.n	80011d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	08da      	lsrs	r2, r3, #3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	3208      	adds	r2, #8
 8001198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800119c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	220f      	movs	r2, #15
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	43db      	mvns	r3, r3
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	4013      	ands	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	f003 0307 	and.w	r3, r3, #7
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	08da      	lsrs	r2, r3, #3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	3208      	adds	r2, #8
 80011d2:	69b9      	ldr	r1, [r7, #24]
 80011d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	2203      	movs	r2, #3
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 0203 	and.w	r2, r3, #3
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001214:	2b00      	cmp	r3, #0
 8001216:	f000 80a2 	beq.w	800135e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	4b57      	ldr	r3, [pc, #348]	; (800137c <HAL_GPIO_Init+0x2e8>)
 8001220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001222:	4a56      	ldr	r2, [pc, #344]	; (800137c <HAL_GPIO_Init+0x2e8>)
 8001224:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001228:	6453      	str	r3, [r2, #68]	; 0x44
 800122a:	4b54      	ldr	r3, [pc, #336]	; (800137c <HAL_GPIO_Init+0x2e8>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001236:	4a52      	ldr	r2, [pc, #328]	; (8001380 <HAL_GPIO_Init+0x2ec>)
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	089b      	lsrs	r3, r3, #2
 800123c:	3302      	adds	r3, #2
 800123e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f003 0303 	and.w	r3, r3, #3
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	220f      	movs	r2, #15
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43db      	mvns	r3, r3
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4013      	ands	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a49      	ldr	r2, [pc, #292]	; (8001384 <HAL_GPIO_Init+0x2f0>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d019      	beq.n	8001296 <HAL_GPIO_Init+0x202>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a48      	ldr	r2, [pc, #288]	; (8001388 <HAL_GPIO_Init+0x2f4>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d013      	beq.n	8001292 <HAL_GPIO_Init+0x1fe>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a47      	ldr	r2, [pc, #284]	; (800138c <HAL_GPIO_Init+0x2f8>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d00d      	beq.n	800128e <HAL_GPIO_Init+0x1fa>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a46      	ldr	r2, [pc, #280]	; (8001390 <HAL_GPIO_Init+0x2fc>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d007      	beq.n	800128a <HAL_GPIO_Init+0x1f6>
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4a45      	ldr	r2, [pc, #276]	; (8001394 <HAL_GPIO_Init+0x300>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d101      	bne.n	8001286 <HAL_GPIO_Init+0x1f2>
 8001282:	2304      	movs	r3, #4
 8001284:	e008      	b.n	8001298 <HAL_GPIO_Init+0x204>
 8001286:	2307      	movs	r3, #7
 8001288:	e006      	b.n	8001298 <HAL_GPIO_Init+0x204>
 800128a:	2303      	movs	r3, #3
 800128c:	e004      	b.n	8001298 <HAL_GPIO_Init+0x204>
 800128e:	2302      	movs	r3, #2
 8001290:	e002      	b.n	8001298 <HAL_GPIO_Init+0x204>
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <HAL_GPIO_Init+0x204>
 8001296:	2300      	movs	r3, #0
 8001298:	69fa      	ldr	r2, [r7, #28]
 800129a:	f002 0203 	and.w	r2, r2, #3
 800129e:	0092      	lsls	r2, r2, #2
 80012a0:	4093      	lsls	r3, r2
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012a8:	4935      	ldr	r1, [pc, #212]	; (8001380 <HAL_GPIO_Init+0x2ec>)
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	089b      	lsrs	r3, r3, #2
 80012ae:	3302      	adds	r3, #2
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b6:	4b38      	ldr	r3, [pc, #224]	; (8001398 <HAL_GPIO_Init+0x304>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	43db      	mvns	r3, r3
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	4013      	ands	r3, r2
 80012c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012da:	4a2f      	ldr	r2, [pc, #188]	; (8001398 <HAL_GPIO_Init+0x304>)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012e0:	4b2d      	ldr	r3, [pc, #180]	; (8001398 <HAL_GPIO_Init+0x304>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	4313      	orrs	r3, r2
 8001302:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001304:	4a24      	ldr	r2, [pc, #144]	; (8001398 <HAL_GPIO_Init+0x304>)
 8001306:	69bb      	ldr	r3, [r7, #24]
 8001308:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800130a:	4b23      	ldr	r3, [pc, #140]	; (8001398 <HAL_GPIO_Init+0x304>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	43db      	mvns	r3, r3
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	4013      	ands	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001322:	2b00      	cmp	r3, #0
 8001324:	d003      	beq.n	800132e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800132e:	4a1a      	ldr	r2, [pc, #104]	; (8001398 <HAL_GPIO_Init+0x304>)
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001334:	4b18      	ldr	r3, [pc, #96]	; (8001398 <HAL_GPIO_Init+0x304>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	43db      	mvns	r3, r3
 800133e:	69ba      	ldr	r2, [r7, #24]
 8001340:	4013      	ands	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d003      	beq.n	8001358 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001358:	4a0f      	ldr	r2, [pc, #60]	; (8001398 <HAL_GPIO_Init+0x304>)
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	3301      	adds	r3, #1
 8001362:	61fb      	str	r3, [r7, #28]
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	2b0f      	cmp	r3, #15
 8001368:	f67f aea2 	bls.w	80010b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800136c:	bf00      	nop
 800136e:	bf00      	nop
 8001370:	3724      	adds	r7, #36	; 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	40023800 	.word	0x40023800
 8001380:	40013800 	.word	0x40013800
 8001384:	40020000 	.word	0x40020000
 8001388:	40020400 	.word	0x40020400
 800138c:	40020800 	.word	0x40020800
 8001390:	40020c00 	.word	0x40020c00
 8001394:	40021000 	.word	0x40021000
 8001398:	40013c00 	.word	0x40013c00

0800139c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]
 80013a8:	4613      	mov	r3, r2
 80013aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013b2:	887a      	ldrh	r2, [r7, #2]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013b8:	e003      	b.n	80013c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	041a      	lsls	r2, r3, #16
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	619a      	str	r2, [r3, #24]
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d101      	bne.n	80013e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
 80013e0:	e267      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 0301 	and.w	r3, r3, #1
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d075      	beq.n	80014da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013ee:	4b88      	ldr	r3, [pc, #544]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	d00c      	beq.n	8001414 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013fa:	4b85      	ldr	r3, [pc, #532]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001402:	2b08      	cmp	r3, #8
 8001404:	d112      	bne.n	800142c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001406:	4b82      	ldr	r3, [pc, #520]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800140e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001412:	d10b      	bne.n	800142c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	4b7e      	ldr	r3, [pc, #504]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d05b      	beq.n	80014d8 <HAL_RCC_OscConfig+0x108>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	2b00      	cmp	r3, #0
 8001426:	d157      	bne.n	80014d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e242      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001434:	d106      	bne.n	8001444 <HAL_RCC_OscConfig+0x74>
 8001436:	4b76      	ldr	r3, [pc, #472]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a75      	ldr	r2, [pc, #468]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800143c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	e01d      	b.n	8001480 <HAL_RCC_OscConfig+0xb0>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x98>
 800144e:	4b70      	ldr	r3, [pc, #448]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4a6f      	ldr	r2, [pc, #444]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001458:	6013      	str	r3, [r2, #0]
 800145a:	4b6d      	ldr	r3, [pc, #436]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a6c      	ldr	r2, [pc, #432]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001460:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0xb0>
 8001468:	4b69      	ldr	r3, [pc, #420]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a68      	ldr	r2, [pc, #416]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800146e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001472:	6013      	str	r3, [r2, #0]
 8001474:	4b66      	ldr	r3, [pc, #408]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a65      	ldr	r2, [pc, #404]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800147a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d013      	beq.n	80014b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fcee 	bl	8000e68 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001490:	f7ff fcea 	bl	8000e68 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b64      	cmp	r3, #100	; 0x64
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e207      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a2:	4b5b      	ldr	r3, [pc, #364]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0xc0>
 80014ae:	e014      	b.n	80014da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b0:	f7ff fcda 	bl	8000e68 <HAL_GetTick>
 80014b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b6:	e008      	b.n	80014ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014b8:	f7ff fcd6 	bl	8000e68 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	2b64      	cmp	r3, #100	; 0x64
 80014c4:	d901      	bls.n	80014ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e1f3      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ca:	4b51      	ldr	r3, [pc, #324]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f0      	bne.n	80014b8 <HAL_RCC_OscConfig+0xe8>
 80014d6:	e000      	b.n	80014da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d063      	beq.n	80015ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014e6:	4b4a      	ldr	r3, [pc, #296]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	f003 030c 	and.w	r3, r3, #12
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00b      	beq.n	800150a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014f2:	4b47      	ldr	r3, [pc, #284]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014fa:	2b08      	cmp	r3, #8
 80014fc:	d11c      	bne.n	8001538 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014fe:	4b44      	ldr	r3, [pc, #272]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d116      	bne.n	8001538 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800150a:	4b41      	ldr	r3, [pc, #260]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0302 	and.w	r3, r3, #2
 8001512:	2b00      	cmp	r3, #0
 8001514:	d005      	beq.n	8001522 <HAL_RCC_OscConfig+0x152>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	68db      	ldr	r3, [r3, #12]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d001      	beq.n	8001522 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e1c7      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001522:	4b3b      	ldr	r3, [pc, #236]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	4937      	ldr	r1, [pc, #220]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001532:	4313      	orrs	r3, r2
 8001534:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001536:	e03a      	b.n	80015ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d020      	beq.n	8001582 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001540:	4b34      	ldr	r3, [pc, #208]	; (8001614 <HAL_RCC_OscConfig+0x244>)
 8001542:	2201      	movs	r2, #1
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001546:	f7ff fc8f 	bl	8000e68 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff fc8b 	bl	8000e68 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e1a8      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001560:	4b2b      	ldr	r3, [pc, #172]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0302 	and.w	r3, r3, #2
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f0      	beq.n	800154e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800156c:	4b28      	ldr	r3, [pc, #160]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4925      	ldr	r1, [pc, #148]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 800157c:	4313      	orrs	r3, r2
 800157e:	600b      	str	r3, [r1, #0]
 8001580:	e015      	b.n	80015ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001582:	4b24      	ldr	r3, [pc, #144]	; (8001614 <HAL_RCC_OscConfig+0x244>)
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001588:	f7ff fc6e 	bl	8000e68 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800158e:	e008      	b.n	80015a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001590:	f7ff fc6a 	bl	8000e68 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	2b02      	cmp	r3, #2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e187      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015a2:	4b1b      	ldr	r3, [pc, #108]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d1f0      	bne.n	8001590 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0308 	and.w	r3, r3, #8
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d036      	beq.n	8001628 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d016      	beq.n	80015f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015c2:	4b15      	ldr	r3, [pc, #84]	; (8001618 <HAL_RCC_OscConfig+0x248>)
 80015c4:	2201      	movs	r2, #1
 80015c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015c8:	f7ff fc4e 	bl	8000e68 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015d0:	f7ff fc4a 	bl	8000e68 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e167      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015e2:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <HAL_RCC_OscConfig+0x240>)
 80015e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015e6:	f003 0302 	and.w	r3, r3, #2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0f0      	beq.n	80015d0 <HAL_RCC_OscConfig+0x200>
 80015ee:	e01b      	b.n	8001628 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f0:	4b09      	ldr	r3, [pc, #36]	; (8001618 <HAL_RCC_OscConfig+0x248>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f6:	f7ff fc37 	bl	8000e68 <HAL_GetTick>
 80015fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015fc:	e00e      	b.n	800161c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015fe:	f7ff fc33 	bl	8000e68 <HAL_GetTick>
 8001602:	4602      	mov	r2, r0
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d907      	bls.n	800161c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e150      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
 8001610:	40023800 	.word	0x40023800
 8001614:	42470000 	.word	0x42470000
 8001618:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800161c:	4b88      	ldr	r3, [pc, #544]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800161e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001620:	f003 0302 	and.w	r3, r3, #2
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1ea      	bne.n	80015fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0304 	and.w	r3, r3, #4
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 8097 	beq.w	8001764 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001636:	2300      	movs	r3, #0
 8001638:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800163a:	4b81      	ldr	r3, [pc, #516]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10f      	bne.n	8001666 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4b7d      	ldr	r3, [pc, #500]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a7c      	ldr	r2, [pc, #496]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b7a      	ldr	r3, [pc, #488]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001662:	2301      	movs	r3, #1
 8001664:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001666:	4b77      	ldr	r3, [pc, #476]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800166e:	2b00      	cmp	r3, #0
 8001670:	d118      	bne.n	80016a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001672:	4b74      	ldr	r3, [pc, #464]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a73      	ldr	r2, [pc, #460]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 8001678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800167c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800167e:	f7ff fbf3 	bl	8000e68 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001686:	f7ff fbef 	bl	8000e68 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e10c      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	4b6a      	ldr	r3, [pc, #424]	; (8001844 <HAL_RCC_OscConfig+0x474>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x2ea>
 80016ac:	4b64      	ldr	r3, [pc, #400]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b0:	4a63      	ldr	r2, [pc, #396]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6713      	str	r3, [r2, #112]	; 0x70
 80016b8:	e01c      	b.n	80016f4 <HAL_RCC_OscConfig+0x324>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	2b05      	cmp	r3, #5
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x30c>
 80016c2:	4b5f      	ldr	r3, [pc, #380]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c6:	4a5e      	ldr	r2, [pc, #376]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016c8:	f043 0304 	orr.w	r3, r3, #4
 80016cc:	6713      	str	r3, [r2, #112]	; 0x70
 80016ce:	4b5c      	ldr	r3, [pc, #368]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016d2:	4a5b      	ldr	r2, [pc, #364]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6713      	str	r3, [r2, #112]	; 0x70
 80016da:	e00b      	b.n	80016f4 <HAL_RCC_OscConfig+0x324>
 80016dc:	4b58      	ldr	r3, [pc, #352]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e0:	4a57      	ldr	r2, [pc, #348]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016e2:	f023 0301 	bic.w	r3, r3, #1
 80016e6:	6713      	str	r3, [r2, #112]	; 0x70
 80016e8:	4b55      	ldr	r3, [pc, #340]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ec:	4a54      	ldr	r2, [pc, #336]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80016ee:	f023 0304 	bic.w	r3, r3, #4
 80016f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d015      	beq.n	8001728 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016fc:	f7ff fbb4 	bl	8000e68 <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001702:	e00a      	b.n	800171a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001704:	f7ff fbb0 	bl	8000e68 <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001712:	4293      	cmp	r3, r2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e0cb      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171a:	4b49      	ldr	r3, [pc, #292]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800171c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d0ee      	beq.n	8001704 <HAL_RCC_OscConfig+0x334>
 8001726:	e014      	b.n	8001752 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001728:	f7ff fb9e 	bl	8000e68 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800172e:	e00a      	b.n	8001746 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001730:	f7ff fb9a 	bl	8000e68 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	f241 3288 	movw	r2, #5000	; 0x1388
 800173e:	4293      	cmp	r3, r2
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e0b5      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001746:	4b3e      	ldr	r3, [pc, #248]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1ee      	bne.n	8001730 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001752:	7dfb      	ldrb	r3, [r7, #23]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d105      	bne.n	8001764 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001758:	4b39      	ldr	r3, [pc, #228]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	4a38      	ldr	r2, [pc, #224]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 800175e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001762:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	699b      	ldr	r3, [r3, #24]
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 80a1 	beq.w	80018b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800176e:	4b34      	ldr	r3, [pc, #208]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b08      	cmp	r3, #8
 8001778:	d05c      	beq.n	8001834 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	2b02      	cmp	r3, #2
 8001780:	d141      	bne.n	8001806 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001782:	4b31      	ldr	r3, [pc, #196]	; (8001848 <HAL_RCC_OscConfig+0x478>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001788:	f7ff fb6e 	bl	8000e68 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800178e:	e008      	b.n	80017a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001790:	f7ff fb6a 	bl	8000e68 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e087      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a2:	4b27      	ldr	r3, [pc, #156]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d1f0      	bne.n	8001790 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69da      	ldr	r2, [r3, #28]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a1b      	ldr	r3, [r3, #32]
 80017b6:	431a      	orrs	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	019b      	lsls	r3, r3, #6
 80017be:	431a      	orrs	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	085b      	lsrs	r3, r3, #1
 80017c6:	3b01      	subs	r3, #1
 80017c8:	041b      	lsls	r3, r3, #16
 80017ca:	431a      	orrs	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	061b      	lsls	r3, r3, #24
 80017d2:	491b      	ldr	r1, [pc, #108]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80017d4:	4313      	orrs	r3, r2
 80017d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_RCC_OscConfig+0x478>)
 80017da:	2201      	movs	r2, #1
 80017dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017de:	f7ff fb43 	bl	8000e68 <HAL_GetTick>
 80017e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e6:	f7ff fb3f 	bl	8000e68 <HAL_GetTick>
 80017ea:	4602      	mov	r2, r0
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e05c      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017f8:	4b11      	ldr	r3, [pc, #68]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0f0      	beq.n	80017e6 <HAL_RCC_OscConfig+0x416>
 8001804:	e054      	b.n	80018b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001806:	4b10      	ldr	r3, [pc, #64]	; (8001848 <HAL_RCC_OscConfig+0x478>)
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180c:	f7ff fb2c 	bl	8000e68 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001814:	f7ff fb28 	bl	8000e68 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e045      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <HAL_RCC_OscConfig+0x470>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1f0      	bne.n	8001814 <HAL_RCC_OscConfig+0x444>
 8001832:	e03d      	b.n	80018b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d107      	bne.n	800184c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e038      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
 8001840:	40023800 	.word	0x40023800
 8001844:	40007000 	.word	0x40007000
 8001848:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800184c:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <HAL_RCC_OscConfig+0x4ec>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	2b01      	cmp	r3, #1
 8001858:	d028      	beq.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001864:	429a      	cmp	r2, r3
 8001866:	d121      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001872:	429a      	cmp	r2, r3
 8001874:	d11a      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800187c:	4013      	ands	r3, r2
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001882:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001884:	4293      	cmp	r3, r2
 8001886:	d111      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001892:	085b      	lsrs	r3, r3, #1
 8001894:	3b01      	subs	r3, #1
 8001896:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001898:	429a      	cmp	r2, r3
 800189a:	d107      	bne.n	80018ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d001      	beq.n	80018b0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e000      	b.n	80018b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800

080018c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
 80018c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d101      	bne.n	80018d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0cc      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018d4:	4b68      	ldr	r3, [pc, #416]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0307 	and.w	r3, r3, #7
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d90c      	bls.n	80018fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018e2:	4b65      	ldr	r3, [pc, #404]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018e4:	683a      	ldr	r2, [r7, #0]
 80018e6:	b2d2      	uxtb	r2, r2
 80018e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ea:	4b63      	ldr	r3, [pc, #396]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f003 0307 	and.w	r3, r3, #7
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d001      	beq.n	80018fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e0b8      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0302 	and.w	r3, r3, #2
 8001904:	2b00      	cmp	r3, #0
 8001906:	d020      	beq.n	800194a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d005      	beq.n	8001920 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001914:	4b59      	ldr	r3, [pc, #356]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	4a58      	ldr	r2, [pc, #352]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800191a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800191e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800192c:	4b53      	ldr	r3, [pc, #332]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	4a52      	ldr	r2, [pc, #328]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001932:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001936:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001938:	4b50      	ldr	r3, [pc, #320]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	494d      	ldr	r1, [pc, #308]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001946:	4313      	orrs	r3, r2
 8001948:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0301 	and.w	r3, r3, #1
 8001952:	2b00      	cmp	r3, #0
 8001954:	d044      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d107      	bne.n	800196e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800195e:	4b47      	ldr	r3, [pc, #284]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d119      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e07f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d003      	beq.n	800197e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800197a:	2b03      	cmp	r3, #3
 800197c:	d107      	bne.n	800198e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800197e:	4b3f      	ldr	r3, [pc, #252]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001986:	2b00      	cmp	r3, #0
 8001988:	d109      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e06f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198e:	4b3b      	ldr	r3, [pc, #236]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e067      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800199e:	4b37      	ldr	r3, [pc, #220]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f023 0203 	bic.w	r2, r3, #3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	4934      	ldr	r1, [pc, #208]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019ac:	4313      	orrs	r3, r2
 80019ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019b0:	f7ff fa5a 	bl	8000e68 <HAL_GetTick>
 80019b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019b8:	f7ff fa56 	bl	8000e68 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e04f      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ce:	4b2b      	ldr	r3, [pc, #172]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 020c 	and.w	r2, r3, #12
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	009b      	lsls	r3, r3, #2
 80019dc:	429a      	cmp	r2, r3
 80019de:	d1eb      	bne.n	80019b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019e0:	4b25      	ldr	r3, [pc, #148]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	683a      	ldr	r2, [r7, #0]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d20c      	bcs.n	8001a08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019ee:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019f0:	683a      	ldr	r2, [r7, #0]
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f6:	4b20      	ldr	r3, [pc, #128]	; (8001a78 <HAL_RCC_ClockConfig+0x1b8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d001      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e032      	b.n	8001a6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0304 	and.w	r3, r3, #4
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	4916      	ldr	r1, [pc, #88]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d009      	beq.n	8001a46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a32:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	490e      	ldr	r1, [pc, #56]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	4313      	orrs	r3, r2
 8001a44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a46:	f000 f821 	bl	8001a8c <HAL_RCC_GetSysClockFreq>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	4b0b      	ldr	r3, [pc, #44]	; (8001a7c <HAL_RCC_ClockConfig+0x1bc>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	091b      	lsrs	r3, r3, #4
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	490a      	ldr	r1, [pc, #40]	; (8001a80 <HAL_RCC_ClockConfig+0x1c0>)
 8001a58:	5ccb      	ldrb	r3, [r1, r3]
 8001a5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a5e:	4a09      	ldr	r2, [pc, #36]	; (8001a84 <HAL_RCC_ClockConfig+0x1c4>)
 8001a60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_RCC_ClockConfig+0x1c8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff f9ba 	bl	8000de0 <HAL_InitTick>

  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3710      	adds	r7, #16
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40023c00 	.word	0x40023c00
 8001a7c:	40023800 	.word	0x40023800
 8001a80:	08005504 	.word	0x08005504
 8001a84:	20000000 	.word	0x20000000
 8001a88:	20000004 	.word	0x20000004

08001a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a90:	b094      	sub	sp, #80	; 0x50
 8001a92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	647b      	str	r3, [r7, #68]	; 0x44
 8001a98:	2300      	movs	r3, #0
 8001a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001aa4:	4b79      	ldr	r3, [pc, #484]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 030c 	and.w	r3, r3, #12
 8001aac:	2b08      	cmp	r3, #8
 8001aae:	d00d      	beq.n	8001acc <HAL_RCC_GetSysClockFreq+0x40>
 8001ab0:	2b08      	cmp	r3, #8
 8001ab2:	f200 80e1 	bhi.w	8001c78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d002      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x34>
 8001aba:	2b04      	cmp	r3, #4
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001abe:	e0db      	b.n	8001c78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001ac0:	4b73      	ldr	r3, [pc, #460]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001ac2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001ac4:	e0db      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ac6:	4b73      	ldr	r3, [pc, #460]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x208>)
 8001ac8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001aca:	e0d8      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001acc:	4b6f      	ldr	r3, [pc, #444]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ad4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ad6:	4b6d      	ldr	r3, [pc, #436]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d063      	beq.n	8001baa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ae2:	4b6a      	ldr	r3, [pc, #424]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	099b      	lsrs	r3, r3, #6
 8001ae8:	2200      	movs	r2, #0
 8001aea:	63bb      	str	r3, [r7, #56]	; 0x38
 8001aec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001aee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30
 8001af6:	2300      	movs	r3, #0
 8001af8:	637b      	str	r3, [r7, #52]	; 0x34
 8001afa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001afe:	4622      	mov	r2, r4
 8001b00:	462b      	mov	r3, r5
 8001b02:	f04f 0000 	mov.w	r0, #0
 8001b06:	f04f 0100 	mov.w	r1, #0
 8001b0a:	0159      	lsls	r1, r3, #5
 8001b0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b10:	0150      	lsls	r0, r2, #5
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4621      	mov	r1, r4
 8001b18:	1a51      	subs	r1, r2, r1
 8001b1a:	6139      	str	r1, [r7, #16]
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	eb63 0301 	sbc.w	r3, r3, r1
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	f04f 0300 	mov.w	r3, #0
 8001b2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001b30:	4659      	mov	r1, fp
 8001b32:	018b      	lsls	r3, r1, #6
 8001b34:	4651      	mov	r1, sl
 8001b36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b3a:	4651      	mov	r1, sl
 8001b3c:	018a      	lsls	r2, r1, #6
 8001b3e:	4651      	mov	r1, sl
 8001b40:	ebb2 0801 	subs.w	r8, r2, r1
 8001b44:	4659      	mov	r1, fp
 8001b46:	eb63 0901 	sbc.w	r9, r3, r1
 8001b4a:	f04f 0200 	mov.w	r2, #0
 8001b4e:	f04f 0300 	mov.w	r3, #0
 8001b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b5e:	4690      	mov	r8, r2
 8001b60:	4699      	mov	r9, r3
 8001b62:	4623      	mov	r3, r4
 8001b64:	eb18 0303 	adds.w	r3, r8, r3
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	462b      	mov	r3, r5
 8001b6c:	eb49 0303 	adc.w	r3, r9, r3
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	f04f 0300 	mov.w	r3, #0
 8001b7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b7e:	4629      	mov	r1, r5
 8001b80:	024b      	lsls	r3, r1, #9
 8001b82:	4621      	mov	r1, r4
 8001b84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b88:	4621      	mov	r1, r4
 8001b8a:	024a      	lsls	r2, r1, #9
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b92:	2200      	movs	r2, #0
 8001b94:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b9c:	f7fe fb70 	bl	8000280 <__aeabi_uldivmod>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ba8:	e058      	b.n	8001c5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001baa:	4b38      	ldr	r3, [pc, #224]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	099b      	lsrs	r3, r3, #6
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001bba:	623b      	str	r3, [r7, #32]
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001bc4:	4642      	mov	r2, r8
 8001bc6:	464b      	mov	r3, r9
 8001bc8:	f04f 0000 	mov.w	r0, #0
 8001bcc:	f04f 0100 	mov.w	r1, #0
 8001bd0:	0159      	lsls	r1, r3, #5
 8001bd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001bd6:	0150      	lsls	r0, r2, #5
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4641      	mov	r1, r8
 8001bde:	ebb2 0a01 	subs.w	sl, r2, r1
 8001be2:	4649      	mov	r1, r9
 8001be4:	eb63 0b01 	sbc.w	fp, r3, r1
 8001be8:	f04f 0200 	mov.w	r2, #0
 8001bec:	f04f 0300 	mov.w	r3, #0
 8001bf0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bf4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bf8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bfc:	ebb2 040a 	subs.w	r4, r2, sl
 8001c00:	eb63 050b 	sbc.w	r5, r3, fp
 8001c04:	f04f 0200 	mov.w	r2, #0
 8001c08:	f04f 0300 	mov.w	r3, #0
 8001c0c:	00eb      	lsls	r3, r5, #3
 8001c0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c12:	00e2      	lsls	r2, r4, #3
 8001c14:	4614      	mov	r4, r2
 8001c16:	461d      	mov	r5, r3
 8001c18:	4643      	mov	r3, r8
 8001c1a:	18e3      	adds	r3, r4, r3
 8001c1c:	603b      	str	r3, [r7, #0]
 8001c1e:	464b      	mov	r3, r9
 8001c20:	eb45 0303 	adc.w	r3, r5, r3
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	f04f 0300 	mov.w	r3, #0
 8001c2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c32:	4629      	mov	r1, r5
 8001c34:	028b      	lsls	r3, r1, #10
 8001c36:	4621      	mov	r1, r4
 8001c38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c3c:	4621      	mov	r1, r4
 8001c3e:	028a      	lsls	r2, r1, #10
 8001c40:	4610      	mov	r0, r2
 8001c42:	4619      	mov	r1, r3
 8001c44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c46:	2200      	movs	r2, #0
 8001c48:	61bb      	str	r3, [r7, #24]
 8001c4a:	61fa      	str	r2, [r7, #28]
 8001c4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c50:	f7fe fb16 	bl	8000280 <__aeabi_uldivmod>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4613      	mov	r3, r2
 8001c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x200>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	0c1b      	lsrs	r3, r3, #16
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	3301      	adds	r3, #1
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001c6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c76:	e002      	b.n	8001c7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c78:	4b05      	ldr	r3, [pc, #20]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3750      	adds	r7, #80	; 0x50
 8001c84:	46bd      	mov	sp, r7
 8001c86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	00f42400 	.word	0x00f42400
 8001c94:	007a1200 	.word	0x007a1200

08001c98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	; (8001cac <HAL_RCC_GetHCLKFreq+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000000 	.word	0x20000000

08001cb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cb4:	f7ff fff0 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	0a9b      	lsrs	r3, r3, #10
 8001cc0:	f003 0307 	and.w	r3, r3, #7
 8001cc4:	4903      	ldr	r1, [pc, #12]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cc6:	5ccb      	ldrb	r3, [r1, r3]
 8001cc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	08005514 	.word	0x08005514

08001cd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cdc:	f7ff ffdc 	bl	8001c98 <HAL_RCC_GetHCLKFreq>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	4b05      	ldr	r3, [pc, #20]	; (8001cf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce4:	689b      	ldr	r3, [r3, #8]
 8001ce6:	0b5b      	lsrs	r3, r3, #13
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	4903      	ldr	r1, [pc, #12]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cee:	5ccb      	ldrb	r3, [r1, r3]
 8001cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	40023800 	.word	0x40023800
 8001cfc:	08005514 	.word	0x08005514

08001d00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e07b      	b.n	8001e0a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d108      	bne.n	8001d2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d22:	d009      	beq.n	8001d38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	61da      	str	r2, [r3, #28]
 8001d2a:	e005      	b.n	8001d38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2200      	movs	r2, #0
 8001d36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d106      	bne.n	8001d58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7fe fe54 	bl	8000a00 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001d80:	431a      	orrs	r2, r3
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	691b      	ldr	r3, [r3, #16]
 8001d90:	f003 0302 	and.w	r3, r3, #2
 8001d94:	431a      	orrs	r2, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001da8:	431a      	orrs	r2, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001db2:	431a      	orrs	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dbc:	ea42 0103 	orr.w	r1, r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dc4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	699b      	ldr	r3, [r3, #24]
 8001dd4:	0c1b      	lsrs	r3, r3, #16
 8001dd6:	f003 0104 	and.w	r1, r3, #4
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dde:	f003 0210 	and.w	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	430a      	orrs	r2, r1
 8001de8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	69da      	ldr	r2, [r3, #28]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001df8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2201      	movs	r2, #1
 8001e04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001e08:	2300      	movs	r3, #0
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3708      	adds	r7, #8
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}

08001e12 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e12:	b580      	push	{r7, lr}
 8001e14:	b088      	sub	sp, #32
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	60f8      	str	r0, [r7, #12]
 8001e1a:	60b9      	str	r1, [r7, #8]
 8001e1c:	603b      	str	r3, [r7, #0]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_SPI_Transmit+0x22>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e126      	b.n	8002082 <HAL_SPI_Transmit+0x270>
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e3c:	f7ff f814 	bl	8000e68 <HAL_GetTick>
 8001e40:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8001e42:	88fb      	ldrh	r3, [r7, #6]
 8001e44:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d002      	beq.n	8001e58 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8001e52:	2302      	movs	r3, #2
 8001e54:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e56:	e10b      	b.n	8002070 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_SPI_Transmit+0x52>
 8001e5e:	88fb      	ldrh	r3, [r7, #6]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d102      	bne.n	8001e6a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001e68:	e102      	b.n	8002070 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2203      	movs	r2, #3
 8001e6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2200      	movs	r2, #0
 8001e76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	88fa      	ldrh	r2, [r7, #6]
 8001e82:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	88fa      	ldrh	r2, [r7, #6]
 8001e88:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2200      	movs	r2, #0
 8001e94:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ec0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ed0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001edc:	2b40      	cmp	r3, #64	; 0x40
 8001ede:	d007      	beq.n	8001ef0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001eee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ef8:	d14b      	bne.n	8001f92 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <HAL_SPI_Transmit+0xf6>
 8001f02:	8afb      	ldrh	r3, [r7, #22]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d13e      	bne.n	8001f86 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0c:	881a      	ldrh	r2, [r3, #0]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	1c9a      	adds	r2, r3, #2
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001f2c:	e02b      	b.n	8001f86 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d112      	bne.n	8001f62 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f40:	881a      	ldrh	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4c:	1c9a      	adds	r2, r3, #2
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	86da      	strh	r2, [r3, #54]	; 0x36
 8001f60:	e011      	b.n	8001f86 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001f62:	f7fe ff81 	bl	8000e68 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	683a      	ldr	r2, [r7, #0]
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d803      	bhi.n	8001f7a <HAL_SPI_Transmit+0x168>
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f78:	d102      	bne.n	8001f80 <HAL_SPI_Transmit+0x16e>
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001f84:	e074      	b.n	8002070 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1ce      	bne.n	8001f2e <HAL_SPI_Transmit+0x11c>
 8001f90:	e04c      	b.n	800202c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d002      	beq.n	8001fa0 <HAL_SPI_Transmit+0x18e>
 8001f9a:	8afb      	ldrh	r3, [r7, #22]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d140      	bne.n	8002022 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	330c      	adds	r3, #12
 8001faa:	7812      	ldrb	r2, [r2, #0]
 8001fac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	1c5a      	adds	r2, r3, #1
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	b29a      	uxth	r2, r3
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001fc6:	e02c      	b.n	8002022 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d113      	bne.n	8001ffe <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	330c      	adds	r3, #12
 8001fe0:	7812      	ldrb	r2, [r2, #0]
 8001fe2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	86da      	strh	r2, [r3, #54]	; 0x36
 8001ffc:	e011      	b.n	8002022 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ffe:	f7fe ff33 	bl	8000e68 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	429a      	cmp	r2, r3
 800200c:	d803      	bhi.n	8002016 <HAL_SPI_Transmit+0x204>
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002014:	d102      	bne.n	800201c <HAL_SPI_Transmit+0x20a>
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d102      	bne.n	8002022 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800201c:	2303      	movs	r3, #3
 800201e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002020:	e026      	b.n	8002070 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002026:	b29b      	uxth	r3, r3
 8002028:	2b00      	cmp	r3, #0
 800202a:	d1cd      	bne.n	8001fc8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	6839      	ldr	r1, [r7, #0]
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f000 fa55 	bl	80024e0 <SPI_EndRxTxTransaction>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d002      	beq.n	8002042 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2220      	movs	r2, #32
 8002040:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d10a      	bne.n	8002060 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	613b      	str	r3, [r7, #16]
 800205e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002064:	2b00      	cmp	r3, #0
 8002066:	d002      	beq.n	800206e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	77fb      	strb	r3, [r7, #31]
 800206c:	e000      	b.n	8002070 <HAL_SPI_Transmit+0x25e>
  }

error:
 800206e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2201      	movs	r2, #1
 8002074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2200      	movs	r2, #0
 800207c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002080:	7ffb      	ldrb	r3, [r7, #31]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3720      	adds	r7, #32
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b08c      	sub	sp, #48	; 0x30
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
 8002096:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002098:	2301      	movs	r3, #1
 800209a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800209c:	2300      	movs	r3, #0
 800209e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d101      	bne.n	80020b0 <HAL_SPI_TransmitReceive+0x26>
 80020ac:	2302      	movs	r3, #2
 80020ae:	e18a      	b.n	80023c6 <HAL_SPI_TransmitReceive+0x33c>
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80020b8:	f7fe fed6 	bl	8000e68 <HAL_GetTick>
 80020bc:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80020c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80020ce:	887b      	ldrh	r3, [r7, #2]
 80020d0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80020d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d00f      	beq.n	80020fa <HAL_SPI_TransmitReceive+0x70>
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80020e0:	d107      	bne.n	80020f2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d103      	bne.n	80020f2 <HAL_SPI_TransmitReceive+0x68>
 80020ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d003      	beq.n	80020fa <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80020f2:	2302      	movs	r3, #2
 80020f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80020f8:	e15b      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d005      	beq.n	800210c <HAL_SPI_TransmitReceive+0x82>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d002      	beq.n	800210c <HAL_SPI_TransmitReceive+0x82>
 8002106:	887b      	ldrh	r3, [r7, #2]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d103      	bne.n	8002114 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002112:	e14e      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b04      	cmp	r3, #4
 800211e:	d003      	beq.n	8002128 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	2205      	movs	r2, #5
 8002124:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2200      	movs	r2, #0
 800212c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	887a      	ldrh	r2, [r7, #2]
 8002138:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	887a      	ldrh	r2, [r7, #2]
 800213e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	887a      	ldrh	r2, [r7, #2]
 800214a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	887a      	ldrh	r2, [r7, #2]
 8002150:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2200      	movs	r2, #0
 8002156:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2200      	movs	r2, #0
 800215c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002168:	2b40      	cmp	r3, #64	; 0x40
 800216a:	d007      	beq.n	800217c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800217a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002184:	d178      	bne.n	8002278 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <HAL_SPI_TransmitReceive+0x10a>
 800218e:	8b7b      	ldrh	r3, [r7, #26]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d166      	bne.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002198:	881a      	ldrh	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a4:	1c9a      	adds	r2, r3, #2
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	3b01      	subs	r3, #1
 80021b2:	b29a      	uxth	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021b8:	e053      	b.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d11b      	bne.n	8002200 <HAL_SPI_TransmitReceive+0x176>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d016      	beq.n	8002200 <HAL_SPI_TransmitReceive+0x176>
 80021d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d113      	bne.n	8002200 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021dc:	881a      	ldrh	r2, [r3, #0]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	1c9a      	adds	r2, r3, #2
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	3b01      	subs	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80021fc:	2300      	movs	r3, #0
 80021fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b01      	cmp	r3, #1
 800220c:	d119      	bne.n	8002242 <HAL_SPI_TransmitReceive+0x1b8>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002212:	b29b      	uxth	r3, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	d014      	beq.n	8002242 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002222:	b292      	uxth	r2, r2
 8002224:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800222a:	1c9a      	adds	r2, r3, #2
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002234:	b29b      	uxth	r3, r3
 8002236:	3b01      	subs	r3, #1
 8002238:	b29a      	uxth	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800223e:	2301      	movs	r3, #1
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002242:	f7fe fe11 	bl	8000e68 <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800224e:	429a      	cmp	r2, r3
 8002250:	d807      	bhi.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
 8002252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002258:	d003      	beq.n	8002262 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002260:	e0a7      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002266:	b29b      	uxth	r3, r3
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1a6      	bne.n	80021ba <HAL_SPI_TransmitReceive+0x130>
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002270:	b29b      	uxth	r3, r3
 8002272:	2b00      	cmp	r3, #0
 8002274:	d1a1      	bne.n	80021ba <HAL_SPI_TransmitReceive+0x130>
 8002276:	e07c      	b.n	8002372 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d002      	beq.n	8002286 <HAL_SPI_TransmitReceive+0x1fc>
 8002280:	8b7b      	ldrh	r3, [r7, #26]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d16b      	bne.n	800235e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	330c      	adds	r3, #12
 8002290:	7812      	ldrb	r2, [r2, #0]
 8002292:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	3b01      	subs	r3, #1
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80022ac:	e057      	b.n	800235e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d11c      	bne.n	80022f6 <HAL_SPI_TransmitReceive+0x26c>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d017      	beq.n	80022f6 <HAL_SPI_TransmitReceive+0x26c>
 80022c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d114      	bne.n	80022f6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	330c      	adds	r3, #12
 80022d6:	7812      	ldrb	r2, [r2, #0]
 80022d8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	1c5a      	adds	r2, r3, #1
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80022f2:	2300      	movs	r3, #0
 80022f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d119      	bne.n	8002338 <HAL_SPI_TransmitReceive+0x2ae>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002308:	b29b      	uxth	r3, r3
 800230a:	2b00      	cmp	r3, #0
 800230c:	d014      	beq.n	8002338 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002318:	b2d2      	uxtb	r2, r2
 800231a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800232a:	b29b      	uxth	r3, r3
 800232c:	3b01      	subs	r3, #1
 800232e:	b29a      	uxth	r2, r3
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002334:	2301      	movs	r3, #1
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002338:	f7fe fd96 	bl	8000e68 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002344:	429a      	cmp	r2, r3
 8002346:	d803      	bhi.n	8002350 <HAL_SPI_TransmitReceive+0x2c6>
 8002348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800234a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234e:	d102      	bne.n	8002356 <HAL_SPI_TransmitReceive+0x2cc>
 8002350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002352:	2b00      	cmp	r3, #0
 8002354:	d103      	bne.n	800235e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800235c:	e029      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d1a2      	bne.n	80022ae <HAL_SPI_TransmitReceive+0x224>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800236c:	b29b      	uxth	r3, r3
 800236e:	2b00      	cmp	r3, #0
 8002370:	d19d      	bne.n	80022ae <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002374:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 f8b2 	bl	80024e0 <SPI_EndRxTxTransaction>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d006      	beq.n	8002390 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2220      	movs	r2, #32
 800238c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800238e:	e010      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d10b      	bne.n	80023b0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002398:	2300      	movs	r3, #0
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	617b      	str	r3, [r7, #20]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	617b      	str	r3, [r7, #20]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	e000      	b.n	80023b2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80023b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	2201      	movs	r2, #1
 80023b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80023c2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3730      	adds	r7, #48	; 0x30
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b088      	sub	sp, #32
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	603b      	str	r3, [r7, #0]
 80023dc:	4613      	mov	r3, r2
 80023de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80023e0:	f7fe fd42 	bl	8000e68 <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023e8:	1a9b      	subs	r3, r3, r2
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	4413      	add	r3, r2
 80023ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80023f0:	f7fe fd3a 	bl	8000e68 <HAL_GetTick>
 80023f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80023f6:	4b39      	ldr	r3, [pc, #228]	; (80024dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	015b      	lsls	r3, r3, #5
 80023fc:	0d1b      	lsrs	r3, r3, #20
 80023fe:	69fa      	ldr	r2, [r7, #28]
 8002400:	fb02 f303 	mul.w	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002406:	e054      	b.n	80024b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800240e:	d050      	beq.n	80024b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002410:	f7fe fd2a 	bl	8000e68 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	429a      	cmp	r2, r3
 800241e:	d902      	bls.n	8002426 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002420:	69fb      	ldr	r3, [r7, #28]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d13d      	bne.n	80024a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002434:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800243e:	d111      	bne.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002448:	d004      	beq.n	8002454 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002452:	d107      	bne.n	8002464 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002462:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800246c:	d10f      	bne.n	800248e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800248c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2201      	movs	r2, #1
 8002492:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e017      	b.n	80024d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	4013      	ands	r3, r2
 80024bc:	68ba      	ldr	r2, [r7, #8]
 80024be:	429a      	cmp	r2, r3
 80024c0:	bf0c      	ite	eq
 80024c2:	2301      	moveq	r3, #1
 80024c4:	2300      	movne	r3, #0
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	461a      	mov	r2, r3
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d19b      	bne.n	8002408 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3720      	adds	r7, #32
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000000 	.word	0x20000000

080024e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af02      	add	r7, sp, #8
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80024ec:	4b1b      	ldr	r3, [pc, #108]	; (800255c <SPI_EndRxTxTransaction+0x7c>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a1b      	ldr	r2, [pc, #108]	; (8002560 <SPI_EndRxTxTransaction+0x80>)
 80024f2:	fba2 2303 	umull	r2, r3, r2, r3
 80024f6:	0d5b      	lsrs	r3, r3, #21
 80024f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024fc:	fb02 f303 	mul.w	r3, r2, r3
 8002500:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800250a:	d112      	bne.n	8002532 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	2200      	movs	r2, #0
 8002514:	2180      	movs	r1, #128	; 0x80
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f7ff ff5a 	bl	80023d0 <SPI_WaitFlagStateUntilTimeout>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d016      	beq.n	8002550 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002526:	f043 0220 	orr.w	r2, r3, #32
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e00f      	b.n	8002552 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d00a      	beq.n	800254e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	3b01      	subs	r3, #1
 800253c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002548:	2b80      	cmp	r3, #128	; 0x80
 800254a:	d0f2      	beq.n	8002532 <SPI_EndRxTxTransaction+0x52>
 800254c:	e000      	b.n	8002550 <SPI_EndRxTxTransaction+0x70>
        break;
 800254e:	bf00      	nop
  }

  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3718      	adds	r7, #24
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	20000000 	.word	0x20000000
 8002560:	165e9f81 	.word	0x165e9f81

08002564 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e03f      	b.n	80025f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d106      	bne.n	8002590 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7fe fa80 	bl	8000a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2224      	movs	r2, #36	; 0x24
 8002594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68da      	ldr	r2, [r3, #12]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 f929 	bl	8002800 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	695a      	ldr	r2, [r3, #20]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68da      	ldr	r2, [r3, #12]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2220      	movs	r2, #32
 80025e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2220      	movs	r2, #32
 80025f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b08a      	sub	sp, #40	; 0x28
 8002602:	af02      	add	r7, sp, #8
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	4613      	mov	r3, r2
 800260c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b20      	cmp	r3, #32
 800261c:	d17c      	bne.n	8002718 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d002      	beq.n	800262a <HAL_UART_Transmit+0x2c>
 8002624:	88fb      	ldrh	r3, [r7, #6]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d101      	bne.n	800262e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e075      	b.n	800271a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002634:	2b01      	cmp	r3, #1
 8002636:	d101      	bne.n	800263c <HAL_UART_Transmit+0x3e>
 8002638:	2302      	movs	r3, #2
 800263a:	e06e      	b.n	800271a <HAL_UART_Transmit+0x11c>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2221      	movs	r2, #33	; 0x21
 800264e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002652:	f7fe fc09 	bl	8000e68 <HAL_GetTick>
 8002656:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	88fa      	ldrh	r2, [r7, #6]
 800265c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	88fa      	ldrh	r2, [r7, #6]
 8002662:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800266c:	d108      	bne.n	8002680 <HAL_UART_Transmit+0x82>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d104      	bne.n	8002680 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002676:	2300      	movs	r3, #0
 8002678:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	e003      	b.n	8002688 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002684:	2300      	movs	r3, #0
 8002686:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002690:	e02a      	b.n	80026e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	2200      	movs	r2, #0
 800269a:	2180      	movs	r1, #128	; 0x80
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 f840 	bl	8002722 <UART_WaitOnFlagUntilTimeout>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e036      	b.n	800271a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10b      	bne.n	80026ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026b2:	69bb      	ldr	r3, [r7, #24]
 80026b4:	881b      	ldrh	r3, [r3, #0]
 80026b6:	461a      	mov	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	3302      	adds	r3, #2
 80026c6:	61bb      	str	r3, [r7, #24]
 80026c8:	e007      	b.n	80026da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	781a      	ldrb	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	3301      	adds	r3, #1
 80026d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29a      	uxth	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1cf      	bne.n	8002692 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	2200      	movs	r2, #0
 80026fa:	2140      	movs	r1, #64	; 0x40
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f000 f810 	bl	8002722 <UART_WaitOnFlagUntilTimeout>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002708:	2303      	movs	r3, #3
 800270a:	e006      	b.n	800271a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2220      	movs	r2, #32
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002714:	2300      	movs	r3, #0
 8002716:	e000      	b.n	800271a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002718:	2302      	movs	r3, #2
  }
}
 800271a:	4618      	mov	r0, r3
 800271c:	3720      	adds	r7, #32
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}

08002722 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002722:	b580      	push	{r7, lr}
 8002724:	b090      	sub	sp, #64	; 0x40
 8002726:	af00      	add	r7, sp, #0
 8002728:	60f8      	str	r0, [r7, #12]
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	603b      	str	r3, [r7, #0]
 800272e:	4613      	mov	r3, r2
 8002730:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002732:	e050      	b.n	80027d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002734:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800273a:	d04c      	beq.n	80027d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800273c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800273e:	2b00      	cmp	r3, #0
 8002740:	d007      	beq.n	8002752 <UART_WaitOnFlagUntilTimeout+0x30>
 8002742:	f7fe fb91 	bl	8000e68 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800274e:	429a      	cmp	r2, r3
 8002750:	d241      	bcs.n	80027d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	330c      	adds	r3, #12
 8002758:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800275a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800275c:	e853 3f00 	ldrex	r3, [r3]
 8002760:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002768:	63fb      	str	r3, [r7, #60]	; 0x3c
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	330c      	adds	r3, #12
 8002770:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002772:	637a      	str	r2, [r7, #52]	; 0x34
 8002774:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002776:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002778:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800277a:	e841 2300 	strex	r3, r2, [r1]
 800277e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1e5      	bne.n	8002752 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	3314      	adds	r3, #20
 800278c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	e853 3f00 	ldrex	r3, [r3]
 8002794:	613b      	str	r3, [r7, #16]
   return(result);
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	f023 0301 	bic.w	r3, r3, #1
 800279c:	63bb      	str	r3, [r7, #56]	; 0x38
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	3314      	adds	r3, #20
 80027a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027a6:	623a      	str	r2, [r7, #32]
 80027a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027aa:	69f9      	ldr	r1, [r7, #28]
 80027ac:	6a3a      	ldr	r2, [r7, #32]
 80027ae:	e841 2300 	strex	r3, r2, [r1]
 80027b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1e5      	bne.n	8002786 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2220      	movs	r2, #32
 80027be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2220      	movs	r2, #32
 80027c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e00f      	b.n	80027f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	4013      	ands	r3, r2
 80027e0:	68ba      	ldr	r2, [r7, #8]
 80027e2:	429a      	cmp	r2, r3
 80027e4:	bf0c      	ite	eq
 80027e6:	2301      	moveq	r3, #1
 80027e8:	2300      	movne	r3, #0
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	461a      	mov	r2, r3
 80027ee:	79fb      	ldrb	r3, [r7, #7]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d09f      	beq.n	8002734 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3740      	adds	r7, #64	; 0x40
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
	...

08002800 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002804:	b0c0      	sub	sp, #256	; 0x100
 8002806:	af00      	add	r7, sp, #0
 8002808:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800281c:	68d9      	ldr	r1, [r3, #12]
 800281e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	ea40 0301 	orr.w	r3, r0, r1
 8002828:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800282a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800282e:	689a      	ldr	r2, [r3, #8]
 8002830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	431a      	orrs	r2, r3
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	431a      	orrs	r2, r3
 8002840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002844:	69db      	ldr	r3, [r3, #28]
 8002846:	4313      	orrs	r3, r2
 8002848:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800284c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002858:	f021 010c 	bic.w	r1, r1, #12
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002866:	430b      	orrs	r3, r1
 8002868:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800286a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002876:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800287a:	6999      	ldr	r1, [r3, #24]
 800287c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	ea40 0301 	orr.w	r3, r0, r1
 8002886:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4b8f      	ldr	r3, [pc, #572]	; (8002acc <UART_SetConfig+0x2cc>)
 8002890:	429a      	cmp	r2, r3
 8002892:	d005      	beq.n	80028a0 <UART_SetConfig+0xa0>
 8002894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4b8d      	ldr	r3, [pc, #564]	; (8002ad0 <UART_SetConfig+0x2d0>)
 800289c:	429a      	cmp	r2, r3
 800289e:	d104      	bne.n	80028aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028a0:	f7ff fa1a 	bl	8001cd8 <HAL_RCC_GetPCLK2Freq>
 80028a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80028a8:	e003      	b.n	80028b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028aa:	f7ff fa01 	bl	8001cb0 <HAL_RCC_GetPCLK1Freq>
 80028ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028bc:	f040 810c 	bne.w	8002ad8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028c4:	2200      	movs	r2, #0
 80028c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80028ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80028d2:	4622      	mov	r2, r4
 80028d4:	462b      	mov	r3, r5
 80028d6:	1891      	adds	r1, r2, r2
 80028d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80028da:	415b      	adcs	r3, r3
 80028dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028e2:	4621      	mov	r1, r4
 80028e4:	eb12 0801 	adds.w	r8, r2, r1
 80028e8:	4629      	mov	r1, r5
 80028ea:	eb43 0901 	adc.w	r9, r3, r1
 80028ee:	f04f 0200 	mov.w	r2, #0
 80028f2:	f04f 0300 	mov.w	r3, #0
 80028f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002902:	4690      	mov	r8, r2
 8002904:	4699      	mov	r9, r3
 8002906:	4623      	mov	r3, r4
 8002908:	eb18 0303 	adds.w	r3, r8, r3
 800290c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002910:	462b      	mov	r3, r5
 8002912:	eb49 0303 	adc.w	r3, r9, r3
 8002916:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800291a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002926:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800292a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800292e:	460b      	mov	r3, r1
 8002930:	18db      	adds	r3, r3, r3
 8002932:	653b      	str	r3, [r7, #80]	; 0x50
 8002934:	4613      	mov	r3, r2
 8002936:	eb42 0303 	adc.w	r3, r2, r3
 800293a:	657b      	str	r3, [r7, #84]	; 0x54
 800293c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002940:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002944:	f7fd fc9c 	bl	8000280 <__aeabi_uldivmod>
 8002948:	4602      	mov	r2, r0
 800294a:	460b      	mov	r3, r1
 800294c:	4b61      	ldr	r3, [pc, #388]	; (8002ad4 <UART_SetConfig+0x2d4>)
 800294e:	fba3 2302 	umull	r2, r3, r3, r2
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	011c      	lsls	r4, r3, #4
 8002956:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800295a:	2200      	movs	r2, #0
 800295c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002960:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002964:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002968:	4642      	mov	r2, r8
 800296a:	464b      	mov	r3, r9
 800296c:	1891      	adds	r1, r2, r2
 800296e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002970:	415b      	adcs	r3, r3
 8002972:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002974:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002978:	4641      	mov	r1, r8
 800297a:	eb12 0a01 	adds.w	sl, r2, r1
 800297e:	4649      	mov	r1, r9
 8002980:	eb43 0b01 	adc.w	fp, r3, r1
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	f04f 0300 	mov.w	r3, #0
 800298c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002990:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002994:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002998:	4692      	mov	sl, r2
 800299a:	469b      	mov	fp, r3
 800299c:	4643      	mov	r3, r8
 800299e:	eb1a 0303 	adds.w	r3, sl, r3
 80029a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80029a6:	464b      	mov	r3, r9
 80029a8:	eb4b 0303 	adc.w	r3, fp, r3
 80029ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80029b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80029bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80029c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80029c4:	460b      	mov	r3, r1
 80029c6:	18db      	adds	r3, r3, r3
 80029c8:	643b      	str	r3, [r7, #64]	; 0x40
 80029ca:	4613      	mov	r3, r2
 80029cc:	eb42 0303 	adc.w	r3, r2, r3
 80029d0:	647b      	str	r3, [r7, #68]	; 0x44
 80029d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80029d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80029da:	f7fd fc51 	bl	8000280 <__aeabi_uldivmod>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	4611      	mov	r1, r2
 80029e4:	4b3b      	ldr	r3, [pc, #236]	; (8002ad4 <UART_SetConfig+0x2d4>)
 80029e6:	fba3 2301 	umull	r2, r3, r3, r1
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2264      	movs	r2, #100	; 0x64
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	1acb      	subs	r3, r1, r3
 80029f4:	00db      	lsls	r3, r3, #3
 80029f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80029fa:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <UART_SetConfig+0x2d4>)
 80029fc:	fba3 2302 	umull	r2, r3, r3, r2
 8002a00:	095b      	lsrs	r3, r3, #5
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002a08:	441c      	add	r4, r3
 8002a0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002a14:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002a18:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	464b      	mov	r3, r9
 8002a20:	1891      	adds	r1, r2, r2
 8002a22:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a24:	415b      	adcs	r3, r3
 8002a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002a28:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002a2c:	4641      	mov	r1, r8
 8002a2e:	1851      	adds	r1, r2, r1
 8002a30:	6339      	str	r1, [r7, #48]	; 0x30
 8002a32:	4649      	mov	r1, r9
 8002a34:	414b      	adcs	r3, r1
 8002a36:	637b      	str	r3, [r7, #52]	; 0x34
 8002a38:	f04f 0200 	mov.w	r2, #0
 8002a3c:	f04f 0300 	mov.w	r3, #0
 8002a40:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002a44:	4659      	mov	r1, fp
 8002a46:	00cb      	lsls	r3, r1, #3
 8002a48:	4651      	mov	r1, sl
 8002a4a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a4e:	4651      	mov	r1, sl
 8002a50:	00ca      	lsls	r2, r1, #3
 8002a52:	4610      	mov	r0, r2
 8002a54:	4619      	mov	r1, r3
 8002a56:	4603      	mov	r3, r0
 8002a58:	4642      	mov	r2, r8
 8002a5a:	189b      	adds	r3, r3, r2
 8002a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a60:	464b      	mov	r3, r9
 8002a62:	460a      	mov	r2, r1
 8002a64:	eb42 0303 	adc.w	r3, r2, r3
 8002a68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a78:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a7c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a80:	460b      	mov	r3, r1
 8002a82:	18db      	adds	r3, r3, r3
 8002a84:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a86:	4613      	mov	r3, r2
 8002a88:	eb42 0303 	adc.w	r3, r2, r3
 8002a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a92:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a96:	f7fd fbf3 	bl	8000280 <__aeabi_uldivmod>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	460b      	mov	r3, r1
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	; (8002ad4 <UART_SetConfig+0x2d4>)
 8002aa0:	fba3 1302 	umull	r1, r3, r3, r2
 8002aa4:	095b      	lsrs	r3, r3, #5
 8002aa6:	2164      	movs	r1, #100	; 0x64
 8002aa8:	fb01 f303 	mul.w	r3, r1, r3
 8002aac:	1ad3      	subs	r3, r2, r3
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	3332      	adds	r3, #50	; 0x32
 8002ab2:	4a08      	ldr	r2, [pc, #32]	; (8002ad4 <UART_SetConfig+0x2d4>)
 8002ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab8:	095b      	lsrs	r3, r3, #5
 8002aba:	f003 0207 	and.w	r2, r3, #7
 8002abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4422      	add	r2, r4
 8002ac6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ac8:	e105      	b.n	8002cd6 <UART_SetConfig+0x4d6>
 8002aca:	bf00      	nop
 8002acc:	40011000 	.word	0x40011000
 8002ad0:	40011400 	.word	0x40011400
 8002ad4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ad8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002adc:	2200      	movs	r2, #0
 8002ade:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002ae2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002ae6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002aea:	4642      	mov	r2, r8
 8002aec:	464b      	mov	r3, r9
 8002aee:	1891      	adds	r1, r2, r2
 8002af0:	6239      	str	r1, [r7, #32]
 8002af2:	415b      	adcs	r3, r3
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
 8002af6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002afa:	4641      	mov	r1, r8
 8002afc:	1854      	adds	r4, r2, r1
 8002afe:	4649      	mov	r1, r9
 8002b00:	eb43 0501 	adc.w	r5, r3, r1
 8002b04:	f04f 0200 	mov.w	r2, #0
 8002b08:	f04f 0300 	mov.w	r3, #0
 8002b0c:	00eb      	lsls	r3, r5, #3
 8002b0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b12:	00e2      	lsls	r2, r4, #3
 8002b14:	4614      	mov	r4, r2
 8002b16:	461d      	mov	r5, r3
 8002b18:	4643      	mov	r3, r8
 8002b1a:	18e3      	adds	r3, r4, r3
 8002b1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002b20:	464b      	mov	r3, r9
 8002b22:	eb45 0303 	adc.w	r3, r5, r3
 8002b26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002b36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b3a:	f04f 0200 	mov.w	r2, #0
 8002b3e:	f04f 0300 	mov.w	r3, #0
 8002b42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b46:	4629      	mov	r1, r5
 8002b48:	008b      	lsls	r3, r1, #2
 8002b4a:	4621      	mov	r1, r4
 8002b4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b50:	4621      	mov	r1, r4
 8002b52:	008a      	lsls	r2, r1, #2
 8002b54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002b58:	f7fd fb92 	bl	8000280 <__aeabi_uldivmod>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	4b60      	ldr	r3, [pc, #384]	; (8002ce4 <UART_SetConfig+0x4e4>)
 8002b62:	fba3 2302 	umull	r2, r3, r3, r2
 8002b66:	095b      	lsrs	r3, r3, #5
 8002b68:	011c      	lsls	r4, r3, #4
 8002b6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b6e:	2200      	movs	r2, #0
 8002b70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b7c:	4642      	mov	r2, r8
 8002b7e:	464b      	mov	r3, r9
 8002b80:	1891      	adds	r1, r2, r2
 8002b82:	61b9      	str	r1, [r7, #24]
 8002b84:	415b      	adcs	r3, r3
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b8c:	4641      	mov	r1, r8
 8002b8e:	1851      	adds	r1, r2, r1
 8002b90:	6139      	str	r1, [r7, #16]
 8002b92:	4649      	mov	r1, r9
 8002b94:	414b      	adcs	r3, r1
 8002b96:	617b      	str	r3, [r7, #20]
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ba4:	4659      	mov	r1, fp
 8002ba6:	00cb      	lsls	r3, r1, #3
 8002ba8:	4651      	mov	r1, sl
 8002baa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bae:	4651      	mov	r1, sl
 8002bb0:	00ca      	lsls	r2, r1, #3
 8002bb2:	4610      	mov	r0, r2
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4642      	mov	r2, r8
 8002bba:	189b      	adds	r3, r3, r2
 8002bbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002bc0:	464b      	mov	r3, r9
 8002bc2:	460a      	mov	r2, r1
 8002bc4:	eb42 0303 	adc.w	r3, r2, r3
 8002bc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	67bb      	str	r3, [r7, #120]	; 0x78
 8002bd6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002bd8:	f04f 0200 	mov.w	r2, #0
 8002bdc:	f04f 0300 	mov.w	r3, #0
 8002be0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002be4:	4649      	mov	r1, r9
 8002be6:	008b      	lsls	r3, r1, #2
 8002be8:	4641      	mov	r1, r8
 8002bea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bee:	4641      	mov	r1, r8
 8002bf0:	008a      	lsls	r2, r1, #2
 8002bf2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002bf6:	f7fd fb43 	bl	8000280 <__aeabi_uldivmod>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4b39      	ldr	r3, [pc, #228]	; (8002ce4 <UART_SetConfig+0x4e4>)
 8002c00:	fba3 1302 	umull	r1, r3, r3, r2
 8002c04:	095b      	lsrs	r3, r3, #5
 8002c06:	2164      	movs	r1, #100	; 0x64
 8002c08:	fb01 f303 	mul.w	r3, r1, r3
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	011b      	lsls	r3, r3, #4
 8002c10:	3332      	adds	r3, #50	; 0x32
 8002c12:	4a34      	ldr	r2, [pc, #208]	; (8002ce4 <UART_SetConfig+0x4e4>)
 8002c14:	fba2 2303 	umull	r2, r3, r2, r3
 8002c18:	095b      	lsrs	r3, r3, #5
 8002c1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c1e:	441c      	add	r4, r3
 8002c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c24:	2200      	movs	r2, #0
 8002c26:	673b      	str	r3, [r7, #112]	; 0x70
 8002c28:	677a      	str	r2, [r7, #116]	; 0x74
 8002c2a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002c2e:	4642      	mov	r2, r8
 8002c30:	464b      	mov	r3, r9
 8002c32:	1891      	adds	r1, r2, r2
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	415b      	adcs	r3, r3
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c3e:	4641      	mov	r1, r8
 8002c40:	1851      	adds	r1, r2, r1
 8002c42:	6039      	str	r1, [r7, #0]
 8002c44:	4649      	mov	r1, r9
 8002c46:	414b      	adcs	r3, r1
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	f04f 0300 	mov.w	r3, #0
 8002c52:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c56:	4659      	mov	r1, fp
 8002c58:	00cb      	lsls	r3, r1, #3
 8002c5a:	4651      	mov	r1, sl
 8002c5c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c60:	4651      	mov	r1, sl
 8002c62:	00ca      	lsls	r2, r1, #3
 8002c64:	4610      	mov	r0, r2
 8002c66:	4619      	mov	r1, r3
 8002c68:	4603      	mov	r3, r0
 8002c6a:	4642      	mov	r2, r8
 8002c6c:	189b      	adds	r3, r3, r2
 8002c6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c70:	464b      	mov	r3, r9
 8002c72:	460a      	mov	r2, r1
 8002c74:	eb42 0303 	adc.w	r3, r2, r3
 8002c78:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	663b      	str	r3, [r7, #96]	; 0x60
 8002c84:	667a      	str	r2, [r7, #100]	; 0x64
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c92:	4649      	mov	r1, r9
 8002c94:	008b      	lsls	r3, r1, #2
 8002c96:	4641      	mov	r1, r8
 8002c98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c9c:	4641      	mov	r1, r8
 8002c9e:	008a      	lsls	r2, r1, #2
 8002ca0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002ca4:	f7fd faec 	bl	8000280 <__aeabi_uldivmod>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	460b      	mov	r3, r1
 8002cac:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <UART_SetConfig+0x4e4>)
 8002cae:	fba3 1302 	umull	r1, r3, r3, r2
 8002cb2:	095b      	lsrs	r3, r3, #5
 8002cb4:	2164      	movs	r1, #100	; 0x64
 8002cb6:	fb01 f303 	mul.w	r3, r1, r3
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	011b      	lsls	r3, r3, #4
 8002cbe:	3332      	adds	r3, #50	; 0x32
 8002cc0:	4a08      	ldr	r2, [pc, #32]	; (8002ce4 <UART_SetConfig+0x4e4>)
 8002cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc6:	095b      	lsrs	r3, r3, #5
 8002cc8:	f003 020f 	and.w	r2, r3, #15
 8002ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4422      	add	r2, r4
 8002cd4:	609a      	str	r2, [r3, #8]
}
 8002cd6:	bf00      	nop
 8002cd8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ce2:	bf00      	nop
 8002ce4:	51eb851f 	.word	0x51eb851f

08002ce8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8002cec:	4904      	ldr	r1, [pc, #16]	; (8002d00 <MX_FATFS_Init+0x18>)
 8002cee:	4805      	ldr	r0, [pc, #20]	; (8002d04 <MX_FATFS_Init+0x1c>)
 8002cf0:	f001 fb68 	bl	80043c4 <FATFS_LinkDriver>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	461a      	mov	r2, r3
 8002cf8:	4b03      	ldr	r3, [pc, #12]	; (8002d08 <MX_FATFS_Init+0x20>)
 8002cfa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	20000190 	.word	0x20000190
 8002d04:	2000000c 	.word	0x2000000c
 8002d08:	2000018c 	.word	0x2000018c

08002d0c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f000 f9d7 	bl	80030cc <USER_SPI_initialize>
 8002d1e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	4603      	mov	r3, r0
 8002d30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8002d32:	79fb      	ldrb	r3, [r7, #7]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f000 fab5 	bl	80032a4 <USER_SPI_status>
 8002d3a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60b9      	str	r1, [r7, #8]
 8002d4c:	607a      	str	r2, [r7, #4]
 8002d4e:	603b      	str	r3, [r7, #0]
 8002d50:	4603      	mov	r3, r0
 8002d52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8002d54:	7bf8      	ldrb	r0, [r7, #15]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	68b9      	ldr	r1, [r7, #8]
 8002d5c:	f000 fab8 	bl	80032d0 <USER_SPI_read>
 8002d60:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3710      	adds	r7, #16
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b084      	sub	sp, #16
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
 8002d74:	603b      	str	r3, [r7, #0]
 8002d76:	4603      	mov	r3, r0
 8002d78:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8002d7a:	7bf8      	ldrb	r0, [r7, #15]
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	68b9      	ldr	r1, [r7, #8]
 8002d82:	f000 fb0b 	bl	800339c <USER_SPI_write>
 8002d86:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}

08002d90 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	4603      	mov	r3, r0
 8002d98:	603a      	str	r2, [r7, #0]
 8002d9a:	71fb      	strb	r3, [r7, #7]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8002da0:	79b9      	ldrb	r1, [r7, #6]
 8002da2:	79fb      	ldrb	r3, [r7, #7]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f000 fb74 	bl	8003494 <USER_SPI_ioctl>
 8002dac:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8002dc0:	f7fe f852 	bl	8000e68 <HAL_GetTick>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	4a04      	ldr	r2, [pc, #16]	; (8002dd8 <SPI_Timer_On+0x20>)
 8002dc8:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8002dca:	4a04      	ldr	r2, [pc, #16]	; (8002ddc <SPI_Timer_On+0x24>)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6013      	str	r3, [r2, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20000198 	.word	0x20000198
 8002ddc:	2000019c 	.word	0x2000019c

08002de0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8002de4:	f7fe f840 	bl	8000e68 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <SPI_Timer_Status+0x24>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	1ad2      	subs	r2, r2, r3
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <SPI_Timer_Status+0x28>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	bf34      	ite	cc
 8002df8:	2301      	movcc	r3, #1
 8002dfa:	2300      	movcs	r3, #0
 8002dfc:	b2db      	uxtb	r3, r3
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000198 	.word	0x20000198
 8002e08:	2000019c 	.word	0x2000019c

08002e0c <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af02      	add	r7, sp, #8
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8002e16:	f107 020f 	add.w	r2, r7, #15
 8002e1a:	1df9      	adds	r1, r7, #7
 8002e1c:	2332      	movs	r3, #50	; 0x32
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	2301      	movs	r3, #1
 8002e22:	4804      	ldr	r0, [pc, #16]	; (8002e34 <xchg_spi+0x28>)
 8002e24:	f7ff f931 	bl	800208a <HAL_SPI_TransmitReceive>
    return rxDat;
 8002e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3710      	adds	r7, #16
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200000a4 	.word	0x200000a4

08002e38 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8002e38:	b590      	push	{r4, r7, lr}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
 8002e46:	e00a      	b.n	8002e5e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	18d4      	adds	r4, r2, r3
 8002e4e:	20ff      	movs	r0, #255	; 0xff
 8002e50:	f7ff ffdc 	bl	8002e0c <xchg_spi>
 8002e54:	4603      	mov	r3, r0
 8002e56:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	60fb      	str	r3, [r7, #12]
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	429a      	cmp	r2, r3
 8002e64:	d3f0      	bcc.n	8002e48 <rcvr_spi_multi+0x10>
	}
}
 8002e66:	bf00      	nop
 8002e68:	bf00      	nop
 8002e6a:	3714      	adds	r7, #20
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd90      	pop	{r4, r7, pc}

08002e70 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	b29a      	uxth	r2, r3
 8002e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e82:	6879      	ldr	r1, [r7, #4]
 8002e84:	4803      	ldr	r0, [pc, #12]	; (8002e94 <xmit_spi_multi+0x24>)
 8002e86:	f7fe ffc4 	bl	8001e12 <HAL_SPI_Transmit>
}
 8002e8a:	bf00      	nop
 8002e8c:	3708      	adds	r7, #8
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	200000a4 	.word	0x200000a4

08002e98 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8002ea0:	f7fd ffe2 	bl	8000e68 <HAL_GetTick>
 8002ea4:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8002eaa:	20ff      	movs	r0, #255	; 0xff
 8002eac:	f7ff ffae 	bl	8002e0c <xchg_spi>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8002eb4:	7bfb      	ldrb	r3, [r7, #15]
 8002eb6:	2bff      	cmp	r3, #255	; 0xff
 8002eb8:	d007      	beq.n	8002eca <wait_ready+0x32>
 8002eba:	f7fd ffd5 	bl	8000e68 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d8ef      	bhi.n	8002eaa <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
 8002ecc:	2bff      	cmp	r3, #255	; 0xff
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
	...

08002ee0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002eea:	4804      	ldr	r0, [pc, #16]	; (8002efc <despiselect+0x1c>)
 8002eec:	f7fe fa56 	bl	800139c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8002ef0:	20ff      	movs	r0, #255	; 0xff
 8002ef2:	f7ff ff8b 	bl	8002e0c <xchg_spi>

}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40020400 	.word	0x40020400

08002f00 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8002f04:	2200      	movs	r2, #0
 8002f06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f0a:	480a      	ldr	r0, [pc, #40]	; (8002f34 <spiselect+0x34>)
 8002f0c:	f7fe fa46 	bl	800139c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8002f10:	20ff      	movs	r0, #255	; 0xff
 8002f12:	f7ff ff7b 	bl	8002e0c <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8002f16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f1a:	f7ff ffbd 	bl	8002e98 <wait_ready>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <spiselect+0x28>
 8002f24:	2301      	movs	r3, #1
 8002f26:	e002      	b.n	8002f2e <spiselect+0x2e>

	despiselect();
 8002f28:	f7ff ffda 	bl	8002ee0 <despiselect>
	return 0;	/* Timeout */
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40020400 	.word	0x40020400

08002f38 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8002f42:	20c8      	movs	r0, #200	; 0xc8
 8002f44:	f7ff ff38 	bl	8002db8 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8002f48:	20ff      	movs	r0, #255	; 0xff
 8002f4a:	f7ff ff5f 	bl	8002e0c <xchg_spi>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8002f52:	7bfb      	ldrb	r3, [r7, #15]
 8002f54:	2bff      	cmp	r3, #255	; 0xff
 8002f56:	d104      	bne.n	8002f62 <rcvr_datablock+0x2a>
 8002f58:	f7ff ff42 	bl	8002de0 <SPI_Timer_Status>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d1f2      	bne.n	8002f48 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8002f62:	7bfb      	ldrb	r3, [r7, #15]
 8002f64:	2bfe      	cmp	r3, #254	; 0xfe
 8002f66:	d001      	beq.n	8002f6c <rcvr_datablock+0x34>
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e00a      	b.n	8002f82 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8002f6c:	6839      	ldr	r1, [r7, #0]
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7ff ff62 	bl	8002e38 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8002f74:	20ff      	movs	r0, #255	; 0xff
 8002f76:	f7ff ff49 	bl	8002e0c <xchg_spi>
 8002f7a:	20ff      	movs	r0, #255	; 0xff
 8002f7c:	f7ff ff46 	bl	8002e0c <xchg_spi>

	return 1;						/* Function succeeded */
 8002f80:	2301      	movs	r3, #1
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b084      	sub	sp, #16
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	460b      	mov	r3, r1
 8002f94:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8002f96:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f9a:	f7ff ff7d 	bl	8002e98 <wait_ready>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <xmit_datablock+0x1e>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	e01e      	b.n	8002fe6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	4618      	mov	r0, r3
 8002fac:	f7ff ff2e 	bl	8002e0c <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	2bfd      	cmp	r3, #253	; 0xfd
 8002fb4:	d016      	beq.n	8002fe4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8002fb6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7ff ff58 	bl	8002e70 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8002fc0:	20ff      	movs	r0, #255	; 0xff
 8002fc2:	f7ff ff23 	bl	8002e0c <xchg_spi>
 8002fc6:	20ff      	movs	r0, #255	; 0xff
 8002fc8:	f7ff ff20 	bl	8002e0c <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8002fcc:	20ff      	movs	r0, #255	; 0xff
 8002fce:	f7ff ff1d 	bl	8002e0c <xchg_spi>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8002fd6:	7bfb      	ldrb	r3, [r7, #15]
 8002fd8:	f003 031f 	and.w	r3, r3, #31
 8002fdc:	2b05      	cmp	r3, #5
 8002fde:	d001      	beq.n	8002fe4 <xmit_datablock+0x5a>
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e000      	b.n	8002fe6 <xmit_datablock+0x5c>
	}
	return 1;
 8002fe4:	2301      	movs	r3, #1
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b084      	sub	sp, #16
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	6039      	str	r1, [r7, #0]
 8002ff8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	da0e      	bge.n	8003020 <send_cmd+0x32>
		cmd &= 0x7F;
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003008:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800300a:	2100      	movs	r1, #0
 800300c:	2037      	movs	r0, #55	; 0x37
 800300e:	f7ff ffee 	bl	8002fee <send_cmd>
 8003012:	4603      	mov	r3, r0
 8003014:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8003016:	7bbb      	ldrb	r3, [r7, #14]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d901      	bls.n	8003020 <send_cmd+0x32>
 800301c:	7bbb      	ldrb	r3, [r7, #14]
 800301e:	e051      	b.n	80030c4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	2b0c      	cmp	r3, #12
 8003024:	d008      	beq.n	8003038 <send_cmd+0x4a>
		despiselect();
 8003026:	f7ff ff5b 	bl	8002ee0 <despiselect>
		if (!spiselect()) return 0xFF;
 800302a:	f7ff ff69 	bl	8002f00 <spiselect>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <send_cmd+0x4a>
 8003034:	23ff      	movs	r3, #255	; 0xff
 8003036:	e045      	b.n	80030c4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8003038:	79fb      	ldrb	r3, [r7, #7]
 800303a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800303e:	b2db      	uxtb	r3, r3
 8003040:	4618      	mov	r0, r3
 8003042:	f7ff fee3 	bl	8002e0c <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	0e1b      	lsrs	r3, r3, #24
 800304a:	b2db      	uxtb	r3, r3
 800304c:	4618      	mov	r0, r3
 800304e:	f7ff fedd 	bl	8002e0c <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	0c1b      	lsrs	r3, r3, #16
 8003056:	b2db      	uxtb	r3, r3
 8003058:	4618      	mov	r0, r3
 800305a:	f7ff fed7 	bl	8002e0c <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	0a1b      	lsrs	r3, r3, #8
 8003062:	b2db      	uxtb	r3, r3
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff fed1 	bl	8002e0c <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	b2db      	uxtb	r3, r3
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fecc 	bl	8002e0c <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8003074:	2301      	movs	r3, #1
 8003076:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d101      	bne.n	8003082 <send_cmd+0x94>
 800307e:	2395      	movs	r3, #149	; 0x95
 8003080:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	2b08      	cmp	r3, #8
 8003086:	d101      	bne.n	800308c <send_cmd+0x9e>
 8003088:	2387      	movs	r3, #135	; 0x87
 800308a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff febc 	bl	8002e0c <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8003094:	79fb      	ldrb	r3, [r7, #7]
 8003096:	2b0c      	cmp	r3, #12
 8003098:	d102      	bne.n	80030a0 <send_cmd+0xb2>
 800309a:	20ff      	movs	r0, #255	; 0xff
 800309c:	f7ff feb6 	bl	8002e0c <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80030a0:	230a      	movs	r3, #10
 80030a2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80030a4:	20ff      	movs	r0, #255	; 0xff
 80030a6:	f7ff feb1 	bl	8002e0c <xchg_spi>
 80030aa:	4603      	mov	r3, r0
 80030ac:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80030ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	da05      	bge.n	80030c2 <send_cmd+0xd4>
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
 80030b8:	3b01      	subs	r3, #1
 80030ba:	73fb      	strb	r3, [r7, #15]
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <send_cmd+0xb6>

	return res;							/* Return received response */
 80030c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3710      	adds	r7, #16
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}

080030cc <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80030cc:	b590      	push	{r4, r7, lr}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80030d6:	79fb      	ldrb	r3, [r7, #7]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d001      	beq.n	80030e0 <USER_SPI_initialize+0x14>
 80030dc:	2301      	movs	r3, #1
 80030de:	e0d6      	b.n	800328e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80030e0:	4b6d      	ldr	r3, [pc, #436]	; (8003298 <USER_SPI_initialize+0x1cc>)
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <USER_SPI_initialize+0x2a>
 80030ee:	4b6a      	ldr	r3, [pc, #424]	; (8003298 <USER_SPI_initialize+0x1cc>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	e0cb      	b.n	800328e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80030f6:	4b69      	ldr	r3, [pc, #420]	; (800329c <USER_SPI_initialize+0x1d0>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003100:	4b66      	ldr	r3, [pc, #408]	; (800329c <USER_SPI_initialize+0x1d0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8003108:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800310a:	230a      	movs	r3, #10
 800310c:	73fb      	strb	r3, [r7, #15]
 800310e:	e005      	b.n	800311c <USER_SPI_initialize+0x50>
 8003110:	20ff      	movs	r0, #255	; 0xff
 8003112:	f7ff fe7b 	bl	8002e0c <xchg_spi>
 8003116:	7bfb      	ldrb	r3, [r7, #15]
 8003118:	3b01      	subs	r3, #1
 800311a:	73fb      	strb	r3, [r7, #15]
 800311c:	7bfb      	ldrb	r3, [r7, #15]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f6      	bne.n	8003110 <USER_SPI_initialize+0x44>

	ty = 0;
 8003122:	2300      	movs	r3, #0
 8003124:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8003126:	2100      	movs	r1, #0
 8003128:	2000      	movs	r0, #0
 800312a:	f7ff ff60 	bl	8002fee <send_cmd>
 800312e:	4603      	mov	r3, r0
 8003130:	2b01      	cmp	r3, #1
 8003132:	f040 808b 	bne.w	800324c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8003136:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800313a:	f7ff fe3d 	bl	8002db8 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800313e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8003142:	2008      	movs	r0, #8
 8003144:	f7ff ff53 	bl	8002fee <send_cmd>
 8003148:	4603      	mov	r3, r0
 800314a:	2b01      	cmp	r3, #1
 800314c:	d151      	bne.n	80031f2 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800314e:	2300      	movs	r3, #0
 8003150:	73fb      	strb	r3, [r7, #15]
 8003152:	e00d      	b.n	8003170 <USER_SPI_initialize+0xa4>
 8003154:	7bfc      	ldrb	r4, [r7, #15]
 8003156:	20ff      	movs	r0, #255	; 0xff
 8003158:	f7ff fe58 	bl	8002e0c <xchg_spi>
 800315c:	4603      	mov	r3, r0
 800315e:	461a      	mov	r2, r3
 8003160:	f104 0310 	add.w	r3, r4, #16
 8003164:	443b      	add	r3, r7
 8003166:	f803 2c08 	strb.w	r2, [r3, #-8]
 800316a:	7bfb      	ldrb	r3, [r7, #15]
 800316c:	3301      	adds	r3, #1
 800316e:	73fb      	strb	r3, [r7, #15]
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	2b03      	cmp	r3, #3
 8003174:	d9ee      	bls.n	8003154 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8003176:	7abb      	ldrb	r3, [r7, #10]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d167      	bne.n	800324c <USER_SPI_initialize+0x180>
 800317c:	7afb      	ldrb	r3, [r7, #11]
 800317e:	2baa      	cmp	r3, #170	; 0xaa
 8003180:	d164      	bne.n	800324c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8003182:	bf00      	nop
 8003184:	f7ff fe2c 	bl	8002de0 <SPI_Timer_Status>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d007      	beq.n	800319e <USER_SPI_initialize+0xd2>
 800318e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003192:	20a9      	movs	r0, #169	; 0xa9
 8003194:	f7ff ff2b 	bl	8002fee <send_cmd>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f2      	bne.n	8003184 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800319e:	f7ff fe1f 	bl	8002de0 <SPI_Timer_Status>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d051      	beq.n	800324c <USER_SPI_initialize+0x180>
 80031a8:	2100      	movs	r1, #0
 80031aa:	203a      	movs	r0, #58	; 0x3a
 80031ac:	f7ff ff1f 	bl	8002fee <send_cmd>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d14a      	bne.n	800324c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80031b6:	2300      	movs	r3, #0
 80031b8:	73fb      	strb	r3, [r7, #15]
 80031ba:	e00d      	b.n	80031d8 <USER_SPI_initialize+0x10c>
 80031bc:	7bfc      	ldrb	r4, [r7, #15]
 80031be:	20ff      	movs	r0, #255	; 0xff
 80031c0:	f7ff fe24 	bl	8002e0c <xchg_spi>
 80031c4:	4603      	mov	r3, r0
 80031c6:	461a      	mov	r2, r3
 80031c8:	f104 0310 	add.w	r3, r4, #16
 80031cc:	443b      	add	r3, r7
 80031ce:	f803 2c08 	strb.w	r2, [r3, #-8]
 80031d2:	7bfb      	ldrb	r3, [r7, #15]
 80031d4:	3301      	adds	r3, #1
 80031d6:	73fb      	strb	r3, [r7, #15]
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	2b03      	cmp	r3, #3
 80031dc:	d9ee      	bls.n	80031bc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80031de:	7a3b      	ldrb	r3, [r7, #8]
 80031e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <USER_SPI_initialize+0x120>
 80031e8:	230c      	movs	r3, #12
 80031ea:	e000      	b.n	80031ee <USER_SPI_initialize+0x122>
 80031ec:	2304      	movs	r3, #4
 80031ee:	737b      	strb	r3, [r7, #13]
 80031f0:	e02c      	b.n	800324c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80031f2:	2100      	movs	r1, #0
 80031f4:	20a9      	movs	r0, #169	; 0xa9
 80031f6:	f7ff fefa 	bl	8002fee <send_cmd>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d804      	bhi.n	800320a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8003200:	2302      	movs	r3, #2
 8003202:	737b      	strb	r3, [r7, #13]
 8003204:	23a9      	movs	r3, #169	; 0xa9
 8003206:	73bb      	strb	r3, [r7, #14]
 8003208:	e003      	b.n	8003212 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800320a:	2301      	movs	r3, #1
 800320c:	737b      	strb	r3, [r7, #13]
 800320e:	2301      	movs	r3, #1
 8003210:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8003212:	bf00      	nop
 8003214:	f7ff fde4 	bl	8002de0 <SPI_Timer_Status>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d007      	beq.n	800322e <USER_SPI_initialize+0x162>
 800321e:	7bbb      	ldrb	r3, [r7, #14]
 8003220:	2100      	movs	r1, #0
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff fee3 	bl	8002fee <send_cmd>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1f2      	bne.n	8003214 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800322e:	f7ff fdd7 	bl	8002de0 <SPI_Timer_Status>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <USER_SPI_initialize+0x17c>
 8003238:	f44f 7100 	mov.w	r1, #512	; 0x200
 800323c:	2010      	movs	r0, #16
 800323e:	f7ff fed6 	bl	8002fee <send_cmd>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <USER_SPI_initialize+0x180>
				ty = 0;
 8003248:	2300      	movs	r3, #0
 800324a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800324c:	4a14      	ldr	r2, [pc, #80]	; (80032a0 <USER_SPI_initialize+0x1d4>)
 800324e:	7b7b      	ldrb	r3, [r7, #13]
 8003250:	7013      	strb	r3, [r2, #0]
	despiselect();
 8003252:	f7ff fe45 	bl	8002ee0 <despiselect>

	if (ty) {			/* OK */
 8003256:	7b7b      	ldrb	r3, [r7, #13]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d012      	beq.n	8003282 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800325c:	4b0f      	ldr	r3, [pc, #60]	; (800329c <USER_SPI_initialize+0x1d0>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003266:	4b0d      	ldr	r3, [pc, #52]	; (800329c <USER_SPI_initialize+0x1d0>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f042 0210 	orr.w	r2, r2, #16
 800326e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8003270:	4b09      	ldr	r3, [pc, #36]	; (8003298 <USER_SPI_initialize+0x1cc>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f023 0301 	bic.w	r3, r3, #1
 800327a:	b2da      	uxtb	r2, r3
 800327c:	4b06      	ldr	r3, [pc, #24]	; (8003298 <USER_SPI_initialize+0x1cc>)
 800327e:	701a      	strb	r2, [r3, #0]
 8003280:	e002      	b.n	8003288 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8003282:	4b05      	ldr	r3, [pc, #20]	; (8003298 <USER_SPI_initialize+0x1cc>)
 8003284:	2201      	movs	r2, #1
 8003286:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8003288:	4b03      	ldr	r3, [pc, #12]	; (8003298 <USER_SPI_initialize+0x1cc>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	b2db      	uxtb	r3, r3
}
 800328e:	4618      	mov	r0, r3
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	bd90      	pop	{r4, r7, pc}
 8003296:	bf00      	nop
 8003298:	20000020 	.word	0x20000020
 800329c:	200000a4 	.word	0x200000a4
 80032a0:	20000194 	.word	0x20000194

080032a4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80032ae:	79fb      	ldrb	r3, [r7, #7]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <USER_SPI_status+0x14>
 80032b4:	2301      	movs	r3, #1
 80032b6:	e002      	b.n	80032be <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80032b8:	4b04      	ldr	r3, [pc, #16]	; (80032cc <USER_SPI_status+0x28>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	b2db      	uxtb	r3, r3
}
 80032be:	4618      	mov	r0, r3
 80032c0:	370c      	adds	r7, #12
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	20000020 	.word	0x20000020

080032d0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	607a      	str	r2, [r7, #4]
 80032da:	603b      	str	r3, [r7, #0]
 80032dc:	4603      	mov	r3, r0
 80032de:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80032e0:	7bfb      	ldrb	r3, [r7, #15]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d102      	bne.n	80032ec <USER_SPI_read+0x1c>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <USER_SPI_read+0x20>
 80032ec:	2304      	movs	r3, #4
 80032ee:	e04d      	b.n	800338c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80032f0:	4b28      	ldr	r3, [pc, #160]	; (8003394 <USER_SPI_read+0xc4>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <USER_SPI_read+0x32>
 80032fe:	2303      	movs	r3, #3
 8003300:	e044      	b.n	800338c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8003302:	4b25      	ldr	r3, [pc, #148]	; (8003398 <USER_SPI_read+0xc8>)
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	f003 0308 	and.w	r3, r3, #8
 800330a:	2b00      	cmp	r3, #0
 800330c:	d102      	bne.n	8003314 <USER_SPI_read+0x44>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	025b      	lsls	r3, r3, #9
 8003312:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d111      	bne.n	800333e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800331a:	6879      	ldr	r1, [r7, #4]
 800331c:	2011      	movs	r0, #17
 800331e:	f7ff fe66 	bl	8002fee <send_cmd>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d129      	bne.n	800337c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8003328:	f44f 7100 	mov.w	r1, #512	; 0x200
 800332c:	68b8      	ldr	r0, [r7, #8]
 800332e:	f7ff fe03 	bl	8002f38 <rcvr_datablock>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d021      	beq.n	800337c <USER_SPI_read+0xac>
			count = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	603b      	str	r3, [r7, #0]
 800333c:	e01e      	b.n	800337c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	2012      	movs	r0, #18
 8003342:	f7ff fe54 	bl	8002fee <send_cmd>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d117      	bne.n	800337c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800334c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003350:	68b8      	ldr	r0, [r7, #8]
 8003352:	f7ff fdf1 	bl	8002f38 <rcvr_datablock>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <USER_SPI_read+0xa2>
				buff += 512;
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003362:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	3b01      	subs	r3, #1
 8003368:	603b      	str	r3, [r7, #0]
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1ed      	bne.n	800334c <USER_SPI_read+0x7c>
 8003370:	e000      	b.n	8003374 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8003372:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8003374:	2100      	movs	r1, #0
 8003376:	200c      	movs	r0, #12
 8003378:	f7ff fe39 	bl	8002fee <send_cmd>
		}
	}
	despiselect();
 800337c:	f7ff fdb0 	bl	8002ee0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	bf14      	ite	ne
 8003386:	2301      	movne	r3, #1
 8003388:	2300      	moveq	r3, #0
 800338a:	b2db      	uxtb	r3, r3
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20000020 	.word	0x20000020
 8003398:	20000194 	.word	0x20000194

0800339c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60b9      	str	r1, [r7, #8]
 80033a4:	607a      	str	r2, [r7, #4]
 80033a6:	603b      	str	r3, [r7, #0]
 80033a8:	4603      	mov	r3, r0
 80033aa:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80033ac:	7bfb      	ldrb	r3, [r7, #15]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d102      	bne.n	80033b8 <USER_SPI_write+0x1c>
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <USER_SPI_write+0x20>
 80033b8:	2304      	movs	r3, #4
 80033ba:	e063      	b.n	8003484 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80033bc:	4b33      	ldr	r3, [pc, #204]	; (800348c <USER_SPI_write+0xf0>)
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <USER_SPI_write+0x32>
 80033ca:	2303      	movs	r3, #3
 80033cc:	e05a      	b.n	8003484 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80033ce:	4b2f      	ldr	r3, [pc, #188]	; (800348c <USER_SPI_write+0xf0>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <USER_SPI_write+0x44>
 80033dc:	2302      	movs	r3, #2
 80033de:	e051      	b.n	8003484 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80033e0:	4b2b      	ldr	r3, [pc, #172]	; (8003490 <USER_SPI_write+0xf4>)
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	f003 0308 	and.w	r3, r3, #8
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d102      	bne.n	80033f2 <USER_SPI_write+0x56>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	025b      	lsls	r3, r3, #9
 80033f0:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d110      	bne.n	800341a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80033f8:	6879      	ldr	r1, [r7, #4]
 80033fa:	2018      	movs	r0, #24
 80033fc:	f7ff fdf7 	bl	8002fee <send_cmd>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d136      	bne.n	8003474 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8003406:	21fe      	movs	r1, #254	; 0xfe
 8003408:	68b8      	ldr	r0, [r7, #8]
 800340a:	f7ff fdbe 	bl	8002f8a <xmit_datablock>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d02f      	beq.n	8003474 <USER_SPI_write+0xd8>
			count = 0;
 8003414:	2300      	movs	r3, #0
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	e02c      	b.n	8003474 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800341a:	4b1d      	ldr	r3, [pc, #116]	; (8003490 <USER_SPI_write+0xf4>)
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	f003 0306 	and.w	r3, r3, #6
 8003422:	2b00      	cmp	r3, #0
 8003424:	d003      	beq.n	800342e <USER_SPI_write+0x92>
 8003426:	6839      	ldr	r1, [r7, #0]
 8003428:	2097      	movs	r0, #151	; 0x97
 800342a:	f7ff fde0 	bl	8002fee <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800342e:	6879      	ldr	r1, [r7, #4]
 8003430:	2019      	movs	r0, #25
 8003432:	f7ff fddc 	bl	8002fee <send_cmd>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d11b      	bne.n	8003474 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800343c:	21fc      	movs	r1, #252	; 0xfc
 800343e:	68b8      	ldr	r0, [r7, #8]
 8003440:	f7ff fda3 	bl	8002f8a <xmit_datablock>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d00a      	beq.n	8003460 <USER_SPI_write+0xc4>
				buff += 512;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003450:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	3b01      	subs	r3, #1
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d1ee      	bne.n	800343c <USER_SPI_write+0xa0>
 800345e:	e000      	b.n	8003462 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8003460:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8003462:	21fd      	movs	r1, #253	; 0xfd
 8003464:	2000      	movs	r0, #0
 8003466:	f7ff fd90 	bl	8002f8a <xmit_datablock>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d101      	bne.n	8003474 <USER_SPI_write+0xd8>
 8003470:	2301      	movs	r3, #1
 8003472:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8003474:	f7ff fd34 	bl	8002ee0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	bf14      	ite	ne
 800347e:	2301      	movne	r3, #1
 8003480:	2300      	moveq	r3, #0
 8003482:	b2db      	uxtb	r3, r3
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	20000020 	.word	0x20000020
 8003490:	20000194 	.word	0x20000194

08003494 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b08c      	sub	sp, #48	; 0x30
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	603a      	str	r2, [r7, #0]
 800349e:	71fb      	strb	r3, [r7, #7]
 80034a0:	460b      	mov	r3, r1
 80034a2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80034a4:	79fb      	ldrb	r3, [r7, #7]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <USER_SPI_ioctl+0x1a>
 80034aa:	2304      	movs	r3, #4
 80034ac:	e15a      	b.n	8003764 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80034ae:	4baf      	ldr	r3, [pc, #700]	; (800376c <USER_SPI_ioctl+0x2d8>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <USER_SPI_ioctl+0x2c>
 80034bc:	2303      	movs	r3, #3
 80034be:	e151      	b.n	8003764 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80034c6:	79bb      	ldrb	r3, [r7, #6]
 80034c8:	2b04      	cmp	r3, #4
 80034ca:	f200 8136 	bhi.w	800373a <USER_SPI_ioctl+0x2a6>
 80034ce:	a201      	add	r2, pc, #4	; (adr r2, 80034d4 <USER_SPI_ioctl+0x40>)
 80034d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d4:	080034e9 	.word	0x080034e9
 80034d8:	080034fd 	.word	0x080034fd
 80034dc:	0800373b 	.word	0x0800373b
 80034e0:	080035a9 	.word	0x080035a9
 80034e4:	0800369f 	.word	0x0800369f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80034e8:	f7ff fd0a 	bl	8002f00 <spiselect>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	f000 8127 	beq.w	8003742 <USER_SPI_ioctl+0x2ae>
 80034f4:	2300      	movs	r3, #0
 80034f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80034fa:	e122      	b.n	8003742 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80034fc:	2100      	movs	r1, #0
 80034fe:	2009      	movs	r0, #9
 8003500:	f7ff fd75 	bl	8002fee <send_cmd>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	f040 811d 	bne.w	8003746 <USER_SPI_ioctl+0x2b2>
 800350c:	f107 030c 	add.w	r3, r7, #12
 8003510:	2110      	movs	r1, #16
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fd10 	bl	8002f38 <rcvr_datablock>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	f000 8113 	beq.w	8003746 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8003520:	7b3b      	ldrb	r3, [r7, #12]
 8003522:	099b      	lsrs	r3, r3, #6
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b01      	cmp	r3, #1
 8003528:	d111      	bne.n	800354e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800352a:	7d7b      	ldrb	r3, [r7, #21]
 800352c:	461a      	mov	r2, r3
 800352e:	7d3b      	ldrb	r3, [r7, #20]
 8003530:	021b      	lsls	r3, r3, #8
 8003532:	4413      	add	r3, r2
 8003534:	461a      	mov	r2, r3
 8003536:	7cfb      	ldrb	r3, [r7, #19]
 8003538:	041b      	lsls	r3, r3, #16
 800353a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800353e:	4413      	add	r3, r2
 8003540:	3301      	adds	r3, #1
 8003542:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	029a      	lsls	r2, r3, #10
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	e028      	b.n	80035a0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800354e:	7c7b      	ldrb	r3, [r7, #17]
 8003550:	f003 030f 	and.w	r3, r3, #15
 8003554:	b2da      	uxtb	r2, r3
 8003556:	7dbb      	ldrb	r3, [r7, #22]
 8003558:	09db      	lsrs	r3, r3, #7
 800355a:	b2db      	uxtb	r3, r3
 800355c:	4413      	add	r3, r2
 800355e:	b2da      	uxtb	r2, r3
 8003560:	7d7b      	ldrb	r3, [r7, #21]
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	b2db      	uxtb	r3, r3
 8003566:	f003 0306 	and.w	r3, r3, #6
 800356a:	b2db      	uxtb	r3, r3
 800356c:	4413      	add	r3, r2
 800356e:	b2db      	uxtb	r3, r3
 8003570:	3302      	adds	r3, #2
 8003572:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8003576:	7d3b      	ldrb	r3, [r7, #20]
 8003578:	099b      	lsrs	r3, r3, #6
 800357a:	b2db      	uxtb	r3, r3
 800357c:	461a      	mov	r2, r3
 800357e:	7cfb      	ldrb	r3, [r7, #19]
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	441a      	add	r2, r3
 8003584:	7cbb      	ldrb	r3, [r7, #18]
 8003586:	029b      	lsls	r3, r3, #10
 8003588:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800358c:	4413      	add	r3, r2
 800358e:	3301      	adds	r3, #1
 8003590:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8003592:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003596:	3b09      	subs	r3, #9
 8003598:	69fa      	ldr	r2, [r7, #28]
 800359a:	409a      	lsls	r2, r3
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80035a0:	2300      	movs	r3, #0
 80035a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80035a6:	e0ce      	b.n	8003746 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80035a8:	4b71      	ldr	r3, [pc, #452]	; (8003770 <USER_SPI_ioctl+0x2dc>)
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d031      	beq.n	8003618 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80035b4:	2100      	movs	r1, #0
 80035b6:	208d      	movs	r0, #141	; 0x8d
 80035b8:	f7ff fd19 	bl	8002fee <send_cmd>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	f040 80c3 	bne.w	800374a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80035c4:	20ff      	movs	r0, #255	; 0xff
 80035c6:	f7ff fc21 	bl	8002e0c <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80035ca:	f107 030c 	add.w	r3, r7, #12
 80035ce:	2110      	movs	r1, #16
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff fcb1 	bl	8002f38 <rcvr_datablock>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 80b6 	beq.w	800374a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80035de:	2330      	movs	r3, #48	; 0x30
 80035e0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80035e4:	e007      	b.n	80035f6 <USER_SPI_ioctl+0x162>
 80035e6:	20ff      	movs	r0, #255	; 0xff
 80035e8:	f7ff fc10 	bl	8002e0c <xchg_spi>
 80035ec:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80035f0:	3b01      	subs	r3, #1
 80035f2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80035f6:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f3      	bne.n	80035e6 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80035fe:	7dbb      	ldrb	r3, [r7, #22]
 8003600:	091b      	lsrs	r3, r3, #4
 8003602:	b2db      	uxtb	r3, r3
 8003604:	461a      	mov	r2, r3
 8003606:	2310      	movs	r3, #16
 8003608:	fa03 f202 	lsl.w	r2, r3, r2
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8003610:	2300      	movs	r3, #0
 8003612:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8003616:	e098      	b.n	800374a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8003618:	2100      	movs	r1, #0
 800361a:	2009      	movs	r0, #9
 800361c:	f7ff fce7 	bl	8002fee <send_cmd>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	f040 8091 	bne.w	800374a <USER_SPI_ioctl+0x2b6>
 8003628:	f107 030c 	add.w	r3, r7, #12
 800362c:	2110      	movs	r1, #16
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff fc82 	bl	8002f38 <rcvr_datablock>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 8087 	beq.w	800374a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800363c:	4b4c      	ldr	r3, [pc, #304]	; (8003770 <USER_SPI_ioctl+0x2dc>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d012      	beq.n	800366e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8003648:	7dbb      	ldrb	r3, [r7, #22]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8003650:	7dfa      	ldrb	r2, [r7, #23]
 8003652:	09d2      	lsrs	r2, r2, #7
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	4413      	add	r3, r2
 8003658:	1c5a      	adds	r2, r3, #1
 800365a:	7e7b      	ldrb	r3, [r7, #25]
 800365c:	099b      	lsrs	r3, r3, #6
 800365e:	b2db      	uxtb	r3, r3
 8003660:	3b01      	subs	r3, #1
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	461a      	mov	r2, r3
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	e013      	b.n	8003696 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800366e:	7dbb      	ldrb	r3, [r7, #22]
 8003670:	109b      	asrs	r3, r3, #2
 8003672:	b29b      	uxth	r3, r3
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	3301      	adds	r3, #1
 800367a:	7dfa      	ldrb	r2, [r7, #23]
 800367c:	00d2      	lsls	r2, r2, #3
 800367e:	f002 0218 	and.w	r2, r2, #24
 8003682:	7df9      	ldrb	r1, [r7, #23]
 8003684:	0949      	lsrs	r1, r1, #5
 8003686:	b2c9      	uxtb	r1, r1
 8003688:	440a      	add	r2, r1
 800368a:	3201      	adds	r2, #1
 800368c:	fb02 f303 	mul.w	r3, r2, r3
 8003690:	461a      	mov	r2, r3
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8003696:	2300      	movs	r3, #0
 8003698:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800369c:	e055      	b.n	800374a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800369e:	4b34      	ldr	r3, [pc, #208]	; (8003770 <USER_SPI_ioctl+0x2dc>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	f003 0306 	and.w	r3, r3, #6
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d051      	beq.n	800374e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80036aa:	f107 020c 	add.w	r2, r7, #12
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	210b      	movs	r1, #11
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff feee 	bl	8003494 <USER_SPI_ioctl>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d149      	bne.n	8003752 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80036be:	7b3b      	ldrb	r3, [r7, #12]
 80036c0:	099b      	lsrs	r3, r3, #6
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d104      	bne.n	80036d2 <USER_SPI_ioctl+0x23e>
 80036c8:	7dbb      	ldrb	r3, [r7, #22]
 80036ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d041      	beq.n	8003756 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	623b      	str	r3, [r7, #32]
 80036d6:	6a3b      	ldr	r3, [r7, #32]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	62bb      	str	r3, [r7, #40]	; 0x28
 80036dc:	6a3b      	ldr	r3, [r7, #32]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80036e2:	4b23      	ldr	r3, [pc, #140]	; (8003770 <USER_SPI_ioctl+0x2dc>)
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d105      	bne.n	80036fa <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80036ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f0:	025b      	lsls	r3, r3, #9
 80036f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80036f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f6:	025b      	lsls	r3, r3, #9
 80036f8:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80036fa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80036fc:	2020      	movs	r0, #32
 80036fe:	f7ff fc76 	bl	8002fee <send_cmd>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d128      	bne.n	800375a <USER_SPI_ioctl+0x2c6>
 8003708:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800370a:	2021      	movs	r0, #33	; 0x21
 800370c:	f7ff fc6f 	bl	8002fee <send_cmd>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d121      	bne.n	800375a <USER_SPI_ioctl+0x2c6>
 8003716:	2100      	movs	r1, #0
 8003718:	2026      	movs	r0, #38	; 0x26
 800371a:	f7ff fc68 	bl	8002fee <send_cmd>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d11a      	bne.n	800375a <USER_SPI_ioctl+0x2c6>
 8003724:	f247 5030 	movw	r0, #30000	; 0x7530
 8003728:	f7ff fbb6 	bl	8002e98 <wait_ready>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d013      	beq.n	800375a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8003732:	2300      	movs	r3, #0
 8003734:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8003738:	e00f      	b.n	800375a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800373a:	2304      	movs	r3, #4
 800373c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003740:	e00c      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		break;
 8003742:	bf00      	nop
 8003744:	e00a      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		break;
 8003746:	bf00      	nop
 8003748:	e008      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		break;
 800374a:	bf00      	nop
 800374c:	e006      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800374e:	bf00      	nop
 8003750:	e004      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8003752:	bf00      	nop
 8003754:	e002      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8003756:	bf00      	nop
 8003758:	e000      	b.n	800375c <USER_SPI_ioctl+0x2c8>
		break;
 800375a:	bf00      	nop
	}

	despiselect();
 800375c:	f7ff fbc0 	bl	8002ee0 <despiselect>

	return res;
 8003760:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003764:	4618      	mov	r0, r3
 8003766:	3730      	adds	r7, #48	; 0x30
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	20000020 	.word	0x20000020
 8003770:	20000194 	.word	0x20000194

08003774 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	4a08      	ldr	r2, [pc, #32]	; (80037a4 <disk_status+0x30>)
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	79fa      	ldrb	r2, [r7, #7]
 800378c:	4905      	ldr	r1, [pc, #20]	; (80037a4 <disk_status+0x30>)
 800378e:	440a      	add	r2, r1
 8003790:	7a12      	ldrb	r2, [r2, #8]
 8003792:	4610      	mov	r0, r2
 8003794:	4798      	blx	r3
 8003796:	4603      	mov	r3, r0
 8003798:	73fb      	strb	r3, [r7, #15]
  return stat;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
}
 800379c:	4618      	mov	r0, r3
 800379e:	3710      	adds	r7, #16
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	200001c8 	.word	0x200001c8

080037a8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	4603      	mov	r3, r0
 80037b0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80037b2:	2300      	movs	r3, #0
 80037b4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	4a0d      	ldr	r2, [pc, #52]	; (80037f0 <disk_initialize+0x48>)
 80037ba:	5cd3      	ldrb	r3, [r2, r3]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d111      	bne.n	80037e4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	4a0b      	ldr	r2, [pc, #44]	; (80037f0 <disk_initialize+0x48>)
 80037c4:	2101      	movs	r1, #1
 80037c6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80037c8:	79fb      	ldrb	r3, [r7, #7]
 80037ca:	4a09      	ldr	r2, [pc, #36]	; (80037f0 <disk_initialize+0x48>)
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	4413      	add	r3, r2
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	79fa      	ldrb	r2, [r7, #7]
 80037d6:	4906      	ldr	r1, [pc, #24]	; (80037f0 <disk_initialize+0x48>)
 80037d8:	440a      	add	r2, r1
 80037da:	7a12      	ldrb	r2, [r2, #8]
 80037dc:	4610      	mov	r0, r2
 80037de:	4798      	blx	r3
 80037e0:	4603      	mov	r3, r0
 80037e2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	200001c8 	.word	0x200001c8

080037f4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80037f4:	b590      	push	{r4, r7, lr}
 80037f6:	b087      	sub	sp, #28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	60b9      	str	r1, [r7, #8]
 80037fc:	607a      	str	r2, [r7, #4]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	4603      	mov	r3, r0
 8003802:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8003804:	7bfb      	ldrb	r3, [r7, #15]
 8003806:	4a0a      	ldr	r2, [pc, #40]	; (8003830 <disk_read+0x3c>)
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4413      	add	r3, r2
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	689c      	ldr	r4, [r3, #8]
 8003810:	7bfb      	ldrb	r3, [r7, #15]
 8003812:	4a07      	ldr	r2, [pc, #28]	; (8003830 <disk_read+0x3c>)
 8003814:	4413      	add	r3, r2
 8003816:	7a18      	ldrb	r0, [r3, #8]
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	68b9      	ldr	r1, [r7, #8]
 800381e:	47a0      	blx	r4
 8003820:	4603      	mov	r3, r0
 8003822:	75fb      	strb	r3, [r7, #23]
  return res;
 8003824:	7dfb      	ldrb	r3, [r7, #23]
}
 8003826:	4618      	mov	r0, r3
 8003828:	371c      	adds	r7, #28
 800382a:	46bd      	mov	sp, r7
 800382c:	bd90      	pop	{r4, r7, pc}
 800382e:	bf00      	nop
 8003830:	200001c8 	.word	0x200001c8

08003834 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8003834:	b590      	push	{r4, r7, lr}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	60b9      	str	r1, [r7, #8]
 800383c:	607a      	str	r2, [r7, #4]
 800383e:	603b      	str	r3, [r7, #0]
 8003840:	4603      	mov	r3, r0
 8003842:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8003844:	7bfb      	ldrb	r3, [r7, #15]
 8003846:	4a0a      	ldr	r2, [pc, #40]	; (8003870 <disk_write+0x3c>)
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	4413      	add	r3, r2
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	68dc      	ldr	r4, [r3, #12]
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	4a07      	ldr	r2, [pc, #28]	; (8003870 <disk_write+0x3c>)
 8003854:	4413      	add	r3, r2
 8003856:	7a18      	ldrb	r0, [r3, #8]
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	47a0      	blx	r4
 8003860:	4603      	mov	r3, r0
 8003862:	75fb      	strb	r3, [r7, #23]
  return res;
 8003864:	7dfb      	ldrb	r3, [r7, #23]
}
 8003866:	4618      	mov	r0, r3
 8003868:	371c      	adds	r7, #28
 800386a:	46bd      	mov	sp, r7
 800386c:	bd90      	pop	{r4, r7, pc}
 800386e:	bf00      	nop
 8003870:	200001c8 	.word	0x200001c8

08003874 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3301      	adds	r3, #1
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8003884:	89fb      	ldrh	r3, [r7, #14]
 8003886:	021b      	lsls	r3, r3, #8
 8003888:	b21a      	sxth	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b21b      	sxth	r3, r3
 8003890:	4313      	orrs	r3, r2
 8003892:	b21b      	sxth	r3, r3
 8003894:	81fb      	strh	r3, [r7, #14]
	return rv;
 8003896:	89fb      	ldrh	r3, [r7, #14]
}
 8003898:	4618      	mov	r0, r3
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr

080038a4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3303      	adds	r3, #3
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	021b      	lsls	r3, r3, #8
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	3202      	adds	r2, #2
 80038bc:	7812      	ldrb	r2, [r2, #0]
 80038be:	4313      	orrs	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	021b      	lsls	r3, r3, #8
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	3201      	adds	r2, #1
 80038ca:	7812      	ldrb	r2, [r2, #0]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	021b      	lsls	r3, r3, #8
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	7812      	ldrb	r2, [r2, #0]
 80038d8:	4313      	orrs	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]
	return rv;
 80038dc:	68fb      	ldr	r3, [r7, #12]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3714      	adds	r7, #20
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
	...

080038ec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b085      	sub	sp, #20
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80038f4:	2300      	movs	r3, #0
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	e010      	b.n	800391c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80038fa:	4a0d      	ldr	r2, [pc, #52]	; (8003930 <clear_lock+0x44>)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	4413      	add	r3, r2
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	429a      	cmp	r2, r3
 8003908:	d105      	bne.n	8003916 <clear_lock+0x2a>
 800390a:	4a09      	ldr	r2, [pc, #36]	; (8003930 <clear_lock+0x44>)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	4413      	add	r3, r2
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	3301      	adds	r3, #1
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d9eb      	bls.n	80038fa <clear_lock+0xe>
	}
}
 8003922:	bf00      	nop
 8003924:	bf00      	nop
 8003926:	3714      	adds	r7, #20
 8003928:	46bd      	mov	sp, r7
 800392a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392e:	4770      	bx	lr
 8003930:	200001a8 	.word	0x200001a8

08003934 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800393c:	2300      	movs	r3, #0
 800393e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	78db      	ldrb	r3, [r3, #3]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d034      	beq.n	80039b2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800394c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	7858      	ldrb	r0, [r3, #1]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003958:	2301      	movs	r3, #1
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	f7ff ff6a 	bl	8003834 <disk_write>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d002      	beq.n	800396c <sync_window+0x38>
			res = FR_DISK_ERR;
 8003966:	2301      	movs	r3, #1
 8003968:	73fb      	strb	r3, [r7, #15]
 800396a:	e022      	b.n	80039b2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1b      	ldr	r3, [r3, #32]
 8003976:	697a      	ldr	r2, [r7, #20]
 8003978:	1ad2      	subs	r2, r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	429a      	cmp	r2, r3
 8003980:	d217      	bcs.n	80039b2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	789b      	ldrb	r3, [r3, #2]
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	e010      	b.n	80039ac <sync_window+0x78>
					wsect += fs->fsize;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	697a      	ldr	r2, [r7, #20]
 8003990:	4413      	add	r3, r2
 8003992:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	7858      	ldrb	r0, [r3, #1]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800399e:	2301      	movs	r3, #1
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	f7ff ff47 	bl	8003834 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	3b01      	subs	r3, #1
 80039aa:	613b      	str	r3, [r7, #16]
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d8eb      	bhi.n	800398a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80039b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
 80039c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ce:	683a      	ldr	r2, [r7, #0]
 80039d0:	429a      	cmp	r2, r3
 80039d2:	d01b      	beq.n	8003a0c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff ffad 	bl	8003934 <sync_window>
 80039da:	4603      	mov	r3, r0
 80039dc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80039de:	7bfb      	ldrb	r3, [r7, #15]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d113      	bne.n	8003a0c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	7858      	ldrb	r0, [r3, #1]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80039ee:	2301      	movs	r3, #1
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	f7ff feff 	bl	80037f4 <disk_read>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d004      	beq.n	8003a06 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003a00:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8003a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3710      	adds	r7, #16
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b086      	sub	sp, #24
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
 8003a1e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d904      	bls.n	8003a36 <get_fat+0x20>
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d302      	bcc.n	8003a3c <get_fat+0x26>
		val = 1;	/* Internal error */
 8003a36:	2301      	movs	r3, #1
 8003a38:	617b      	str	r3, [r7, #20]
 8003a3a:	e08f      	b.n	8003b5c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8003a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8003a40:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	2b03      	cmp	r3, #3
 8003a48:	d062      	beq.n	8003b10 <get_fat+0xfa>
 8003a4a:	2b03      	cmp	r3, #3
 8003a4c:	dc7c      	bgt.n	8003b48 <get_fat+0x132>
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d002      	beq.n	8003a58 <get_fat+0x42>
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d042      	beq.n	8003adc <get_fat+0xc6>
 8003a56:	e077      	b.n	8003b48 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	60fb      	str	r3, [r7, #12]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	085b      	lsrs	r3, r3, #1
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	4413      	add	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	6a1a      	ldr	r2, [r3, #32]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	0a5b      	lsrs	r3, r3, #9
 8003a6e:	4413      	add	r3, r2
 8003a70:	4619      	mov	r1, r3
 8003a72:	6938      	ldr	r0, [r7, #16]
 8003a74:	f7ff ffa2 	bl	80039bc <move_window>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d167      	bne.n	8003b4e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1c5a      	adds	r2, r3, #1
 8003a82:	60fa      	str	r2, [r7, #12]
 8003a84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a88:	693a      	ldr	r2, [r7, #16]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a90:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	6a1a      	ldr	r2, [r3, #32]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	0a5b      	lsrs	r3, r3, #9
 8003a9a:	4413      	add	r3, r2
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	6938      	ldr	r0, [r7, #16]
 8003aa0:	f7ff ff8c 	bl	80039bc <move_window>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d153      	bne.n	8003b52 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ab8:	021b      	lsls	r3, r3, #8
 8003aba:	461a      	mov	r2, r3
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d002      	beq.n	8003ad2 <get_fat+0xbc>
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	091b      	lsrs	r3, r3, #4
 8003ad0:	e002      	b.n	8003ad8 <get_fat+0xc2>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ad8:	617b      	str	r3, [r7, #20]
			break;
 8003ada:	e03f      	b.n	8003b5c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	6a1a      	ldr	r2, [r3, #32]
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	0a1b      	lsrs	r3, r3, #8
 8003ae4:	4413      	add	r3, r2
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	6938      	ldr	r0, [r7, #16]
 8003aea:	f7ff ff67 	bl	80039bc <move_window>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d130      	bne.n	8003b56 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8003b02:	4413      	add	r3, r2
 8003b04:	4618      	mov	r0, r3
 8003b06:	f7ff feb5 	bl	8003874 <ld_word>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	617b      	str	r3, [r7, #20]
			break;
 8003b0e:	e025      	b.n	8003b5c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	6a1a      	ldr	r2, [r3, #32]
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	09db      	lsrs	r3, r3, #7
 8003b18:	4413      	add	r3, r2
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	6938      	ldr	r0, [r7, #16]
 8003b1e:	f7ff ff4d 	bl	80039bc <move_window>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d118      	bne.n	8003b5a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8003b36:	4413      	add	r3, r2
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff feb3 	bl	80038a4 <ld_dword>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003b44:	617b      	str	r3, [r7, #20]
			break;
 8003b46:	e009      	b.n	8003b5c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8003b48:	2301      	movs	r3, #1
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	e006      	b.n	8003b5c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003b4e:	bf00      	nop
 8003b50:	e004      	b.n	8003b5c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003b52:	bf00      	nop
 8003b54:	e002      	b.n	8003b5c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003b56:	bf00      	nop
 8003b58:	e000      	b.n	8003b5c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8003b5a:	bf00      	nop
		}
	}

	return val;
 8003b5c:	697b      	ldr	r3, [r7, #20]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3718      	adds	r7, #24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8003b66:	b480      	push	{r7}
 8003b68:	b087      	sub	sp, #28
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8003b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003b72:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d031      	beq.n	8003be0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	617b      	str	r3, [r7, #20]
 8003b82:	e002      	b.n	8003b8a <get_ldnumber+0x24>
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	3301      	adds	r3, #1
 8003b88:	617b      	str	r3, [r7, #20]
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	781b      	ldrb	r3, [r3, #0]
 8003b8e:	2b20      	cmp	r3, #32
 8003b90:	d903      	bls.n	8003b9a <get_ldnumber+0x34>
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	2b3a      	cmp	r3, #58	; 0x3a
 8003b98:	d1f4      	bne.n	8003b84 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	2b3a      	cmp	r3, #58	; 0x3a
 8003ba0:	d11c      	bne.n	8003bdc <get_ldnumber+0x76>
			tp = *path;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	1c5a      	adds	r2, r3, #1
 8003bac:	60fa      	str	r2, [r7, #12]
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	3b30      	subs	r3, #48	; 0x30
 8003bb2:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b09      	cmp	r3, #9
 8003bb8:	d80e      	bhi.n	8003bd8 <get_ldnumber+0x72>
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d10a      	bne.n	8003bd8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d107      	bne.n	8003bd8 <get_ldnumber+0x72>
					vol = (int)i;
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	e002      	b.n	8003be2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8003bdc:	2300      	movs	r3, #0
 8003bde:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8003be0:	693b      	ldr	r3, [r7, #16]
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	371c      	adds	r7, #28
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
	...

08003bf0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	70da      	strb	r2, [r3, #3]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f04f 32ff 	mov.w	r2, #4294967295
 8003c06:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8003c08:	6839      	ldr	r1, [r7, #0]
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f7ff fed6 	bl	80039bc <move_window>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <check_fs+0x2a>
 8003c16:	2304      	movs	r3, #4
 8003c18:	e038      	b.n	8003c8c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3330      	adds	r3, #48	; 0x30
 8003c1e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7ff fe26 	bl	8003874 <ld_word>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d001      	beq.n	8003c38 <check_fs+0x48>
 8003c34:	2303      	movs	r3, #3
 8003c36:	e029      	b.n	8003c8c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c3e:	2be9      	cmp	r3, #233	; 0xe9
 8003c40:	d009      	beq.n	8003c56 <check_fs+0x66>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c48:	2beb      	cmp	r3, #235	; 0xeb
 8003c4a:	d11e      	bne.n	8003c8a <check_fs+0x9a>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003c52:	2b90      	cmp	r3, #144	; 0x90
 8003c54:	d119      	bne.n	8003c8a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	3330      	adds	r3, #48	; 0x30
 8003c5a:	3336      	adds	r3, #54	; 0x36
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff fe21 	bl	80038a4 <ld_dword>
 8003c62:	4603      	mov	r3, r0
 8003c64:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c68:	4a0a      	ldr	r2, [pc, #40]	; (8003c94 <check_fs+0xa4>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d101      	bne.n	8003c72 <check_fs+0x82>
 8003c6e:	2300      	movs	r3, #0
 8003c70:	e00c      	b.n	8003c8c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	3330      	adds	r3, #48	; 0x30
 8003c76:	3352      	adds	r3, #82	; 0x52
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7ff fe13 	bl	80038a4 <ld_dword>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	4a05      	ldr	r2, [pc, #20]	; (8003c98 <check_fs+0xa8>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d101      	bne.n	8003c8a <check_fs+0x9a>
 8003c86:	2300      	movs	r3, #0
 8003c88:	e000      	b.n	8003c8c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8003c8a:	2302      	movs	r3, #2
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	00544146 	.word	0x00544146
 8003c98:	33544146 	.word	0x33544146

08003c9c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b096      	sub	sp, #88	; 0x58
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f7ff ff58 	bl	8003b66 <get_ldnumber>
 8003cb6:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8003cb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	da01      	bge.n	8003cc2 <find_volume+0x26>
 8003cbe:	230b      	movs	r3, #11
 8003cc0:	e22d      	b.n	800411e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8003cc2:	4aa1      	ldr	r2, [pc, #644]	; (8003f48 <find_volume+0x2ac>)
 8003cc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cca:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <find_volume+0x3a>
 8003cd2:	230c      	movs	r3, #12
 8003cd4:	e223      	b.n	800411e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cda:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	f023 0301 	bic.w	r3, r3, #1
 8003ce2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8003ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d01a      	beq.n	8003d22 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8003cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cee:	785b      	ldrb	r3, [r3, #1]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fd3f 	bl	8003774 <disk_status>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8003cfc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003d00:	f003 0301 	and.w	r3, r3, #1
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10c      	bne.n	8003d22 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8003d08:	79fb      	ldrb	r3, [r7, #7]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d007      	beq.n	8003d1e <find_volume+0x82>
 8003d0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003d12:	f003 0304 	and.w	r3, r3, #4
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8003d1a:	230a      	movs	r3, #10
 8003d1c:	e1ff      	b.n	800411e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e1fd      	b.n	800411e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8003d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8003d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d2a:	b2da      	uxtb	r2, r3
 8003d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d2e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d32:	785b      	ldrb	r3, [r3, #1]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff fd37 	bl	80037a8 <disk_initialize>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003d40:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e1e6      	b.n	800411e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d007      	beq.n	8003d66 <find_volume+0xca>
 8003d56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003d5a:	f003 0304 	and.w	r3, r3, #4
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8003d62:	230a      	movs	r3, #10
 8003d64:	e1db      	b.n	800411e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8003d66:	2300      	movs	r3, #0
 8003d68:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8003d6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003d6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003d6e:	f7ff ff3f 	bl	8003bf0 <check_fs>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8003d78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d149      	bne.n	8003e14 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003d80:	2300      	movs	r3, #0
 8003d82:	643b      	str	r3, [r7, #64]	; 0x40
 8003d84:	e01e      	b.n	8003dc4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8003d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d88:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003d8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d8e:	011b      	lsls	r3, r3, #4
 8003d90:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8003d94:	4413      	add	r3, r2
 8003d96:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8003d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d006      	beq.n	8003db0 <find_volume+0x114>
 8003da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da4:	3308      	adds	r3, #8
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff fd7c 	bl	80038a4 <ld_dword>
 8003dac:	4602      	mov	r2, r0
 8003dae:	e000      	b.n	8003db2 <find_volume+0x116>
 8003db0:	2200      	movs	r2, #0
 8003db2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	3358      	adds	r3, #88	; 0x58
 8003db8:	443b      	add	r3, r7
 8003dba:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003dbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	643b      	str	r3, [r7, #64]	; 0x40
 8003dc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d9dd      	bls.n	8003d86 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8003dca:	2300      	movs	r3, #0
 8003dcc:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8003dce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d002      	beq.n	8003dda <find_volume+0x13e>
 8003dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8003dda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	3358      	adds	r3, #88	; 0x58
 8003de0:	443b      	add	r3, r7
 8003de2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8003de6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d005      	beq.n	8003dfa <find_volume+0x15e>
 8003dee:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003df0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003df2:	f7ff fefd 	bl	8003bf0 <check_fs>
 8003df6:	4603      	mov	r3, r0
 8003df8:	e000      	b.n	8003dfc <find_volume+0x160>
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003e00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d905      	bls.n	8003e14 <find_volume+0x178>
 8003e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e0a:	3301      	adds	r3, #1
 8003e0c:	643b      	str	r3, [r7, #64]	; 0x40
 8003e0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d9e2      	bls.n	8003dda <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8003e14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d101      	bne.n	8003e20 <find_volume+0x184>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e17e      	b.n	800411e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8003e20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d901      	bls.n	8003e2c <find_volume+0x190>
 8003e28:	230d      	movs	r3, #13
 8003e2a:	e178      	b.n	800411e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e2e:	3330      	adds	r3, #48	; 0x30
 8003e30:	330b      	adds	r3, #11
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fd1e 	bl	8003874 <ld_word>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e3e:	d001      	beq.n	8003e44 <find_volume+0x1a8>
 8003e40:	230d      	movs	r3, #13
 8003e42:	e16c      	b.n	800411e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8003e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e46:	3330      	adds	r3, #48	; 0x30
 8003e48:	3316      	adds	r3, #22
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7ff fd12 	bl	8003874 <ld_word>
 8003e50:	4603      	mov	r3, r0
 8003e52:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8003e54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d106      	bne.n	8003e68 <find_volume+0x1cc>
 8003e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e5c:	3330      	adds	r3, #48	; 0x30
 8003e5e:	3324      	adds	r3, #36	; 0x24
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff fd1f 	bl	80038a4 <ld_dword>
 8003e66:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8003e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e6a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e6c:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8003e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e70:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8003e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e76:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8003e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e7a:	789b      	ldrb	r3, [r3, #2]
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d005      	beq.n	8003e8c <find_volume+0x1f0>
 8003e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e82:	789b      	ldrb	r3, [r3, #2]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d001      	beq.n	8003e8c <find_volume+0x1f0>
 8003e88:	230d      	movs	r3, #13
 8003e8a:	e148      	b.n	800411e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8003e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e8e:	789b      	ldrb	r3, [r3, #2]
 8003e90:	461a      	mov	r2, r3
 8003e92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e94:	fb02 f303 	mul.w	r3, r2, r3
 8003e98:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8003e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea0:	b29a      	uxth	r2, r3
 8003ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8003ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea8:	895b      	ldrh	r3, [r3, #10]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d008      	beq.n	8003ec0 <find_volume+0x224>
 8003eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb0:	895b      	ldrh	r3, [r3, #10]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eb6:	895b      	ldrh	r3, [r3, #10]
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	4013      	ands	r3, r2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d001      	beq.n	8003ec4 <find_volume+0x228>
 8003ec0:	230d      	movs	r3, #13
 8003ec2:	e12c      	b.n	800411e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ec6:	3330      	adds	r3, #48	; 0x30
 8003ec8:	3311      	adds	r3, #17
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f7ff fcd2 	bl	8003874 <ld_word>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eda:	891b      	ldrh	r3, [r3, #8]
 8003edc:	f003 030f 	and.w	r3, r3, #15
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d001      	beq.n	8003eea <find_volume+0x24e>
 8003ee6:	230d      	movs	r3, #13
 8003ee8:	e119      	b.n	800411e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8003eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eec:	3330      	adds	r3, #48	; 0x30
 8003eee:	3313      	adds	r3, #19
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	f7ff fcbf 	bl	8003874 <ld_word>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8003efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d106      	bne.n	8003f0e <find_volume+0x272>
 8003f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f02:	3330      	adds	r3, #48	; 0x30
 8003f04:	3320      	adds	r3, #32
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7ff fccc 	bl	80038a4 <ld_dword>
 8003f0c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8003f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f10:	3330      	adds	r3, #48	; 0x30
 8003f12:	330e      	adds	r3, #14
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff fcad 	bl	8003874 <ld_word>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8003f1e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <find_volume+0x28c>
 8003f24:	230d      	movs	r3, #13
 8003f26:	e0fa      	b.n	800411e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003f28:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003f2a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f2c:	4413      	add	r3, r2
 8003f2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f30:	8912      	ldrh	r2, [r2, #8]
 8003f32:	0912      	lsrs	r2, r2, #4
 8003f34:	b292      	uxth	r2, r2
 8003f36:	4413      	add	r3, r2
 8003f38:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003f3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d204      	bcs.n	8003f4c <find_volume+0x2b0>
 8003f42:	230d      	movs	r3, #13
 8003f44:	e0eb      	b.n	800411e <find_volume+0x482>
 8003f46:	bf00      	nop
 8003f48:	200001a0 	.word	0x200001a0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8003f4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f54:	8952      	ldrh	r2, [r2, #10]
 8003f56:	fbb3 f3f2 	udiv	r3, r3, r2
 8003f5a:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <find_volume+0x2ca>
 8003f62:	230d      	movs	r3, #13
 8003f64:	e0db      	b.n	800411e <find_volume+0x482>
		fmt = FS_FAT32;
 8003f66:	2303      	movs	r3, #3
 8003f68:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f6e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d802      	bhi.n	8003f7c <find_volume+0x2e0>
 8003f76:	2302      	movs	r3, #2
 8003f78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	f640 72f5 	movw	r2, #4085	; 0xff5
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d802      	bhi.n	8003f8c <find_volume+0x2f0>
 8003f86:	2301      	movs	r3, #1
 8003f88:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	1c9a      	adds	r2, r3, #2
 8003f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f92:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8003f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f96:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003f98:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003f9a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8003f9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f9e:	441a      	add	r2, r3
 8003fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fa2:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8003fa4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa8:	441a      	add	r2, r3
 8003faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fac:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8003fae:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d11e      	bne.n	8003ff4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8003fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fb8:	3330      	adds	r3, #48	; 0x30
 8003fba:	332a      	adds	r3, #42	; 0x2a
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7ff fc59 	bl	8003874 <ld_word>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <find_volume+0x330>
 8003fc8:	230d      	movs	r3, #13
 8003fca:	e0a8      	b.n	800411e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003fcc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fce:	891b      	ldrh	r3, [r3, #8]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <find_volume+0x33c>
 8003fd4:	230d      	movs	r3, #13
 8003fd6:	e0a2      	b.n	800411e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fda:	3330      	adds	r3, #48	; 0x30
 8003fdc:	332c      	adds	r3, #44	; 0x2c
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7ff fc60 	bl	80038a4 <ld_dword>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fe8:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8003fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	647b      	str	r3, [r7, #68]	; 0x44
 8003ff2:	e01f      	b.n	8004034 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8003ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff6:	891b      	ldrh	r3, [r3, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <find_volume+0x364>
 8003ffc:	230d      	movs	r3, #13
 8003ffe:	e08e      	b.n	800411e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8004000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004002:	6a1a      	ldr	r2, [r3, #32]
 8004004:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004006:	441a      	add	r2, r3
 8004008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800400a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800400c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004010:	2b02      	cmp	r3, #2
 8004012:	d103      	bne.n	800401c <find_volume+0x380>
 8004014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004016:	695b      	ldr	r3, [r3, #20]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	e00a      	b.n	8004032 <find_volume+0x396>
 800401c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800401e:	695a      	ldr	r2, [r3, #20]
 8004020:	4613      	mov	r3, r2
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	4413      	add	r3, r2
 8004026:	085a      	lsrs	r2, r3, #1
 8004028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800402a:	695b      	ldr	r3, [r3, #20]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8004032:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8004034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004036:	699a      	ldr	r2, [r3, #24]
 8004038:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800403a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800403e:	0a5b      	lsrs	r3, r3, #9
 8004040:	429a      	cmp	r2, r3
 8004042:	d201      	bcs.n	8004048 <find_volume+0x3ac>
 8004044:	230d      	movs	r3, #13
 8004046:	e06a      	b.n	800411e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8004048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800404a:	f04f 32ff 	mov.w	r2, #4294967295
 800404e:	611a      	str	r2, [r3, #16]
 8004050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004052:	691a      	ldr	r2, [r3, #16]
 8004054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004056:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8004058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800405a:	2280      	movs	r2, #128	; 0x80
 800405c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800405e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004062:	2b03      	cmp	r3, #3
 8004064:	d149      	bne.n	80040fa <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8004066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004068:	3330      	adds	r3, #48	; 0x30
 800406a:	3330      	adds	r3, #48	; 0x30
 800406c:	4618      	mov	r0, r3
 800406e:	f7ff fc01 	bl	8003874 <ld_word>
 8004072:	4603      	mov	r3, r0
 8004074:	2b01      	cmp	r3, #1
 8004076:	d140      	bne.n	80040fa <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8004078:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800407a:	3301      	adds	r3, #1
 800407c:	4619      	mov	r1, r3
 800407e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004080:	f7ff fc9c 	bl	80039bc <move_window>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d137      	bne.n	80040fa <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800408a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408c:	2200      	movs	r2, #0
 800408e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8004090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004092:	3330      	adds	r3, #48	; 0x30
 8004094:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff fbeb 	bl	8003874 <ld_word>
 800409e:	4603      	mov	r3, r0
 80040a0:	461a      	mov	r2, r3
 80040a2:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d127      	bne.n	80040fa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80040aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ac:	3330      	adds	r3, #48	; 0x30
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff fbf8 	bl	80038a4 <ld_dword>
 80040b4:	4603      	mov	r3, r0
 80040b6:	4a1c      	ldr	r2, [pc, #112]	; (8004128 <find_volume+0x48c>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d11e      	bne.n	80040fa <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80040bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040be:	3330      	adds	r3, #48	; 0x30
 80040c0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80040c4:	4618      	mov	r0, r3
 80040c6:	f7ff fbed 	bl	80038a4 <ld_dword>
 80040ca:	4603      	mov	r3, r0
 80040cc:	4a17      	ldr	r2, [pc, #92]	; (800412c <find_volume+0x490>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d113      	bne.n	80040fa <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80040d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d4:	3330      	adds	r3, #48	; 0x30
 80040d6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80040da:	4618      	mov	r0, r3
 80040dc:	f7ff fbe2 	bl	80038a4 <ld_dword>
 80040e0:	4602      	mov	r2, r0
 80040e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e4:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80040e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040e8:	3330      	adds	r3, #48	; 0x30
 80040ea:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff fbd8 	bl	80038a4 <ld_dword>
 80040f4:	4602      	mov	r2, r0
 80040f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f8:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80040fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040fc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004100:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8004102:	4b0b      	ldr	r3, [pc, #44]	; (8004130 <find_volume+0x494>)
 8004104:	881b      	ldrh	r3, [r3, #0]
 8004106:	3301      	adds	r3, #1
 8004108:	b29a      	uxth	r2, r3
 800410a:	4b09      	ldr	r3, [pc, #36]	; (8004130 <find_volume+0x494>)
 800410c:	801a      	strh	r2, [r3, #0]
 800410e:	4b08      	ldr	r3, [pc, #32]	; (8004130 <find_volume+0x494>)
 8004110:	881a      	ldrh	r2, [r3, #0]
 8004112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004114:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8004116:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004118:	f7ff fbe8 	bl	80038ec <clear_lock>
#endif
	return FR_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3758      	adds	r7, #88	; 0x58
 8004122:	46bd      	mov	sp, r7
 8004124:	bd80      	pop	{r7, pc}
 8004126:	bf00      	nop
 8004128:	41615252 	.word	0x41615252
 800412c:	61417272 	.word	0x61417272
 8004130:	200001a4 	.word	0x200001a4

08004134 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b088      	sub	sp, #32
 8004138:	af00      	add	r7, sp, #0
 800413a:	60f8      	str	r0, [r7, #12]
 800413c:	60b9      	str	r1, [r7, #8]
 800413e:	4613      	mov	r3, r2
 8004140:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8004146:	f107 0310 	add.w	r3, r7, #16
 800414a:	4618      	mov	r0, r3
 800414c:	f7ff fd0b 	bl	8003b66 <get_ldnumber>
 8004150:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	2b00      	cmp	r3, #0
 8004156:	da01      	bge.n	800415c <f_mount+0x28>
 8004158:	230b      	movs	r3, #11
 800415a:	e02b      	b.n	80041b4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800415c:	4a17      	ldr	r2, [pc, #92]	; (80041bc <f_mount+0x88>)
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004164:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d005      	beq.n	8004178 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800416c:	69b8      	ldr	r0, [r7, #24]
 800416e:	f7ff fbbd 	bl	80038ec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	2200      	movs	r2, #0
 8004176:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8004184:	68fa      	ldr	r2, [r7, #12]
 8004186:	490d      	ldr	r1, [pc, #52]	; (80041bc <f_mount+0x88>)
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <f_mount+0x66>
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d001      	beq.n	800419e <f_mount+0x6a>
 800419a:	2300      	movs	r3, #0
 800419c:	e00a      	b.n	80041b4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800419e:	f107 010c 	add.w	r1, r7, #12
 80041a2:	f107 0308 	add.w	r3, r7, #8
 80041a6:	2200      	movs	r2, #0
 80041a8:	4618      	mov	r0, r3
 80041aa:	f7ff fd77 	bl	8003c9c <find_volume>
 80041ae:	4603      	mov	r3, r0
 80041b0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80041b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3720      	adds	r7, #32
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	200001a0 	.word	0x200001a0

080041c0 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b092      	sub	sp, #72	; 0x48
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	60f8      	str	r0, [r7, #12]
 80041c8:	60b9      	str	r1, [r7, #8]
 80041ca:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80041cc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80041d0:	f107 030c 	add.w	r3, r7, #12
 80041d4:	2200      	movs	r2, #0
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7ff fd60 	bl	8003c9c <find_volume>
 80041dc:	4603      	mov	r3, r0
 80041de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 80041e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	f040 8099 	bne.w	800431e <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 80041ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 80041f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f4:	691a      	ldr	r2, [r3, #16]
 80041f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f8:	695b      	ldr	r3, [r3, #20]
 80041fa:	3b02      	subs	r3, #2
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d804      	bhi.n	800420a <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8004200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004202:	691a      	ldr	r2, [r3, #16]
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	601a      	str	r2, [r3, #0]
 8004208:	e089      	b.n	800431e <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800420a:	2300      	movs	r3, #0
 800420c:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800420e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d128      	bne.n	8004268 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8004216:	2302      	movs	r3, #2
 8004218:	63fb      	str	r3, [r7, #60]	; 0x3c
 800421a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421c:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800421e:	f107 0314 	add.w	r3, r7, #20
 8004222:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff fbf6 	bl	8003a16 <get_fat>
 800422a:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800422c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800422e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004232:	d103      	bne.n	800423c <f_getfree+0x7c>
 8004234:	2301      	movs	r3, #1
 8004236:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800423a:	e063      	b.n	8004304 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800423c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800423e:	2b01      	cmp	r3, #1
 8004240:	d103      	bne.n	800424a <f_getfree+0x8a>
 8004242:	2302      	movs	r3, #2
 8004244:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004248:	e05c      	b.n	8004304 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800424a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424c:	2b00      	cmp	r3, #0
 800424e:	d102      	bne.n	8004256 <f_getfree+0x96>
 8004250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004252:	3301      	adds	r3, #1
 8004254:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8004256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004258:	3301      	adds	r3, #1
 800425a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800425c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004262:	429a      	cmp	r2, r3
 8004264:	d3db      	bcc.n	800421e <f_getfree+0x5e>
 8004266:	e04d      	b.n	8004304 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8004268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800426e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8004274:	2300      	movs	r3, #0
 8004276:	637b      	str	r3, [r7, #52]	; 0x34
 8004278:	2300      	movs	r3, #0
 800427a:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800427c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800427e:	2b00      	cmp	r3, #0
 8004280:	d113      	bne.n	80042aa <f_getfree+0xea>
							res = move_window(fs, sect++);
 8004282:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	63ba      	str	r2, [r7, #56]	; 0x38
 800428a:	4619      	mov	r1, r3
 800428c:	f7ff fb96 	bl	80039bc <move_window>
 8004290:	4603      	mov	r3, r0
 8004292:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8004296:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800429a:	2b00      	cmp	r3, #0
 800429c:	d131      	bne.n	8004302 <f_getfree+0x142>
							p = fs->win;
 800429e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a0:	3330      	adds	r3, #48	; 0x30
 80042a2:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 80042a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042a8:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80042aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d10f      	bne.n	80042d2 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80042b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80042b4:	f7ff fade 	bl	8003874 <ld_word>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d102      	bne.n	80042c4 <f_getfree+0x104>
 80042be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042c0:	3301      	adds	r3, #1
 80042c2:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 80042c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042c6:	3302      	adds	r3, #2
 80042c8:	633b      	str	r3, [r7, #48]	; 0x30
 80042ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042cc:	3b02      	subs	r3, #2
 80042ce:	637b      	str	r3, [r7, #52]	; 0x34
 80042d0:	e010      	b.n	80042f4 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80042d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80042d4:	f7ff fae6 	bl	80038a4 <ld_dword>
 80042d8:	4603      	mov	r3, r0
 80042da:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d102      	bne.n	80042e8 <f_getfree+0x128>
 80042e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042e4:	3301      	adds	r3, #1
 80042e6:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 80042e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ea:	3304      	adds	r3, #4
 80042ec:	633b      	str	r3, [r7, #48]	; 0x30
 80042ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042f0:	3b04      	subs	r3, #4
 80042f2:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 80042f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042f6:	3b01      	subs	r3, #1
 80042f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1bd      	bne.n	800427c <f_getfree+0xbc>
 8004300:	e000      	b.n	8004304 <f_getfree+0x144>
							if (res != FR_OK) break;
 8004302:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004308:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800430a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800430e:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8004310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004312:	791a      	ldrb	r2, [r3, #4]
 8004314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004316:	f042 0201 	orr.w	r2, r2, #1
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800431e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8004322:	4618      	mov	r0, r3
 8004324:	3748      	adds	r7, #72	; 0x48
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}
	...

0800432c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800432c:	b480      	push	{r7}
 800432e:	b087      	sub	sp, #28
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	4613      	mov	r3, r2
 8004338:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800433a:	2301      	movs	r3, #1
 800433c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800433e:	2300      	movs	r3, #0
 8004340:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8004342:	4b1f      	ldr	r3, [pc, #124]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 8004344:	7a5b      	ldrb	r3, [r3, #9]
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d131      	bne.n	80043b0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800434c:	4b1c      	ldr	r3, [pc, #112]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 800434e:	7a5b      	ldrb	r3, [r3, #9]
 8004350:	b2db      	uxtb	r3, r3
 8004352:	461a      	mov	r2, r3
 8004354:	4b1a      	ldr	r3, [pc, #104]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 8004356:	2100      	movs	r1, #0
 8004358:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800435a:	4b19      	ldr	r3, [pc, #100]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 800435c:	7a5b      	ldrb	r3, [r3, #9]
 800435e:	b2db      	uxtb	r3, r3
 8004360:	4a17      	ldr	r2, [pc, #92]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	68fa      	ldr	r2, [r7, #12]
 8004368:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800436a:	4b15      	ldr	r3, [pc, #84]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 800436c:	7a5b      	ldrb	r3, [r3, #9]
 800436e:	b2db      	uxtb	r3, r3
 8004370:	461a      	mov	r2, r3
 8004372:	4b13      	ldr	r3, [pc, #76]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 8004374:	4413      	add	r3, r2
 8004376:	79fa      	ldrb	r2, [r7, #7]
 8004378:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800437a:	4b11      	ldr	r3, [pc, #68]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 800437c:	7a5b      	ldrb	r3, [r3, #9]
 800437e:	b2db      	uxtb	r3, r3
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	b2d1      	uxtb	r1, r2
 8004384:	4a0e      	ldr	r2, [pc, #56]	; (80043c0 <FATFS_LinkDriverEx+0x94>)
 8004386:	7251      	strb	r1, [r2, #9]
 8004388:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800438a:	7dbb      	ldrb	r3, [r7, #22]
 800438c:	3330      	adds	r3, #48	; 0x30
 800438e:	b2da      	uxtb	r2, r3
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	3301      	adds	r3, #1
 8004398:	223a      	movs	r2, #58	; 0x3a
 800439a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	3302      	adds	r3, #2
 80043a0:	222f      	movs	r2, #47	; 0x2f
 80043a2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	3303      	adds	r3, #3
 80043a8:	2200      	movs	r2, #0
 80043aa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80043ac:	2300      	movs	r3, #0
 80043ae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80043b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	371c      	adds	r7, #28
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	200001c8 	.word	0x200001c8

080043c4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80043ce:	2200      	movs	r2, #0
 80043d0:	6839      	ldr	r1, [r7, #0]
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7ff ffaa 	bl	800432c <FATFS_LinkDriverEx>
 80043d8:	4603      	mov	r3, r0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <__errno>:
 80043e4:	4b01      	ldr	r3, [pc, #4]	; (80043ec <__errno+0x8>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	20000024 	.word	0x20000024

080043f0 <__libc_init_array>:
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	4d0d      	ldr	r5, [pc, #52]	; (8004428 <__libc_init_array+0x38>)
 80043f4:	4c0d      	ldr	r4, [pc, #52]	; (800442c <__libc_init_array+0x3c>)
 80043f6:	1b64      	subs	r4, r4, r5
 80043f8:	10a4      	asrs	r4, r4, #2
 80043fa:	2600      	movs	r6, #0
 80043fc:	42a6      	cmp	r6, r4
 80043fe:	d109      	bne.n	8004414 <__libc_init_array+0x24>
 8004400:	4d0b      	ldr	r5, [pc, #44]	; (8004430 <__libc_init_array+0x40>)
 8004402:	4c0c      	ldr	r4, [pc, #48]	; (8004434 <__libc_init_array+0x44>)
 8004404:	f001 f824 	bl	8005450 <_init>
 8004408:	1b64      	subs	r4, r4, r5
 800440a:	10a4      	asrs	r4, r4, #2
 800440c:	2600      	movs	r6, #0
 800440e:	42a6      	cmp	r6, r4
 8004410:	d105      	bne.n	800441e <__libc_init_array+0x2e>
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	f855 3b04 	ldr.w	r3, [r5], #4
 8004418:	4798      	blx	r3
 800441a:	3601      	adds	r6, #1
 800441c:	e7ee      	b.n	80043fc <__libc_init_array+0xc>
 800441e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004422:	4798      	blx	r3
 8004424:	3601      	adds	r6, #1
 8004426:	e7f2      	b.n	800440e <__libc_init_array+0x1e>
 8004428:	080055bc 	.word	0x080055bc
 800442c:	080055bc 	.word	0x080055bc
 8004430:	080055bc 	.word	0x080055bc
 8004434:	080055c0 	.word	0x080055c0

08004438 <memset>:
 8004438:	4402      	add	r2, r0
 800443a:	4603      	mov	r3, r0
 800443c:	4293      	cmp	r3, r2
 800443e:	d100      	bne.n	8004442 <memset+0xa>
 8004440:	4770      	bx	lr
 8004442:	f803 1b01 	strb.w	r1, [r3], #1
 8004446:	e7f9      	b.n	800443c <memset+0x4>

08004448 <iprintf>:
 8004448:	b40f      	push	{r0, r1, r2, r3}
 800444a:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <iprintf+0x2c>)
 800444c:	b513      	push	{r0, r1, r4, lr}
 800444e:	681c      	ldr	r4, [r3, #0]
 8004450:	b124      	cbz	r4, 800445c <iprintf+0x14>
 8004452:	69a3      	ldr	r3, [r4, #24]
 8004454:	b913      	cbnz	r3, 800445c <iprintf+0x14>
 8004456:	4620      	mov	r0, r4
 8004458:	f000 fa5e 	bl	8004918 <__sinit>
 800445c:	ab05      	add	r3, sp, #20
 800445e:	9a04      	ldr	r2, [sp, #16]
 8004460:	68a1      	ldr	r1, [r4, #8]
 8004462:	9301      	str	r3, [sp, #4]
 8004464:	4620      	mov	r0, r4
 8004466:	f000 fc67 	bl	8004d38 <_vfiprintf_r>
 800446a:	b002      	add	sp, #8
 800446c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004470:	b004      	add	sp, #16
 8004472:	4770      	bx	lr
 8004474:	20000024 	.word	0x20000024

08004478 <_puts_r>:
 8004478:	b570      	push	{r4, r5, r6, lr}
 800447a:	460e      	mov	r6, r1
 800447c:	4605      	mov	r5, r0
 800447e:	b118      	cbz	r0, 8004488 <_puts_r+0x10>
 8004480:	6983      	ldr	r3, [r0, #24]
 8004482:	b90b      	cbnz	r3, 8004488 <_puts_r+0x10>
 8004484:	f000 fa48 	bl	8004918 <__sinit>
 8004488:	69ab      	ldr	r3, [r5, #24]
 800448a:	68ac      	ldr	r4, [r5, #8]
 800448c:	b913      	cbnz	r3, 8004494 <_puts_r+0x1c>
 800448e:	4628      	mov	r0, r5
 8004490:	f000 fa42 	bl	8004918 <__sinit>
 8004494:	4b2c      	ldr	r3, [pc, #176]	; (8004548 <_puts_r+0xd0>)
 8004496:	429c      	cmp	r4, r3
 8004498:	d120      	bne.n	80044dc <_puts_r+0x64>
 800449a:	686c      	ldr	r4, [r5, #4]
 800449c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800449e:	07db      	lsls	r3, r3, #31
 80044a0:	d405      	bmi.n	80044ae <_puts_r+0x36>
 80044a2:	89a3      	ldrh	r3, [r4, #12]
 80044a4:	0598      	lsls	r0, r3, #22
 80044a6:	d402      	bmi.n	80044ae <_puts_r+0x36>
 80044a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80044aa:	f000 fad3 	bl	8004a54 <__retarget_lock_acquire_recursive>
 80044ae:	89a3      	ldrh	r3, [r4, #12]
 80044b0:	0719      	lsls	r1, r3, #28
 80044b2:	d51d      	bpl.n	80044f0 <_puts_r+0x78>
 80044b4:	6923      	ldr	r3, [r4, #16]
 80044b6:	b1db      	cbz	r3, 80044f0 <_puts_r+0x78>
 80044b8:	3e01      	subs	r6, #1
 80044ba:	68a3      	ldr	r3, [r4, #8]
 80044bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80044c0:	3b01      	subs	r3, #1
 80044c2:	60a3      	str	r3, [r4, #8]
 80044c4:	bb39      	cbnz	r1, 8004516 <_puts_r+0x9e>
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	da38      	bge.n	800453c <_puts_r+0xc4>
 80044ca:	4622      	mov	r2, r4
 80044cc:	210a      	movs	r1, #10
 80044ce:	4628      	mov	r0, r5
 80044d0:	f000 f848 	bl	8004564 <__swbuf_r>
 80044d4:	3001      	adds	r0, #1
 80044d6:	d011      	beq.n	80044fc <_puts_r+0x84>
 80044d8:	250a      	movs	r5, #10
 80044da:	e011      	b.n	8004500 <_puts_r+0x88>
 80044dc:	4b1b      	ldr	r3, [pc, #108]	; (800454c <_puts_r+0xd4>)
 80044de:	429c      	cmp	r4, r3
 80044e0:	d101      	bne.n	80044e6 <_puts_r+0x6e>
 80044e2:	68ac      	ldr	r4, [r5, #8]
 80044e4:	e7da      	b.n	800449c <_puts_r+0x24>
 80044e6:	4b1a      	ldr	r3, [pc, #104]	; (8004550 <_puts_r+0xd8>)
 80044e8:	429c      	cmp	r4, r3
 80044ea:	bf08      	it	eq
 80044ec:	68ec      	ldreq	r4, [r5, #12]
 80044ee:	e7d5      	b.n	800449c <_puts_r+0x24>
 80044f0:	4621      	mov	r1, r4
 80044f2:	4628      	mov	r0, r5
 80044f4:	f000 f888 	bl	8004608 <__swsetup_r>
 80044f8:	2800      	cmp	r0, #0
 80044fa:	d0dd      	beq.n	80044b8 <_puts_r+0x40>
 80044fc:	f04f 35ff 	mov.w	r5, #4294967295
 8004500:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004502:	07da      	lsls	r2, r3, #31
 8004504:	d405      	bmi.n	8004512 <_puts_r+0x9a>
 8004506:	89a3      	ldrh	r3, [r4, #12]
 8004508:	059b      	lsls	r3, r3, #22
 800450a:	d402      	bmi.n	8004512 <_puts_r+0x9a>
 800450c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800450e:	f000 faa2 	bl	8004a56 <__retarget_lock_release_recursive>
 8004512:	4628      	mov	r0, r5
 8004514:	bd70      	pop	{r4, r5, r6, pc}
 8004516:	2b00      	cmp	r3, #0
 8004518:	da04      	bge.n	8004524 <_puts_r+0xac>
 800451a:	69a2      	ldr	r2, [r4, #24]
 800451c:	429a      	cmp	r2, r3
 800451e:	dc06      	bgt.n	800452e <_puts_r+0xb6>
 8004520:	290a      	cmp	r1, #10
 8004522:	d004      	beq.n	800452e <_puts_r+0xb6>
 8004524:	6823      	ldr	r3, [r4, #0]
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	6022      	str	r2, [r4, #0]
 800452a:	7019      	strb	r1, [r3, #0]
 800452c:	e7c5      	b.n	80044ba <_puts_r+0x42>
 800452e:	4622      	mov	r2, r4
 8004530:	4628      	mov	r0, r5
 8004532:	f000 f817 	bl	8004564 <__swbuf_r>
 8004536:	3001      	adds	r0, #1
 8004538:	d1bf      	bne.n	80044ba <_puts_r+0x42>
 800453a:	e7df      	b.n	80044fc <_puts_r+0x84>
 800453c:	6823      	ldr	r3, [r4, #0]
 800453e:	250a      	movs	r5, #10
 8004540:	1c5a      	adds	r2, r3, #1
 8004542:	6022      	str	r2, [r4, #0]
 8004544:	701d      	strb	r5, [r3, #0]
 8004546:	e7db      	b.n	8004500 <_puts_r+0x88>
 8004548:	08005540 	.word	0x08005540
 800454c:	08005560 	.word	0x08005560
 8004550:	08005520 	.word	0x08005520

08004554 <puts>:
 8004554:	4b02      	ldr	r3, [pc, #8]	; (8004560 <puts+0xc>)
 8004556:	4601      	mov	r1, r0
 8004558:	6818      	ldr	r0, [r3, #0]
 800455a:	f7ff bf8d 	b.w	8004478 <_puts_r>
 800455e:	bf00      	nop
 8004560:	20000024 	.word	0x20000024

08004564 <__swbuf_r>:
 8004564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004566:	460e      	mov	r6, r1
 8004568:	4614      	mov	r4, r2
 800456a:	4605      	mov	r5, r0
 800456c:	b118      	cbz	r0, 8004576 <__swbuf_r+0x12>
 800456e:	6983      	ldr	r3, [r0, #24]
 8004570:	b90b      	cbnz	r3, 8004576 <__swbuf_r+0x12>
 8004572:	f000 f9d1 	bl	8004918 <__sinit>
 8004576:	4b21      	ldr	r3, [pc, #132]	; (80045fc <__swbuf_r+0x98>)
 8004578:	429c      	cmp	r4, r3
 800457a:	d12b      	bne.n	80045d4 <__swbuf_r+0x70>
 800457c:	686c      	ldr	r4, [r5, #4]
 800457e:	69a3      	ldr	r3, [r4, #24]
 8004580:	60a3      	str	r3, [r4, #8]
 8004582:	89a3      	ldrh	r3, [r4, #12]
 8004584:	071a      	lsls	r2, r3, #28
 8004586:	d52f      	bpl.n	80045e8 <__swbuf_r+0x84>
 8004588:	6923      	ldr	r3, [r4, #16]
 800458a:	b36b      	cbz	r3, 80045e8 <__swbuf_r+0x84>
 800458c:	6923      	ldr	r3, [r4, #16]
 800458e:	6820      	ldr	r0, [r4, #0]
 8004590:	1ac0      	subs	r0, r0, r3
 8004592:	6963      	ldr	r3, [r4, #20]
 8004594:	b2f6      	uxtb	r6, r6
 8004596:	4283      	cmp	r3, r0
 8004598:	4637      	mov	r7, r6
 800459a:	dc04      	bgt.n	80045a6 <__swbuf_r+0x42>
 800459c:	4621      	mov	r1, r4
 800459e:	4628      	mov	r0, r5
 80045a0:	f000 f926 	bl	80047f0 <_fflush_r>
 80045a4:	bb30      	cbnz	r0, 80045f4 <__swbuf_r+0x90>
 80045a6:	68a3      	ldr	r3, [r4, #8]
 80045a8:	3b01      	subs	r3, #1
 80045aa:	60a3      	str	r3, [r4, #8]
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	1c5a      	adds	r2, r3, #1
 80045b0:	6022      	str	r2, [r4, #0]
 80045b2:	701e      	strb	r6, [r3, #0]
 80045b4:	6963      	ldr	r3, [r4, #20]
 80045b6:	3001      	adds	r0, #1
 80045b8:	4283      	cmp	r3, r0
 80045ba:	d004      	beq.n	80045c6 <__swbuf_r+0x62>
 80045bc:	89a3      	ldrh	r3, [r4, #12]
 80045be:	07db      	lsls	r3, r3, #31
 80045c0:	d506      	bpl.n	80045d0 <__swbuf_r+0x6c>
 80045c2:	2e0a      	cmp	r6, #10
 80045c4:	d104      	bne.n	80045d0 <__swbuf_r+0x6c>
 80045c6:	4621      	mov	r1, r4
 80045c8:	4628      	mov	r0, r5
 80045ca:	f000 f911 	bl	80047f0 <_fflush_r>
 80045ce:	b988      	cbnz	r0, 80045f4 <__swbuf_r+0x90>
 80045d0:	4638      	mov	r0, r7
 80045d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045d4:	4b0a      	ldr	r3, [pc, #40]	; (8004600 <__swbuf_r+0x9c>)
 80045d6:	429c      	cmp	r4, r3
 80045d8:	d101      	bne.n	80045de <__swbuf_r+0x7a>
 80045da:	68ac      	ldr	r4, [r5, #8]
 80045dc:	e7cf      	b.n	800457e <__swbuf_r+0x1a>
 80045de:	4b09      	ldr	r3, [pc, #36]	; (8004604 <__swbuf_r+0xa0>)
 80045e0:	429c      	cmp	r4, r3
 80045e2:	bf08      	it	eq
 80045e4:	68ec      	ldreq	r4, [r5, #12]
 80045e6:	e7ca      	b.n	800457e <__swbuf_r+0x1a>
 80045e8:	4621      	mov	r1, r4
 80045ea:	4628      	mov	r0, r5
 80045ec:	f000 f80c 	bl	8004608 <__swsetup_r>
 80045f0:	2800      	cmp	r0, #0
 80045f2:	d0cb      	beq.n	800458c <__swbuf_r+0x28>
 80045f4:	f04f 37ff 	mov.w	r7, #4294967295
 80045f8:	e7ea      	b.n	80045d0 <__swbuf_r+0x6c>
 80045fa:	bf00      	nop
 80045fc:	08005540 	.word	0x08005540
 8004600:	08005560 	.word	0x08005560
 8004604:	08005520 	.word	0x08005520

08004608 <__swsetup_r>:
 8004608:	4b32      	ldr	r3, [pc, #200]	; (80046d4 <__swsetup_r+0xcc>)
 800460a:	b570      	push	{r4, r5, r6, lr}
 800460c:	681d      	ldr	r5, [r3, #0]
 800460e:	4606      	mov	r6, r0
 8004610:	460c      	mov	r4, r1
 8004612:	b125      	cbz	r5, 800461e <__swsetup_r+0x16>
 8004614:	69ab      	ldr	r3, [r5, #24]
 8004616:	b913      	cbnz	r3, 800461e <__swsetup_r+0x16>
 8004618:	4628      	mov	r0, r5
 800461a:	f000 f97d 	bl	8004918 <__sinit>
 800461e:	4b2e      	ldr	r3, [pc, #184]	; (80046d8 <__swsetup_r+0xd0>)
 8004620:	429c      	cmp	r4, r3
 8004622:	d10f      	bne.n	8004644 <__swsetup_r+0x3c>
 8004624:	686c      	ldr	r4, [r5, #4]
 8004626:	89a3      	ldrh	r3, [r4, #12]
 8004628:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800462c:	0719      	lsls	r1, r3, #28
 800462e:	d42c      	bmi.n	800468a <__swsetup_r+0x82>
 8004630:	06dd      	lsls	r5, r3, #27
 8004632:	d411      	bmi.n	8004658 <__swsetup_r+0x50>
 8004634:	2309      	movs	r3, #9
 8004636:	6033      	str	r3, [r6, #0]
 8004638:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800463c:	81a3      	strh	r3, [r4, #12]
 800463e:	f04f 30ff 	mov.w	r0, #4294967295
 8004642:	e03e      	b.n	80046c2 <__swsetup_r+0xba>
 8004644:	4b25      	ldr	r3, [pc, #148]	; (80046dc <__swsetup_r+0xd4>)
 8004646:	429c      	cmp	r4, r3
 8004648:	d101      	bne.n	800464e <__swsetup_r+0x46>
 800464a:	68ac      	ldr	r4, [r5, #8]
 800464c:	e7eb      	b.n	8004626 <__swsetup_r+0x1e>
 800464e:	4b24      	ldr	r3, [pc, #144]	; (80046e0 <__swsetup_r+0xd8>)
 8004650:	429c      	cmp	r4, r3
 8004652:	bf08      	it	eq
 8004654:	68ec      	ldreq	r4, [r5, #12]
 8004656:	e7e6      	b.n	8004626 <__swsetup_r+0x1e>
 8004658:	0758      	lsls	r0, r3, #29
 800465a:	d512      	bpl.n	8004682 <__swsetup_r+0x7a>
 800465c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800465e:	b141      	cbz	r1, 8004672 <__swsetup_r+0x6a>
 8004660:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004664:	4299      	cmp	r1, r3
 8004666:	d002      	beq.n	800466e <__swsetup_r+0x66>
 8004668:	4630      	mov	r0, r6
 800466a:	f000 fa5b 	bl	8004b24 <_free_r>
 800466e:	2300      	movs	r3, #0
 8004670:	6363      	str	r3, [r4, #52]	; 0x34
 8004672:	89a3      	ldrh	r3, [r4, #12]
 8004674:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004678:	81a3      	strh	r3, [r4, #12]
 800467a:	2300      	movs	r3, #0
 800467c:	6063      	str	r3, [r4, #4]
 800467e:	6923      	ldr	r3, [r4, #16]
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	89a3      	ldrh	r3, [r4, #12]
 8004684:	f043 0308 	orr.w	r3, r3, #8
 8004688:	81a3      	strh	r3, [r4, #12]
 800468a:	6923      	ldr	r3, [r4, #16]
 800468c:	b94b      	cbnz	r3, 80046a2 <__swsetup_r+0x9a>
 800468e:	89a3      	ldrh	r3, [r4, #12]
 8004690:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004698:	d003      	beq.n	80046a2 <__swsetup_r+0x9a>
 800469a:	4621      	mov	r1, r4
 800469c:	4630      	mov	r0, r6
 800469e:	f000 fa01 	bl	8004aa4 <__smakebuf_r>
 80046a2:	89a0      	ldrh	r0, [r4, #12]
 80046a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80046a8:	f010 0301 	ands.w	r3, r0, #1
 80046ac:	d00a      	beq.n	80046c4 <__swsetup_r+0xbc>
 80046ae:	2300      	movs	r3, #0
 80046b0:	60a3      	str	r3, [r4, #8]
 80046b2:	6963      	ldr	r3, [r4, #20]
 80046b4:	425b      	negs	r3, r3
 80046b6:	61a3      	str	r3, [r4, #24]
 80046b8:	6923      	ldr	r3, [r4, #16]
 80046ba:	b943      	cbnz	r3, 80046ce <__swsetup_r+0xc6>
 80046bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80046c0:	d1ba      	bne.n	8004638 <__swsetup_r+0x30>
 80046c2:	bd70      	pop	{r4, r5, r6, pc}
 80046c4:	0781      	lsls	r1, r0, #30
 80046c6:	bf58      	it	pl
 80046c8:	6963      	ldrpl	r3, [r4, #20]
 80046ca:	60a3      	str	r3, [r4, #8]
 80046cc:	e7f4      	b.n	80046b8 <__swsetup_r+0xb0>
 80046ce:	2000      	movs	r0, #0
 80046d0:	e7f7      	b.n	80046c2 <__swsetup_r+0xba>
 80046d2:	bf00      	nop
 80046d4:	20000024 	.word	0x20000024
 80046d8:	08005540 	.word	0x08005540
 80046dc:	08005560 	.word	0x08005560
 80046e0:	08005520 	.word	0x08005520

080046e4 <__sflush_r>:
 80046e4:	898a      	ldrh	r2, [r1, #12]
 80046e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ea:	4605      	mov	r5, r0
 80046ec:	0710      	lsls	r0, r2, #28
 80046ee:	460c      	mov	r4, r1
 80046f0:	d458      	bmi.n	80047a4 <__sflush_r+0xc0>
 80046f2:	684b      	ldr	r3, [r1, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	dc05      	bgt.n	8004704 <__sflush_r+0x20>
 80046f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	dc02      	bgt.n	8004704 <__sflush_r+0x20>
 80046fe:	2000      	movs	r0, #0
 8004700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004706:	2e00      	cmp	r6, #0
 8004708:	d0f9      	beq.n	80046fe <__sflush_r+0x1a>
 800470a:	2300      	movs	r3, #0
 800470c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004710:	682f      	ldr	r7, [r5, #0]
 8004712:	602b      	str	r3, [r5, #0]
 8004714:	d032      	beq.n	800477c <__sflush_r+0x98>
 8004716:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004718:	89a3      	ldrh	r3, [r4, #12]
 800471a:	075a      	lsls	r2, r3, #29
 800471c:	d505      	bpl.n	800472a <__sflush_r+0x46>
 800471e:	6863      	ldr	r3, [r4, #4]
 8004720:	1ac0      	subs	r0, r0, r3
 8004722:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004724:	b10b      	cbz	r3, 800472a <__sflush_r+0x46>
 8004726:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004728:	1ac0      	subs	r0, r0, r3
 800472a:	2300      	movs	r3, #0
 800472c:	4602      	mov	r2, r0
 800472e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004730:	6a21      	ldr	r1, [r4, #32]
 8004732:	4628      	mov	r0, r5
 8004734:	47b0      	blx	r6
 8004736:	1c43      	adds	r3, r0, #1
 8004738:	89a3      	ldrh	r3, [r4, #12]
 800473a:	d106      	bne.n	800474a <__sflush_r+0x66>
 800473c:	6829      	ldr	r1, [r5, #0]
 800473e:	291d      	cmp	r1, #29
 8004740:	d82c      	bhi.n	800479c <__sflush_r+0xb8>
 8004742:	4a2a      	ldr	r2, [pc, #168]	; (80047ec <__sflush_r+0x108>)
 8004744:	40ca      	lsrs	r2, r1
 8004746:	07d6      	lsls	r6, r2, #31
 8004748:	d528      	bpl.n	800479c <__sflush_r+0xb8>
 800474a:	2200      	movs	r2, #0
 800474c:	6062      	str	r2, [r4, #4]
 800474e:	04d9      	lsls	r1, r3, #19
 8004750:	6922      	ldr	r2, [r4, #16]
 8004752:	6022      	str	r2, [r4, #0]
 8004754:	d504      	bpl.n	8004760 <__sflush_r+0x7c>
 8004756:	1c42      	adds	r2, r0, #1
 8004758:	d101      	bne.n	800475e <__sflush_r+0x7a>
 800475a:	682b      	ldr	r3, [r5, #0]
 800475c:	b903      	cbnz	r3, 8004760 <__sflush_r+0x7c>
 800475e:	6560      	str	r0, [r4, #84]	; 0x54
 8004760:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004762:	602f      	str	r7, [r5, #0]
 8004764:	2900      	cmp	r1, #0
 8004766:	d0ca      	beq.n	80046fe <__sflush_r+0x1a>
 8004768:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800476c:	4299      	cmp	r1, r3
 800476e:	d002      	beq.n	8004776 <__sflush_r+0x92>
 8004770:	4628      	mov	r0, r5
 8004772:	f000 f9d7 	bl	8004b24 <_free_r>
 8004776:	2000      	movs	r0, #0
 8004778:	6360      	str	r0, [r4, #52]	; 0x34
 800477a:	e7c1      	b.n	8004700 <__sflush_r+0x1c>
 800477c:	6a21      	ldr	r1, [r4, #32]
 800477e:	2301      	movs	r3, #1
 8004780:	4628      	mov	r0, r5
 8004782:	47b0      	blx	r6
 8004784:	1c41      	adds	r1, r0, #1
 8004786:	d1c7      	bne.n	8004718 <__sflush_r+0x34>
 8004788:	682b      	ldr	r3, [r5, #0]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0c4      	beq.n	8004718 <__sflush_r+0x34>
 800478e:	2b1d      	cmp	r3, #29
 8004790:	d001      	beq.n	8004796 <__sflush_r+0xb2>
 8004792:	2b16      	cmp	r3, #22
 8004794:	d101      	bne.n	800479a <__sflush_r+0xb6>
 8004796:	602f      	str	r7, [r5, #0]
 8004798:	e7b1      	b.n	80046fe <__sflush_r+0x1a>
 800479a:	89a3      	ldrh	r3, [r4, #12]
 800479c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047a0:	81a3      	strh	r3, [r4, #12]
 80047a2:	e7ad      	b.n	8004700 <__sflush_r+0x1c>
 80047a4:	690f      	ldr	r7, [r1, #16]
 80047a6:	2f00      	cmp	r7, #0
 80047a8:	d0a9      	beq.n	80046fe <__sflush_r+0x1a>
 80047aa:	0793      	lsls	r3, r2, #30
 80047ac:	680e      	ldr	r6, [r1, #0]
 80047ae:	bf08      	it	eq
 80047b0:	694b      	ldreq	r3, [r1, #20]
 80047b2:	600f      	str	r7, [r1, #0]
 80047b4:	bf18      	it	ne
 80047b6:	2300      	movne	r3, #0
 80047b8:	eba6 0807 	sub.w	r8, r6, r7
 80047bc:	608b      	str	r3, [r1, #8]
 80047be:	f1b8 0f00 	cmp.w	r8, #0
 80047c2:	dd9c      	ble.n	80046fe <__sflush_r+0x1a>
 80047c4:	6a21      	ldr	r1, [r4, #32]
 80047c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80047c8:	4643      	mov	r3, r8
 80047ca:	463a      	mov	r2, r7
 80047cc:	4628      	mov	r0, r5
 80047ce:	47b0      	blx	r6
 80047d0:	2800      	cmp	r0, #0
 80047d2:	dc06      	bgt.n	80047e2 <__sflush_r+0xfe>
 80047d4:	89a3      	ldrh	r3, [r4, #12]
 80047d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047da:	81a3      	strh	r3, [r4, #12]
 80047dc:	f04f 30ff 	mov.w	r0, #4294967295
 80047e0:	e78e      	b.n	8004700 <__sflush_r+0x1c>
 80047e2:	4407      	add	r7, r0
 80047e4:	eba8 0800 	sub.w	r8, r8, r0
 80047e8:	e7e9      	b.n	80047be <__sflush_r+0xda>
 80047ea:	bf00      	nop
 80047ec:	20400001 	.word	0x20400001

080047f0 <_fflush_r>:
 80047f0:	b538      	push	{r3, r4, r5, lr}
 80047f2:	690b      	ldr	r3, [r1, #16]
 80047f4:	4605      	mov	r5, r0
 80047f6:	460c      	mov	r4, r1
 80047f8:	b913      	cbnz	r3, 8004800 <_fflush_r+0x10>
 80047fa:	2500      	movs	r5, #0
 80047fc:	4628      	mov	r0, r5
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	b118      	cbz	r0, 800480a <_fflush_r+0x1a>
 8004802:	6983      	ldr	r3, [r0, #24]
 8004804:	b90b      	cbnz	r3, 800480a <_fflush_r+0x1a>
 8004806:	f000 f887 	bl	8004918 <__sinit>
 800480a:	4b14      	ldr	r3, [pc, #80]	; (800485c <_fflush_r+0x6c>)
 800480c:	429c      	cmp	r4, r3
 800480e:	d11b      	bne.n	8004848 <_fflush_r+0x58>
 8004810:	686c      	ldr	r4, [r5, #4]
 8004812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0ef      	beq.n	80047fa <_fflush_r+0xa>
 800481a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800481c:	07d0      	lsls	r0, r2, #31
 800481e:	d404      	bmi.n	800482a <_fflush_r+0x3a>
 8004820:	0599      	lsls	r1, r3, #22
 8004822:	d402      	bmi.n	800482a <_fflush_r+0x3a>
 8004824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004826:	f000 f915 	bl	8004a54 <__retarget_lock_acquire_recursive>
 800482a:	4628      	mov	r0, r5
 800482c:	4621      	mov	r1, r4
 800482e:	f7ff ff59 	bl	80046e4 <__sflush_r>
 8004832:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004834:	07da      	lsls	r2, r3, #31
 8004836:	4605      	mov	r5, r0
 8004838:	d4e0      	bmi.n	80047fc <_fflush_r+0xc>
 800483a:	89a3      	ldrh	r3, [r4, #12]
 800483c:	059b      	lsls	r3, r3, #22
 800483e:	d4dd      	bmi.n	80047fc <_fflush_r+0xc>
 8004840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004842:	f000 f908 	bl	8004a56 <__retarget_lock_release_recursive>
 8004846:	e7d9      	b.n	80047fc <_fflush_r+0xc>
 8004848:	4b05      	ldr	r3, [pc, #20]	; (8004860 <_fflush_r+0x70>)
 800484a:	429c      	cmp	r4, r3
 800484c:	d101      	bne.n	8004852 <_fflush_r+0x62>
 800484e:	68ac      	ldr	r4, [r5, #8]
 8004850:	e7df      	b.n	8004812 <_fflush_r+0x22>
 8004852:	4b04      	ldr	r3, [pc, #16]	; (8004864 <_fflush_r+0x74>)
 8004854:	429c      	cmp	r4, r3
 8004856:	bf08      	it	eq
 8004858:	68ec      	ldreq	r4, [r5, #12]
 800485a:	e7da      	b.n	8004812 <_fflush_r+0x22>
 800485c:	08005540 	.word	0x08005540
 8004860:	08005560 	.word	0x08005560
 8004864:	08005520 	.word	0x08005520

08004868 <std>:
 8004868:	2300      	movs	r3, #0
 800486a:	b510      	push	{r4, lr}
 800486c:	4604      	mov	r4, r0
 800486e:	e9c0 3300 	strd	r3, r3, [r0]
 8004872:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004876:	6083      	str	r3, [r0, #8]
 8004878:	8181      	strh	r1, [r0, #12]
 800487a:	6643      	str	r3, [r0, #100]	; 0x64
 800487c:	81c2      	strh	r2, [r0, #14]
 800487e:	6183      	str	r3, [r0, #24]
 8004880:	4619      	mov	r1, r3
 8004882:	2208      	movs	r2, #8
 8004884:	305c      	adds	r0, #92	; 0x5c
 8004886:	f7ff fdd7 	bl	8004438 <memset>
 800488a:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <std+0x38>)
 800488c:	6263      	str	r3, [r4, #36]	; 0x24
 800488e:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <std+0x3c>)
 8004890:	62a3      	str	r3, [r4, #40]	; 0x28
 8004892:	4b05      	ldr	r3, [pc, #20]	; (80048a8 <std+0x40>)
 8004894:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004896:	4b05      	ldr	r3, [pc, #20]	; (80048ac <std+0x44>)
 8004898:	6224      	str	r4, [r4, #32]
 800489a:	6323      	str	r3, [r4, #48]	; 0x30
 800489c:	bd10      	pop	{r4, pc}
 800489e:	bf00      	nop
 80048a0:	080052e1 	.word	0x080052e1
 80048a4:	08005303 	.word	0x08005303
 80048a8:	0800533b 	.word	0x0800533b
 80048ac:	0800535f 	.word	0x0800535f

080048b0 <_cleanup_r>:
 80048b0:	4901      	ldr	r1, [pc, #4]	; (80048b8 <_cleanup_r+0x8>)
 80048b2:	f000 b8af 	b.w	8004a14 <_fwalk_reent>
 80048b6:	bf00      	nop
 80048b8:	080047f1 	.word	0x080047f1

080048bc <__sfmoreglue>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	2268      	movs	r2, #104	; 0x68
 80048c0:	1e4d      	subs	r5, r1, #1
 80048c2:	4355      	muls	r5, r2
 80048c4:	460e      	mov	r6, r1
 80048c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80048ca:	f000 f997 	bl	8004bfc <_malloc_r>
 80048ce:	4604      	mov	r4, r0
 80048d0:	b140      	cbz	r0, 80048e4 <__sfmoreglue+0x28>
 80048d2:	2100      	movs	r1, #0
 80048d4:	e9c0 1600 	strd	r1, r6, [r0]
 80048d8:	300c      	adds	r0, #12
 80048da:	60a0      	str	r0, [r4, #8]
 80048dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80048e0:	f7ff fdaa 	bl	8004438 <memset>
 80048e4:	4620      	mov	r0, r4
 80048e6:	bd70      	pop	{r4, r5, r6, pc}

080048e8 <__sfp_lock_acquire>:
 80048e8:	4801      	ldr	r0, [pc, #4]	; (80048f0 <__sfp_lock_acquire+0x8>)
 80048ea:	f000 b8b3 	b.w	8004a54 <__retarget_lock_acquire_recursive>
 80048ee:	bf00      	nop
 80048f0:	200001d5 	.word	0x200001d5

080048f4 <__sfp_lock_release>:
 80048f4:	4801      	ldr	r0, [pc, #4]	; (80048fc <__sfp_lock_release+0x8>)
 80048f6:	f000 b8ae 	b.w	8004a56 <__retarget_lock_release_recursive>
 80048fa:	bf00      	nop
 80048fc:	200001d5 	.word	0x200001d5

08004900 <__sinit_lock_acquire>:
 8004900:	4801      	ldr	r0, [pc, #4]	; (8004908 <__sinit_lock_acquire+0x8>)
 8004902:	f000 b8a7 	b.w	8004a54 <__retarget_lock_acquire_recursive>
 8004906:	bf00      	nop
 8004908:	200001d6 	.word	0x200001d6

0800490c <__sinit_lock_release>:
 800490c:	4801      	ldr	r0, [pc, #4]	; (8004914 <__sinit_lock_release+0x8>)
 800490e:	f000 b8a2 	b.w	8004a56 <__retarget_lock_release_recursive>
 8004912:	bf00      	nop
 8004914:	200001d6 	.word	0x200001d6

08004918 <__sinit>:
 8004918:	b510      	push	{r4, lr}
 800491a:	4604      	mov	r4, r0
 800491c:	f7ff fff0 	bl	8004900 <__sinit_lock_acquire>
 8004920:	69a3      	ldr	r3, [r4, #24]
 8004922:	b11b      	cbz	r3, 800492c <__sinit+0x14>
 8004924:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004928:	f7ff bff0 	b.w	800490c <__sinit_lock_release>
 800492c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004930:	6523      	str	r3, [r4, #80]	; 0x50
 8004932:	4b13      	ldr	r3, [pc, #76]	; (8004980 <__sinit+0x68>)
 8004934:	4a13      	ldr	r2, [pc, #76]	; (8004984 <__sinit+0x6c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	62a2      	str	r2, [r4, #40]	; 0x28
 800493a:	42a3      	cmp	r3, r4
 800493c:	bf04      	itt	eq
 800493e:	2301      	moveq	r3, #1
 8004940:	61a3      	streq	r3, [r4, #24]
 8004942:	4620      	mov	r0, r4
 8004944:	f000 f820 	bl	8004988 <__sfp>
 8004948:	6060      	str	r0, [r4, #4]
 800494a:	4620      	mov	r0, r4
 800494c:	f000 f81c 	bl	8004988 <__sfp>
 8004950:	60a0      	str	r0, [r4, #8]
 8004952:	4620      	mov	r0, r4
 8004954:	f000 f818 	bl	8004988 <__sfp>
 8004958:	2200      	movs	r2, #0
 800495a:	60e0      	str	r0, [r4, #12]
 800495c:	2104      	movs	r1, #4
 800495e:	6860      	ldr	r0, [r4, #4]
 8004960:	f7ff ff82 	bl	8004868 <std>
 8004964:	68a0      	ldr	r0, [r4, #8]
 8004966:	2201      	movs	r2, #1
 8004968:	2109      	movs	r1, #9
 800496a:	f7ff ff7d 	bl	8004868 <std>
 800496e:	68e0      	ldr	r0, [r4, #12]
 8004970:	2202      	movs	r2, #2
 8004972:	2112      	movs	r1, #18
 8004974:	f7ff ff78 	bl	8004868 <std>
 8004978:	2301      	movs	r3, #1
 800497a:	61a3      	str	r3, [r4, #24]
 800497c:	e7d2      	b.n	8004924 <__sinit+0xc>
 800497e:	bf00      	nop
 8004980:	0800551c 	.word	0x0800551c
 8004984:	080048b1 	.word	0x080048b1

08004988 <__sfp>:
 8004988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800498a:	4607      	mov	r7, r0
 800498c:	f7ff ffac 	bl	80048e8 <__sfp_lock_acquire>
 8004990:	4b1e      	ldr	r3, [pc, #120]	; (8004a0c <__sfp+0x84>)
 8004992:	681e      	ldr	r6, [r3, #0]
 8004994:	69b3      	ldr	r3, [r6, #24]
 8004996:	b913      	cbnz	r3, 800499e <__sfp+0x16>
 8004998:	4630      	mov	r0, r6
 800499a:	f7ff ffbd 	bl	8004918 <__sinit>
 800499e:	3648      	adds	r6, #72	; 0x48
 80049a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80049a4:	3b01      	subs	r3, #1
 80049a6:	d503      	bpl.n	80049b0 <__sfp+0x28>
 80049a8:	6833      	ldr	r3, [r6, #0]
 80049aa:	b30b      	cbz	r3, 80049f0 <__sfp+0x68>
 80049ac:	6836      	ldr	r6, [r6, #0]
 80049ae:	e7f7      	b.n	80049a0 <__sfp+0x18>
 80049b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80049b4:	b9d5      	cbnz	r5, 80049ec <__sfp+0x64>
 80049b6:	4b16      	ldr	r3, [pc, #88]	; (8004a10 <__sfp+0x88>)
 80049b8:	60e3      	str	r3, [r4, #12]
 80049ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80049be:	6665      	str	r5, [r4, #100]	; 0x64
 80049c0:	f000 f847 	bl	8004a52 <__retarget_lock_init_recursive>
 80049c4:	f7ff ff96 	bl	80048f4 <__sfp_lock_release>
 80049c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80049cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80049d0:	6025      	str	r5, [r4, #0]
 80049d2:	61a5      	str	r5, [r4, #24]
 80049d4:	2208      	movs	r2, #8
 80049d6:	4629      	mov	r1, r5
 80049d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80049dc:	f7ff fd2c 	bl	8004438 <memset>
 80049e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80049e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80049e8:	4620      	mov	r0, r4
 80049ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049ec:	3468      	adds	r4, #104	; 0x68
 80049ee:	e7d9      	b.n	80049a4 <__sfp+0x1c>
 80049f0:	2104      	movs	r1, #4
 80049f2:	4638      	mov	r0, r7
 80049f4:	f7ff ff62 	bl	80048bc <__sfmoreglue>
 80049f8:	4604      	mov	r4, r0
 80049fa:	6030      	str	r0, [r6, #0]
 80049fc:	2800      	cmp	r0, #0
 80049fe:	d1d5      	bne.n	80049ac <__sfp+0x24>
 8004a00:	f7ff ff78 	bl	80048f4 <__sfp_lock_release>
 8004a04:	230c      	movs	r3, #12
 8004a06:	603b      	str	r3, [r7, #0]
 8004a08:	e7ee      	b.n	80049e8 <__sfp+0x60>
 8004a0a:	bf00      	nop
 8004a0c:	0800551c 	.word	0x0800551c
 8004a10:	ffff0001 	.word	0xffff0001

08004a14 <_fwalk_reent>:
 8004a14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a18:	4606      	mov	r6, r0
 8004a1a:	4688      	mov	r8, r1
 8004a1c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004a20:	2700      	movs	r7, #0
 8004a22:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004a26:	f1b9 0901 	subs.w	r9, r9, #1
 8004a2a:	d505      	bpl.n	8004a38 <_fwalk_reent+0x24>
 8004a2c:	6824      	ldr	r4, [r4, #0]
 8004a2e:	2c00      	cmp	r4, #0
 8004a30:	d1f7      	bne.n	8004a22 <_fwalk_reent+0xe>
 8004a32:	4638      	mov	r0, r7
 8004a34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a38:	89ab      	ldrh	r3, [r5, #12]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d907      	bls.n	8004a4e <_fwalk_reent+0x3a>
 8004a3e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004a42:	3301      	adds	r3, #1
 8004a44:	d003      	beq.n	8004a4e <_fwalk_reent+0x3a>
 8004a46:	4629      	mov	r1, r5
 8004a48:	4630      	mov	r0, r6
 8004a4a:	47c0      	blx	r8
 8004a4c:	4307      	orrs	r7, r0
 8004a4e:	3568      	adds	r5, #104	; 0x68
 8004a50:	e7e9      	b.n	8004a26 <_fwalk_reent+0x12>

08004a52 <__retarget_lock_init_recursive>:
 8004a52:	4770      	bx	lr

08004a54 <__retarget_lock_acquire_recursive>:
 8004a54:	4770      	bx	lr

08004a56 <__retarget_lock_release_recursive>:
 8004a56:	4770      	bx	lr

08004a58 <__swhatbuf_r>:
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	460e      	mov	r6, r1
 8004a5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a60:	2900      	cmp	r1, #0
 8004a62:	b096      	sub	sp, #88	; 0x58
 8004a64:	4614      	mov	r4, r2
 8004a66:	461d      	mov	r5, r3
 8004a68:	da08      	bge.n	8004a7c <__swhatbuf_r+0x24>
 8004a6a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	602a      	str	r2, [r5, #0]
 8004a72:	061a      	lsls	r2, r3, #24
 8004a74:	d410      	bmi.n	8004a98 <__swhatbuf_r+0x40>
 8004a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004a7a:	e00e      	b.n	8004a9a <__swhatbuf_r+0x42>
 8004a7c:	466a      	mov	r2, sp
 8004a7e:	f000 fc95 	bl	80053ac <_fstat_r>
 8004a82:	2800      	cmp	r0, #0
 8004a84:	dbf1      	blt.n	8004a6a <__swhatbuf_r+0x12>
 8004a86:	9a01      	ldr	r2, [sp, #4]
 8004a88:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004a8c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004a90:	425a      	negs	r2, r3
 8004a92:	415a      	adcs	r2, r3
 8004a94:	602a      	str	r2, [r5, #0]
 8004a96:	e7ee      	b.n	8004a76 <__swhatbuf_r+0x1e>
 8004a98:	2340      	movs	r3, #64	; 0x40
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	6023      	str	r3, [r4, #0]
 8004a9e:	b016      	add	sp, #88	; 0x58
 8004aa0:	bd70      	pop	{r4, r5, r6, pc}
	...

08004aa4 <__smakebuf_r>:
 8004aa4:	898b      	ldrh	r3, [r1, #12]
 8004aa6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004aa8:	079d      	lsls	r5, r3, #30
 8004aaa:	4606      	mov	r6, r0
 8004aac:	460c      	mov	r4, r1
 8004aae:	d507      	bpl.n	8004ac0 <__smakebuf_r+0x1c>
 8004ab0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004ab4:	6023      	str	r3, [r4, #0]
 8004ab6:	6123      	str	r3, [r4, #16]
 8004ab8:	2301      	movs	r3, #1
 8004aba:	6163      	str	r3, [r4, #20]
 8004abc:	b002      	add	sp, #8
 8004abe:	bd70      	pop	{r4, r5, r6, pc}
 8004ac0:	ab01      	add	r3, sp, #4
 8004ac2:	466a      	mov	r2, sp
 8004ac4:	f7ff ffc8 	bl	8004a58 <__swhatbuf_r>
 8004ac8:	9900      	ldr	r1, [sp, #0]
 8004aca:	4605      	mov	r5, r0
 8004acc:	4630      	mov	r0, r6
 8004ace:	f000 f895 	bl	8004bfc <_malloc_r>
 8004ad2:	b948      	cbnz	r0, 8004ae8 <__smakebuf_r+0x44>
 8004ad4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ad8:	059a      	lsls	r2, r3, #22
 8004ada:	d4ef      	bmi.n	8004abc <__smakebuf_r+0x18>
 8004adc:	f023 0303 	bic.w	r3, r3, #3
 8004ae0:	f043 0302 	orr.w	r3, r3, #2
 8004ae4:	81a3      	strh	r3, [r4, #12]
 8004ae6:	e7e3      	b.n	8004ab0 <__smakebuf_r+0xc>
 8004ae8:	4b0d      	ldr	r3, [pc, #52]	; (8004b20 <__smakebuf_r+0x7c>)
 8004aea:	62b3      	str	r3, [r6, #40]	; 0x28
 8004aec:	89a3      	ldrh	r3, [r4, #12]
 8004aee:	6020      	str	r0, [r4, #0]
 8004af0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004af4:	81a3      	strh	r3, [r4, #12]
 8004af6:	9b00      	ldr	r3, [sp, #0]
 8004af8:	6163      	str	r3, [r4, #20]
 8004afa:	9b01      	ldr	r3, [sp, #4]
 8004afc:	6120      	str	r0, [r4, #16]
 8004afe:	b15b      	cbz	r3, 8004b18 <__smakebuf_r+0x74>
 8004b00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b04:	4630      	mov	r0, r6
 8004b06:	f000 fc63 	bl	80053d0 <_isatty_r>
 8004b0a:	b128      	cbz	r0, 8004b18 <__smakebuf_r+0x74>
 8004b0c:	89a3      	ldrh	r3, [r4, #12]
 8004b0e:	f023 0303 	bic.w	r3, r3, #3
 8004b12:	f043 0301 	orr.w	r3, r3, #1
 8004b16:	81a3      	strh	r3, [r4, #12]
 8004b18:	89a0      	ldrh	r0, [r4, #12]
 8004b1a:	4305      	orrs	r5, r0
 8004b1c:	81a5      	strh	r5, [r4, #12]
 8004b1e:	e7cd      	b.n	8004abc <__smakebuf_r+0x18>
 8004b20:	080048b1 	.word	0x080048b1

08004b24 <_free_r>:
 8004b24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004b26:	2900      	cmp	r1, #0
 8004b28:	d044      	beq.n	8004bb4 <_free_r+0x90>
 8004b2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b2e:	9001      	str	r0, [sp, #4]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f1a1 0404 	sub.w	r4, r1, #4
 8004b36:	bfb8      	it	lt
 8004b38:	18e4      	addlt	r4, r4, r3
 8004b3a:	f000 fc6b 	bl	8005414 <__malloc_lock>
 8004b3e:	4a1e      	ldr	r2, [pc, #120]	; (8004bb8 <_free_r+0x94>)
 8004b40:	9801      	ldr	r0, [sp, #4]
 8004b42:	6813      	ldr	r3, [r2, #0]
 8004b44:	b933      	cbnz	r3, 8004b54 <_free_r+0x30>
 8004b46:	6063      	str	r3, [r4, #4]
 8004b48:	6014      	str	r4, [r2, #0]
 8004b4a:	b003      	add	sp, #12
 8004b4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004b50:	f000 bc66 	b.w	8005420 <__malloc_unlock>
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d908      	bls.n	8004b6a <_free_r+0x46>
 8004b58:	6825      	ldr	r5, [r4, #0]
 8004b5a:	1961      	adds	r1, r4, r5
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	bf01      	itttt	eq
 8004b60:	6819      	ldreq	r1, [r3, #0]
 8004b62:	685b      	ldreq	r3, [r3, #4]
 8004b64:	1949      	addeq	r1, r1, r5
 8004b66:	6021      	streq	r1, [r4, #0]
 8004b68:	e7ed      	b.n	8004b46 <_free_r+0x22>
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	b10b      	cbz	r3, 8004b74 <_free_r+0x50>
 8004b70:	42a3      	cmp	r3, r4
 8004b72:	d9fa      	bls.n	8004b6a <_free_r+0x46>
 8004b74:	6811      	ldr	r1, [r2, #0]
 8004b76:	1855      	adds	r5, r2, r1
 8004b78:	42a5      	cmp	r5, r4
 8004b7a:	d10b      	bne.n	8004b94 <_free_r+0x70>
 8004b7c:	6824      	ldr	r4, [r4, #0]
 8004b7e:	4421      	add	r1, r4
 8004b80:	1854      	adds	r4, r2, r1
 8004b82:	42a3      	cmp	r3, r4
 8004b84:	6011      	str	r1, [r2, #0]
 8004b86:	d1e0      	bne.n	8004b4a <_free_r+0x26>
 8004b88:	681c      	ldr	r4, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	6053      	str	r3, [r2, #4]
 8004b8e:	4421      	add	r1, r4
 8004b90:	6011      	str	r1, [r2, #0]
 8004b92:	e7da      	b.n	8004b4a <_free_r+0x26>
 8004b94:	d902      	bls.n	8004b9c <_free_r+0x78>
 8004b96:	230c      	movs	r3, #12
 8004b98:	6003      	str	r3, [r0, #0]
 8004b9a:	e7d6      	b.n	8004b4a <_free_r+0x26>
 8004b9c:	6825      	ldr	r5, [r4, #0]
 8004b9e:	1961      	adds	r1, r4, r5
 8004ba0:	428b      	cmp	r3, r1
 8004ba2:	bf04      	itt	eq
 8004ba4:	6819      	ldreq	r1, [r3, #0]
 8004ba6:	685b      	ldreq	r3, [r3, #4]
 8004ba8:	6063      	str	r3, [r4, #4]
 8004baa:	bf04      	itt	eq
 8004bac:	1949      	addeq	r1, r1, r5
 8004bae:	6021      	streq	r1, [r4, #0]
 8004bb0:	6054      	str	r4, [r2, #4]
 8004bb2:	e7ca      	b.n	8004b4a <_free_r+0x26>
 8004bb4:	b003      	add	sp, #12
 8004bb6:	bd30      	pop	{r4, r5, pc}
 8004bb8:	200001d8 	.word	0x200001d8

08004bbc <sbrk_aligned>:
 8004bbc:	b570      	push	{r4, r5, r6, lr}
 8004bbe:	4e0e      	ldr	r6, [pc, #56]	; (8004bf8 <sbrk_aligned+0x3c>)
 8004bc0:	460c      	mov	r4, r1
 8004bc2:	6831      	ldr	r1, [r6, #0]
 8004bc4:	4605      	mov	r5, r0
 8004bc6:	b911      	cbnz	r1, 8004bce <sbrk_aligned+0x12>
 8004bc8:	f000 fb7a 	bl	80052c0 <_sbrk_r>
 8004bcc:	6030      	str	r0, [r6, #0]
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f000 fb75 	bl	80052c0 <_sbrk_r>
 8004bd6:	1c43      	adds	r3, r0, #1
 8004bd8:	d00a      	beq.n	8004bf0 <sbrk_aligned+0x34>
 8004bda:	1cc4      	adds	r4, r0, #3
 8004bdc:	f024 0403 	bic.w	r4, r4, #3
 8004be0:	42a0      	cmp	r0, r4
 8004be2:	d007      	beq.n	8004bf4 <sbrk_aligned+0x38>
 8004be4:	1a21      	subs	r1, r4, r0
 8004be6:	4628      	mov	r0, r5
 8004be8:	f000 fb6a 	bl	80052c0 <_sbrk_r>
 8004bec:	3001      	adds	r0, #1
 8004bee:	d101      	bne.n	8004bf4 <sbrk_aligned+0x38>
 8004bf0:	f04f 34ff 	mov.w	r4, #4294967295
 8004bf4:	4620      	mov	r0, r4
 8004bf6:	bd70      	pop	{r4, r5, r6, pc}
 8004bf8:	200001dc 	.word	0x200001dc

08004bfc <_malloc_r>:
 8004bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c00:	1ccd      	adds	r5, r1, #3
 8004c02:	f025 0503 	bic.w	r5, r5, #3
 8004c06:	3508      	adds	r5, #8
 8004c08:	2d0c      	cmp	r5, #12
 8004c0a:	bf38      	it	cc
 8004c0c:	250c      	movcc	r5, #12
 8004c0e:	2d00      	cmp	r5, #0
 8004c10:	4607      	mov	r7, r0
 8004c12:	db01      	blt.n	8004c18 <_malloc_r+0x1c>
 8004c14:	42a9      	cmp	r1, r5
 8004c16:	d905      	bls.n	8004c24 <_malloc_r+0x28>
 8004c18:	230c      	movs	r3, #12
 8004c1a:	603b      	str	r3, [r7, #0]
 8004c1c:	2600      	movs	r6, #0
 8004c1e:	4630      	mov	r0, r6
 8004c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c24:	4e2e      	ldr	r6, [pc, #184]	; (8004ce0 <_malloc_r+0xe4>)
 8004c26:	f000 fbf5 	bl	8005414 <__malloc_lock>
 8004c2a:	6833      	ldr	r3, [r6, #0]
 8004c2c:	461c      	mov	r4, r3
 8004c2e:	bb34      	cbnz	r4, 8004c7e <_malloc_r+0x82>
 8004c30:	4629      	mov	r1, r5
 8004c32:	4638      	mov	r0, r7
 8004c34:	f7ff ffc2 	bl	8004bbc <sbrk_aligned>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	4604      	mov	r4, r0
 8004c3c:	d14d      	bne.n	8004cda <_malloc_r+0xde>
 8004c3e:	6834      	ldr	r4, [r6, #0]
 8004c40:	4626      	mov	r6, r4
 8004c42:	2e00      	cmp	r6, #0
 8004c44:	d140      	bne.n	8004cc8 <_malloc_r+0xcc>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	4631      	mov	r1, r6
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	eb04 0803 	add.w	r8, r4, r3
 8004c50:	f000 fb36 	bl	80052c0 <_sbrk_r>
 8004c54:	4580      	cmp	r8, r0
 8004c56:	d13a      	bne.n	8004cce <_malloc_r+0xd2>
 8004c58:	6821      	ldr	r1, [r4, #0]
 8004c5a:	3503      	adds	r5, #3
 8004c5c:	1a6d      	subs	r5, r5, r1
 8004c5e:	f025 0503 	bic.w	r5, r5, #3
 8004c62:	3508      	adds	r5, #8
 8004c64:	2d0c      	cmp	r5, #12
 8004c66:	bf38      	it	cc
 8004c68:	250c      	movcc	r5, #12
 8004c6a:	4629      	mov	r1, r5
 8004c6c:	4638      	mov	r0, r7
 8004c6e:	f7ff ffa5 	bl	8004bbc <sbrk_aligned>
 8004c72:	3001      	adds	r0, #1
 8004c74:	d02b      	beq.n	8004cce <_malloc_r+0xd2>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	442b      	add	r3, r5
 8004c7a:	6023      	str	r3, [r4, #0]
 8004c7c:	e00e      	b.n	8004c9c <_malloc_r+0xa0>
 8004c7e:	6822      	ldr	r2, [r4, #0]
 8004c80:	1b52      	subs	r2, r2, r5
 8004c82:	d41e      	bmi.n	8004cc2 <_malloc_r+0xc6>
 8004c84:	2a0b      	cmp	r2, #11
 8004c86:	d916      	bls.n	8004cb6 <_malloc_r+0xba>
 8004c88:	1961      	adds	r1, r4, r5
 8004c8a:	42a3      	cmp	r3, r4
 8004c8c:	6025      	str	r5, [r4, #0]
 8004c8e:	bf18      	it	ne
 8004c90:	6059      	strne	r1, [r3, #4]
 8004c92:	6863      	ldr	r3, [r4, #4]
 8004c94:	bf08      	it	eq
 8004c96:	6031      	streq	r1, [r6, #0]
 8004c98:	5162      	str	r2, [r4, r5]
 8004c9a:	604b      	str	r3, [r1, #4]
 8004c9c:	4638      	mov	r0, r7
 8004c9e:	f104 060b 	add.w	r6, r4, #11
 8004ca2:	f000 fbbd 	bl	8005420 <__malloc_unlock>
 8004ca6:	f026 0607 	bic.w	r6, r6, #7
 8004caa:	1d23      	adds	r3, r4, #4
 8004cac:	1af2      	subs	r2, r6, r3
 8004cae:	d0b6      	beq.n	8004c1e <_malloc_r+0x22>
 8004cb0:	1b9b      	subs	r3, r3, r6
 8004cb2:	50a3      	str	r3, [r4, r2]
 8004cb4:	e7b3      	b.n	8004c1e <_malloc_r+0x22>
 8004cb6:	6862      	ldr	r2, [r4, #4]
 8004cb8:	42a3      	cmp	r3, r4
 8004cba:	bf0c      	ite	eq
 8004cbc:	6032      	streq	r2, [r6, #0]
 8004cbe:	605a      	strne	r2, [r3, #4]
 8004cc0:	e7ec      	b.n	8004c9c <_malloc_r+0xa0>
 8004cc2:	4623      	mov	r3, r4
 8004cc4:	6864      	ldr	r4, [r4, #4]
 8004cc6:	e7b2      	b.n	8004c2e <_malloc_r+0x32>
 8004cc8:	4634      	mov	r4, r6
 8004cca:	6876      	ldr	r6, [r6, #4]
 8004ccc:	e7b9      	b.n	8004c42 <_malloc_r+0x46>
 8004cce:	230c      	movs	r3, #12
 8004cd0:	603b      	str	r3, [r7, #0]
 8004cd2:	4638      	mov	r0, r7
 8004cd4:	f000 fba4 	bl	8005420 <__malloc_unlock>
 8004cd8:	e7a1      	b.n	8004c1e <_malloc_r+0x22>
 8004cda:	6025      	str	r5, [r4, #0]
 8004cdc:	e7de      	b.n	8004c9c <_malloc_r+0xa0>
 8004cde:	bf00      	nop
 8004ce0:	200001d8 	.word	0x200001d8

08004ce4 <__sfputc_r>:
 8004ce4:	6893      	ldr	r3, [r2, #8]
 8004ce6:	3b01      	subs	r3, #1
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	b410      	push	{r4}
 8004cec:	6093      	str	r3, [r2, #8]
 8004cee:	da08      	bge.n	8004d02 <__sfputc_r+0x1e>
 8004cf0:	6994      	ldr	r4, [r2, #24]
 8004cf2:	42a3      	cmp	r3, r4
 8004cf4:	db01      	blt.n	8004cfa <__sfputc_r+0x16>
 8004cf6:	290a      	cmp	r1, #10
 8004cf8:	d103      	bne.n	8004d02 <__sfputc_r+0x1e>
 8004cfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cfe:	f7ff bc31 	b.w	8004564 <__swbuf_r>
 8004d02:	6813      	ldr	r3, [r2, #0]
 8004d04:	1c58      	adds	r0, r3, #1
 8004d06:	6010      	str	r0, [r2, #0]
 8004d08:	7019      	strb	r1, [r3, #0]
 8004d0a:	4608      	mov	r0, r1
 8004d0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <__sfputs_r>:
 8004d12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d14:	4606      	mov	r6, r0
 8004d16:	460f      	mov	r7, r1
 8004d18:	4614      	mov	r4, r2
 8004d1a:	18d5      	adds	r5, r2, r3
 8004d1c:	42ac      	cmp	r4, r5
 8004d1e:	d101      	bne.n	8004d24 <__sfputs_r+0x12>
 8004d20:	2000      	movs	r0, #0
 8004d22:	e007      	b.n	8004d34 <__sfputs_r+0x22>
 8004d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d28:	463a      	mov	r2, r7
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	f7ff ffda 	bl	8004ce4 <__sfputc_r>
 8004d30:	1c43      	adds	r3, r0, #1
 8004d32:	d1f3      	bne.n	8004d1c <__sfputs_r+0xa>
 8004d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d38 <_vfiprintf_r>:
 8004d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d3c:	460d      	mov	r5, r1
 8004d3e:	b09d      	sub	sp, #116	; 0x74
 8004d40:	4614      	mov	r4, r2
 8004d42:	4698      	mov	r8, r3
 8004d44:	4606      	mov	r6, r0
 8004d46:	b118      	cbz	r0, 8004d50 <_vfiprintf_r+0x18>
 8004d48:	6983      	ldr	r3, [r0, #24]
 8004d4a:	b90b      	cbnz	r3, 8004d50 <_vfiprintf_r+0x18>
 8004d4c:	f7ff fde4 	bl	8004918 <__sinit>
 8004d50:	4b89      	ldr	r3, [pc, #548]	; (8004f78 <_vfiprintf_r+0x240>)
 8004d52:	429d      	cmp	r5, r3
 8004d54:	d11b      	bne.n	8004d8e <_vfiprintf_r+0x56>
 8004d56:	6875      	ldr	r5, [r6, #4]
 8004d58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d5a:	07d9      	lsls	r1, r3, #31
 8004d5c:	d405      	bmi.n	8004d6a <_vfiprintf_r+0x32>
 8004d5e:	89ab      	ldrh	r3, [r5, #12]
 8004d60:	059a      	lsls	r2, r3, #22
 8004d62:	d402      	bmi.n	8004d6a <_vfiprintf_r+0x32>
 8004d64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d66:	f7ff fe75 	bl	8004a54 <__retarget_lock_acquire_recursive>
 8004d6a:	89ab      	ldrh	r3, [r5, #12]
 8004d6c:	071b      	lsls	r3, r3, #28
 8004d6e:	d501      	bpl.n	8004d74 <_vfiprintf_r+0x3c>
 8004d70:	692b      	ldr	r3, [r5, #16]
 8004d72:	b9eb      	cbnz	r3, 8004db0 <_vfiprintf_r+0x78>
 8004d74:	4629      	mov	r1, r5
 8004d76:	4630      	mov	r0, r6
 8004d78:	f7ff fc46 	bl	8004608 <__swsetup_r>
 8004d7c:	b1c0      	cbz	r0, 8004db0 <_vfiprintf_r+0x78>
 8004d7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d80:	07dc      	lsls	r4, r3, #31
 8004d82:	d50e      	bpl.n	8004da2 <_vfiprintf_r+0x6a>
 8004d84:	f04f 30ff 	mov.w	r0, #4294967295
 8004d88:	b01d      	add	sp, #116	; 0x74
 8004d8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d8e:	4b7b      	ldr	r3, [pc, #492]	; (8004f7c <_vfiprintf_r+0x244>)
 8004d90:	429d      	cmp	r5, r3
 8004d92:	d101      	bne.n	8004d98 <_vfiprintf_r+0x60>
 8004d94:	68b5      	ldr	r5, [r6, #8]
 8004d96:	e7df      	b.n	8004d58 <_vfiprintf_r+0x20>
 8004d98:	4b79      	ldr	r3, [pc, #484]	; (8004f80 <_vfiprintf_r+0x248>)
 8004d9a:	429d      	cmp	r5, r3
 8004d9c:	bf08      	it	eq
 8004d9e:	68f5      	ldreq	r5, [r6, #12]
 8004da0:	e7da      	b.n	8004d58 <_vfiprintf_r+0x20>
 8004da2:	89ab      	ldrh	r3, [r5, #12]
 8004da4:	0598      	lsls	r0, r3, #22
 8004da6:	d4ed      	bmi.n	8004d84 <_vfiprintf_r+0x4c>
 8004da8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004daa:	f7ff fe54 	bl	8004a56 <__retarget_lock_release_recursive>
 8004dae:	e7e9      	b.n	8004d84 <_vfiprintf_r+0x4c>
 8004db0:	2300      	movs	r3, #0
 8004db2:	9309      	str	r3, [sp, #36]	; 0x24
 8004db4:	2320      	movs	r3, #32
 8004db6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004dba:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dbe:	2330      	movs	r3, #48	; 0x30
 8004dc0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004f84 <_vfiprintf_r+0x24c>
 8004dc4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004dc8:	f04f 0901 	mov.w	r9, #1
 8004dcc:	4623      	mov	r3, r4
 8004dce:	469a      	mov	sl, r3
 8004dd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dd4:	b10a      	cbz	r2, 8004dda <_vfiprintf_r+0xa2>
 8004dd6:	2a25      	cmp	r2, #37	; 0x25
 8004dd8:	d1f9      	bne.n	8004dce <_vfiprintf_r+0x96>
 8004dda:	ebba 0b04 	subs.w	fp, sl, r4
 8004dde:	d00b      	beq.n	8004df8 <_vfiprintf_r+0xc0>
 8004de0:	465b      	mov	r3, fp
 8004de2:	4622      	mov	r2, r4
 8004de4:	4629      	mov	r1, r5
 8004de6:	4630      	mov	r0, r6
 8004de8:	f7ff ff93 	bl	8004d12 <__sfputs_r>
 8004dec:	3001      	adds	r0, #1
 8004dee:	f000 80aa 	beq.w	8004f46 <_vfiprintf_r+0x20e>
 8004df2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004df4:	445a      	add	r2, fp
 8004df6:	9209      	str	r2, [sp, #36]	; 0x24
 8004df8:	f89a 3000 	ldrb.w	r3, [sl]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 80a2 	beq.w	8004f46 <_vfiprintf_r+0x20e>
 8004e02:	2300      	movs	r3, #0
 8004e04:	f04f 32ff 	mov.w	r2, #4294967295
 8004e08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e0c:	f10a 0a01 	add.w	sl, sl, #1
 8004e10:	9304      	str	r3, [sp, #16]
 8004e12:	9307      	str	r3, [sp, #28]
 8004e14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e18:	931a      	str	r3, [sp, #104]	; 0x68
 8004e1a:	4654      	mov	r4, sl
 8004e1c:	2205      	movs	r2, #5
 8004e1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e22:	4858      	ldr	r0, [pc, #352]	; (8004f84 <_vfiprintf_r+0x24c>)
 8004e24:	f7fb f9dc 	bl	80001e0 <memchr>
 8004e28:	9a04      	ldr	r2, [sp, #16]
 8004e2a:	b9d8      	cbnz	r0, 8004e64 <_vfiprintf_r+0x12c>
 8004e2c:	06d1      	lsls	r1, r2, #27
 8004e2e:	bf44      	itt	mi
 8004e30:	2320      	movmi	r3, #32
 8004e32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e36:	0713      	lsls	r3, r2, #28
 8004e38:	bf44      	itt	mi
 8004e3a:	232b      	movmi	r3, #43	; 0x2b
 8004e3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e40:	f89a 3000 	ldrb.w	r3, [sl]
 8004e44:	2b2a      	cmp	r3, #42	; 0x2a
 8004e46:	d015      	beq.n	8004e74 <_vfiprintf_r+0x13c>
 8004e48:	9a07      	ldr	r2, [sp, #28]
 8004e4a:	4654      	mov	r4, sl
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	f04f 0c0a 	mov.w	ip, #10
 8004e52:	4621      	mov	r1, r4
 8004e54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e58:	3b30      	subs	r3, #48	; 0x30
 8004e5a:	2b09      	cmp	r3, #9
 8004e5c:	d94e      	bls.n	8004efc <_vfiprintf_r+0x1c4>
 8004e5e:	b1b0      	cbz	r0, 8004e8e <_vfiprintf_r+0x156>
 8004e60:	9207      	str	r2, [sp, #28]
 8004e62:	e014      	b.n	8004e8e <_vfiprintf_r+0x156>
 8004e64:	eba0 0308 	sub.w	r3, r0, r8
 8004e68:	fa09 f303 	lsl.w	r3, r9, r3
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	9304      	str	r3, [sp, #16]
 8004e70:	46a2      	mov	sl, r4
 8004e72:	e7d2      	b.n	8004e1a <_vfiprintf_r+0xe2>
 8004e74:	9b03      	ldr	r3, [sp, #12]
 8004e76:	1d19      	adds	r1, r3, #4
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	9103      	str	r1, [sp, #12]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	bfbb      	ittet	lt
 8004e80:	425b      	neglt	r3, r3
 8004e82:	f042 0202 	orrlt.w	r2, r2, #2
 8004e86:	9307      	strge	r3, [sp, #28]
 8004e88:	9307      	strlt	r3, [sp, #28]
 8004e8a:	bfb8      	it	lt
 8004e8c:	9204      	strlt	r2, [sp, #16]
 8004e8e:	7823      	ldrb	r3, [r4, #0]
 8004e90:	2b2e      	cmp	r3, #46	; 0x2e
 8004e92:	d10c      	bne.n	8004eae <_vfiprintf_r+0x176>
 8004e94:	7863      	ldrb	r3, [r4, #1]
 8004e96:	2b2a      	cmp	r3, #42	; 0x2a
 8004e98:	d135      	bne.n	8004f06 <_vfiprintf_r+0x1ce>
 8004e9a:	9b03      	ldr	r3, [sp, #12]
 8004e9c:	1d1a      	adds	r2, r3, #4
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	9203      	str	r2, [sp, #12]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	bfb8      	it	lt
 8004ea6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004eaa:	3402      	adds	r4, #2
 8004eac:	9305      	str	r3, [sp, #20]
 8004eae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004f94 <_vfiprintf_r+0x25c>
 8004eb2:	7821      	ldrb	r1, [r4, #0]
 8004eb4:	2203      	movs	r2, #3
 8004eb6:	4650      	mov	r0, sl
 8004eb8:	f7fb f992 	bl	80001e0 <memchr>
 8004ebc:	b140      	cbz	r0, 8004ed0 <_vfiprintf_r+0x198>
 8004ebe:	2340      	movs	r3, #64	; 0x40
 8004ec0:	eba0 000a 	sub.w	r0, r0, sl
 8004ec4:	fa03 f000 	lsl.w	r0, r3, r0
 8004ec8:	9b04      	ldr	r3, [sp, #16]
 8004eca:	4303      	orrs	r3, r0
 8004ecc:	3401      	adds	r4, #1
 8004ece:	9304      	str	r3, [sp, #16]
 8004ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ed4:	482c      	ldr	r0, [pc, #176]	; (8004f88 <_vfiprintf_r+0x250>)
 8004ed6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004eda:	2206      	movs	r2, #6
 8004edc:	f7fb f980 	bl	80001e0 <memchr>
 8004ee0:	2800      	cmp	r0, #0
 8004ee2:	d03f      	beq.n	8004f64 <_vfiprintf_r+0x22c>
 8004ee4:	4b29      	ldr	r3, [pc, #164]	; (8004f8c <_vfiprintf_r+0x254>)
 8004ee6:	bb1b      	cbnz	r3, 8004f30 <_vfiprintf_r+0x1f8>
 8004ee8:	9b03      	ldr	r3, [sp, #12]
 8004eea:	3307      	adds	r3, #7
 8004eec:	f023 0307 	bic.w	r3, r3, #7
 8004ef0:	3308      	adds	r3, #8
 8004ef2:	9303      	str	r3, [sp, #12]
 8004ef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ef6:	443b      	add	r3, r7
 8004ef8:	9309      	str	r3, [sp, #36]	; 0x24
 8004efa:	e767      	b.n	8004dcc <_vfiprintf_r+0x94>
 8004efc:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f00:	460c      	mov	r4, r1
 8004f02:	2001      	movs	r0, #1
 8004f04:	e7a5      	b.n	8004e52 <_vfiprintf_r+0x11a>
 8004f06:	2300      	movs	r3, #0
 8004f08:	3401      	adds	r4, #1
 8004f0a:	9305      	str	r3, [sp, #20]
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	f04f 0c0a 	mov.w	ip, #10
 8004f12:	4620      	mov	r0, r4
 8004f14:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f18:	3a30      	subs	r2, #48	; 0x30
 8004f1a:	2a09      	cmp	r2, #9
 8004f1c:	d903      	bls.n	8004f26 <_vfiprintf_r+0x1ee>
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d0c5      	beq.n	8004eae <_vfiprintf_r+0x176>
 8004f22:	9105      	str	r1, [sp, #20]
 8004f24:	e7c3      	b.n	8004eae <_vfiprintf_r+0x176>
 8004f26:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f2a:	4604      	mov	r4, r0
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e7f0      	b.n	8004f12 <_vfiprintf_r+0x1da>
 8004f30:	ab03      	add	r3, sp, #12
 8004f32:	9300      	str	r3, [sp, #0]
 8004f34:	462a      	mov	r2, r5
 8004f36:	4b16      	ldr	r3, [pc, #88]	; (8004f90 <_vfiprintf_r+0x258>)
 8004f38:	a904      	add	r1, sp, #16
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	f3af 8000 	nop.w
 8004f40:	4607      	mov	r7, r0
 8004f42:	1c78      	adds	r0, r7, #1
 8004f44:	d1d6      	bne.n	8004ef4 <_vfiprintf_r+0x1bc>
 8004f46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f48:	07d9      	lsls	r1, r3, #31
 8004f4a:	d405      	bmi.n	8004f58 <_vfiprintf_r+0x220>
 8004f4c:	89ab      	ldrh	r3, [r5, #12]
 8004f4e:	059a      	lsls	r2, r3, #22
 8004f50:	d402      	bmi.n	8004f58 <_vfiprintf_r+0x220>
 8004f52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f54:	f7ff fd7f 	bl	8004a56 <__retarget_lock_release_recursive>
 8004f58:	89ab      	ldrh	r3, [r5, #12]
 8004f5a:	065b      	lsls	r3, r3, #25
 8004f5c:	f53f af12 	bmi.w	8004d84 <_vfiprintf_r+0x4c>
 8004f60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f62:	e711      	b.n	8004d88 <_vfiprintf_r+0x50>
 8004f64:	ab03      	add	r3, sp, #12
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	462a      	mov	r2, r5
 8004f6a:	4b09      	ldr	r3, [pc, #36]	; (8004f90 <_vfiprintf_r+0x258>)
 8004f6c:	a904      	add	r1, sp, #16
 8004f6e:	4630      	mov	r0, r6
 8004f70:	f000 f880 	bl	8005074 <_printf_i>
 8004f74:	e7e4      	b.n	8004f40 <_vfiprintf_r+0x208>
 8004f76:	bf00      	nop
 8004f78:	08005540 	.word	0x08005540
 8004f7c:	08005560 	.word	0x08005560
 8004f80:	08005520 	.word	0x08005520
 8004f84:	08005580 	.word	0x08005580
 8004f88:	0800558a 	.word	0x0800558a
 8004f8c:	00000000 	.word	0x00000000
 8004f90:	08004d13 	.word	0x08004d13
 8004f94:	08005586 	.word	0x08005586

08004f98 <_printf_common>:
 8004f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f9c:	4616      	mov	r6, r2
 8004f9e:	4699      	mov	r9, r3
 8004fa0:	688a      	ldr	r2, [r1, #8]
 8004fa2:	690b      	ldr	r3, [r1, #16]
 8004fa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	bfb8      	it	lt
 8004fac:	4613      	movlt	r3, r2
 8004fae:	6033      	str	r3, [r6, #0]
 8004fb0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004fb4:	4607      	mov	r7, r0
 8004fb6:	460c      	mov	r4, r1
 8004fb8:	b10a      	cbz	r2, 8004fbe <_printf_common+0x26>
 8004fba:	3301      	adds	r3, #1
 8004fbc:	6033      	str	r3, [r6, #0]
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	0699      	lsls	r1, r3, #26
 8004fc2:	bf42      	ittt	mi
 8004fc4:	6833      	ldrmi	r3, [r6, #0]
 8004fc6:	3302      	addmi	r3, #2
 8004fc8:	6033      	strmi	r3, [r6, #0]
 8004fca:	6825      	ldr	r5, [r4, #0]
 8004fcc:	f015 0506 	ands.w	r5, r5, #6
 8004fd0:	d106      	bne.n	8004fe0 <_printf_common+0x48>
 8004fd2:	f104 0a19 	add.w	sl, r4, #25
 8004fd6:	68e3      	ldr	r3, [r4, #12]
 8004fd8:	6832      	ldr	r2, [r6, #0]
 8004fda:	1a9b      	subs	r3, r3, r2
 8004fdc:	42ab      	cmp	r3, r5
 8004fde:	dc26      	bgt.n	800502e <_printf_common+0x96>
 8004fe0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004fe4:	1e13      	subs	r3, r2, #0
 8004fe6:	6822      	ldr	r2, [r4, #0]
 8004fe8:	bf18      	it	ne
 8004fea:	2301      	movne	r3, #1
 8004fec:	0692      	lsls	r2, r2, #26
 8004fee:	d42b      	bmi.n	8005048 <_printf_common+0xb0>
 8004ff0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	4638      	mov	r0, r7
 8004ff8:	47c0      	blx	r8
 8004ffa:	3001      	adds	r0, #1
 8004ffc:	d01e      	beq.n	800503c <_printf_common+0xa4>
 8004ffe:	6823      	ldr	r3, [r4, #0]
 8005000:	68e5      	ldr	r5, [r4, #12]
 8005002:	6832      	ldr	r2, [r6, #0]
 8005004:	f003 0306 	and.w	r3, r3, #6
 8005008:	2b04      	cmp	r3, #4
 800500a:	bf08      	it	eq
 800500c:	1aad      	subeq	r5, r5, r2
 800500e:	68a3      	ldr	r3, [r4, #8]
 8005010:	6922      	ldr	r2, [r4, #16]
 8005012:	bf0c      	ite	eq
 8005014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005018:	2500      	movne	r5, #0
 800501a:	4293      	cmp	r3, r2
 800501c:	bfc4      	itt	gt
 800501e:	1a9b      	subgt	r3, r3, r2
 8005020:	18ed      	addgt	r5, r5, r3
 8005022:	2600      	movs	r6, #0
 8005024:	341a      	adds	r4, #26
 8005026:	42b5      	cmp	r5, r6
 8005028:	d11a      	bne.n	8005060 <_printf_common+0xc8>
 800502a:	2000      	movs	r0, #0
 800502c:	e008      	b.n	8005040 <_printf_common+0xa8>
 800502e:	2301      	movs	r3, #1
 8005030:	4652      	mov	r2, sl
 8005032:	4649      	mov	r1, r9
 8005034:	4638      	mov	r0, r7
 8005036:	47c0      	blx	r8
 8005038:	3001      	adds	r0, #1
 800503a:	d103      	bne.n	8005044 <_printf_common+0xac>
 800503c:	f04f 30ff 	mov.w	r0, #4294967295
 8005040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005044:	3501      	adds	r5, #1
 8005046:	e7c6      	b.n	8004fd6 <_printf_common+0x3e>
 8005048:	18e1      	adds	r1, r4, r3
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	2030      	movs	r0, #48	; 0x30
 800504e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005052:	4422      	add	r2, r4
 8005054:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005058:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800505c:	3302      	adds	r3, #2
 800505e:	e7c7      	b.n	8004ff0 <_printf_common+0x58>
 8005060:	2301      	movs	r3, #1
 8005062:	4622      	mov	r2, r4
 8005064:	4649      	mov	r1, r9
 8005066:	4638      	mov	r0, r7
 8005068:	47c0      	blx	r8
 800506a:	3001      	adds	r0, #1
 800506c:	d0e6      	beq.n	800503c <_printf_common+0xa4>
 800506e:	3601      	adds	r6, #1
 8005070:	e7d9      	b.n	8005026 <_printf_common+0x8e>
	...

08005074 <_printf_i>:
 8005074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005078:	7e0f      	ldrb	r7, [r1, #24]
 800507a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800507c:	2f78      	cmp	r7, #120	; 0x78
 800507e:	4691      	mov	r9, r2
 8005080:	4680      	mov	r8, r0
 8005082:	460c      	mov	r4, r1
 8005084:	469a      	mov	sl, r3
 8005086:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800508a:	d807      	bhi.n	800509c <_printf_i+0x28>
 800508c:	2f62      	cmp	r7, #98	; 0x62
 800508e:	d80a      	bhi.n	80050a6 <_printf_i+0x32>
 8005090:	2f00      	cmp	r7, #0
 8005092:	f000 80d8 	beq.w	8005246 <_printf_i+0x1d2>
 8005096:	2f58      	cmp	r7, #88	; 0x58
 8005098:	f000 80a3 	beq.w	80051e2 <_printf_i+0x16e>
 800509c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80050a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80050a4:	e03a      	b.n	800511c <_printf_i+0xa8>
 80050a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80050aa:	2b15      	cmp	r3, #21
 80050ac:	d8f6      	bhi.n	800509c <_printf_i+0x28>
 80050ae:	a101      	add	r1, pc, #4	; (adr r1, 80050b4 <_printf_i+0x40>)
 80050b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050b4:	0800510d 	.word	0x0800510d
 80050b8:	08005121 	.word	0x08005121
 80050bc:	0800509d 	.word	0x0800509d
 80050c0:	0800509d 	.word	0x0800509d
 80050c4:	0800509d 	.word	0x0800509d
 80050c8:	0800509d 	.word	0x0800509d
 80050cc:	08005121 	.word	0x08005121
 80050d0:	0800509d 	.word	0x0800509d
 80050d4:	0800509d 	.word	0x0800509d
 80050d8:	0800509d 	.word	0x0800509d
 80050dc:	0800509d 	.word	0x0800509d
 80050e0:	0800522d 	.word	0x0800522d
 80050e4:	08005151 	.word	0x08005151
 80050e8:	0800520f 	.word	0x0800520f
 80050ec:	0800509d 	.word	0x0800509d
 80050f0:	0800509d 	.word	0x0800509d
 80050f4:	0800524f 	.word	0x0800524f
 80050f8:	0800509d 	.word	0x0800509d
 80050fc:	08005151 	.word	0x08005151
 8005100:	0800509d 	.word	0x0800509d
 8005104:	0800509d 	.word	0x0800509d
 8005108:	08005217 	.word	0x08005217
 800510c:	682b      	ldr	r3, [r5, #0]
 800510e:	1d1a      	adds	r2, r3, #4
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	602a      	str	r2, [r5, #0]
 8005114:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005118:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800511c:	2301      	movs	r3, #1
 800511e:	e0a3      	b.n	8005268 <_printf_i+0x1f4>
 8005120:	6820      	ldr	r0, [r4, #0]
 8005122:	6829      	ldr	r1, [r5, #0]
 8005124:	0606      	lsls	r6, r0, #24
 8005126:	f101 0304 	add.w	r3, r1, #4
 800512a:	d50a      	bpl.n	8005142 <_printf_i+0xce>
 800512c:	680e      	ldr	r6, [r1, #0]
 800512e:	602b      	str	r3, [r5, #0]
 8005130:	2e00      	cmp	r6, #0
 8005132:	da03      	bge.n	800513c <_printf_i+0xc8>
 8005134:	232d      	movs	r3, #45	; 0x2d
 8005136:	4276      	negs	r6, r6
 8005138:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800513c:	485e      	ldr	r0, [pc, #376]	; (80052b8 <_printf_i+0x244>)
 800513e:	230a      	movs	r3, #10
 8005140:	e019      	b.n	8005176 <_printf_i+0x102>
 8005142:	680e      	ldr	r6, [r1, #0]
 8005144:	602b      	str	r3, [r5, #0]
 8005146:	f010 0f40 	tst.w	r0, #64	; 0x40
 800514a:	bf18      	it	ne
 800514c:	b236      	sxthne	r6, r6
 800514e:	e7ef      	b.n	8005130 <_printf_i+0xbc>
 8005150:	682b      	ldr	r3, [r5, #0]
 8005152:	6820      	ldr	r0, [r4, #0]
 8005154:	1d19      	adds	r1, r3, #4
 8005156:	6029      	str	r1, [r5, #0]
 8005158:	0601      	lsls	r1, r0, #24
 800515a:	d501      	bpl.n	8005160 <_printf_i+0xec>
 800515c:	681e      	ldr	r6, [r3, #0]
 800515e:	e002      	b.n	8005166 <_printf_i+0xf2>
 8005160:	0646      	lsls	r6, r0, #25
 8005162:	d5fb      	bpl.n	800515c <_printf_i+0xe8>
 8005164:	881e      	ldrh	r6, [r3, #0]
 8005166:	4854      	ldr	r0, [pc, #336]	; (80052b8 <_printf_i+0x244>)
 8005168:	2f6f      	cmp	r7, #111	; 0x6f
 800516a:	bf0c      	ite	eq
 800516c:	2308      	moveq	r3, #8
 800516e:	230a      	movne	r3, #10
 8005170:	2100      	movs	r1, #0
 8005172:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005176:	6865      	ldr	r5, [r4, #4]
 8005178:	60a5      	str	r5, [r4, #8]
 800517a:	2d00      	cmp	r5, #0
 800517c:	bfa2      	ittt	ge
 800517e:	6821      	ldrge	r1, [r4, #0]
 8005180:	f021 0104 	bicge.w	r1, r1, #4
 8005184:	6021      	strge	r1, [r4, #0]
 8005186:	b90e      	cbnz	r6, 800518c <_printf_i+0x118>
 8005188:	2d00      	cmp	r5, #0
 800518a:	d04d      	beq.n	8005228 <_printf_i+0x1b4>
 800518c:	4615      	mov	r5, r2
 800518e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005192:	fb03 6711 	mls	r7, r3, r1, r6
 8005196:	5dc7      	ldrb	r7, [r0, r7]
 8005198:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800519c:	4637      	mov	r7, r6
 800519e:	42bb      	cmp	r3, r7
 80051a0:	460e      	mov	r6, r1
 80051a2:	d9f4      	bls.n	800518e <_printf_i+0x11a>
 80051a4:	2b08      	cmp	r3, #8
 80051a6:	d10b      	bne.n	80051c0 <_printf_i+0x14c>
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	07de      	lsls	r6, r3, #31
 80051ac:	d508      	bpl.n	80051c0 <_printf_i+0x14c>
 80051ae:	6923      	ldr	r3, [r4, #16]
 80051b0:	6861      	ldr	r1, [r4, #4]
 80051b2:	4299      	cmp	r1, r3
 80051b4:	bfde      	ittt	le
 80051b6:	2330      	movle	r3, #48	; 0x30
 80051b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80051bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80051c0:	1b52      	subs	r2, r2, r5
 80051c2:	6122      	str	r2, [r4, #16]
 80051c4:	f8cd a000 	str.w	sl, [sp]
 80051c8:	464b      	mov	r3, r9
 80051ca:	aa03      	add	r2, sp, #12
 80051cc:	4621      	mov	r1, r4
 80051ce:	4640      	mov	r0, r8
 80051d0:	f7ff fee2 	bl	8004f98 <_printf_common>
 80051d4:	3001      	adds	r0, #1
 80051d6:	d14c      	bne.n	8005272 <_printf_i+0x1fe>
 80051d8:	f04f 30ff 	mov.w	r0, #4294967295
 80051dc:	b004      	add	sp, #16
 80051de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051e2:	4835      	ldr	r0, [pc, #212]	; (80052b8 <_printf_i+0x244>)
 80051e4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80051e8:	6829      	ldr	r1, [r5, #0]
 80051ea:	6823      	ldr	r3, [r4, #0]
 80051ec:	f851 6b04 	ldr.w	r6, [r1], #4
 80051f0:	6029      	str	r1, [r5, #0]
 80051f2:	061d      	lsls	r5, r3, #24
 80051f4:	d514      	bpl.n	8005220 <_printf_i+0x1ac>
 80051f6:	07df      	lsls	r7, r3, #31
 80051f8:	bf44      	itt	mi
 80051fa:	f043 0320 	orrmi.w	r3, r3, #32
 80051fe:	6023      	strmi	r3, [r4, #0]
 8005200:	b91e      	cbnz	r6, 800520a <_printf_i+0x196>
 8005202:	6823      	ldr	r3, [r4, #0]
 8005204:	f023 0320 	bic.w	r3, r3, #32
 8005208:	6023      	str	r3, [r4, #0]
 800520a:	2310      	movs	r3, #16
 800520c:	e7b0      	b.n	8005170 <_printf_i+0xfc>
 800520e:	6823      	ldr	r3, [r4, #0]
 8005210:	f043 0320 	orr.w	r3, r3, #32
 8005214:	6023      	str	r3, [r4, #0]
 8005216:	2378      	movs	r3, #120	; 0x78
 8005218:	4828      	ldr	r0, [pc, #160]	; (80052bc <_printf_i+0x248>)
 800521a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800521e:	e7e3      	b.n	80051e8 <_printf_i+0x174>
 8005220:	0659      	lsls	r1, r3, #25
 8005222:	bf48      	it	mi
 8005224:	b2b6      	uxthmi	r6, r6
 8005226:	e7e6      	b.n	80051f6 <_printf_i+0x182>
 8005228:	4615      	mov	r5, r2
 800522a:	e7bb      	b.n	80051a4 <_printf_i+0x130>
 800522c:	682b      	ldr	r3, [r5, #0]
 800522e:	6826      	ldr	r6, [r4, #0]
 8005230:	6961      	ldr	r1, [r4, #20]
 8005232:	1d18      	adds	r0, r3, #4
 8005234:	6028      	str	r0, [r5, #0]
 8005236:	0635      	lsls	r5, r6, #24
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	d501      	bpl.n	8005240 <_printf_i+0x1cc>
 800523c:	6019      	str	r1, [r3, #0]
 800523e:	e002      	b.n	8005246 <_printf_i+0x1d2>
 8005240:	0670      	lsls	r0, r6, #25
 8005242:	d5fb      	bpl.n	800523c <_printf_i+0x1c8>
 8005244:	8019      	strh	r1, [r3, #0]
 8005246:	2300      	movs	r3, #0
 8005248:	6123      	str	r3, [r4, #16]
 800524a:	4615      	mov	r5, r2
 800524c:	e7ba      	b.n	80051c4 <_printf_i+0x150>
 800524e:	682b      	ldr	r3, [r5, #0]
 8005250:	1d1a      	adds	r2, r3, #4
 8005252:	602a      	str	r2, [r5, #0]
 8005254:	681d      	ldr	r5, [r3, #0]
 8005256:	6862      	ldr	r2, [r4, #4]
 8005258:	2100      	movs	r1, #0
 800525a:	4628      	mov	r0, r5
 800525c:	f7fa ffc0 	bl	80001e0 <memchr>
 8005260:	b108      	cbz	r0, 8005266 <_printf_i+0x1f2>
 8005262:	1b40      	subs	r0, r0, r5
 8005264:	6060      	str	r0, [r4, #4]
 8005266:	6863      	ldr	r3, [r4, #4]
 8005268:	6123      	str	r3, [r4, #16]
 800526a:	2300      	movs	r3, #0
 800526c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005270:	e7a8      	b.n	80051c4 <_printf_i+0x150>
 8005272:	6923      	ldr	r3, [r4, #16]
 8005274:	462a      	mov	r2, r5
 8005276:	4649      	mov	r1, r9
 8005278:	4640      	mov	r0, r8
 800527a:	47d0      	blx	sl
 800527c:	3001      	adds	r0, #1
 800527e:	d0ab      	beq.n	80051d8 <_printf_i+0x164>
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	079b      	lsls	r3, r3, #30
 8005284:	d413      	bmi.n	80052ae <_printf_i+0x23a>
 8005286:	68e0      	ldr	r0, [r4, #12]
 8005288:	9b03      	ldr	r3, [sp, #12]
 800528a:	4298      	cmp	r0, r3
 800528c:	bfb8      	it	lt
 800528e:	4618      	movlt	r0, r3
 8005290:	e7a4      	b.n	80051dc <_printf_i+0x168>
 8005292:	2301      	movs	r3, #1
 8005294:	4632      	mov	r2, r6
 8005296:	4649      	mov	r1, r9
 8005298:	4640      	mov	r0, r8
 800529a:	47d0      	blx	sl
 800529c:	3001      	adds	r0, #1
 800529e:	d09b      	beq.n	80051d8 <_printf_i+0x164>
 80052a0:	3501      	adds	r5, #1
 80052a2:	68e3      	ldr	r3, [r4, #12]
 80052a4:	9903      	ldr	r1, [sp, #12]
 80052a6:	1a5b      	subs	r3, r3, r1
 80052a8:	42ab      	cmp	r3, r5
 80052aa:	dcf2      	bgt.n	8005292 <_printf_i+0x21e>
 80052ac:	e7eb      	b.n	8005286 <_printf_i+0x212>
 80052ae:	2500      	movs	r5, #0
 80052b0:	f104 0619 	add.w	r6, r4, #25
 80052b4:	e7f5      	b.n	80052a2 <_printf_i+0x22e>
 80052b6:	bf00      	nop
 80052b8:	08005591 	.word	0x08005591
 80052bc:	080055a2 	.word	0x080055a2

080052c0 <_sbrk_r>:
 80052c0:	b538      	push	{r3, r4, r5, lr}
 80052c2:	4d06      	ldr	r5, [pc, #24]	; (80052dc <_sbrk_r+0x1c>)
 80052c4:	2300      	movs	r3, #0
 80052c6:	4604      	mov	r4, r0
 80052c8:	4608      	mov	r0, r1
 80052ca:	602b      	str	r3, [r5, #0]
 80052cc:	f7fb fcf4 	bl	8000cb8 <_sbrk>
 80052d0:	1c43      	adds	r3, r0, #1
 80052d2:	d102      	bne.n	80052da <_sbrk_r+0x1a>
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	b103      	cbz	r3, 80052da <_sbrk_r+0x1a>
 80052d8:	6023      	str	r3, [r4, #0]
 80052da:	bd38      	pop	{r3, r4, r5, pc}
 80052dc:	200001e0 	.word	0x200001e0

080052e0 <__sread>:
 80052e0:	b510      	push	{r4, lr}
 80052e2:	460c      	mov	r4, r1
 80052e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052e8:	f000 f8a0 	bl	800542c <_read_r>
 80052ec:	2800      	cmp	r0, #0
 80052ee:	bfab      	itete	ge
 80052f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052f2:	89a3      	ldrhlt	r3, [r4, #12]
 80052f4:	181b      	addge	r3, r3, r0
 80052f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052fa:	bfac      	ite	ge
 80052fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80052fe:	81a3      	strhlt	r3, [r4, #12]
 8005300:	bd10      	pop	{r4, pc}

08005302 <__swrite>:
 8005302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005306:	461f      	mov	r7, r3
 8005308:	898b      	ldrh	r3, [r1, #12]
 800530a:	05db      	lsls	r3, r3, #23
 800530c:	4605      	mov	r5, r0
 800530e:	460c      	mov	r4, r1
 8005310:	4616      	mov	r6, r2
 8005312:	d505      	bpl.n	8005320 <__swrite+0x1e>
 8005314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005318:	2302      	movs	r3, #2
 800531a:	2200      	movs	r2, #0
 800531c:	f000 f868 	bl	80053f0 <_lseek_r>
 8005320:	89a3      	ldrh	r3, [r4, #12]
 8005322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005326:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800532a:	81a3      	strh	r3, [r4, #12]
 800532c:	4632      	mov	r2, r6
 800532e:	463b      	mov	r3, r7
 8005330:	4628      	mov	r0, r5
 8005332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005336:	f000 b817 	b.w	8005368 <_write_r>

0800533a <__sseek>:
 800533a:	b510      	push	{r4, lr}
 800533c:	460c      	mov	r4, r1
 800533e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005342:	f000 f855 	bl	80053f0 <_lseek_r>
 8005346:	1c43      	adds	r3, r0, #1
 8005348:	89a3      	ldrh	r3, [r4, #12]
 800534a:	bf15      	itete	ne
 800534c:	6560      	strne	r0, [r4, #84]	; 0x54
 800534e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005352:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005356:	81a3      	strheq	r3, [r4, #12]
 8005358:	bf18      	it	ne
 800535a:	81a3      	strhne	r3, [r4, #12]
 800535c:	bd10      	pop	{r4, pc}

0800535e <__sclose>:
 800535e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005362:	f000 b813 	b.w	800538c <_close_r>
	...

08005368 <_write_r>:
 8005368:	b538      	push	{r3, r4, r5, lr}
 800536a:	4d07      	ldr	r5, [pc, #28]	; (8005388 <_write_r+0x20>)
 800536c:	4604      	mov	r4, r0
 800536e:	4608      	mov	r0, r1
 8005370:	4611      	mov	r1, r2
 8005372:	2200      	movs	r2, #0
 8005374:	602a      	str	r2, [r5, #0]
 8005376:	461a      	mov	r2, r3
 8005378:	f7fb fc4d 	bl	8000c16 <_write>
 800537c:	1c43      	adds	r3, r0, #1
 800537e:	d102      	bne.n	8005386 <_write_r+0x1e>
 8005380:	682b      	ldr	r3, [r5, #0]
 8005382:	b103      	cbz	r3, 8005386 <_write_r+0x1e>
 8005384:	6023      	str	r3, [r4, #0]
 8005386:	bd38      	pop	{r3, r4, r5, pc}
 8005388:	200001e0 	.word	0x200001e0

0800538c <_close_r>:
 800538c:	b538      	push	{r3, r4, r5, lr}
 800538e:	4d06      	ldr	r5, [pc, #24]	; (80053a8 <_close_r+0x1c>)
 8005390:	2300      	movs	r3, #0
 8005392:	4604      	mov	r4, r0
 8005394:	4608      	mov	r0, r1
 8005396:	602b      	str	r3, [r5, #0]
 8005398:	f7fb fc59 	bl	8000c4e <_close>
 800539c:	1c43      	adds	r3, r0, #1
 800539e:	d102      	bne.n	80053a6 <_close_r+0x1a>
 80053a0:	682b      	ldr	r3, [r5, #0]
 80053a2:	b103      	cbz	r3, 80053a6 <_close_r+0x1a>
 80053a4:	6023      	str	r3, [r4, #0]
 80053a6:	bd38      	pop	{r3, r4, r5, pc}
 80053a8:	200001e0 	.word	0x200001e0

080053ac <_fstat_r>:
 80053ac:	b538      	push	{r3, r4, r5, lr}
 80053ae:	4d07      	ldr	r5, [pc, #28]	; (80053cc <_fstat_r+0x20>)
 80053b0:	2300      	movs	r3, #0
 80053b2:	4604      	mov	r4, r0
 80053b4:	4608      	mov	r0, r1
 80053b6:	4611      	mov	r1, r2
 80053b8:	602b      	str	r3, [r5, #0]
 80053ba:	f7fb fc54 	bl	8000c66 <_fstat>
 80053be:	1c43      	adds	r3, r0, #1
 80053c0:	d102      	bne.n	80053c8 <_fstat_r+0x1c>
 80053c2:	682b      	ldr	r3, [r5, #0]
 80053c4:	b103      	cbz	r3, 80053c8 <_fstat_r+0x1c>
 80053c6:	6023      	str	r3, [r4, #0]
 80053c8:	bd38      	pop	{r3, r4, r5, pc}
 80053ca:	bf00      	nop
 80053cc:	200001e0 	.word	0x200001e0

080053d0 <_isatty_r>:
 80053d0:	b538      	push	{r3, r4, r5, lr}
 80053d2:	4d06      	ldr	r5, [pc, #24]	; (80053ec <_isatty_r+0x1c>)
 80053d4:	2300      	movs	r3, #0
 80053d6:	4604      	mov	r4, r0
 80053d8:	4608      	mov	r0, r1
 80053da:	602b      	str	r3, [r5, #0]
 80053dc:	f7fb fc53 	bl	8000c86 <_isatty>
 80053e0:	1c43      	adds	r3, r0, #1
 80053e2:	d102      	bne.n	80053ea <_isatty_r+0x1a>
 80053e4:	682b      	ldr	r3, [r5, #0]
 80053e6:	b103      	cbz	r3, 80053ea <_isatty_r+0x1a>
 80053e8:	6023      	str	r3, [r4, #0]
 80053ea:	bd38      	pop	{r3, r4, r5, pc}
 80053ec:	200001e0 	.word	0x200001e0

080053f0 <_lseek_r>:
 80053f0:	b538      	push	{r3, r4, r5, lr}
 80053f2:	4d07      	ldr	r5, [pc, #28]	; (8005410 <_lseek_r+0x20>)
 80053f4:	4604      	mov	r4, r0
 80053f6:	4608      	mov	r0, r1
 80053f8:	4611      	mov	r1, r2
 80053fa:	2200      	movs	r2, #0
 80053fc:	602a      	str	r2, [r5, #0]
 80053fe:	461a      	mov	r2, r3
 8005400:	f7fb fc4c 	bl	8000c9c <_lseek>
 8005404:	1c43      	adds	r3, r0, #1
 8005406:	d102      	bne.n	800540e <_lseek_r+0x1e>
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	b103      	cbz	r3, 800540e <_lseek_r+0x1e>
 800540c:	6023      	str	r3, [r4, #0]
 800540e:	bd38      	pop	{r3, r4, r5, pc}
 8005410:	200001e0 	.word	0x200001e0

08005414 <__malloc_lock>:
 8005414:	4801      	ldr	r0, [pc, #4]	; (800541c <__malloc_lock+0x8>)
 8005416:	f7ff bb1d 	b.w	8004a54 <__retarget_lock_acquire_recursive>
 800541a:	bf00      	nop
 800541c:	200001d4 	.word	0x200001d4

08005420 <__malloc_unlock>:
 8005420:	4801      	ldr	r0, [pc, #4]	; (8005428 <__malloc_unlock+0x8>)
 8005422:	f7ff bb18 	b.w	8004a56 <__retarget_lock_release_recursive>
 8005426:	bf00      	nop
 8005428:	200001d4 	.word	0x200001d4

0800542c <_read_r>:
 800542c:	b538      	push	{r3, r4, r5, lr}
 800542e:	4d07      	ldr	r5, [pc, #28]	; (800544c <_read_r+0x20>)
 8005430:	4604      	mov	r4, r0
 8005432:	4608      	mov	r0, r1
 8005434:	4611      	mov	r1, r2
 8005436:	2200      	movs	r2, #0
 8005438:	602a      	str	r2, [r5, #0]
 800543a:	461a      	mov	r2, r3
 800543c:	f7fb fbce 	bl	8000bdc <_read>
 8005440:	1c43      	adds	r3, r0, #1
 8005442:	d102      	bne.n	800544a <_read_r+0x1e>
 8005444:	682b      	ldr	r3, [r5, #0]
 8005446:	b103      	cbz	r3, 800544a <_read_r+0x1e>
 8005448:	6023      	str	r3, [r4, #0]
 800544a:	bd38      	pop	{r3, r4, r5, pc}
 800544c:	200001e0 	.word	0x200001e0

08005450 <_init>:
 8005450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005452:	bf00      	nop
 8005454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005456:	bc08      	pop	{r3}
 8005458:	469e      	mov	lr, r3
 800545a:	4770      	bx	lr

0800545c <_fini>:
 800545c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800545e:	bf00      	nop
 8005460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005462:	bc08      	pop	{r3}
 8005464:	469e      	mov	lr, r3
 8005466:	4770      	bx	lr
