<h1 id="id-2020-09-24HWSymphonyStatus-HighLights"><u>HighLights</u></h1><ul><li>None</li></ul><h1 id="id-2020-09-24HWSymphonyStatus-ArchitectureProgress"><u>Architecture Progress</u></h1><ul><li>Reviewing released ArchDef</li><li>Continued support of Symphony System Parameters Document</li><li>Continued updates to CPRs when issues and conflicts discovered</li><li>Updated block diagrams in CTL uArch</li><li>Added a clarification to the splitting tables to indicate splitting is not affected by modifiable bit.</li></ul><h1 id="id-2020-09-24HWSymphonyStatus-ArchitecturalPlans"><u style="font-size: 24.0px;letter-spacing: -0.01em;">Architectural Plans</u></h1><ul><li>Continued work on system parameters document.</li></ul><h1 id="id-2020-09-24HWSymphonyStatus-DesignProgress"><u>Design Progress</u></h1><ul><li>Attended planning meetings discussing what tasks can be achieved by a date TBD for the AEs to begin testing Symphony</li><li class="wiki-content">Enflame, Interrupt &amp; Config infrastructure<ul><li class="wiki-content">Helped with support for synthesis</li></ul></li><li>Randomization<ul><li>Working on a document to describe what can be randomized the 4x4 Maestro config and the order of randomization.</li></ul></li><li>Performance Modeling<ul><li>Held discussions with modeling group about transaction transforms</li><li>Updated documentation to clarify misunderstandings, especially associated with wrap</li></ul></li><li>Spyglass<br/><ul><li>Moved responsibility to Eric from Boon</li><li>No Errors or Warnings in 10 of 10 benches.</li></ul></li><li class="wiki-content">Synthesis &amp; Timing<br/><ul><li class="wiki-content">Moved responsibility to Eric from Boon</li><li class="wiki-content">The runs failed and there are no results.</li></ul></li><li class="wiki-content">Narrows and Splitting<br/><ul><li class="wiki-content">Fixed a bugs in the ATUT associated with byte enables.</li><li class="wiki-content">Fixed a bug associated with a typo in the code</li></ul></li><li class="wiki-content">Interrupts and Config<ul><li class="wiki-content">Completed infrastructure work.</li><li class="wiki-content">Waiting for first IP-Xact from SW to test on.</li></ul></li><li class="wiki-content">Packet Style<ul><li class="wiki-content">Doing work to support no data packets.</li><li class="wiki-content">This is primarily an issue with Fixed packet styles.</li></ul></li><li class="wiki-content">Modifiable<br/><ul><li class="wiki-content">Fixed a bug that requires a scoreboard update in DV</li><li class="wiki-content">Found an error in the documentation and fixed it associated with bsize</li><li class="wiki-content">Clarified with DV that the modify bit doesn't affect splitting.</li></ul></li><li class="wiki-content">VCs<ul><li class="wiki-content">Fixed a bug associated with data queue completing before the control queue in initiator.</li></ul></li><li class="wiki-content">Striping<ul><li class="wiki-content">Created benches to aid in DV bringup of striping when benches start coming from Maestro </li></ul></li><li class="wiki-content"> Exclusives<ul><li>Added timing fix to outstanding write compare logic</li><li>Fixed a bug associated with a non exclusively write incorrectly clearing a reservation</li><li>Closed on our proposal on reducing exclusive configuration effort<ul><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157761/HW-SYM+Exclusive+Monitor+Plan" data-linked-resource-id="16157761" data-linked-resource-version="23" data-linked-resource-type="page">HW-SYM Exclusive Monitor Plan</a></li></ul></li></ul></li><li>ATUs<ul><li>Found a bug with pipe calculation in ATUT</li></ul></li><li> Verilator<ul><li>Fixed issues in Samsung 1x1</li><li>Fixed issues four in ATUIs</li><li>Fixed issues associated with the APB interface in ATUTs</li><li>Fixed an issue in AXI native layer associated with field widths</li></ul></li><li>TACHL coverage<ul><li>Tested an update to the TACHL coverage labeling.</li><li>Worked in the a single file test case. </li><li>Rolling out to try in mass.</li></ul></li></ul><p class="_mce_tagged_br"><u style="font-size: 24.0px;">Design Plans</u></p><ul><li>Help software with creating a network with Perfmon blocks in it.</li><li>Help software with creating a network with configuration in it.</li><li>Help software with creating a network with VCs in it.</li><li>Support planning effort as needed.</li><li>Help SW integrate in pre mapped parameters into system parameter document.</li></ul><h1 id="id-2020-09-24HWSymphonyStatus-TimingandSpyGlassResults"><u>Timing and SpyGlass Results</u></h1><p style="margin-left: 30.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172076/HW-SYM+Weekly+Synthesis+Results" data-linked-resource-id="16172076" data-linked-resource-version="76" data-linked-resource-type="page">HW-SYM Weekly Synthesis Results</a><br/><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172065/HW-SYM+Spyglass+Lint+Regression+Results" data-linked-resource-id="16172065" data-linked-resource-version="67" data-linked-resource-type="page">HW-SYM Spyglass Lint Regression Results</a></p><h1 id="id-2020-09-24HWSymphonyStatus-TravelPlans"><u>Travel Plans</u></h1><p><br/></p><h1 id="id-2020-09-24HWSymphonyStatus-VacationPlans"><u style="font-size: 24.0px;">Vacation Plans</u></h1><p style="margin-left: 30.0px;"><br/></p><p style="margin-left: 30.0px;"><br/></p>