
<!doctype html>
<html lang="zh" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="杰哥的{运维,编程,调板子}小笔记">
      
      
      
        <link rel="canonical" href="https://jia.je/">
      
      
      
        <link rel="next" href="about/">
      
      
        <link rel="alternate" type="application/rss+xml" title="RSS 订阅" href="feed_rss_created.xml">
        <link rel="alternate" type="application/rss+xml" title="已更新内容的 RSS 订阅" href="feed_rss_updated.xml">
      
      <link rel="icon" href="assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.2.0-b0">
    
    
      
        <title>杰哥的{运维,编程,调板子}小笔记</title>
      
    
    
      <link rel="stylesheet" href="assets/stylesheets/main.0c456da8.min.css">
      
      

    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
    <script>__md_scope=new URL(".",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#_1" class="md-skip">
          跳转至
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="页眉">
    <a href="." title="杰哥的{运维,编程,调板子}小笔记" class="md-header__button md-logo" aria-label="杰哥的{运维,编程,调板子}小笔记" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            杰哥的{运维,编程,调板子}小笔记
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              博客
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="搜索" placeholder="搜索" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="查找">
        
        <button type="reset" class="md-search__icon md-icon" title="清空当前内容" aria-label="清空当前内容" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            正在初始化搜索引擎
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="标签" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
    
  
  
    <li class="md-tabs__item md-tabs__item--active">
      <a href="." class="md-tabs__link">
        
  
    
  
  博客

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="about/" class="md-tabs__link">
        
  
    
  
  关于

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="open-source-contributions/" class="md-tabs__link">
        
  
    
  
  开源

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="tags/" class="md-tabs__link">
        
  
    
  
  标签

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="/kb/" class="md-tabs__link">
        
  
    
  
  知识库

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="series/" class="md-tabs__link">
        
  
    
  
  系列

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="projects/" class="md-tabs__link">
        
  
    
  
  项目

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="tools/" class="md-tabs__link">
        
  
    
  
  工具

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="/feed.xml" class="md-tabs__link">
        
  
    
  
  订阅

      </a>
    </li>
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="archive/2023/" class="md-tabs__link">
          
  
  归档

        </a>
      </li>
    
  

      
        
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="category/crypto/" class="md-tabs__link">
          
  
  分类

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


  

<nav class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" aria-label="导航栏" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="." title="杰哥的{运维,编程,调板子}小笔记" class="md-nav__button md-logo" aria-label="杰哥的{运维,编程,调板子}小笔记" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    杰哥的{运维,编程,调板子}小笔记
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    博客
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="." class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    博客
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="目录">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      目录
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#hugo-mkdocs" class="md-nav__link">
    把博客生成器从 Hugo 迁移到 Mkdocs
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ecdsa" class="md-nav__link">
    ECDSA
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#apple-m1-gentooprefix" class="md-nav__link">
    在 Apple M1 上试用 Gentoo/Prefix
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    生成树协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#libvirtd-proxmox-ve" class="md-nav__link">
    从 libvirtd 迁移到 Proxmox VE
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#loongarch" class="md-nav__link">
    LoongArch 初尝试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#tar" class="md-nav__link">
    Tar 文件格式
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#docker-openldap" class="md-nav__link">
    使用 Docker 部署 OpenLDAP
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#jlink-spi-nor-flash" class="md-nav__link">
    使用 JLink 操作 SPI NOR Flash
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    链接器的工作原理
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#how-a-linux-6213-bug-stops-vivado-from-recognizing-fpga" class="md-nav__link">
    How a Linux 6.2.13 BUG stops Vivado from recognizing FPGA
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#linux-6213-bug-vivado-fpga" class="md-nav__link">
    Linux 6.2.13 引入的 BUG 导致 Vivado 无法识别 FPGA
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#i2c" class="md-nav__link">
    I2C 协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#spi" class="md-nav__link">
    SPI 协议
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#litex-uart-over-jtag" class="md-nav__link">
    在 LiteX 中使用 UART over JTAG
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dram" class="md-nav__link">
    DRAM 的拓扑和训练
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#arty-a7-litex-vexriscv-linux" class="md-nav__link">
    在 Arty A7 上用 LiteX 和 VexRiscv 跑 Linux
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cc" class="md-nav__link">
    C/C++ 数参数个数的特别方法
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sco-openserver-600" class="md-nav__link">
    SCO OpenServer 6.0.0 虚拟机安装
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#unixware-714" class="md-nav__link">
    UnixWare 7.1.4 虚拟机安装
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#aix-72" class="md-nav__link">
    AIX 7.2 虚拟机安装
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sco-openserver-507" class="md-nav__link">
    SCO OpenServer 5.0.7 虚拟机安装
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ram" class="md-nav__link">
    RAM 读写冲突
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#firtool" class="md-nav__link">
    firtool 尝试
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#_1" class="md-nav__link">
    单核处理器的协同仿真
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="about/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    关于
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="open-source-contributions/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    开源
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="tags/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    标签
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="/kb/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    知识库
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="series/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    系列
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="projects/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    项目
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="tools/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    工具
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    <li class="md-nav__item">
      <a href="/feed.xml" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    订阅
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_10" >
        
          <label class="md-nav__link" for="__nav_10" id="__nav_10_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    归档
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_10">
            <span class="md-nav__icon md-icon"></span>
            归档
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2023/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2023
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2022/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2022
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2021/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2021
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2020/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2020
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2019/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2019
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2018/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2018
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2017/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2017
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2016/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2016
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="archive/2014/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    2014
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
    
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_11" >
        
          <label class="md-nav__link" for="__nav_11" id="__nav_11_label" tabindex="0">
            
  
  <span class="md-ellipsis">
    分类
  </span>
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_11_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_11">
            <span class="md-nav__icon md-icon"></span>
            分类
          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/crypto/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    crypto
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/csdn/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    csdn
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/ctf/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    ctf
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/devops/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    devops
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/hardware/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    hardware
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/life/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    life
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/logo/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    logo
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/meta/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    meta
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/misc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    misc
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/networking/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    networking
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/news/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    news
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/os/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    os
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/others/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    others
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/programming/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    programming
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/software/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    software
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/speech/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    speech
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/system/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    system
  </span>
  

      </a>
    </li>
  

              
            
              
                
  
  
  
    <li class="md-nav__item">
      <a href="category/unboxing/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    unboxing
  </span>
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
  <div class="md-content" data-md-component="content">
    <div class="md-content__inner">
      <header class="md-typeset">
        <h1 id="_1">博客</h1>
      </header>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-07-15 00:00:00">2023年7月15日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/meta/" class="md-meta__link">meta</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="hugo-mkdocs"><a class="toclink" href="meta/2023/07/15/migrate-from-hugo-to-mkdocs/">把博客生成器从 Hugo 迁移到 Mkdocs</a></h2>
<p>距离上一次 <a href="meta/2019/05/02/migrate-from-jekyll-to-hugo/">Jekyll 迁移到 Hugo</a> 已经过去了四年，这次正好 mkdocs-material 发了新的 beta 版本，加入了对博客的支持，所以就当小白鼠，把博客迁移到了 Mkdocs + Mkdocs-Material。</p>
<p>这次迁移比较顺利，除了 tag 和 category 少了一些页面以外，原来的文章的链接都是正常的。为什么要迁移呢，主要是最近写各种文档，Mkdocs 用的比较多，但是 Mkdocs 的 Markdown 很多地方和 Hugo 不太一样，下面列一些最难以忍受的 Hugo 的问题：</p>
<ol>
<li>数学公式：Hugo 的 <code>\</code> 需要转义，导致很多地方写数学公式都很麻烦，然后因为我经常要在 Hugo 和 Mkdocs 之间复制 Markdown，此时就需要很多手动工作。</li>
<li>资源路径：Hugo 的资源路径默认都是绝对路径，要引用其他文章的话，要么用啰嗦的 relref，要么就写绝对路径，比较头疼。Mkdocs 就很好，自动检测，帮我计算出实际的地址。</li>
</ol>
<p>迁移的时候有很多细节上的不同，不过基本靠 VSCode 的正则表达式替换解决了。</p>
<p>不过，Mkdocs 又出现了 Jekyll 的老问题，就是性能比较差。当然了，不一定是 Mkdocs 本身的问题，也可能是 Mkdocs-Material 加各种插件的问题，目前还有待观察。无论如何，Python 调起来总归是比 Ruby 要容易。希望不要在未来的某一天，由从 Mkdocs 迁移回 Hugo。</p>

    <nav class="md-post__action">
      <a href="meta/2023/07/15/migrate-from-hugo-to-mkdocs/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-07-14 00:00:00">2023年7月14日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/crypto/" class="md-meta__link">crypto</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="ecdsa"><a class="toclink" href="crypto/2023/07/14/ecdsa/">ECDSA</a></h2>
<p>ECDSA 是一个基于椭圆曲线的签名算法，使用时需要确定一个椭圆曲线，以及它的 base point <span class="arithmatex">\(G\)</span>，且 <span class="arithmatex">\(G\)</span> 的阶是素数 <span class="arithmatex">\(n\)</span>。ECDSA 支持如下的操作：</p>
<ol>
<li>生成签名</li>
<li>验证签名</li>
<li>从签名和明文推导出公钥</li>
</ol>

    <nav class="md-post__action">
      <a href="crypto/2023/07/14/ecdsa/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-07-08 00:00:00">2023年7月8日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/devops/" class="md-meta__link">devops</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 5 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="apple-m1-gentooprefix"><a class="toclink" href="devops/2023/07/08/gentoo-prefix-m1/">在 Apple M1 上试用 Gentoo/Prefix</a></h2>
<h3 id="_1"><a class="toclink" href="devops/2023/07/08/gentoo-prefix-m1/#_1">背景</a></h3>
<p>上一次折腾 Gentoo/Prefix 是<a href="devops/2017/12/27/try-gentoo-prefix-on-macOS/">五年多以前</a>，当时还是用的 Intel Mac，最近需要探索一下在现在的 macOS 系统上用 Gentoo/Prefix 会遇到哪些问题，因此今天在 Apple M1 上重新尝试一次。</p>

    <nav class="md-post__action">
      <a href="devops/2023/07/08/gentoo-prefix-m1/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-06-20 00:00:00">2023年6月20日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/networking/" class="md-meta__link">networking</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="_1"><a class="toclink" href="networking/2023/06/20/spanning-tree-protocol/">生成树协议</a></h2>
<h3 id="spanning-tree-protocol"><a class="toclink" href="networking/2023/06/20/spanning-tree-protocol/#spanning-tree-protocol">Spanning Tree Protocol</a></h3>
<p>STP（Spanning Tree Protocol）可以在 <a href="https://ieeexplore.ieee.org/document/1389253">802.1D-1998</a> 第 8 章中找到。STP 协议工作在交换机上，需要根据交换机连接的拓扑，自动计算出一个生成树，并且把不在生成树上的边禁用，这样即使连接的拓扑有环路，禁用以后就没有环了。有了 STP 以后，连接交换机的时候就可以刻意连成环，从而提供冗余。</p>

    <nav class="md-post__action">
      <a href="networking/2023/06/20/spanning-tree-protocol/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-06-15 00:00:00">2023年6月15日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/software/" class="md-meta__link">software</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="libvirtd-proxmox-ve"><a class="toclink" href="software/2023/06/15/libvirtd-migrate-proxmox-ve/">从 libvirtd 迁移到 Proxmox VE</a></h2>
<h3 id="_1"><a class="toclink" href="software/2023/06/15/libvirtd-migrate-proxmox-ve/#_1">背景</a></h3>
<p>之前用 libvirtd + virt-manager 做 Linux 上的虚拟化，好处是比较轻量级，但是远程控制起来比较麻烦，要么通过 RDP 访问 virt-manager 的 UI，要么就用 cockpit 在网页里去配置虚拟机。此时就会比较怀念 VMware ESXi 的网页，但是 ESXi 装完以后，宿主机就很不自由了，很多东西没法自定义。最后就想到在 Debian 上装一个 Proxmox VE，希望得到一个比较好的中间态。</p>

    <nav class="md-post__action">
      <a href="software/2023/06/15/libvirtd-migrate-proxmox-ve/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-06-12 00:00:00">2023年6月12日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 12 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="loongarch"><a class="toclink" href="hardware/2023/06/12/try-loongarch/">LoongArch 初尝试</a></h2>
<h3 id="_1"><a class="toclink" href="hardware/2023/06/12/try-loongarch/#_1">背景</a></h3>
<p>最近应龙芯要求把监控程序移植到了 LoongArch 32 Reduced 架构上，趁此机会体验了一下 LoongArch 相关的软件和系统。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/06/12/try-loongarch/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-23 00:00:00">2023年5月23日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/software/" class="md-meta__link">software</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 7 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="tar"><a class="toclink" href="software/2023/05/23/tar-format/">Tar 文件格式</a></h2>
<p>本文的内容已经整合到<a href="/kb/software/tar.html">知识库</a>中。</p>
<h3 id="_1"><a class="toclink" href="software/2023/05/23/tar-format/#_1">背景</a></h3>
<p>最近在解压 tar.gz 文件的时候，发现如果用 unar 解压，就会出现文件名截断到 100 个字节的问题，而如果用 gnu tar 解压，文件名就是正常的，因此深入研究了一下 Tar 的文件格式。实际上，这是因为早期 tar 格式设计的时候，就设定了路径最长 100 字节的限制，后来的扩展解决了这个问题，但是 unar 没能正确地识别扩展，导致解压路径出错。</p>

    <nav class="md-post__action">
      <a href="software/2023/05/23/tar-format/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-13 00:00:00">2023年5月13日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/software/" class="md-meta__link">software</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 8 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="docker-openldap"><a class="toclink" href="software/2023/05/13/openldap-in-docker/">使用 Docker 部署 OpenLDAP</a></h2>
<p>OpenLDAP 是一个开源的用户系统实现，主要支持 LDAP 协议，可以给其他系统提供用户认证。下面讨论了如何在 Docker 中部署 OpenLDAP。</p>

    <nav class="md-post__action">
      <a href="software/2023/05/13/openldap-in-docker/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-08 00:00:00">2023年5月8日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="jlink-spi-nor-flash"><a class="toclink" href="hardware/2023/05/08/jlink-spi-nor-flash/">使用 JLink 操作 SPI NOR Flash</a></h2>
<h3 id="_1"><a class="toclink" href="hardware/2023/05/08/jlink-spi-nor-flash/#_1">背景</a></h3>
<p>最近设计了一款 <a href="https://github.com/jiegec/PMOD-SPI-NOR-FLASH">PMOD SPI NOR Flash</a> 扩展板，搭载了 W25Q128 SPI NOR Flash 芯片。在 jlc 生产回来以后，通过 JLink 连接到电脑上进行测试，看看是否可以用 JLink 操作 SPI NOR Flash。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/05/08/jlink-spi-nor-flash/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-06 00:00:00">2023年5月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/software/" class="md-meta__link">software</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 28 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="_1"><a class="toclink" href="software/2023/05/06/linker/">链接器的工作原理</a></h2>
<h3 id="_2"><a class="toclink" href="software/2023/05/06/linker/#_2">背景</a></h3>
<p>最近和同学讨论一些比较复杂的链接问题，遇到一些比较复杂的情况，因此复习一遍链接器的工作原理，在这里总结工作原理和常见的问题。</p>

    <nav class="md-post__action">
      <a href="software/2023/05/06/linker/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-06 00:00:00">2023年5月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/software/" class="md-meta__link">software</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 8 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="how-a-linux-6213-bug-stops-vivado-from-recognizing-fpga"><a class="toclink" href="software/2023/05/06/linux-regression-vivado-en/">How a Linux 6.2.13 BUG stops Vivado from recognizing FPGA</a></h2>
<p><a href="software/2023/05/06/linux-regression-vivado/">中文版本</a></p>
<h3 id="tldr"><a class="toclink" href="software/2023/05/06/linux-regression-vivado-en/#tldr">TLDR</a></h3>
<p>In short, the commit introduced by Linux 6.2.13:</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-1"></a>commit 0d30989fe9a176565d360376d4bc2ea1c61cbbac
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-2"></a>Author: Liam R. Howlett &lt;Liam.Howlett@oracle.com&gt;
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-3"></a>Date:   Fri Apr 14 14:59:19 2023 -0400
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-4"></a>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-5"></a>    mm/mmap: regression fix for unmapped_area{_topdown}
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-6"></a>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-7"></a>    commit 58c5d0d6d522112577c7eeb71d382ea642ed7be4 upstream.
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-8"></a>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-9"></a>    The maple tree limits the gap returned to a window that specifically fits
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-10"></a>    what was asked.  This may not be optimal in the case of switching search
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-11"></a>    directions or a gap that does not satisfy the requested space for other
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-12"></a>    reasons.  Fix the search by retrying the operation and limiting the search
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-13"></a>    window in the rare occasion that a conflict occurs.
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-14"></a>
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-15"></a>    Link: https://lkml.kernel.org/r/20230414185919.4175572-1-Liam.Howlett@oracle.com
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-16"></a>    Fixes: 3499a13168da (&quot;mm/mmap: use maple tree for unmapped_area{_topdown}&quot;)
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-17"></a>    Signed-off-by: Liam R. Howlett &lt;Liam.Howlett@oracle.com&gt;
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-18"></a>    Reported-by: Rick Edgecombe &lt;rick.p.edgecombe@intel.com&gt;
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-19"></a>    Cc: &lt;stable@vger.kernel.org&gt;
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-20"></a>    Signed-off-by: Andrew Morton &lt;akpm@linux-foundation.org&gt;
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="software/2023/05/06/linux-regression-vivado-en/#__codelineno-0-21"></a>    Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
</span></code></pre></div>
<p>While fixing a BUG, a new BUG is introduced, causing MAP_32BIT to fail to work sometimes, and Xilinx's Digilent driver uses this parameter, causing mmap to fail and unable to recognize the FPGA.</p>

    <nav class="md-post__action">
      <a href="software/2023/05/06/linux-regression-vivado-en/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-06 00:00:00">2023年5月6日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/software/" class="md-meta__link">software</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="linux-6213-bug-vivado-fpga"><a class="toclink" href="software/2023/05/06/linux-regression-vivado/">Linux 6.2.13 引入的 BUG 导致 Vivado 无法识别 FPGA</a></h2>
<p><a href="software/2023/05/06/linux-regression-vivado-en/">English version</a></p>
<h3 id="tldr"><a class="toclink" href="software/2023/05/06/linux-regression-vivado/#tldr">TLDR</a></h3>
<p>简单来说，Linux 6.2.13 引入的 commit：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-1"></a>commit 0d30989fe9a176565d360376d4bc2ea1c61cbbac
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-2"></a>Author: Liam R. Howlett &lt;Liam.Howlett@oracle.com&gt;
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-3"></a>Date:   Fri Apr 14 14:59:19 2023 -0400
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-4"></a>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-5"></a>    mm/mmap: regression fix for unmapped_area{_topdown}
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-6"></a>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-7"></a>    commit 58c5d0d6d522112577c7eeb71d382ea642ed7be4 upstream.
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-8"></a>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-9"></a>    The maple tree limits the gap returned to a window that specifically fits
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-10"></a>    what was asked.  This may not be optimal in the case of switching search
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-11"></a>    directions or a gap that does not satisfy the requested space for other
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-12"></a>    reasons.  Fix the search by retrying the operation and limiting the search
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-13"></a>    window in the rare occasion that a conflict occurs.
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-14"></a>
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-15"></a>    Link: https://lkml.kernel.org/r/20230414185919.4175572-1-Liam.Howlett@oracle.com
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-16"></a>    Fixes: 3499a13168da (&quot;mm/mmap: use maple tree for unmapped_area{_topdown}&quot;)
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-17"></a>    Signed-off-by: Liam R. Howlett &lt;Liam.Howlett@oracle.com&gt;
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-18"></a>    Reported-by: Rick Edgecombe &lt;rick.p.edgecombe@intel.com&gt;
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-19"></a>    Cc: &lt;stable@vger.kernel.org&gt;
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-20"></a>    Signed-off-by: Andrew Morton &lt;akpm@linux-foundation.org&gt;
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="software/2023/05/06/linux-regression-vivado/#__codelineno-0-21"></a>    Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;
</span></code></pre></div>
<p>修复了 BUG 的同时，引入了新的 BUG，导致 MAP_32BIT 有时无法工作，而 Xilinx 的 Digilent 下载器代码使用了这个参数，导致 mmap 失败，无法识别 FPGA。</p>

    <nav class="md-post__action">
      <a href="software/2023/05/06/linux-regression-vivado/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-05-03 00:00:00">2023年5月3日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 8 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="i2c"><a class="toclink" href="hardware/2023/05/03/i2c/">I2C 协议</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/i2c.html">知识库</a>中。</p>
<h3 id="_1"><a class="toclink" href="hardware/2023/05/03/i2c/#_1">背景</a></h3>
<p>最近数设课上，同学们开始购买外设，其中就涉及到 I2C 协议，因此顺带写一下 I2C 协议的教程，帮助同学们进行理解。</p>
<h3 id="_2"><a class="toclink" href="hardware/2023/05/03/i2c/#_2">接口</a></h3>
<p>I2C 协议涉及到两个信号：</p>
<ul>
<li>SCL: 时钟信号，Master -&gt; Slave</li>
<li>SDA：数据信号，Master &lt;-&gt; Slave</li>
</ul>
<p>由于只有一个数据信号，所以 SDA 由 Master 和 Slave 轮流输出。一次请求的开始条件是，SDA 从 1 变成 0，之后 SCL 从 1 变成 0。开始请求以后，每次 SCL 上升沿采样一位的数据。请求结束时，SCL 从 0 变成 1，然后 SDA 从 0 变成 1。一次请求的波形如下：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "scl", wave: "1.0101010|.101..."},
      { name: "sda", wave: "10....1..|0....1."},
      { name: "i2c", wave: "34.5.....|6.7....", data: ["idle", "start", "data", "ack", "stop"]},
    ]
}</script>
<ol>
<li>idle 阶段，scl 和 sda 都是 1</li>
<li>start 阶段，首先是 sda 变成 0，之后是 scl 变成 0</li>
<li>data/ack 阶段，在 scl 上升沿采样数据，在 scl 下降沿（准确来说，负半周期）修改数据</li>
<li>stop 阶段，首先是 scl 变成 1，之后是 sda 变成 1</li>
</ol>
<p>传输数据的时候，需要保证 sda 在 scl 正半周期的时候保持不变。如果变了，那就是 start 或者 stop。因此，在 data/ack 阶段，建议 sda 的变化相比 scl 下降沿有一个延迟（Hold Time，一般的要求是 Min 0us）。实现方法可能是在分频的时候，延迟一个周期。</p>
<p>这里的 data/ack 指的则是传输的具体内容：例如 master 要传输 7 位的地址和 1 位的读使能，响应地址的 slave 要返回 ack；之后，无论是 master 还是 slave 发送数据，接收的一方都要返回 ack。ack 是低有效，意味着 0 表示成功，1 表示失败。</p>
<p>由于 sda 带有上拉电阻，所以如果没有 slave 响应，ack 阶段的 sda 就会变成 1，意味着失败。</p>
<h3 id="i2c_1"><a class="toclink" href="hardware/2023/05/03/i2c/#i2c_1">I2C 控制器实现</a></h3>
<p>结合上面的 I2C 波形，可以设计一个状态机：</p>
<ol>
<li>INIT 状态：初始情况下，SCL 和 SDA 都为 1，要发送数据的时候，转移到 START1 状态</li>
<li>START1 状态：设置 SDA=0，当达到分频条件时，转移到 START2 状态</li>
<li>START2 状态：设置 SCL=0，当达到分频条件时，START 发送完成，转移到 SEND 状态</li>
<li>SEND 状态：当达到分频条件时，SCL 取反，如果 SCL 要从 1 变成 0，延迟一个周期，再输出 1 位的数据到 SDA 上，保证 SDA 的变化在 SCL 的负半周期；同时统计传输位数，每传输 8 位，就要等待一个周期让 Slave 响应 ACK，此时要设置 inout 输出为高阻态；如果要转换传输方向，即 Master 要读取数据，那么转移到 RECV 状态；如果传输结束，转移到 STOP1 状态</li>
<li>RECV 状态：当达到分频条件时，SCL 取反，如果 SCL 从 0 变成 1，对 SDA 进行采样并且保存下来；同时统计传输位数，每传输 8 位，就要在 SDA 输出一次 ACK；如果传输结束，转移到 STOP1 状态</li>
<li>STOP1 状态：设置 SCL=1，当达到分频条件时，转移到 STOP2 状态</li>
<li>STOP2 状态：设置 SDA=1，当达到分频条件时，转移到 INIT 状态</li>
</ol>
<p>分频是因为一般 I2C 的频率比较低，是 kHz 的量级。需要按照控制逻辑的主频，结合外设能接受的 I2C 频率范围，计算出分频的倍数。</p>
<h3 id="_3"><a class="toclink" href="hardware/2023/05/03/i2c/#_3">上层协议</a></h3>
<p>在此基础上，可以设计上层协议，例如 <a href="http://cdn.sparkfun.com/datasheets/Dev/Arduino/Shields/WolfsonWM8731.pdf">WM8731</a>，支持通过 I2C 写入内部寄存器，一次写操作分为以下步骤：</p>
<ol>
<li>start</li>
<li>master 发送 7 位的设备地址和 0（表示写），slave 发送 ack</li>
<li>master 发送 7 位的寄存器地址 和 1 位的寄存器数据，slave 发送 ack</li>
<li>master 发送 8 位的寄存器数据，slave 发送 ack</li>
<li>stop</li>
</ol>
<p>这里的第二步发送的 7 位地址 + 读/写位是标准的，I2C Slave 都会根据 7 位地址来决定是否由自己来响应。此后的数据的定义，则是各个芯片按照各自的协议来进行。</p>
<p>为了让多个同型号 I2C 芯片可以同时使用，通常芯片提供了一些引脚来配置它的地址，那么在设计的时候，给不同的芯片设置不同的地址，就解决了地址冲突的问题。</p>
<h3 id="i2c-eeprom"><a class="toclink" href="hardware/2023/05/03/i2c/#i2c-eeprom">I2C EEPROM</a></h3>
<p>以 <a href="https://ww1.microchip.com/downloads/en/devicedoc/doc0336.pdf">AT24C32/AT24C64</a> 为例，它提供了一个 I2C 接口的 EEPROM，支持如下操作：</p>
<p>写入数据：start，7 位设备地址，W，ACK；写入地址的高 8 位，ack；写入地址的低 8 位，ack；数据的每个字节，ack；最终 stop。</p>
<p>读取数据：start，7 位设备地址，W，ack；读取地址的高 8 位，ack；读取地址的低 8 位，ack；start，7 位设备地址，R，ack；数据的每个字节，ack；最终不想读的时候 nack，stop。</p>
<p>可以看到，这里设计成写操作的时候，只有 Master 到 Slave 的数据传输，反过来读操作的时候，只有 Slave 到 Master 的数据传输。因此，为了传输读取的地址，要首先“写入”读取的地址，再进行一次读操作，把数据读出来。</p>
<h3 id="i2c-audio-codec"><a class="toclink" href="hardware/2023/05/03/i2c/#i2c-audio-codec">I2C Audio Codec</a></h3>
<p>上面的例子中的 <a href="http://cdn.sparkfun.com/datasheets/Dev/Arduino/Shields/WolfsonWM8731.pdf">WM8731</a> 实际上就是一个 Audio Codec，可以通过 I2C 对其寄存器进行写入。WM8731 的寄存器地址有 9 位，每个寄存器有 8 位的数据，因此写入流程是：start，7 位设备地址，W，ack；7 位寄存器地址，1 位寄存器数据，ack；8 位寄存器数据，ack；stop。</p>
<h3 id="i2c-sensor"><a class="toclink" href="hardware/2023/05/03/i2c/#i2c-sensor">I2C Sensor</a></h3>
<p>举一个传感器的例子：<a href="https://m5stack.oss-cn-shenzhen.aliyuncs.com/resource/docs/datasheet/unit/gesture/paj7620u2_datasheet.pdf">PAJ7620U2: Integrated Gesture Recognition Sensor </a>，它也提供了一个寄存器读写的接口，支持如下操作：</p>
<p>单次写入：start，7 位设备地址，W，ack；8 位地址，ack；8 位数据，ack；stop。</p>
<p>单次读取：start，7 位设备地址，W，ack；8 位地址，ack；stop；start，7 位设备地址，R，ack；8 位数据，nack；stop。这里的读取也拆成了两步：第一步“写入”读取的地址，第二步读取出数据。最后的 nack 表示 master 不需要读取更多的数据。</p>
<p>如果要批量读取的话，只要在单次读取的基础上，读取数据的时候发 ack，等到不需要继续读的时候再发 nack，就可以连续读取多个寄存器的数据。</p>
<p>这些命令格式和上面的 I2C EEPROM 基本是一样的。</p>
<p>颜色传感器 <a href="https://cdn-shop.adafruit.com/datasheets/TCS34725.pdf">TCS3472</a> 的命令格式也是类似的。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/05/03/i2c/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-26 00:00:00">2023年4月26日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="spi"><a class="toclink" href="hardware/2023/04/26/spi/">SPI 协议</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/spi.html">知识库</a>中。</p>
<h3 id="_1"><a class="toclink" href="hardware/2023/04/26/spi/#_1">背景</a></h3>
<p>最近数设课上，同学们开始购买外设，其中就涉及到 SPI 协议，因此顺带写一下 SPI 协议的教程，帮助同学们进行理解。</p>
<h3 id="_2"><a class="toclink" href="hardware/2023/04/26/spi/#_2">接口</a></h3>
<p>SPI 协议涉及到四个信号：</p>
<ul>
<li>SCLK: 时钟信号，Master -&gt; Slave</li>
<li>MOSI：数据信号，Master -&gt; Slave</li>
<li>MISO：数据信号，Slave -&gt; Master</li>
<li>CS：芯片使能，一般是低有效</li>
</ul>
<p>要通过 SPI 协议发送命令的时候，通常需要先拉低 CS，然后启动 SCLK 时钟，同时收发数据。注意 SPI 是全双工的，也就是发送的同时也在接收，只不过通常来说，外设等到主机发送了命令本身，才知道要回复什么，所以很多时候命令设计成了事实上的半双工：前半部分主机在发命令，外设发送无用的数据；后半部分外设在发送响应，主机发送无用的数据。</p>
<h3 id="_3"><a class="toclink" href="hardware/2023/04/26/spi/#_3">波形</a></h3>
<p>SPI 有不同的类型，下面讲一种比较常见的配置（即 CPOL=0，CPHA=0），在这种模式下，Master 和 Slave 都是在时钟的下降沿修改输出的数据，然后在时钟（<code>sclk</code>）的上升沿对接收到的数据进行采样：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p........"},
      { name: "sclk", wave: "0.101010."},
      { name: "mosi", wave: "03.4.5.x."},
      { name: "miso", wave: "06.7.8.x."},
      { name: "cs_n", wave: "10......1"},
    ]
}</script>
<p>波形图中，时钟（<code>sclk</code>）上升沿时，数据处于稳定的状态，所以此时 Master 对 MISO 采样，Slave 对 MOSI 采样，可以得到稳定的数据；时钟下降沿时，Master 和 Slave 修改输出的数据。</p>
<p>实际在 RTL 中实现的时候，Master 可以不写 negedge 逻辑，而是写一个分频器，在分频出来的负半周期里，实现数据的修改，如上图中的 <code>clk</code> 分频到 <code>sclk</code>。一般使用一个状态机来实现 SPI Master，记录当前传输到哪一个 bit，以及记录当前是 <code>sclk</code> 的正半周期还是负半周期。</p>
<p>SPI 本身很简单，所以核心不在 SPI，而是在 SPI 之上定义的各种协议。</p>
<h3 id="spi-flash"><a class="toclink" href="hardware/2023/04/26/spi/#spi-flash">SPI Flash</a></h3>
<p>SPI Flash 是一种很常见的 SPI 外设，可以用来访问 NAND/NOR Flash。</p>
<p>为了提升性能，很多 SPI Flash 还会提供 Dual SPI 和 Quad SPI 模式。标准的 SPI 中，Master 到 Slave 和 Slave 到 Master 分别是一根信号线，如果要继续提高性能，那就要引入更多的信号线来进行数据传输，所以 Dual SPI 就是让原来的 MISO 和 MOSI 都可以同时发送数据；Quad SPI 则是又额外添加了两个信号线来进行数据传输。</p>
<p>常见的 SPI Flash 厂家：</p>
<ul>
<li>Spansion -&gt; Cypress -&gt; Infineon</li>
<li>Numonyx -&gt; Micron</li>
<li>Winbond</li>
<li>GigaDevice</li>
<li>Macronix</li>
</ul>
<h4 id="spi-nand-flash"><a class="toclink" href="hardware/2023/04/26/spi/#spi-nand-flash">SPI NAND Flash</a></h4>
<p>下面以 <a href="https://www.alliancememory.com/wp-content/uploads/pdf/flash/AllianceMemory_SPI_NAND_Flash_July2020_Rev1.0.pdf">Alliance Memory SPI NAND Flash Datasheet</a> 为例子，看看通常 SPI Flash 都支持哪些命令，都是如何传输数据的。</p>
<p>这款 SPI NAND Flash 的内部存储分为三层：</p>
<ol>
<li>Block：数量不定</li>
<li>Page：每个 Block 包括 64 个 Page</li>
<li>Byte：每个 Page 包括一定数量的 Byte，常见的有 2112(2048+64)、2176(2048+128)、4352(4096+256)</li>
</ol>
<p>NAND Flash 的读取粒度是 Page，这就是为什么 NAND Flash 更像块设备。一次读取过程分为三个步骤：</p>
<ol>
<li>发送 13H(Page Read to Cache) 命令，把一个 Page 的数据读取到 NAND Flash 内部的 Cache 中</li>
<li>不断发送 0FH(Get Feature) 命令，直到 NAND Flash 表示 Page Read to Cache 命令完成</li>
<li>发送 Read from Cache 命令，考虑到传输的方式不同，有以下几种：<ol>
<li>Read from Cache x1 IO(03H/0BH): Master 给出 1 字节命令，2 字节地址和 1 字节 dummy 数据，共 8(COMMAND)+16(ADDR)+8(DUMMY) 个周期，之后 Slave 从 MISO 给出数据</li>
<li>Read from Cache x2 IO(3BH): Slave 同时通过 MISO 和 MOSI 给出数据</li>
<li>Read from Cache x4 IO(6BH): Slave 同时通过 MISO、MOSI、WP# 和 HOLD# 给出数据</li>
<li>Read from Cache Dual IO(BBH): 在 3BH 的基础上，Master 也同时通过 MISO 和 MOSI 给出地址和 dummy 字节，所以 Master 只占用 8(COMMAND)+8(ADDR)+4(DUMMY) 个周期的时间发送</li>
<li>Read from Cache Quad IO(EBH): 在 6BH 的基础上，Master 也同时通过四个数据信号给出地址和 dummy 字节，所以 Master 只占用 8(COMMAND)+4(ADDR)+2(DUMMY) 个周期的时间发送</li>
</ol>
</li>
</ol>
<p>写入的时候，由于 NAND Flash 的特性，首先需要擦除，把一个 Block 的内容全部擦除，需要注意每个 Block 包括多个 Page，所以擦除的粒度是很粗的。擦除过的 Page 才可以进行写入，具体步骤是：</p>
<ol>
<li>发送 06H(Write Enable) 允许写入</li>
<li>发送 02H(Program Load) 或 32H(Program Load x4) 把要写入的数据传输给 NAND Flash 中的 Cache；02H 和 32H 的区别就是后者同时在四个信号线上传输数据</li>
<li>发送 10H(Program Execute) 进行实际的写入操作，从 Cache 到 Flash 存储</li>
<li>不断发送 0FH(Get Feature) 命令，直到 Program Execute 操作完成</li>
</ol>
<h4 id="spi-nor-flash"><a class="toclink" href="hardware/2023/04/26/spi/#spi-nor-flash">SPI NOR Flash</a></h4>
<p>NOR Flash 和 NAND Flash 的区别在于，NOR Flash 可以随机访问，可以提供 XIP 支持。下面以 <a href="https://www.micron.com/-/media/client/global/documents/products/data-sheet/nor-flash/serial-nor/n25q/n25q_128mb_3v_65nm.pdf">128Mb, 3V, Multiple I/O Serial Flash Memory</a> 为例子看看它是如何读写的。</p>
<p>SPI NOR Flash 读取的时候，只需要一条命令就可以了：READ/FAST READ。其中 READ 命令比较简单：发送 Command，发送地址，然后 Slave 紧接着就会发送数据；FAST READ 可以达到更高的频率，但是为了让 NOR Flash 有时间读取数据，在 Master 发送 Command 和地址后，还需要发送 Dummy cycles，然后 Slave 才会发送数据。和前面一样，FAST READ 也支持不同的 IO 类型，例如 Dual Output，Dual Input/Output，Quad Output，Quad Input/Output。一些比较高端的 SPI NOR Flash 还支持 DTR（Double Transfer Rate），实际上就是 DDR，在时钟上升沿和下降沿都采样数据。</p>
<p>写入的时候，和 NAND Flash 一样，也需要先擦除，再写入。SPI Flash 的存储层级是：</p>
<ol>
<li>Sector</li>
<li>Subsector</li>
<li>Page</li>
<li>Byte</li>
</ol>
<p>擦除的粒度是 Sector 或者 Subsector，写入的粒度是 Page。写入的时候，也需要首先发送 WRITE ENABLE 命令，再发送 PAGE PROGRAM 命令。NOR Flash 在 Program 上也比较简化，直接 Program 即可，不需要先写入到 Cache，再进行 Program。</p>
<p>NOR Flash 还提供了 XIP Mode 来加快随机访问：启用 XIP 模式后，给出一个地址，等待 Dummy cycles 后，就可以读出数据，不需要像前面那样发送 COMMAND，减少了延迟。当然了，即使不打开 NOR Flash 的 XIP Mode，也可以在 SPI 控制器里实现 XIP，只不过每次读取都要发一次 READ 命令。</p>
<h3 id="spi-eeprom"><a class="toclink" href="hardware/2023/04/26/spi/#spi-eeprom">SPI EEPROM</a></h3>
<p>SPI EEPROM 和 SPI NOR Flash 比较类似，但是 EEPROM 更小，也更加简单，例如写入的时候，不需要擦除。感兴趣的可以在 <a href="http://ww1.microchip.com/downloads/en/DeviceDoc/22040c_cn.pdf">SPI 串行 EEPROM 系列数据手册</a> 中查看命令列表，这里就不赘述了。</p>
<h3 id="sd"><a class="toclink" href="hardware/2023/04/26/spi/#sd">SD 卡</a></h3>
<p>SD 卡除了 SD Bus 以外，还支持 SPI 模式（最新的 SDUC 不支持 SPI 模式），所以也可以用 SPI 来读写 SD 卡。</p>
<p>SD 卡比较特别的一点是，它需要比较复杂的初始化流程：</p>
<ol>
<li>首先要发送 CMD0 命令，同时 CS 拉低，使得 SD 卡进入 SPI 模式</li>
<li>对于 SDHC SD 卡，需要发送 CMD8 来协商工作电压范围</li>
<li>重复发送 ACMD41 命令（CMD55 + CMD41 = ACMD41）进行初始化，直到 SD 卡回复初始化完成</li>
<li>发送 CMD58 命令以读取 OCR 寄存器的值</li>
</ol>
<p>比较有意思的是命令的传输方式。每个命令有一个 6 位的命令编号，例如 CMD0 的编号就是 0，CMD55 的编号就是 55；还带有四字节的参数。每个命令会组装成一个 48 位的分组：</p>
<ol>
<li>bit[47]=0: Start Bit</li>
<li>bit[46]=1: Transmission Bit</li>
<li>bit[45:40]: Command Index</li>
<li>bit[39:8]: Argument</li>
<li>bit[7:1]: CRC7</li>
<li>bit[0]=1: End Bit</li>
</ol>
<p>可见额外多了一个 CRC7 的校验和。</p>
<p>SD 卡规定，SPI 模式下，所有的数据传输都是对齐到 8 位，也就是从 CS 拉低开始算，每 8 个时钟上升沿是一个字节，无论命令还是响应，都在 8 位的边界上传输。</p>
<p>想要读取数据的话，就要发送 READ_SINGLE_BLOCK 命令，参数就是要读取的 Block 地址。SD 卡回先回复一个字节的响应，然后开始发数据，数据从 Start Block Token 开始，然后是一个 Block 的数据（通常是 512 字节），最后再两个字节的 CRC16。</p>
<p>写数据则是发送 WRITE_BLOCK 命令，SD 卡回复一个字节的响应，然后控制器开始传输数据，数据从 Start Block Token 开始，接着是要写入的数据，最后是两个字节的 CRC16，然后 SD 卡回复一个字节的响应，标志着写入成功。</p>
<h3 id="spi_1"><a class="toclink" href="hardware/2023/04/26/spi/#spi_1">SPI 以太网控制器</a></h3>
<p>有一些以太网产品提供了 SPI 接口，例如 <a href="https://ww1.microchip.com/downloads/aemDocuments/documents/UNG/ProductDocuments/DataSheets/KSZ8851SNL-Single-Port-Ethernet-Controller-with-SPI-DS00002381C.pdf">KSZ8851SNL/SNLI</a>，集成了 MAC 和 PHY，直接连接 MDI/MDI-X 接口，虽然最高只支持百兆网，但是接口上确实非常简单。</p>
<p>SPI 上发送的命令就两类：一类是读写寄存器，一类是读写 RX/TX FIFO。</p>
<h3 id="_4"><a class="toclink" href="hardware/2023/04/26/spi/#_4">键盘和触摸板</a></h3>
<p>一些型号的苹果电脑的键盘和触摸板是通过 SPI 接口访问的，在 Linux 中有相应的 applespi 驱动。</p>
<h3 id="spi-vs-i2c"><a class="toclink" href="hardware/2023/04/26/spi/#spi-vs-i2c">SPI vs I2C</a></h3>
<p>SPI 和 I2C 的区别在于，前者信号更多，全双工传输；后者信号更少，半双工传输。SPI 通过 CS 信号选择 Slave 芯片，I2C 通过地址进行区分。此外 I2C 还需要 Pull up resistor，这样如果没有设备响应，就会 NACK。</p>
<p>一些芯片提供了 SPI 或 I2C 的选项：共用两个信号，允许用户选择用 I2C 还是 SPI。例如 <a href="http://cdn.sparkfun.com/datasheets/Dev/Arduino/Shields/WolfsonWM8731.pdf">WM8731</a>，既支持 I2C（记为 2-wire mode），又支持 SPI（记为 3-wire mode）。一般这种时候，SPI 和 I2C 就是用来配置一些寄存器的，另外可能还有一些接口，例如 WM8731 负责声音数据传输的实际上是 I2S。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/04/26/spi/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-24 00:00:00">2023年4月24日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 3 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="litex-uart-over-jtag"><a class="toclink" href="hardware/2023/04/24/litex-uart-over-jtag/">在 LiteX 中使用 UART over JTAG</a></h2>
<h3 id="_1"><a class="toclink" href="hardware/2023/04/24/litex-uart-over-jtag/#_1">背景</a></h3>
<p>在给 Alinx AX7021 适配 LiteX 的时候，遇到一个问题：PL 上没有连接串口，只有 PS 连接了串口，如果用 RISC-V 软核的话，就会面临无串口可用的情况，除非在扩展 IO 上自己定义一个串口。</p>
<p>因此研究了一下 LiteX 自带的 UART over JTAG 功能，在 Alinx AX7021 中调试出来了。</p>
<h3 id="litex"><a class="toclink" href="hardware/2023/04/24/litex-uart-over-jtag/#litex">LiteX 配置</a></h3>
<p>启用很简单，直接在命令里添加 <code>--uart-name jtag_uart</code> 即可：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-0-1"></a>$<span class="w"> </span>python3<span class="w"> </span>-m<span class="w"> </span>litex_boards.targets.alinx_ax7021<span class="w"> </span>--build<span class="w"> </span>--uart-name<span class="w"> </span>jtag_uart
</span></code></pre></div>
<p>如果要设置成默认的话，也可以在代码中添加：</p>
<div class="language-python highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-1-1"></a>        <span class="k">if</span> <span class="n">kwargs</span><span class="o">.</span><span class="n">get</span><span class="p">(</span><span class="s2">&quot;uart_name&quot;</span><span class="p">,</span> <span class="s2">&quot;serial&quot;</span><span class="p">)</span> <span class="o">==</span> <span class="s2">&quot;serial&quot;</span><span class="p">:</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-1-2"></a>            <span class="c1"># Defaults to JTAG-UART since UART is connected to PS instead of PL</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-1-3"></a>            <span class="n">kwargs</span><span class="p">[</span><span class="s2">&quot;uart_name&quot;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;jtag_uart&quot;</span>
</span></code></pre></div>
<p>那么 FPGA 部分的准备就完成了，把 bitstream 下载到 FPGA 即可进入下一步。</p>
<h3 id="openocd"><a class="toclink" href="hardware/2023/04/24/litex-uart-over-jtag/#openocd">OpenOCD 配置</a></h3>
<p>下一步是使用 litex_term 来连接 UART over JTAG。它的启动方式是：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-2-1"></a>$<span class="w"> </span>litex_term<span class="w"> </span>--jtag-config<span class="w"> </span>alinx_ax7021.cfg<span class="w"> </span>jtag
</span></code></pre></div>
<p>实现的原理是，litex_term 会启动一个 OpenOCD，让 OpenOCD 监听 20000 端口，然后虚拟串口的收发都会在 TCP 上进行。那么，首先第一步是要让 OpenOCD 找到 Zynq 中的 PL。首先可以找到 Zynq 的 OpenOCD 配置模板：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-3-1"></a><span class="nb">source</span><span class="w"> </span><span class="k">[</span><span class="nv">find</span><span class="w"> </span>interface<span class="o">/</span>ftdi<span class="o">/</span>digilent_jtag_smt2.cfg<span class="k">]</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-3-2"></a>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-3-3"></a><span class="nv">reset_config</span><span class="w"> </span>srst_only<span class="w"> </span>srst_push_pull
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-3-4"></a>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-3-5"></a><span class="nb">source</span><span class="w"> </span><span class="k">[</span><span class="nv">find</span><span class="w"> </span>target<span class="o">/</span>zynq_7000.cfg<span class="k">]</span>
</span></code></pre></div>
<p>这个模板可以找到 ARM 核和 FPGA PL 部分，但是因为名字和 litex_term 期望的不同，所以无法工作。去掉那些不需要的，只保留想要的 PL 部分的 JTAG 配置：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-1"></a><span class="nb">source</span><span class="w"> </span><span class="k">[</span><span class="nv">find</span><span class="w"> </span>interface<span class="o">/</span>ftdi<span class="o">/</span>digilent_jtag_smt2.cfg<span class="k">]</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-2"></a>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-3"></a><span class="nv">reset_config</span><span class="w"> </span>srst_only<span class="w"> </span>srst_push_pull
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-4"></a>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-5"></a><span class="nv">adapter</span><span class="w"> </span>speed<span class="w"> </span><span class="mi">15000</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-6"></a><span class="nv">jtag</span><span class="w"> </span>newtap<span class="w"> </span>zynq_pl<span class="w"> </span>bs<span class="w"> </span><span class="o">-</span>irlen<span class="w"> </span><span class="mi">6</span><span class="w"> </span><span class="o">-</span>ignore-version<span class="w"> </span><span class="o">-</span>ircapture<span class="w"> </span><span class="mh">0x1</span><span class="w"> </span><span class="o">-</span>irmask<span class="w"> </span><span class="mh">0x03</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-7"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03723093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-8"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03722093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-9"><a id="__codelineno-4-9" name="__codelineno-4-9" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-9"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x0373c093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-10"><a id="__codelineno-4-10" name="__codelineno-4-10" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-10"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03728093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-11"><a id="__codelineno-4-11" name="__codelineno-4-11" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-11"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x0373B093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-12"><a id="__codelineno-4-12" name="__codelineno-4-12" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-12"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03732093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-13"><a id="__codelineno-4-13" name="__codelineno-4-13" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-13"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03727093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-14"><a id="__codelineno-4-14" name="__codelineno-4-14" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-14"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x0372C093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-15"><a id="__codelineno-4-15" name="__codelineno-4-15" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-15"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03731093</span><span class="w"> </span><span class="err">\</span>
</span><span id="__span-4-16"><a id="__codelineno-4-16" name="__codelineno-4-16" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-4-16"></a><span class="w">    </span><span class="nv">-expected-id</span><span class="w"> </span><span class="mh">0x03736093</span>
</span></code></pre></div>
<p>接下来，就可以启动 OpenOCD：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-5-1"></a>openocd<span class="w"> </span>-f<span class="w"> </span>alinx_ax7021.cfg<span class="w"> </span>-f<span class="w"> </span>stream.cfg<span class="w"> </span>-c<span class="w"> </span><span class="s2">&quot;init; irscan zynq_pl.bs 2; jtagstream_serve zynq_pl.bs 20000&quot;</span>
</span></code></pre></div>
<p>这里的 stream.cfg 是 litex_term 生成的，没有用 litex_term 启动是因为它写死了 tap 的名字，需要适配，不如直接绕过它去启动 OpenOCD，然后用 nc 连接：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-6-1"></a>$<span class="w"> </span>nc<span class="w"> </span>localhost<span class="w"> </span><span class="m">20000</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-6-2"></a>litex&gt;
</span></code></pre></div>
<p>就可以看到熟悉的串口了。但是跑命令的时候，经常出现重复字幕的输出：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-1"></a>LiteX BIOS, available commands:
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-2"></a>
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-3"></a>flush_cpu_dcache         -FFlush CPU data cache
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-4"></a>crc                      - Compute CRC32 ff a part of the address space
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-5"></a>ident                    - Identffier of the system
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-6"></a>help                     - Print this help
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-7"></a>
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-8"></a>
</span><span id="__span-7-9"><a id="__codelineno-7-9" name="__codelineno-7-9" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-9"></a>serialboot               - Boot from Serial (SFL)
</span><span id="__span-7-10"><a id="__codelineno-7-10" name="__codelineno-7-10" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-10"></a>reboot                   - Reboot
</span><span id="__span-7-11"><a id="__codelineno-7-11" name="__codelineno-7-11" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-11"></a>boot                     - Boot from Meoory
</span><span id="__span-7-12"><a id="__codelineno-7-12" name="__codelineno-7-12" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-12"></a>
</span><span id="__span-7-13"><a id="__codelineno-7-13" name="__codelineno-7-13" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-13"></a>mem_cmp                  - Compare memory content
</span><span id="__span-7-14"><a id="__codelineno-7-14" name="__codelineno-7-14" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-14"></a>mem_seeed                - Test memory speed
</span><span id="__span-7-15"><a id="__codelineno-7-15" name="__codelineno-7-15" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-15"></a>mem_test                 - Test memory access
</span><span id="__span-7-16"><a id="__codelineno-7-16" name="__codelineno-7-16" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-16"></a>mem_copy                 - Copy address ppace
</span><span id="__span-7-17"><a id="__codelineno-7-17" name="__codelineno-7-17" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-17"></a>mem_write                - Write address space
</span><span id="__span-7-18"><a id="__codelineno-7-18" name="__codelineno-7-18" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-18"></a>mem_read                 - Read address space
</span><span id="__span-7-19"><a id="__codelineno-7-19" name="__codelineno-7-19" href="hardware/2023/04/24/litex-uart-over-jtag/#__codelineno-7-19"></a>mem_list                 -LList available memory regions
</span></code></pre></div>
<p>怀疑是哪里速率不匹配，导致同一份数据被读出来两次。之后用一个更低的 CPU 主频再试一次。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/04/24/litex-uart-over-jtag/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-20 00:00:00">2023年4月20日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 13 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="dram"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/">DRAM 的拓扑和训练</a></h2>
<p>本文的内容已经整合到<a href="/kb/hardware/sdram.html">知识库</a>中。</p>
<h3 id="dram-training"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#dram-training">DRAM Training</a></h3>
<p>DRAM 一直有一个比较麻烦的初始化过程，就是 DRAM Training，其中很重要的一步就是计算出各个数据线相对于时钟的偏移（skew）。这个偏移是怎么来的呢？</p>
<p>我们知道，对于 SRAM，如果想要更多的位宽，只需要把地址线和控制信号连接到多个 SRAM 上，然后把 SRAM 的数据信号并行连接到 FPGA 上就可以了，但是前提是要尽量保证等长，否则一样有偏移的问题。DRAM 也是采用类似的方法进行扩展的，但是 DRAM 通常需要并行连接很多个芯片，例如 8 个 x8 的芯片的合并成一个 64 位的 DDR SDRAM。此时数据线依然是并行连接，但是地址线和控制信号就出现了走线困难：很难在那么小的空间里，等长地把地址和控制信号分布到各个芯片上，而且还有信号完整性的问题。</p>
<h3 id="fly-by-topology"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#fly-by-topology">Fly-by topology</a></h3>
<p>因此，实际上地址和控制信号是采用了串联的方式连接，也就是下图的右边的连接方式：</p>
<p><img alt="" src="/images/ddr_fly_by.png" /></p>
<p>图源 <a href="https://docs.xilinx.com/r/en-US/ug863-versal-pcb-design/Signals-and-Connections-for-DDR4-Interfaces">Versal ACAP PCB Design User Guide (UG863)</a>。</p>
<p>但是数据信号（DQ 和 DQS）依然是并行点对点连接到 DRAM 上的（上图左侧）。这就出现了问题：不同的 DRAM 芯片，数据和时钟的偏差不同，数据可能差不多时间到，但是时钟的延迟越来越大：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p...."},
      { name: "data", wave: "01010"},
      { name: "clock_dram0", wave: "p....", phase: -0.1},
      { name: "clock_dram1", wave: "p....", phase: -0.2},
      { name: "clock_dram2", wave: "p....", phase: -0.3},
      { name: "clock_dram3", wave: "p....", phase: -0.4},
      { name: "clock_dram4", wave: "p....", phase: -0.5},
      { name: "clock_dram5", wave: "p....", phase: -0.6},
      { name: "clock_dram6", wave: "p....", phase: -0.7},
      { name: "clock_dram7", wave: "p....", phase: -0.8},
    ]
}</script>
<p>注：这里简化了，当成 SDR 来画。</p>
<p>不做任何处理的话，DRAM 采样得到的数据就不正确了。为了解决这个问题，就需要人为地在数据信号上也加上可变的延迟，保证时钟和数据同步，这样 DRAM 才可以实现正确的写入：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clock", wave: "p.p.."},
      { name: "data", wave: "01010"},
      { name: "clock_dram0", wave: "p.p..", phase: -0.1},
      { name: "data_dram0", wave: "01010", phase: -0.1},
      { name: "clock_dram1", wave: "p.p..", phase: -0.2},
      { name: "data_dram1", wave: "01010", phase: -0.2},
      { name: "clock_dram2", wave: "p.p..", phase: -0.3},
      { name: "data_dram2", wave: "01010", phase: -0.3},
      { name: "clock_dram3", wave: "p.p..", phase: -0.4},
      { name: "data_dram3", wave: "01010", phase: -0.4},
    ]
}</script>
<h3 id="write-leveling"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#write-leveling">Write Leveling</a></h3>
<p>为了解决写入时，时钟和数据有偏移的问题，需要采用 Write Leveling 方法来解决。具体思路是这样的：如果 DRAM 以时钟信号去采样数据信号可以得到正确的结果，那反过来，如果认为数据信号是时钟信号，在数据信号的上升沿去采样时钟，应该也可以观测到稳定的结果。</p>
<p>所以 Write Leveling 的工作方式就是：</p>
<ol>
<li>设置 DRAM 进入 Write Leveling 模式，此时 DRAM 会使用 DQS 信号来采样 CK 信号，把结果输出到 DQ 上</li>
<li>DDR 控制器不断地修改 DQS 的输出延迟，然后统计 DQ 上的输出</li>
</ol>
<p>示意图如下：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "ck", wave: "p.p.."},
      { name: "dqs_0", wave: "010..", phase: -0.5},
      { name: "dq_0", wave: "0....", phase: -0.55},
      { name: "dqs_1", wave: "010..", phase: -0.7},
      { name: "dq_1", wave: "0....", phase: -0.75},
      { name: "dqs_2", wave: "010..", phase: -0.9},
      { name: "dq_2", wave: "01...", phase: -0.95},
      { name: "dqs_3", wave: "010..", phase: -1.1},
      { name: "dq_3", wave: "01...", phase: -1.15},
    ]
}</script>
<p>上图中，用不断增大的四种延迟的 <code>dqs</code> 对 <code>ck</code> 进行采样：用 <code>dqs_0</code> 和 <code>dqs_1</code> 采样得到了 0，用 <code>dqs_2</code> 和 <code>dqs_3</code> 采样得到了 1。把这些结果列出来，可能会得到类似下面的结果：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="hardware/2023/04/20/dram-topology-training/#__codelineno-0-1"></a>001111111111111111110000
</span></code></pre></div>
<p>也就是说，随着延迟增大，采样的数据从 0 变成 1，再从 1 变成 0。我们的目标是，让 <code>dqs</code> 和 <code>ck</code> 同步。在上图中，<code>dqs_2</code> 的上升沿和 <code>ck</code> 上升沿是最接近的，而刚好 <code>dqs_2</code> 也正好出现在采样 0 变成采样 1 的位置。这意味着，只要找到采样数据从 0 变成 1 的位置，就知道如何让 DQS 与 CK 同步了。</p>
<p>这样就完成了 Write Leveling 的步骤，实现了 DQS 与 CK 同步的目标，那么在写入数据的时候，DRAM 就可以得到正确的 DQS 信号了。</p>
<h3 id="read-leveling"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#read-leveling">Read Leveling</a></h3>
<p>在上一步的 Write Leveling 当中，通过修改内存控制器的输出延迟，保证了 DRAM 可以得到同步的 DQS 和 CK 信号，解决了 Fly by topology 引入的延迟不一致的问题。但是，对于读操作，数据从 DRAM 输出，输入到内存控制器，又会引入一定的延迟。所以对读操作，也需要进行校准。</p>
<p>回顾 SRAM，当想要测试读取功能的时候，会首先写入一些数据，再读出来，判断读取的数据和之前写入的数据是否一致。DRAM 也是类似的：先向 MPR 写入一些伪随机数据，然后要求 DRAM 从 MPR 中读取数据，而不是从 memory cell 中读取数据；然后内存控制器一侧不断进行读取操作，在不同的延迟下，比较读取的数据与预期的随机数据是否一致。最后也会得到一个延迟的区间，在这个区间内可以读取出正确的结果。最后，把延迟设定在区间的中央位置。</p>
<h3 id="clam-shell-topology"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#clam-shell-topology">Clam Shell Topology</a></h3>
<p>再回到拓扑的问题上来，实际上除了 Fly by topology，还有一种拓扑是 Clam shell topology：把 DRAM 分布在 PCB 的上面和下面，这样可以节省 PCB 的面积，但是走线就会比较困难：</p>
<p><img alt="" src="/images/ddr_clam_shell.png" /></p>
<p>图源 <a href="https://docs.xilinx.com/r/en-US/pg313-network-on-chip/Clamshell-Topology">Versal ACAP Programmable Network on Chip and Integrated Memory Controller LogiCORE IP Product Guide (PG313) </a>.</p>
<p>直观地讲，两个芯片都放在 PCB 的正面，如果要连线的话，如果保证引脚顺序接近一致，就可以比较容易地连接，不会有很多交叉的地方。但如果一个在正面，另一个在背面，引脚的顺序就倒转过来了，连线的时候就比较困难。解决的办法是，修改引脚的顺序，把一些引脚的功能进行对调，使得走线更加简单：</p>
<p><img alt="" src="/images/ddr_mirror.png" /></p>
<p>图源 <a href="https://docs.xilinx.com/r/en-US/ug863-versal-pcb-design/Utilizing-Address-Mirroring-to-Ease-Clamshell-Routing">Versal ACAP PCB Design User Guide (UG863)</a></p>
<p>这里特意挑选了一些不影响特殊功能的引脚来交换，使得大部分功能，即使交换了引脚，也可以正常工作。但是，对于 Mode Register Set 操作，必须要内存控制器自己先内部交换位的顺序，才能保证在 DRAM 一侧得到正确的结果。</p>
<p>此外，Clam Shell Topology 的正面和背面各有一个 cs_n 片选信号，但是这和 Dual Rank 不同：Dual Rank 是正面和背面都有同样数量的 DRAM 芯片，共享地址信号、数据信号和控制信号，总线上同一时间只有一侧的 DRAM 芯片在使用，好处是内存容量翻倍，并且两个 rank 可以互相掩盖延迟；而 Clam Shell Topology 的两个 cs_n 是为了给 Mode Register Set 操作指定正面或背面，而其余的大部分操作，可以正面和背面同时使用，因为它们的数据信号并没有共享。</p>
<p><img alt="" src="/images/ddr_rank.png" /></p>
<p>图源 <a href="https://blog.memory4less.com/2022/09/16/difference-between-dual-rank-and-single-rank-ram/">DIFFERENCE BETWEEN DUAL RANK AND SINGLE RANK RAM</a></p>
<h3 id="_1"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#_1">背景</a></h3>
<p>实际上，前面的整个研究过程，来自于我对 VCU128 LiteX 移植的观察：<a href="https://github.com/litex-hub/litex-boards/issues/496">VCU128 DDR4 memory calibration failure</a>。我在配置 litedram 的时候，发现总是有一半的 DRAM 芯片无法使用，和 Datasheet 对照了以后，发现正好是 PCB 背面的那一半。接着，发现它是 Clam Shell Topology 方式来分布的，然后 Top 和 Bottom 各有一个 cs_n 信号，这一点在 UG1302 里是没有写的，在 xdc 里才可以找到：</p>
<div class="language-tcl highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="hardware/2023/04/20/dram-topology-training/#__codelineno-1-1"></a><span class="nv">set_property</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>BK48<span class="w">       </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="s2">&quot;PL_DDR4_BOT_CS_B&quot;</span><span class="k">]</span><span class="w"> </span><span class="k">;</span><span class="c"># Bank  66 VCCO - DDR4_VDDQ_1V2 - IO_L7P_T1L_N0_QBC_AD13P_66</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="hardware/2023/04/20/dram-topology-training/#__codelineno-1-2"></a><span class="nv">set_property</span><span class="w"> </span>IOSTANDARD<span class="w">  </span>SSTL12_DCI<span class="w"> </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="s2">&quot;PL_DDR4_BOT_CS_B&quot;</span><span class="k">]</span><span class="w"> </span><span class="k">;</span><span class="c"># Bank  66 VCCO - DDR4_VDDQ_1V2 - IO_L7P_T1L_N0_QBC_AD13P_66</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="hardware/2023/04/20/dram-topology-training/#__codelineno-1-3"></a><span class="nv">set_property</span><span class="w"> </span>PACKAGE_PIN<span class="w"> </span>BP49<span class="w">     </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="s2">&quot;PL_DDR4_CS_B&quot;</span><span class="k">]</span><span class="w"> </span><span class="k">;</span><span class="c"># Bank  66 VCCO - DDR4_VDDQ_1V2 - IO_L1N_T0L_N1_DBC_66</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="hardware/2023/04/20/dram-topology-training/#__codelineno-1-4"></a><span class="nv">set_property</span><span class="w"> </span>IOSTANDARD<span class="w">  </span>SSTL12<span class="w">   </span><span class="k">[</span><span class="nv">get_ports</span><span class="w"> </span><span class="s2">&quot;PL_DDR4_CS_B&quot;</span><span class="k">]</span><span class="w"> </span><span class="k">;</span><span class="c"># Bank  66 VCCO - DDR4_VDDQ_1V2 - IO_L1N_T0L_N1_DBC_66</span>
</span></code></pre></div>
<p>所以 Xilinx 文档也是可能出错的，需要结合多个信息源来判断。这里有 xdc 和 schematic 可以参考，都可以发现这个结论。</p>
<p>沿着这个思路，我给 litedram 添加了 clam shell topology 的支持：<a href="https://github.com/enjoy-digital/litedram/pull/332">https://github.com/enjoy-digital/litedram/pull/332</a> 和 <a href="https://github.com/enjoy-digital/litex/pull/1673">https://github.com/enjoy-digital/litex/pull/1673</a>，实现方法：</p>
<ol>
<li>在校准阶段，把 Top 和 Bottom 两个 cs_n 暴露给软件，软件在 MRS 的时候，分两次写入，第一次原样写到 Top，第二次交换地址顺序，再写入 Bottom。</li>
<li>正常工作阶段，把 Top 和 Bottom 的两个 cs_n 当成一个用，也就是当成 single rank dram。</li>
</ol>
<h3 id="_2"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#_2">训练代码</a></h3>
<p>下面结合 litex 和 litedram 的代码，以及 DDR4 标准，来验证上面的观察。</p>
<h4 id="write-leveling_1"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#write-leveling_1">Write Leveling</a></h4>
<p>Write Leveling 的核心函数是 <code>sdram_write_leveling_scan</code>，它的核心思路是：</p>
<p>第一步调用 <code>sdram_write_leveling_on</code> 打开 DRAM 的 Write Leveling 模式：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="hardware/2023/04/20/dram-topology-training/#__codelineno-2-1"></a><span class="w">  </span><span class="n">sdram_write_leveling_on</span><span class="p">();</span>
</span></code></pre></div>
<p>循环每个 DRAM 芯片的每个 DQS 信号：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-1"></a><span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="o">&lt;</span><span class="n">SDRAM_PHY_MODULES</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-2"></a><span class="w">  </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">dq_line</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">dq_line</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">DQ_COUNT</span><span class="p">;</span><span class="w"> </span><span class="n">dq_line</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-3"></a><span class="w">    </span><span class="cm">/* 设置 DQS 初始延迟为 0 */</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-4"></a><span class="w">    </span><span class="n">sdram_leveling_action</span><span class="p">(</span><span class="n">i</span><span class="p">,</span><span class="w"> </span><span class="n">dq_line</span><span class="p">,</span><span class="w"> </span><span class="n">write_rst_delay</span><span class="p">);</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-5"></a>
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-6"></a><span class="w">    </span><span class="cm">/* 循环 DQS 延迟 */</span>
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-7"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">j</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">j</span><span class="o">&lt;</span><span class="n">err_ddrphy_wdly</span><span class="p">;</span><span class="n">j</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-8"></a><span class="w">      </span><span class="kt">int</span><span class="w"> </span><span class="n">zero_count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-9"></a><span class="w">      </span><span class="kt">int</span><span class="w"> </span><span class="n">one_count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-10"></a>
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-11"></a><span class="w">      </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="o">&lt;</span><span class="n">loops</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-12"></a><span class="w">        </span><span class="cm">/* 发送 DQS 序列：00000001 */</span>
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-13"></a><span class="w">        </span><span class="n">ddrphy_wlevel_strobe_write</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
</span><span id="__span-3-14"><a id="__codelineno-3-14" name="__codelineno-3-14" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-14"></a>
</span><span id="__span-3-15"><a id="__codelineno-3-15" name="__codelineno-3-15" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-15"></a><span class="w">        </span><span class="cm">/* 统计 1 和 0 的个数 */</span>
</span><span id="__span-3-16"><a id="__codelineno-3-16" name="__codelineno-3-16" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-16"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">buf</span><span class="p">[</span><span class="n">SDRAM_PHY_MODULES</span><span class="mi">-1</span><span class="o">-</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
</span><span id="__span-3-17"><a id="__codelineno-3-17" name="__codelineno-3-17" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-17"></a><span class="w">          </span><span class="n">one_count</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-3-18"><a id="__codelineno-3-18" name="__codelineno-3-18" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-18"></a><span class="w">        </span><span class="k">else</span>
</span><span id="__span-3-19"><a id="__codelineno-3-19" name="__codelineno-3-19" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-19"></a><span class="w">          </span><span class="n">zero_count</span><span class="o">++</span><span class="p">;</span>
</span><span id="__span-3-20"><a id="__codelineno-3-20" name="__codelineno-3-20" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-20"></a><span class="w">      </span><span class="p">}</span>
</span><span id="__span-3-21"><a id="__codelineno-3-21" name="__codelineno-3-21" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-21"></a><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">one_count</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">zero_count</span><span class="p">)</span>
</span><span id="__span-3-22"><a id="__codelineno-3-22" name="__codelineno-3-22" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-22"></a><span class="w">        </span><span class="cm">/* DQS 采样到了 CK 的正半周期 */</span>
</span><span id="__span-3-23"><a id="__codelineno-3-23" name="__codelineno-3-23" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-23"></a><span class="w">        </span><span class="n">taps_scan</span><span class="p">[</span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
</span><span id="__span-3-24"><a id="__codelineno-3-24" name="__codelineno-3-24" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-24"></a><span class="w">      </span><span class="k">else</span>
</span><span id="__span-3-25"><a id="__codelineno-3-25" name="__codelineno-3-25" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-25"></a><span class="w">        </span><span class="cm">/* DQS 采样到了 CK 的负半周期 */</span>
</span><span id="__span-3-26"><a id="__codelineno-3-26" name="__codelineno-3-26" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-26"></a><span class="w">        </span><span class="n">taps_scan</span><span class="p">[</span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-27"><a id="__codelineno-3-27" name="__codelineno-3-27" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-27"></a>
</span><span id="__span-3-28"><a id="__codelineno-3-28" name="__codelineno-3-28" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-28"></a><span class="w">      </span><span class="cm">/* 每次循环增加一次 DQS 延迟 */</span>
</span><span id="__span-3-29"><a id="__codelineno-3-29" name="__codelineno-3-29" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-29"></a><span class="w">      </span><span class="n">sdram_leveling_action</span><span class="p">(</span><span class="n">i</span><span class="p">,</span><span class="w"> </span><span class="n">dq_line</span><span class="p">,</span><span class="w"> </span><span class="n">write_inc_delay</span><span class="p">);</span>
</span><span id="__span-3-30"><a id="__codelineno-3-30" name="__codelineno-3-30" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-30"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-3-31"><a id="__codelineno-3-31" name="__codelineno-3-31" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-31"></a>
</span><span id="__span-3-32"><a id="__codelineno-3-32" name="__codelineno-3-32" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-32"></a><span class="w">    </span><span class="cm">/* 找到一个最长的连续 1 的序列 */</span>
</span><span id="__span-3-33"><a id="__codelineno-3-33" name="__codelineno-3-33" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-33"></a><span class="w">    </span><span class="n">one_window_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-34"><a id="__codelineno-3-34" name="__codelineno-3-34" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-34"></a><span class="w">    </span><span class="n">one_window_start</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-35"><a id="__codelineno-3-35" name="__codelineno-3-35" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-35"></a><span class="w">    </span><span class="n">one_window_count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-36"><a id="__codelineno-3-36" name="__codelineno-3-36" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-36"></a><span class="w">    </span><span class="n">one_window_best_start</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-37"><a id="__codelineno-3-37" name="__codelineno-3-37" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-37"></a><span class="w">    </span><span class="n">one_window_best_count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">-1</span><span class="p">;</span>
</span><span id="__span-3-38"><a id="__codelineno-3-38" name="__codelineno-3-38" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-38"></a><span class="w">    </span><span class="k">for</span><span class="p">(</span><span class="n">j</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="n">j</span><span class="o">&lt;</span><span class="n">err_ddrphy_wdly</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span><span class="n">j</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-39"><a id="__codelineno-3-39" name="__codelineno-3-39" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-39"></a><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">one_window_active</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-40"><a id="__codelineno-3-40" name="__codelineno-3-40" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-40"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">((</span><span class="n">j</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">err_ddrphy_wdly</span><span class="p">)</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="p">(</span><span class="n">taps_scan</span><span class="p">[</span><span class="n">j</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">0</span><span class="p">))</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-41"><a id="__codelineno-3-41" name="__codelineno-3-41" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-41"></a><span class="w">          </span><span class="cm">/* 结束了一段连续的 1 */</span>
</span><span id="__span-3-42"><a id="__codelineno-3-42" name="__codelineno-3-42" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-42"></a><span class="w">          </span><span class="n">one_window_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-43"><a id="__codelineno-3-43" name="__codelineno-3-43" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-43"></a><span class="w">          </span><span class="n">one_window_count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">j</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">one_window_start</span><span class="p">;</span>
</span><span id="__span-3-44"><a id="__codelineno-3-44" name="__codelineno-3-44" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-44"></a><span class="w">          </span><span class="cm">/* 记录最长的连续 1 的长度和位置 */</span>
</span><span id="__span-3-45"><a id="__codelineno-3-45" name="__codelineno-3-45" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-45"></a><span class="w">          </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">one_window_count</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">one_window_best_count</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-46"><a id="__codelineno-3-46" name="__codelineno-3-46" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-46"></a><span class="w">            </span><span class="n">one_window_best_start</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">one_window_start</span><span class="p">;</span>
</span><span id="__span-3-47"><a id="__codelineno-3-47" name="__codelineno-3-47" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-47"></a><span class="w">            </span><span class="n">one_window_best_count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">one_window_count</span><span class="p">;</span>
</span><span id="__span-3-48"><a id="__codelineno-3-48" name="__codelineno-3-48" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-48"></a><span class="w">          </span><span class="p">}</span>
</span><span id="__span-3-49"><a id="__codelineno-3-49" name="__codelineno-3-49" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-49"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-3-50"><a id="__codelineno-3-50" name="__codelineno-3-50" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-50"></a><span class="w">      </span><span class="p">}</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-51"><a id="__codelineno-3-51" name="__codelineno-3-51" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-51"></a><span class="w">        </span><span class="cm">/* 找到连续的 1 的开头 */</span>
</span><span id="__span-3-52"><a id="__codelineno-3-52" name="__codelineno-3-52" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-52"></a><span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">j</span><span class="w"> </span><span class="o">!=</span><span class="w"> </span><span class="n">err_ddrphy_wdly</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">taps_scan</span><span class="p">[</span><span class="n">j</span><span class="p">])</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-53"><a id="__codelineno-3-53" name="__codelineno-3-53" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-53"></a><span class="w">          </span><span class="n">one_window_active</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
</span><span id="__span-3-54"><a id="__codelineno-3-54" name="__codelineno-3-54" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-54"></a><span class="w">          </span><span class="n">one_window_start</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">j</span><span class="p">;</span>
</span><span id="__span-3-55"><a id="__codelineno-3-55" name="__codelineno-3-55" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-55"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-3-56"><a id="__codelineno-3-56" name="__codelineno-3-56" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-56"></a><span class="w">      </span><span class="p">}</span>
</span><span id="__span-3-57"><a id="__codelineno-3-57" name="__codelineno-3-57" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-57"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-3-58"><a id="__codelineno-3-58" name="__codelineno-3-58" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-58"></a>
</span><span id="__span-3-59"><a id="__codelineno-3-59" name="__codelineno-3-59" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-59"></a><span class="w">    </span><span class="cm">/* 要找的延迟就是连续的 1 序列的开始位置 */</span>
</span><span id="__span-3-60"><a id="__codelineno-3-60" name="__codelineno-3-60" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-60"></a><span class="w">    </span><span class="n">delays</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">one_window_best_start</span><span class="p">;</span>
</span><span id="__span-3-61"><a id="__codelineno-3-61" name="__codelineno-3-61" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-61"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-3-62"><a id="__codelineno-3-62" name="__codelineno-3-62" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-62"></a><span class="p">}</span>
</span><span id="__span-3-63"><a id="__codelineno-3-63" name="__codelineno-3-63" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-63"></a>
</span><span id="__span-3-64"><a id="__codelineno-3-64" name="__codelineno-3-64" href="hardware/2023/04/20/dram-topology-training/#__codelineno-3-64"></a><span class="n">sdram_write_leveling_off</span><span class="p">();</span>
</span></code></pre></div>
<p>这样就实现了 Write Leveling 的全流程：</p>
<ol>
<li>设置 DRAM 进入 Write Leveling 模式，DRAM 用 DQS 对 CK 采样，结果输出到 DQ</li>
<li>在不同的 DQS 延迟下，发送同样的 00000001 DQS 模式，观察 DQ 上的数据</li>
<li>统计 DQ 上的 1 和 0 的个数，如果 1 更多，就认为当前 DQS 延迟下，DQS 采样到了 CK 的正半周期；反之如果 0 更多，就认为当前 DQS 延迟下，DQS 采样到了 CK 的负半周期</li>
<li>在第三步的结果中，找到最长的连续的 1 序列，那么这个序列的开始，就对应了采样值从 0 到 1 的变化，此时 DQS 与 CK 基本同步</li>
<li>最后设置 DRAM 退出 Write Leveling 模式</li>
</ol>
<h3 id="_3"><a class="toclink" href="hardware/2023/04/20/dram-topology-training/#_3">参考文档</a></h3>
<ul>
<li><a href="https://www.systemverilog.io/design/ddr4-initialization-and-calibration/">https://www.systemverilog.io/design/ddr4-initialization-and-calibration/</a></li>
<li><a href="https://docs.xilinx.com/r/en-US/ug863-versal-pcb-design/Signals-and-Connections-for-DDR4-Interfaces">https://docs.xilinx.com/r/en-US/ug863-versal-pcb-design/Signals-and-Connections-for-DDR4-Interfaces</a></li>
<li><a href="https://docs.xilinx.com/r/en-US/pg353-versal-acap-soft-ddr4-mem-ip/Calibration-Overview">https://docs.xilinx.com/r/en-US/pg353-versal-acap-soft-ddr4-mem-ip/Calibration-Overview</a></li>
<li><a href="https://docs.xilinx.com/r/en-US/pg313-network-on-chip/Clamshell-Topology">https://docs.xilinx.com/r/en-US/pg313-network-on-chip/Clamshell-Topology</a></li>
<li><a href="https://docs.xilinx.com/r/en-US/ug863-versal-pcb-design/Utilizing-Address-Mirroring-to-Ease-Clamshell-Routing">https://docs.xilinx.com/r/en-US/ug863-versal-pcb-design/Utilizing-Address-Mirroring-to-Ease-Clamshell-Routing</a></li>
<li><a href="https://blog.memory4less.com/2022/09/16/difference-between-dual-rank-and-single-rank-ram/">https://blog.memory4less.com/2022/09/16/difference-between-dual-rank-and-single-rank-ram/</a></li>
<li><a href="https://daffy1108.wordpress.com/2010/09/02/understanding-ddr3-write-leveling-and-read-leveling/">https://daffy1108.wordpress.com/2010/09/02/understanding-ddr3-write-leveling-and-read-leveling/</a></li>
</ul>

    <nav class="md-post__action">
      <a href="hardware/2023/04/20/dram-topology-training/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-19 00:00:00">2023年4月19日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 10 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="arty-a7-litex-vexriscv-linux"><a class="toclink" href="hardware/2023/04/19/litex-digilent-arty-a7/">在 Arty A7 上用 LiteX 和 VexRiscv 跑 Linux</a></h2>
<h3 id="litex"><a class="toclink" href="hardware/2023/04/19/litex-digilent-arty-a7/#litex">litex 安装</a></h3>
<p>litex 安装过程按照 <a href="https://github.com/enjoy-digital/litex/wiki/Installation">https://github.com/enjoy-digital/litex/wiki/Installation</a> 进行，由于需要 pip install，建议用 venv 来开一个干净的环境：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-0-1"></a>python3<span class="w"> </span>-m<span class="w"> </span>venv<span class="w"> </span>venv
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-0-2"></a><span class="nb">source</span><span class="w"> </span>venv/bin/activate
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-0-3"></a><span class="nb">cd</span><span class="w"> </span>litex
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-0-4"></a>./litex_setup.py<span class="w"> </span>--init<span class="w"> </span>--install
</span></code></pre></div>
<h3 id="bitstream"><a class="toclink" href="hardware/2023/04/19/litex-digilent-arty-a7/#bitstream">构建 bitstream</a></h3>
<p>litex-boards 已经内建了 Arty A7 的支持，直接运行下列命令，就可以得到 bitstream：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-1-1"></a>python3<span class="w"> </span>-m<span class="w"> </span>litex_boards.targets.digilent_arty<span class="w"> </span>--build<span class="w"> </span>--with-ethernet
</span></code></pre></div>
<p>这样就可以在 build/digilent_arty/gateware 目录下找到 bitstream。可以通过命令行参数来自定义需要的功能，详见 <a href="https://github.com/litex-hub/litex-boards/blob/f5e51d72bca6ed0325c1213791a78362326002f8/litex_boards/targets/digilent_arty.py#L162-L180">https://github.com/litex-hub/litex-boards/blob/f5e51d72bca6ed0325c1213791a78362326002f8/litex_boards/targets/digilent_arty.py#L162-L180</a>。</p>
<p>如果想切换 CPU 为 Rocket Chip 的话，克隆并安装 <a href="https://github.com/litex-hub/pythondata-cpu-rocket">https://github.com/litex-hub/pythondata-cpu-rocket</a>，添加 <code>--cpu-type rocket --cpu-variant small</code> 参数即可。</p>
<h3 id="bitstream_1"><a class="toclink" href="hardware/2023/04/19/litex-digilent-arty-a7/#bitstream_1">下载 bitstream</a></h3>
<p>最后，连接 microUSB 和网线到电脑，然后下载 bitstream：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-2-1"></a>openFPGALoader<span class="w"> </span>-b<span class="w"> </span>arty<span class="w"> </span>digilent_arty.bit
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-2-2"></a>screen<span class="w"> </span>/dev/tty.usbserial-XXXXXXXXXXXXX<span class="w"> </span><span class="m">115200</span>
</span></code></pre></div>
<p>就可以看到 litex 的输出：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-1"></a>--<span class="o">===============</span><span class="w"> </span><span class="nv">SoC</span><span class="w"> </span><span class="o">==================</span>--
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-2"></a>CPU:<span class="w">            </span>VexRiscv<span class="w"> </span>@<span class="w"> </span>100MHz
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-3"></a>BUS:<span class="w">            </span>WISHBONE<span class="w"> </span><span class="m">32</span>-bit<span class="w"> </span>@<span class="w"> </span>4GiB
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-4"></a>CSR:<span class="w">            </span><span class="m">32</span>-bit<span class="w"> </span>data
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-5"></a>ROM:<span class="w">            </span><span class="m">128</span>.0KiB
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-6"></a>SRAM:<span class="w">           </span><span class="m">8</span>.0KiB
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-7"></a>L2:<span class="w">             </span><span class="m">8</span>.0KiB
</span><span id="__span-3-8"><a id="__codelineno-3-8" name="__codelineno-3-8" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-8"></a>SDRAM:<span class="w">          </span><span class="m">256</span>.0MiB<span class="w"> </span><span class="m">16</span>-bit<span class="w"> </span>@<span class="w"> </span>800MT/s<span class="w"> </span><span class="o">(</span>CL-7<span class="w"> </span>CWL-5<span class="o">)</span>
</span><span id="__span-3-9"><a id="__codelineno-3-9" name="__codelineno-3-9" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-9"></a>MAIN-RAM:<span class="w">       </span><span class="m">256</span>.0MiB
</span><span id="__span-3-10"><a id="__codelineno-3-10" name="__codelineno-3-10" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-10"></a>
</span><span id="__span-3-11"><a id="__codelineno-3-11" name="__codelineno-3-11" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-11"></a>--<span class="o">==========</span><span class="w"> </span><span class="nv">Initialization</span><span class="w"> </span><span class="o">============</span>--
</span><span id="__span-3-12"><a id="__codelineno-3-12" name="__codelineno-3-12" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-12"></a>Ethernet<span class="w"> </span>init...
</span><span id="__span-3-13"><a id="__codelineno-3-13" name="__codelineno-3-13" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-13"></a>Initializing<span class="w"> </span>SDRAM<span class="w"> </span>@0x40000000...
</span><span id="__span-3-14"><a id="__codelineno-3-14" name="__codelineno-3-14" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-14"></a>Switching<span class="w"> </span>SDRAM<span class="w"> </span>to<span class="w"> </span>software<span class="w"> </span>control.
</span><span id="__span-3-15"><a id="__codelineno-3-15" name="__codelineno-3-15" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-15"></a>Read<span class="w"> </span>leveling:
</span><span id="__span-3-16"><a id="__codelineno-3-16" name="__codelineno-3-16" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-16"></a><span class="w">  </span>m0,<span class="w"> </span>b00:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-17"><a id="__codelineno-3-17" name="__codelineno-3-17" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-17"></a><span class="w">  </span>m0,<span class="w"> </span>b01:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-18"><a id="__codelineno-3-18" name="__codelineno-3-18" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-18"></a><span class="w">  </span>m0,<span class="w"> </span>b02:<span class="w"> </span><span class="p">|</span><span class="m">11111111110000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span><span class="m">04</span>+-04
</span><span id="__span-3-19"><a id="__codelineno-3-19" name="__codelineno-3-19" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-19"></a><span class="w">  </span>m0,<span class="w"> </span>b03:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000111111111111000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span><span class="m">19</span>+-05
</span><span id="__span-3-20"><a id="__codelineno-3-20" name="__codelineno-3-20" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-20"></a><span class="w">  </span>m0,<span class="w"> </span>b04:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000011</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span><span class="m">30</span>+-00
</span><span id="__span-3-21"><a id="__codelineno-3-21" name="__codelineno-3-21" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-21"></a><span class="w">  </span>m0,<span class="w"> </span>b05:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-22"><a id="__codelineno-3-22" name="__codelineno-3-22" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-22"></a><span class="w">  </span>m0,<span class="w"> </span>b06:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-23"><a id="__codelineno-3-23" name="__codelineno-3-23" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-23"></a><span class="w">  </span>m0,<span class="w"> </span>b07:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-24"><a id="__codelineno-3-24" name="__codelineno-3-24" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-24"></a><span class="w">  </span>best:<span class="w"> </span>m0,<span class="w"> </span>b03<span class="w"> </span>delays:<span class="w"> </span><span class="m">19</span>+-05
</span><span id="__span-3-25"><a id="__codelineno-3-25" name="__codelineno-3-25" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-25"></a><span class="w">  </span>m1,<span class="w"> </span>b00:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-26"><a id="__codelineno-3-26" name="__codelineno-3-26" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-26"></a><span class="w">  </span>m1,<span class="w"> </span>b01:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-27"><a id="__codelineno-3-27" name="__codelineno-3-27" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-27"></a><span class="w">  </span>m1,<span class="w"> </span>b02:<span class="w"> </span><span class="p">|</span><span class="m">11111111110000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span><span class="m">04</span>+-04
</span><span id="__span-3-28"><a id="__codelineno-3-28" name="__codelineno-3-28" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-28"></a><span class="w">  </span>m1,<span class="w"> </span>b03:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000111111111111000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span><span class="m">19</span>+-05
</span><span id="__span-3-29"><a id="__codelineno-3-29" name="__codelineno-3-29" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-29"></a><span class="w">  </span>m1,<span class="w"> </span>b04:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000011</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span><span class="m">30</span>+-00
</span><span id="__span-3-30"><a id="__codelineno-3-30" name="__codelineno-3-30" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-30"></a><span class="w">  </span>m1,<span class="w"> </span>b05:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-31"><a id="__codelineno-3-31" name="__codelineno-3-31" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-31"></a><span class="w">  </span>m1,<span class="w"> </span>b06:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-32"><a id="__codelineno-3-32" name="__codelineno-3-32" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-32"></a><span class="w">  </span>m1,<span class="w"> </span>b07:<span class="w"> </span><span class="p">|</span><span class="m">00000000000000000000000000000000</span><span class="p">|</span><span class="w"> </span>delays:<span class="w"> </span>-
</span><span id="__span-3-33"><a id="__codelineno-3-33" name="__codelineno-3-33" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-33"></a><span class="w">  </span>best:<span class="w"> </span>m1,<span class="w"> </span>b03<span class="w"> </span>delays:<span class="w"> </span><span class="m">19</span>+-05
</span><span id="__span-3-34"><a id="__codelineno-3-34" name="__codelineno-3-34" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-34"></a>Switching<span class="w"> </span>SDRAM<span class="w"> </span>to<span class="w"> </span>hardware<span class="w"> </span>control.
</span><span id="__span-3-35"><a id="__codelineno-3-35" name="__codelineno-3-35" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-35"></a>Memtest<span class="w"> </span>at<span class="w"> </span>0x40000000<span class="w"> </span><span class="o">(</span><span class="m">2</span>.0MiB<span class="o">)</span>...
</span><span id="__span-3-36"><a id="__codelineno-3-36" name="__codelineno-3-36" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-36"></a><span class="w">  </span>Write:<span class="w"> </span>0x40000000-0x40200000<span class="w"> </span><span class="m">2</span>.0MiB
</span><span id="__span-3-37"><a id="__codelineno-3-37" name="__codelineno-3-37" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-37"></a><span class="w">   </span>Read:<span class="w"> </span>0x40000000-0x40200000<span class="w"> </span><span class="m">2</span>.0MiB
</span><span id="__span-3-38"><a id="__codelineno-3-38" name="__codelineno-3-38" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-38"></a>Memtest<span class="w"> </span>OK
</span><span id="__span-3-39"><a id="__codelineno-3-39" name="__codelineno-3-39" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-39"></a>Memspeed<span class="w"> </span>at<span class="w"> </span>0x40000000<span class="w"> </span><span class="o">(</span>Sequential,<span class="w"> </span><span class="m">2</span>.0MiB<span class="o">)</span>...
</span><span id="__span-3-40"><a id="__codelineno-3-40" name="__codelineno-3-40" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-40"></a><span class="w">  </span>Write<span class="w"> </span>speed:<span class="w"> </span><span class="m">37</span>.0MiB/s
</span><span id="__span-3-41"><a id="__codelineno-3-41" name="__codelineno-3-41" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-41"></a><span class="w">   </span>Read<span class="w"> </span>speed:<span class="w"> </span><span class="m">48</span>.7MiB/s
</span><span id="__span-3-42"><a id="__codelineno-3-42" name="__codelineno-3-42" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-42"></a>
</span><span id="__span-3-43"><a id="__codelineno-3-43" name="__codelineno-3-43" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-43"></a>--<span class="o">==============</span><span class="w"> </span><span class="nv">Boot</span><span class="w"> </span><span class="o">==================</span>--
</span><span id="__span-3-44"><a id="__codelineno-3-44" name="__codelineno-3-44" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-44"></a>Booting<span class="w"> </span>from<span class="w"> </span>serial...
</span><span id="__span-3-45"><a id="__codelineno-3-45" name="__codelineno-3-45" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-45"></a>Press<span class="w"> </span>Q<span class="w"> </span>or<span class="w"> </span>ESC<span class="w"> </span>to<span class="w"> </span>abort<span class="w"> </span>boot<span class="w"> </span>completely.
</span><span id="__span-3-46"><a id="__codelineno-3-46" name="__codelineno-3-46" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-46"></a>sL5DdSMmkekro
</span><span id="__span-3-47"><a id="__codelineno-3-47" name="__codelineno-3-47" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-47"></a>Timeout
</span><span id="__span-3-48"><a id="__codelineno-3-48" name="__codelineno-3-48" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-48"></a>Booting<span class="w"> </span>from<span class="w"> </span>network...
</span><span id="__span-3-49"><a id="__codelineno-3-49" name="__codelineno-3-49" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-49"></a>Local<span class="w"> </span>IP:<span class="w"> </span><span class="m">192</span>.168.1.50
</span><span id="__span-3-50"><a id="__codelineno-3-50" name="__codelineno-3-50" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-50"></a>Remote<span class="w"> </span>IP:<span class="w"> </span><span class="m">192</span>.168.1.100
</span><span id="__span-3-51"><a id="__codelineno-3-51" name="__codelineno-3-51" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-51"></a>Booting<span class="w"> </span>from<span class="w"> </span>boot.json...
</span><span id="__span-3-52"><a id="__codelineno-3-52" name="__codelineno-3-52" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-52"></a>Booting<span class="w"> </span>from<span class="w"> </span>boot.bin...
</span><span id="__span-3-53"><a id="__codelineno-3-53" name="__codelineno-3-53" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-53"></a>Copying<span class="w"> </span>boot.bin<span class="w"> </span>to<span class="w"> </span>0x40000000...
</span><span id="__span-3-54"><a id="__codelineno-3-54" name="__codelineno-3-54" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-54"></a>Network<span class="w"> </span>boot<span class="w"> </span>failed.
</span><span id="__span-3-55"><a id="__codelineno-3-55" name="__codelineno-3-55" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-55"></a>No<span class="w"> </span>boot<span class="w"> </span>medium<span class="w"> </span>found
</span><span id="__span-3-56"><a id="__codelineno-3-56" name="__codelineno-3-56" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-56"></a>
</span><span id="__span-3-57"><a id="__codelineno-3-57" name="__codelineno-3-57" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-57"></a>--<span class="o">=============</span><span class="w"> </span><span class="nv">Console</span><span class="w"> </span><span class="o">================</span>--
</span><span id="__span-3-58"><a id="__codelineno-3-58" name="__codelineno-3-58" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-58"></a>
</span><span id="__span-3-59"><a id="__codelineno-3-59" name="__codelineno-3-59" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-3-59"></a>litex&gt;<span class="w"> </span>
</span></code></pre></div>
<p>可见是非常方便的。之后可以用 litex_term 来往里面传程序，也可以直接通过 TFTP 来传。</p>
<h3 id="linux"><a class="toclink" href="hardware/2023/04/19/litex-digilent-arty-a7/#linux">启动 Linux</a></h3>
<p>接下来，可以使用项目 <a href="https://github.com/litex-hub/linux-on-litex-vexriscv">https://github.com/litex-hub/linux-on-litex-vexriscv</a> 来启动 Linux。参考项目 README，编译 Linux 并启动。不想折腾的话，可以从 <a href="https://github.com/litex-hub/linux-on-litex-vexriscv/issues/164">https://github.com/litex-hub/linux-on-litex-vexriscv/issues/164</a> 下载编译好的结果。</p>
<p>首先克隆项目到本地，然后运行：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-4-1"></a>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/litex-hub/linux-on-litex-vexriscv.git
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-4-2"></a><span class="nb">cd</span><span class="w"> </span>linux-on-litex-vexriscv
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-4-3"></a>./make.py<span class="w"> </span>--board<span class="o">=</span>arty
</span></code></pre></div>
<p>这样就生成了 bitstream，接下来构建 Linux 和 rootfs：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-5-1"></a>git<span class="w"> </span>clone<span class="w"> </span>http://github.com/buildroot/buildroot
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-5-2"></a><span class="nb">cd</span><span class="w"> </span>buildroot
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-5-3"></a>make<span class="w"> </span><span class="nv">BR2_EXTERNAL</span><span class="o">=</span>../linux-on-litex-vexriscv/buildroot/<span class="w"> </span>litex_vexriscv_defconfig
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-5-4"></a>make
</span></code></pre></div>
<p>再构建 OpenSBI：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-6-1"></a>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/litex-hub/opensbi<span class="w"> </span>--branch<span class="w"> </span><span class="m">0</span>.8-linux-on-litex-vexriscv
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-6-2"></a><span class="nb">cd</span><span class="w"> </span>opensbi
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-6-3"></a><span class="c1">## riscv32-unknown-elf toolchain is built by ct-ng</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-6-4"></a>make<span class="w"> </span><span class="nv">CROSS_COMPILE</span><span class="o">=</span>riscv32-unknown-elf-<span class="w"> </span><span class="nv">PLATFORM</span><span class="o">=</span>litex/vexriscv
</span></code></pre></div>
<p>但是实践过程中发现 ct-ng 编译的是 hardfloat 工具链，而默认配置下 vexriscv 不带 FPU，所以编译时用的是 rv32ima 作为 target，链接的时候报错，最后就直接用编译好的版本。</p>
<p>最后得到如下的几个文件：</p>
<ul>
<li>boot.json: linux-on-litex-vexriscv/images/boot.json</li>
<li>rv32.dtb: linux-on-litex-vexriscv/images/rv32.dtb</li>
<li>Image: buildroot/output/images/Image</li>
<li>rootfs.cpio: buildroot/output/images/rootfs.cpio</li>
<li>opensbi.bin</li>
</ul>
<p>把这些文件复制到 TFTP 服务的目录下，重新 Program linux-on-litex-vexriscv/build/arty/gateware/arty.bit，即可启动 Linux：</p>
<div class="language-text highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-1"></a>--============== Boot ==================--
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-2"></a>Booting from serial...
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-3"></a>Press Q or ESC to abort boot completely.
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-4"></a>sL5DdSMmkekro
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-5"></a>Timeout
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-6"></a>Booting from SDCard in SD-Mode...
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-7"></a>Booting from boot.json...
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-8"></a>Booting from boot.bin...
</span><span id="__span-7-9"><a id="__codelineno-7-9" name="__codelineno-7-9" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-9"></a>SDCard boot failed.
</span><span id="__span-7-10"><a id="__codelineno-7-10" name="__codelineno-7-10" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-10"></a>Booting from network...
</span><span id="__span-7-11"><a id="__codelineno-7-11" name="__codelineno-7-11" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-11"></a>Local IP: 192.168.1.50
</span><span id="__span-7-12"><a id="__codelineno-7-12" name="__codelineno-7-12" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-12"></a>Remote IP: 192.168.1.100
</span><span id="__span-7-13"><a id="__codelineno-7-13" name="__codelineno-7-13" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-13"></a>Booting from boot.json...
</span><span id="__span-7-14"><a id="__codelineno-7-14" name="__codelineno-7-14" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-14"></a>Copying Image to 0x40000000... (7726264 bytes)
</span><span id="__span-7-15"><a id="__codelineno-7-15" name="__codelineno-7-15" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-15"></a>Copying rv32.dtb to 0x40ef0000... (5294 bytes)
</span><span id="__span-7-16"><a id="__codelineno-7-16" name="__codelineno-7-16" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-16"></a>Copying rootfs.cpio to 0x41000000... (3566592 bytes)
</span><span id="__span-7-17"><a id="__codelineno-7-17" name="__codelineno-7-17" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-17"></a>Copying opensbi.bin to 0x40f00000... (53640 bytes)
</span><span id="__span-7-18"><a id="__codelineno-7-18" name="__codelineno-7-18" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-18"></a>Executing booted program at 0x40f00000
</span><span id="__span-7-19"><a id="__codelineno-7-19" name="__codelineno-7-19" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-19"></a>
</span><span id="__span-7-20"><a id="__codelineno-7-20" name="__codelineno-7-20" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-20"></a>--============= Liftoff! ===============--
</span><span id="__span-7-21"><a id="__codelineno-7-21" name="__codelineno-7-21" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-21"></a>
</span><span id="__span-7-22"><a id="__codelineno-7-22" name="__codelineno-7-22" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-22"></a>OpenSBI v0.8-1-gecf7701
</span><span id="__span-7-23"><a id="__codelineno-7-23" name="__codelineno-7-23" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-23"></a>   ____                    _____ ____ _____
</span><span id="__span-7-24"><a id="__codelineno-7-24" name="__codelineno-7-24" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-24"></a>  / __ \                  / ____|  _ \_   _|
</span><span id="__span-7-25"><a id="__codelineno-7-25" name="__codelineno-7-25" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-25"></a> | |  | |_ __   ___ _ __ | (___ | |_) || |
</span><span id="__span-7-26"><a id="__codelineno-7-26" name="__codelineno-7-26" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-26"></a> | |  | | &#39;_ \ / _ \ &#39;_ \ \___ \|  _ &lt; | |
</span><span id="__span-7-27"><a id="__codelineno-7-27" name="__codelineno-7-27" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-27"></a> | |__| | |_) |  __/ | | |____) | |_) || |_
</span><span id="__span-7-28"><a id="__codelineno-7-28" name="__codelineno-7-28" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-28"></a>  \____/| .__/ \___|_| |_|_____/|____/_____|
</span><span id="__span-7-29"><a id="__codelineno-7-29" name="__codelineno-7-29" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-29"></a>        | |
</span><span id="__span-7-30"><a id="__codelineno-7-30" name="__codelineno-7-30" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-30"></a>        |_|
</span><span id="__span-7-31"><a id="__codelineno-7-31" name="__codelineno-7-31" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-31"></a>
</span><span id="__span-7-32"><a id="__codelineno-7-32" name="__codelineno-7-32" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-32"></a>Platform Name       : LiteX / VexRiscv-SMP
</span><span id="__span-7-33"><a id="__codelineno-7-33" name="__codelineno-7-33" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-33"></a>Platform Features   : timer,mfdeleg
</span><span id="__span-7-34"><a id="__codelineno-7-34" name="__codelineno-7-34" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-34"></a>Platform HART Count : 8
</span><span id="__span-7-35"><a id="__codelineno-7-35" name="__codelineno-7-35" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-35"></a>Boot HART ID        : 0
</span><span id="__span-7-36"><a id="__codelineno-7-36" name="__codelineno-7-36" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-36"></a>Boot HART ISA       : rv32imas
</span><span id="__span-7-37"><a id="__codelineno-7-37" name="__codelineno-7-37" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-37"></a>BOOT HART Features  : time
</span><span id="__span-7-38"><a id="__codelineno-7-38" name="__codelineno-7-38" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-38"></a>BOOT HART PMP Count : 0
</span><span id="__span-7-39"><a id="__codelineno-7-39" name="__codelineno-7-39" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-39"></a>Firmware Base       : 0x40f00000
</span><span id="__span-7-40"><a id="__codelineno-7-40" name="__codelineno-7-40" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-40"></a>Firmware Size       : 124 KB
</span><span id="__span-7-41"><a id="__codelineno-7-41" name="__codelineno-7-41" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-41"></a>Runtime SBI Version : 0.2
</span><span id="__span-7-42"><a id="__codelineno-7-42" name="__codelineno-7-42" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-42"></a>
</span><span id="__span-7-43"><a id="__codelineno-7-43" name="__codelineno-7-43" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-43"></a>MIDELEG : 0x00000222
</span><span id="__span-7-44"><a id="__codelineno-7-44" name="__codelineno-7-44" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-44"></a>MEDELEG : 0x0000b101
</span><span id="__span-7-45"><a id="__codelineno-7-45" name="__codelineno-7-45" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-45"></a>[    0.000000] Linux version 6.1.0-rc2 (jiegec@linux) (riscv32-buildroot-linux-gnu-gcc.br_real (Buildroot 2023.02-270-gb100440bff) 11.3.0, GNU ld (GNU Binutils) 2.38) #1 SMP Wed Apr 19 16:21:39 CST 2023
</span><span id="__span-7-46"><a id="__codelineno-7-46" name="__codelineno-7-46" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-46"></a>[    0.000000] earlycon: liteuart0 at I/O port 0x0 (options &#39;&#39;)
</span><span id="__span-7-47"><a id="__codelineno-7-47" name="__codelineno-7-47" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-47"></a>[    0.000000] Malformed early option &#39;console&#39;
</span><span id="__span-7-48"><a id="__codelineno-7-48" name="__codelineno-7-48" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-48"></a>[    0.000000] earlycon: liteuart0 at MMIO 0xf0001000 (options &#39;&#39;)
</span><span id="__span-7-49"><a id="__codelineno-7-49" name="__codelineno-7-49" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-49"></a>[    0.000000] printk: bootconsole [liteuart0] enabled
</span><span id="__span-7-50"><a id="__codelineno-7-50" name="__codelineno-7-50" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-50"></a>[    0.000000] Zone ranges:
</span><span id="__span-7-51"><a id="__codelineno-7-51" name="__codelineno-7-51" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-51"></a>[    0.000000]   Normal   [mem 0x0000000040000000-0x000000004fffffff]
</span><span id="__span-7-52"><a id="__codelineno-7-52" name="__codelineno-7-52" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-52"></a>[    0.000000] Movable zone start for each node
</span><span id="__span-7-53"><a id="__codelineno-7-53" name="__codelineno-7-53" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-53"></a>[    0.000000] Early memory node ranges
</span><span id="__span-7-54"><a id="__codelineno-7-54" name="__codelineno-7-54" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-54"></a>[    0.000000]   node   0: [mem 0x0000000040000000-0x000000004fffffff]
</span><span id="__span-7-55"><a id="__codelineno-7-55" name="__codelineno-7-55" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-55"></a>[    0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000004fffffff]
</span><span id="__span-7-56"><a id="__codelineno-7-56" name="__codelineno-7-56" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-56"></a>[    0.000000] SBI specification v0.2 detected
</span><span id="__span-7-57"><a id="__codelineno-7-57" name="__codelineno-7-57" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-57"></a>[    0.000000] SBI implementation ID=0x1 Version=0x8
</span><span id="__span-7-58"><a id="__codelineno-7-58" name="__codelineno-7-58" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-58"></a>[    0.000000] SBI TIME extension detected
</span><span id="__span-7-59"><a id="__codelineno-7-59" name="__codelineno-7-59" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-59"></a>[    0.000000] SBI IPI extension detected
</span><span id="__span-7-60"><a id="__codelineno-7-60" name="__codelineno-7-60" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-60"></a>[    0.000000] SBI RFENCE extension detected
</span><span id="__span-7-61"><a id="__codelineno-7-61" name="__codelineno-7-61" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-61"></a>[    0.000000] SBI HSM extension detected
</span><span id="__span-7-62"><a id="__codelineno-7-62" name="__codelineno-7-62" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-62"></a>[    0.000000] riscv: base ISA extensions aim
</span><span id="__span-7-63"><a id="__codelineno-7-63" name="__codelineno-7-63" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-63"></a>[    0.000000] riscv: ELF capabilities aim
</span><span id="__span-7-64"><a id="__codelineno-7-64" name="__codelineno-7-64" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-64"></a>[    0.000000] percpu: Embedded 8 pages/cpu s11732 r0 d21036 u32768
</span><span id="__span-7-65"><a id="__codelineno-7-65" name="__codelineno-7-65" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-65"></a>[    0.000000] Built 1 zonelists, mobility grouping on.  Total pages: 65024
</span><span id="__span-7-66"><a id="__codelineno-7-66" name="__codelineno-7-66" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-66"></a>[    0.000000] Kernel command line: console=liteuart earlycon=liteuart,0xf0001000 rootwait root=/dev/ram0
</span><span id="__span-7-67"><a id="__codelineno-7-67" name="__codelineno-7-67" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-67"></a>[    0.000000] Dentry cache hash table entries: 32768 (order: 5, 131072 bytes, linear)
</span><span id="__span-7-68"><a id="__codelineno-7-68" name="__codelineno-7-68" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-68"></a>[    0.000000] Inode-cache hash table entries: 16384 (order: 4, 65536 bytes, linear)
</span><span id="__span-7-69"><a id="__codelineno-7-69" name="__codelineno-7-69" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-69"></a>[    0.000000] mem auto-init: stack:off, heap alloc:off, heap free:off
</span><span id="__span-7-70"><a id="__codelineno-7-70" name="__codelineno-7-70" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-70"></a>[    0.000000] Memory: 243336K/262144K available (5848K kernel code, 571K rwdata, 906K rodata, 215K init, 254K bss, 18808K reserved, 0K cma-reserved)
</span><span id="__span-7-71"><a id="__codelineno-7-71" name="__codelineno-7-71" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-71"></a>[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
</span><span id="__span-7-72"><a id="__codelineno-7-72" name="__codelineno-7-72" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-72"></a>[    0.000000] rcu: Hierarchical RCU implementation.
</span><span id="__span-7-73"><a id="__codelineno-7-73" name="__codelineno-7-73" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-73"></a>[    0.000000] rcu:     RCU restricting CPUs from NR_CPUS=32 to nr_cpu_ids=1.
</span><span id="__span-7-74"><a id="__codelineno-7-74" name="__codelineno-7-74" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-74"></a>[    0.000000] rcu: RCU calculated value of scheduler-enlistment delay is 25 jiffies.
</span><span id="__span-7-75"><a id="__codelineno-7-75" name="__codelineno-7-75" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-75"></a>[    0.000000] rcu: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=1
</span><span id="__span-7-76"><a id="__codelineno-7-76" name="__codelineno-7-76" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-76"></a>[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
</span><span id="__span-7-77"><a id="__codelineno-7-77" name="__codelineno-7-77" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-77"></a>[    0.000000] riscv-intc: 32 local interrupts mapped
</span><span id="__span-7-78"><a id="__codelineno-7-78" name="__codelineno-7-78" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-78"></a>[    0.000000] plic: interrupt-controller@f0c00000: mapped 32 interrupts with 1 handlers for 2 contexts.
</span><span id="__span-7-79"><a id="__codelineno-7-79" name="__codelineno-7-79" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-79"></a>[    0.000000] rcu: srcu_init: Setting srcu_struct sizes based on contention.
</span><span id="__span-7-80"><a id="__codelineno-7-80" name="__codelineno-7-80" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-80"></a>[    0.000000] riscv-timer: riscv_timer_init_dt: Registering clocksource cpuid [0] hartid [0]
</span><span id="__span-7-81"><a id="__codelineno-7-81" name="__codelineno-7-81" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-81"></a>[    0.000000] clocksource: riscv_clocksource: mask: 0xffffffffffffffff max_cycles: 0x171024e7e0, max_idle_ns: 440795205315 ns
</span><span id="__span-7-82"><a id="__codelineno-7-82" name="__codelineno-7-82" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-82"></a>[    0.000018] sched_clock: 64 bits at 100MHz, resolution 10ns, wraps every 4398046511100ns
</span><span id="__span-7-83"><a id="__codelineno-7-83" name="__codelineno-7-83" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-83"></a>[    0.010246] Console: colour dummy device 80x25
</span><span id="__span-7-84"><a id="__codelineno-7-84" name="__codelineno-7-84" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-84"></a>[    0.014169] Calibrating delay loop (skipped), value calculated using timer frequency.. 200.00 BogoMIPS (lpj=400000)
</span><span id="__span-7-85"><a id="__codelineno-7-85" name="__codelineno-7-85" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-85"></a>[    0.024255] pid_max: default: 32768 minimum: 301
</span><span id="__span-7-86"><a id="__codelineno-7-86" name="__codelineno-7-86" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-86"></a>[    0.033262] Mount-cache hash table entries: 1024 (order: 0, 4096 bytes, linear)
</span><span id="__span-7-87"><a id="__codelineno-7-87" name="__codelineno-7-87" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-87"></a>[    0.039790] Mountpoint-cache hash table entries: 1024 (order: 0, 4096 bytes, linear)
</span><span id="__span-7-88"><a id="__codelineno-7-88" name="__codelineno-7-88" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-88"></a>[    0.080128] ASID allocator using 9 bits (512 entries)
</span><span id="__span-7-89"><a id="__codelineno-7-89" name="__codelineno-7-89" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-89"></a>[    0.086947] rcu: Hierarchical SRCU implementation.
</span><span id="__span-7-90"><a id="__codelineno-7-90" name="__codelineno-7-90" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-90"></a>[    0.090826] rcu:     Max phase no-delay instances is 1000.
</span><span id="__span-7-91"><a id="__codelineno-7-91" name="__codelineno-7-91" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-91"></a>[    0.103556] smp: Bringing up secondary CPUs ...
</span><span id="__span-7-92"><a id="__codelineno-7-92" name="__codelineno-7-92" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-92"></a>[    0.107186] smp: Brought up 1 node, 1 CPU
</span><span id="__span-7-93"><a id="__codelineno-7-93" name="__codelineno-7-93" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-93"></a>[    0.118798] devtmpfs: initialized
</span><span id="__span-7-94"><a id="__codelineno-7-94" name="__codelineno-7-94" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-94"></a>[    0.169571] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
</span><span id="__span-7-95"><a id="__codelineno-7-95" name="__codelineno-7-95" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-95"></a>[    0.178637] futex hash table entries: 256 (order: 2, 16384 bytes, linear)
</span><span id="__span-7-96"><a id="__codelineno-7-96" name="__codelineno-7-96" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-96"></a>[    0.214981] NET: Registered PF_NETLINK/PF_ROUTE protocol family
</span><span id="__span-7-97"><a id="__codelineno-7-97" name="__codelineno-7-97" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-97"></a>[    0.455944] pps_core: LinuxPPS API ver. 1 registered
</span><span id="__span-7-98"><a id="__codelineno-7-98" name="__codelineno-7-98" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-98"></a>[    0.460007] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti &lt;giometti@linux.it&gt;
</span><span id="__span-7-99"><a id="__codelineno-7-99" name="__codelineno-7-99" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-99"></a>[    0.469508] PTP clock support registered
</span><span id="__span-7-100"><a id="__codelineno-7-100" name="__codelineno-7-100" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-100"></a>[    0.476324] FPGA manager framework
</span><span id="__span-7-101"><a id="__codelineno-7-101" name="__codelineno-7-101" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-101"></a>[    0.493464] clocksource: Switched to clocksource riscv_clocksource
</span><span id="__span-7-102"><a id="__codelineno-7-102" name="__codelineno-7-102" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-102"></a>[    0.722433] NET: Registered PF_INET protocol family
</span><span id="__span-7-103"><a id="__codelineno-7-103" name="__codelineno-7-103" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-103"></a>[    0.731210] IP idents hash table entries: 4096 (order: 3, 32768 bytes, linear)
</span><span id="__span-7-104"><a id="__codelineno-7-104" name="__codelineno-7-104" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-104"></a>[    0.752236] tcp_listen_portaddr_hash hash table entries: 512 (order: 0, 4096 bytes, linear)
</span><span id="__span-7-105"><a id="__codelineno-7-105" name="__codelineno-7-105" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-105"></a>[    0.760269] Table-perturb hash table entries: 65536 (order: 6, 262144 bytes, linear)
</span><span id="__span-7-106"><a id="__codelineno-7-106" name="__codelineno-7-106" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-106"></a>[    0.767834] TCP established hash table entries: 2048 (order: 1, 8192 bytes, linear)
</span><span id="__span-7-107"><a id="__codelineno-7-107" name="__codelineno-7-107" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-107"></a>[    0.775654] TCP bind hash table entries: 2048 (order: 3, 32768 bytes, linear)
</span><span id="__span-7-108"><a id="__codelineno-7-108" name="__codelineno-7-108" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-108"></a>[    0.783026] TCP: Hash tables configured (established 2048 bind 2048)
</span><span id="__span-7-109"><a id="__codelineno-7-109" name="__codelineno-7-109" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-109"></a>[    0.789689] UDP hash table entries: 256 (order: 1, 8192 bytes, linear)
</span><span id="__span-7-110"><a id="__codelineno-7-110" name="__codelineno-7-110" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-110"></a>[    0.795620] UDP-Lite hash table entries: 256 (order: 1, 8192 bytes, linear)
</span><span id="__span-7-111"><a id="__codelineno-7-111" name="__codelineno-7-111" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-111"></a>[    0.816406] Unpacking initramfs...
</span><span id="__span-7-112"><a id="__codelineno-7-112" name="__codelineno-7-112" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-112"></a>[    0.926651] workingset: timestamp_bits=30 max_order=16 bucket_order=0
</span><span id="__span-7-113"><a id="__codelineno-7-113" name="__codelineno-7-113" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-113"></a>[    1.186672] io scheduler mq-deadline registered
</span><span id="__span-7-114"><a id="__codelineno-7-114" name="__codelineno-7-114" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-114"></a>[    1.190309] io scheduler kyber registered
</span><span id="__span-7-115"><a id="__codelineno-7-115" name="__codelineno-7-115" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-115"></a>[    1.570624] No litex,nclkout entry in the dts file
</span><span id="__span-7-116"><a id="__codelineno-7-116" name="__codelineno-7-116" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-116"></a>[    1.607895] LiteX SoC Controller driver initialized
</span><span id="__span-7-117"><a id="__codelineno-7-117" name="__codelineno-7-117" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-117"></a>[    2.358518] Initramfs unpacking failed: invalid magic at start of compressed archive
</span><span id="__span-7-118"><a id="__codelineno-7-118" name="__codelineno-7-118" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-118"></a>[    2.448554] Freeing initrd memory: 8192K
</span><span id="__span-7-119"><a id="__codelineno-7-119" name="__codelineno-7-119" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-119"></a>[    3.423827] f0001000.serial: ttyLXU0 at MMIO 0x0 (irq = 0, base_baud = 0) is a liteuart
</span><span id="__span-7-120"><a id="__codelineno-7-120" name="__codelineno-7-120" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-120"></a>[    3.431446] printk: console [liteuart0] enabled
</span><span id="__span-7-121"><a id="__codelineno-7-121" name="__codelineno-7-121" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-121"></a>[    3.431446] printk: console [liteuart0] enabled
</span><span id="__span-7-122"><a id="__codelineno-7-122" name="__codelineno-7-122" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-122"></a>[    3.440068] printk: bootconsole [liteuart0] disabled
</span><span id="__span-7-123"><a id="__codelineno-7-123" name="__codelineno-7-123" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-123"></a>[    3.440068] printk: bootconsole [liteuart0] disabled
</span><span id="__span-7-124"><a id="__codelineno-7-124" name="__codelineno-7-124" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-124"></a>[    3.499884] liteeth f0002000.mac eth0: irq 2 slots: tx 2 rx 2 size 2048
</span><span id="__span-7-125"><a id="__codelineno-7-125" name="__codelineno-7-125" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-125"></a>[    3.510055] i2c_dev: i2c /dev entries driver
</span><span id="__span-7-126"><a id="__codelineno-7-126" name="__codelineno-7-126" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-126"></a>[    3.520573] i2c i2c-0: Not I2C compliant: can&#39;t read SCL
</span><span id="__span-7-127"><a id="__codelineno-7-127" name="__codelineno-7-127" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-127"></a>[    3.525314] i2c i2c-0: Bus may be unreliable
</span><span id="__span-7-128"><a id="__codelineno-7-128" name="__codelineno-7-128" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-128"></a>[    3.577560] litex-mmc f0009000.mmc: LiteX MMC controller initialized.
</span><span id="__span-7-129"><a id="__codelineno-7-129" name="__codelineno-7-129" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-129"></a>[    3.623272] NET: Registered PF_INET6 protocol family
</span><span id="__span-7-130"><a id="__codelineno-7-130" name="__codelineno-7-130" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-130"></a>[    3.653652] Segment Routing with IPv6
</span><span id="__span-7-131"><a id="__codelineno-7-131" name="__codelineno-7-131" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-131"></a>[    3.657870] In-situ OAM (IOAM) with IPv6
</span><span id="__span-7-132"><a id="__codelineno-7-132" name="__codelineno-7-132" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-132"></a>[    3.662630] sit: IPv6, IPv4 and MPLS over IPv4 tunneling driver
</span><span id="__span-7-133"><a id="__codelineno-7-133" name="__codelineno-7-133" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-133"></a>[    3.683817] NET: Registered PF_PACKET protocol family
</span><span id="__span-7-134"><a id="__codelineno-7-134" name="__codelineno-7-134" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-134"></a>[    3.699016] Freeing unused kernel image (initmem) memory: 208K
</span><span id="__span-7-135"><a id="__codelineno-7-135" name="__codelineno-7-135" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-135"></a>[    3.704055] Kernel memory protection not selected by kernel config.
</span><span id="__span-7-136"><a id="__codelineno-7-136" name="__codelineno-7-136" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-136"></a>[    3.710506] Run /init as init process
</span><span id="__span-7-137"><a id="__codelineno-7-137" name="__codelineno-7-137" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-137"></a>Starting syslogd: OK
</span><span id="__span-7-138"><a id="__codelineno-7-138" name="__codelineno-7-138" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-138"></a>Starting klogd: OK
</span><span id="__span-7-139"><a id="__codelineno-7-139" name="__codelineno-7-139" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-139"></a>Running sysctl: OK
</span><span id="__span-7-140"><a id="__codelineno-7-140" name="__codelineno-7-140" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-140"></a>Saving 256 bits of non-creditable seed for next boot
</span><span id="__span-7-141"><a id="__codelineno-7-141" name="__codelineno-7-141" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-141"></a>Starting network: OK
</span><span id="__span-7-142"><a id="__codelineno-7-142" name="__codelineno-7-142" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-142"></a>
</span><span id="__span-7-143"><a id="__codelineno-7-143" name="__codelineno-7-143" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-143"></a>Welcome to Buildroot
</span><span id="__span-7-144"><a id="__codelineno-7-144" name="__codelineno-7-144" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-144"></a>buildroot login: root
</span><span id="__span-7-145"><a id="__codelineno-7-145" name="__codelineno-7-145" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-145"></a>                   __   _
</span><span id="__span-7-146"><a id="__codelineno-7-146" name="__codelineno-7-146" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-146"></a>                  / /  (_)__  __ ____ __
</span><span id="__span-7-147"><a id="__codelineno-7-147" name="__codelineno-7-147" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-147"></a>                 / /__/ / _ \/ // /\ \ /
</span><span id="__span-7-148"><a id="__codelineno-7-148" name="__codelineno-7-148" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-148"></a>                /____/_/_//_/\_,_//_\_\
</span><span id="__span-7-149"><a id="__codelineno-7-149" name="__codelineno-7-149" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-149"></a>                      / _ \/ _ \
</span><span id="__span-7-150"><a id="__codelineno-7-150" name="__codelineno-7-150" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-150"></a>   __   _ __      _  _\___/_//_/         ___  _
</span><span id="__span-7-151"><a id="__codelineno-7-151" name="__codelineno-7-151" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-151"></a>  / /  (_) /____ | |/_/__| | / /____ __ / _ \(_)__ _____  __
</span><span id="__span-7-152"><a id="__codelineno-7-152" name="__codelineno-7-152" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-152"></a> / /__/ / __/ -_)&gt;  &lt;/___/ |/ / -_) \ // , _/ (_-&lt;/ __/ |/ /
</span><span id="__span-7-153"><a id="__codelineno-7-153" name="__codelineno-7-153" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-153"></a>/____/_/\__/\__/_/|_|____|___/\__/_\_\/_/|_/_/___/\__/|___/
</span><span id="__span-7-154"><a id="__codelineno-7-154" name="__codelineno-7-154" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-154"></a>                  / __/  |/  / _ \
</span><span id="__span-7-155"><a id="__codelineno-7-155" name="__codelineno-7-155" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-155"></a>                 _\ \/ /|_/ / ___/
</span><span id="__span-7-156"><a id="__codelineno-7-156" name="__codelineno-7-156" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-156"></a>                /___/_/  /_/_/
</span><span id="__span-7-157"><a id="__codelineno-7-157" name="__codelineno-7-157" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-157"></a>  32-bit RISC-V Linux running on LiteX / VexRiscv-SMP.
</span><span id="__span-7-158"><a id="__codelineno-7-158" name="__codelineno-7-158" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-158"></a>
</span><span id="__span-7-159"><a id="__codelineno-7-159" name="__codelineno-7-159" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-159"></a>login[70]: root login on &#39;console&#39;
</span><span id="__span-7-160"><a id="__codelineno-7-160" name="__codelineno-7-160" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-7-160"></a>root@buildroot:~# 
</span></code></pre></div>
<p>Linux 中也可以访问网络（通过主线内的 liteeth 驱动）：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-8-1"></a>$<span class="w"> </span>dmesg<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>liteeth
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-8-2"></a><span class="o">[</span><span class="w">    </span><span class="m">3</span>.499861<span class="o">]</span><span class="w"> </span>liteeth<span class="w"> </span>f0002000.mac<span class="w"> </span>eth0:<span class="w"> </span>irq<span class="w"> </span><span class="m">2</span><span class="w"> </span>slots:<span class="w"> </span>tx<span class="w"> </span><span class="m">2</span><span class="w"> </span>rx<span class="w"> </span><span class="m">2</span><span class="w"> </span>size<span class="w"> </span><span class="m">2048</span>
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-8-3"></a>$<span class="w"> </span>ip<span class="w"> </span>link<span class="w"> </span><span class="nb">set</span><span class="w"> </span>eth0<span class="w"> </span>up
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-8-4"></a>$<span class="w"> </span>ip<span class="w"> </span>a<span class="w"> </span>add<span class="w"> </span><span class="m">192</span>.168.1.50/24<span class="w"> </span>dev<span class="w"> </span>eth0
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="hardware/2023/04/19/litex-digilent-arty-a7/#__codelineno-8-5"></a>$<span class="w"> </span>ping<span class="w"> </span><span class="m">192</span>.168.1.100
</span></code></pre></div>
<h3 id="_1"><a class="toclink" href="hardware/2023/04/19/litex-digilent-arty-a7/#_1">其他开发板</a></h3>
<p>除了 Digilent Arty A7，我还做了以下开发板的 LiteX 支持：</p>
<ul>
<li><a href="https://github.com/jiegec/litex-boards/tree/vcu128">VCU128</a>，支持 UART，SDRAM 和 HBM；以太网因为是 SGMII 暂时无法解决</li>
<li><a href="https://github.com/jiegec/litex-boards/tree/ma703fa-35t">MA703FA-35T</a>，支持 UART，SDRAM，ETH、SD 卡和 HDMI；MA703FA-35T 的文档中 TF_DAT3 引脚绑定有误，AB12 应该改为 AB20</li>
<li><a href="https://github.com/jiegec/litex-boards/tree/alinx_ax7021">Alinx AX7021</a>，支持 UART over JTAG 和 HDMI</li>
<li><a href="https://lab.cs.tsinghua.edu.cn/digital-design/doc/hardware/board/">THU Digital Design</a>，基于 @gaoyichuan 的实现，支持 UART，SDRAM，ETH，SD 卡和 VGA</li>
</ul>

    <nav class="md-post__action">
      <a href="hardware/2023/04/19/litex-digilent-arty-a7/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-14 00:00:00">2023年4月14日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/programming/" class="md-meta__link">programming</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 7 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="cc"><a class="toclink" href="programming/2023/04/14/counting-arguments/">C/C++ 数参数个数的特别方法</a></h2>
<h3 id="_1"><a class="toclink" href="programming/2023/04/14/counting-arguments/#_1">背景</a></h3>
<p>群友上个月提了一个未知来源问题：</p>
<p>实现一个你自己的 <code>printf(int, ...)</code> 函数，该函数包含可变参数。为简便期间，假设所有参数均为 int 类型。</p>
<ol>
<li>第一个参数是一个普通参数，不表示后续可变参数的数目</li>
<li>在 printf 中逐个输出所有传入的整数值（可使用系统自带的 kprintf 实现输出）</li>
<li>思考如何判定参数结束，是否有副作用</li>
</ol>
<h3 id="va_args"><a class="toclink" href="programming/2023/04/14/counting-arguments/#va_args">va_args</a></h3>
<p>我们知道，传统的处理可变参数的方法是 va_args，但是它无法知道传入了多少参数，而要像 POSIX printf 那样，解析 format 参数，然后一个一个去取。</p>
<p>所以问题的关键是，如何获取参数的个数？一个思路是宏，尝试用宏的魔法来计算出参数个数，这个方法可能是可以的，但是没有深究。另一个思路是利用 ABI 的特点，例如 i386 上参数是通过栈传递的，那或许可以在栈上找到所有的 int，但是问题是无法确认参数在哪里结束。</p>
<h3 id="__builtin_va_arg_pack_len"><a class="toclink" href="programming/2023/04/14/counting-arguments/#__builtin_va_arg_pack_len">__builtin_va_arg_pack_len</a></h3>
<p>今天，另一位群友发了一个链接：<a href="https://gcc.gnu.org/onlinedocs/gcc/Constructing-Calls.html#Constructing-Calls">https://gcc.gnu.org/onlinedocs/gcc/Constructing-Calls.html#Constructing-Calls</a>，讲述了 GCC 中一些特别的 builtin 函数，用于函数调用相关的魔法，其中一段描述吸引了我的眼球：</p>
<div class="language-text highlight"><pre><span></span><code>Built-in Function: int __builtin_va_arg_pack_len ()

This built-in function returns the number of anonymous arguments of an
inline function. It can be used only in inline functions that are always
inlined, never compiled as a separate function, such as those using
__attribute__ ((__always_inline__)) or __attribute__ ((__gnu_inline__))
extern inline functions. For example following does link- or run-time
checking of open arguments for optimized code:
</code></pre></div>
<p>这正好实现了前面提到的获取参数个数，实现思路也可以想到，就是编译器在 inline 的时候，顺便做了一次替换。也因此，这个函数必须被 inline，不能正常调用。有了这个思路以后，经过一番尝试，写入了下面的代码：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="programming/2023/04/14/counting-arguments/#__codelineno-0-1"></a><span class="cp">##include &lt;stdio.h&gt;</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="programming/2023/04/14/counting-arguments/#__codelineno-0-2"></a><span class="cp">##include &lt;stdarg.h&gt;</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="programming/2023/04/14/counting-arguments/#__codelineno-0-3"></a>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="programming/2023/04/14/counting-arguments/#__codelineno-0-4"></a><span class="kt">void</span><span class="w"> </span><span class="nf">my_printf_inner</span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="p">...)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="programming/2023/04/14/counting-arguments/#__codelineno-0-5"></a><span class="w">    </span><span class="kt">va_list</span><span class="w"> </span><span class="n">args</span><span class="p">;</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="programming/2023/04/14/counting-arguments/#__codelineno-0-6"></a><span class="w">    </span><span class="n">va_start</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="n">count</span><span class="p">);</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="programming/2023/04/14/counting-arguments/#__codelineno-0-7"></a>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="programming/2023/04/14/counting-arguments/#__codelineno-0-8"></a><span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">count</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="programming/2023/04/14/counting-arguments/#__codelineno-0-9"></a><span class="w">        </span><span class="n">printf</span><span class="p">(</span><span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">va_arg</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="p">));</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="programming/2023/04/14/counting-arguments/#__codelineno-0-10"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="programming/2023/04/14/counting-arguments/#__codelineno-0-11"></a><span class="w">    </span><span class="n">va_end</span><span class="p">(</span><span class="n">args</span><span class="p">);</span>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="programming/2023/04/14/counting-arguments/#__codelineno-0-12"></a><span class="p">}</span>
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="programming/2023/04/14/counting-arguments/#__codelineno-0-13"></a>
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="programming/2023/04/14/counting-arguments/#__codelineno-0-14"></a><span class="n">__attribute__</span><span class="w"> </span><span class="p">((</span><span class="n">__always_inline__</span><span class="p">))</span><span class="w"> </span><span class="kr">inline</span>
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="programming/2023/04/14/counting-arguments/#__codelineno-0-15"></a><span class="kt">void</span><span class="w"> </span><span class="n">my_printf</span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="p">...)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="programming/2023/04/14/counting-arguments/#__codelineno-0-16"></a><span class="w">    </span><span class="kt">int</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">__builtin_va_arg_pack_len</span><span class="p">();</span>
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="programming/2023/04/14/counting-arguments/#__codelineno-0-17"></a><span class="w">    </span><span class="n">printf</span><span class="p">(</span><span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">a</span><span class="p">);</span>
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="programming/2023/04/14/counting-arguments/#__codelineno-0-18"></a><span class="w">    </span><span class="n">my_printf_inner</span><span class="p">(</span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="n">__builtin_va_arg_pack</span><span class="p">());</span>
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="programming/2023/04/14/counting-arguments/#__codelineno-0-19"></a><span class="p">}</span>
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="programming/2023/04/14/counting-arguments/#__codelineno-0-20"></a>
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="programming/2023/04/14/counting-arguments/#__codelineno-0-21"></a><span class="kt">int</span><span class="w"> </span><span class="n">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-0-22"><a id="__codelineno-0-22" name="__codelineno-0-22" href="programming/2023/04/14/counting-arguments/#__codelineno-0-22"></a><span class="w">    </span><span class="n">my_printf</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="mi">3</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">,</span><span class="w"> </span><span class="mi">5</span><span class="p">,</span><span class="w"> </span><span class="mi">6</span><span class="p">,</span><span class="w"> </span><span class="mi">7</span><span class="p">,</span><span class="w"> </span><span class="mi">8</span><span class="p">,</span><span class="w"> </span><span class="mi">9</span><span class="p">,</span><span class="w"> </span><span class="mi">10</span><span class="p">);</span>
</span><span id="__span-0-23"><a id="__codelineno-0-23" name="__codelineno-0-23" href="programming/2023/04/14/counting-arguments/#__codelineno-0-23"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-0-24"><a id="__codelineno-0-24" name="__codelineno-0-24" href="programming/2023/04/14/counting-arguments/#__codelineno-0-24"></a><span class="p">}</span>
</span></code></pre></div>
<p>这个代码在 GCC 中可以正确地输出 1-10 的十个数字。我一开始尝试的时候，把循环也写到 <code>my_printf</code> 函数中，但是 GCC 的 inline 就罢工了，最后只好拆成两个函数，把不知道参数个数的问题，转化成知道参数的问题，剩下就好解决了。</p>
<p>最后生成的汇编如下：</p>
<div class="language-asm highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="programming/2023/04/14/counting-arguments/#__codelineno-1-1"></a><span class="nl">main:</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="programming/2023/04/14/counting-arguments/#__codelineno-1-2"></a><span class="w">        </span><span class="nf">push</span><span class="w">    </span><span class="no">rbp</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="programming/2023/04/14/counting-arguments/#__codelineno-1-3"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">rbp</span><span class="p">,</span><span class="w"> </span><span class="no">rsp</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="programming/2023/04/14/counting-arguments/#__codelineno-1-4"></a><span class="w">        </span><span class="nf">sub</span><span class="w">     </span><span class="no">rsp</span><span class="p">,</span><span class="w"> </span><span class="mi">16</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="programming/2023/04/14/counting-arguments/#__codelineno-1-5"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">DWORD</span><span class="w"> </span><span class="no">PTR</span><span class="w"> </span><span class="p">[</span><span class="no">rbp-4</span><span class="p">],</span><span class="w"> </span><span class="mi">1</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="programming/2023/04/14/counting-arguments/#__codelineno-1-6"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">DWORD</span><span class="w"> </span><span class="no">PTR</span><span class="w"> </span><span class="p">[</span><span class="no">rbp-8</span><span class="p">],</span><span class="w"> </span><span class="mi">9</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="programming/2023/04/14/counting-arguments/#__codelineno-1-7"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">eax</span><span class="p">,</span><span class="w"> </span><span class="no">DWORD</span><span class="w"> </span><span class="no">PTR</span><span class="w"> </span><span class="p">[</span><span class="no">rbp-4</span><span class="p">]</span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="programming/2023/04/14/counting-arguments/#__codelineno-1-8"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">esi</span><span class="p">,</span><span class="w"> </span><span class="no">eax</span>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="programming/2023/04/14/counting-arguments/#__codelineno-1-9"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">edi</span><span class="p">,</span><span class="w"> </span><span class="no">OFFSET</span><span class="w"> </span><span class="no">FLAT</span><span class="p">:.</span><span class="no">LC0</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="programming/2023/04/14/counting-arguments/#__codelineno-1-10"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">eax</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="programming/2023/04/14/counting-arguments/#__codelineno-1-11"></a><span class="w">        </span><span class="nf">call</span><span class="w">    </span><span class="no">printf</span>
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="programming/2023/04/14/counting-arguments/#__codelineno-1-12"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">eax</span><span class="p">,</span><span class="w"> </span><span class="no">DWORD</span><span class="w"> </span><span class="no">PTR</span><span class="w"> </span><span class="p">[</span><span class="no">rbp-8</span><span class="p">]</span>
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="programming/2023/04/14/counting-arguments/#__codelineno-1-13"></a><span class="w">        </span><span class="nf">push</span><span class="w">    </span><span class="mi">10</span>
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="programming/2023/04/14/counting-arguments/#__codelineno-1-14"></a><span class="w">        </span><span class="nf">push</span><span class="w">    </span><span class="mi">9</span>
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="programming/2023/04/14/counting-arguments/#__codelineno-1-15"></a><span class="w">        </span><span class="nf">push</span><span class="w">    </span><span class="mi">8</span>
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="programming/2023/04/14/counting-arguments/#__codelineno-1-16"></a><span class="w">        </span><span class="nf">push</span><span class="w">    </span><span class="mi">7</span>
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="programming/2023/04/14/counting-arguments/#__codelineno-1-17"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">r9d</span><span class="p">,</span><span class="w"> </span><span class="mi">6</span>
</span><span id="__span-1-18"><a id="__codelineno-1-18" name="__codelineno-1-18" href="programming/2023/04/14/counting-arguments/#__codelineno-1-18"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">r8d</span><span class="p">,</span><span class="w"> </span><span class="mi">5</span>
</span><span id="__span-1-19"><a id="__codelineno-1-19" name="__codelineno-1-19" href="programming/2023/04/14/counting-arguments/#__codelineno-1-19"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">ecx</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span>
</span><span id="__span-1-20"><a id="__codelineno-1-20" name="__codelineno-1-20" href="programming/2023/04/14/counting-arguments/#__codelineno-1-20"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">edx</span><span class="p">,</span><span class="w"> </span><span class="mi">3</span>
</span><span id="__span-1-21"><a id="__codelineno-1-21" name="__codelineno-1-21" href="programming/2023/04/14/counting-arguments/#__codelineno-1-21"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">esi</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span>
</span><span id="__span-1-22"><a id="__codelineno-1-22" name="__codelineno-1-22" href="programming/2023/04/14/counting-arguments/#__codelineno-1-22"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">edi</span><span class="p">,</span><span class="w"> </span><span class="no">eax</span>
</span><span id="__span-1-23"><a id="__codelineno-1-23" name="__codelineno-1-23" href="programming/2023/04/14/counting-arguments/#__codelineno-1-23"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">eax</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span>
</span><span id="__span-1-24"><a id="__codelineno-1-24" name="__codelineno-1-24" href="programming/2023/04/14/counting-arguments/#__codelineno-1-24"></a><span class="w">        </span><span class="nf">call</span><span class="w">    </span><span class="no">my_printf_inner</span>
</span><span id="__span-1-25"><a id="__codelineno-1-25" name="__codelineno-1-25" href="programming/2023/04/14/counting-arguments/#__codelineno-1-25"></a><span class="w">        </span><span class="nf">add</span><span class="w">     </span><span class="no">rsp</span><span class="p">,</span><span class="w"> </span><span class="mi">32</span>
</span><span id="__span-1-26"><a id="__codelineno-1-26" name="__codelineno-1-26" href="programming/2023/04/14/counting-arguments/#__codelineno-1-26"></a><span class="w">        </span><span class="nf">nop</span>
</span><span id="__span-1-27"><a id="__codelineno-1-27" name="__codelineno-1-27" href="programming/2023/04/14/counting-arguments/#__codelineno-1-27"></a><span class="w">        </span><span class="nf">mov</span><span class="w">     </span><span class="no">eax</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span>
</span><span id="__span-1-28"><a id="__codelineno-1-28" name="__codelineno-1-28" href="programming/2023/04/14/counting-arguments/#__codelineno-1-28"></a><span class="w">        </span><span class="nf">leave</span>
</span><span id="__span-1-29"><a id="__codelineno-1-29" name="__codelineno-1-29" href="programming/2023/04/14/counting-arguments/#__codelineno-1-29"></a><span class="w">        </span><span class="nf">ret</span>
</span></code></pre></div>
<p>可以看到，它 inline 了 <code>my_printf</code> 的实现，先调用了第一个 <code>printf</code>，然后把剩下的参数个数 <code>9</code> 赋值给了 <code>edi</code>，剩下就是正常的传参了。</p>
<p>以上实验都在 Godbolt Compiler Explorer 中进行：<a href="https://godbolt.org/z/KjYzETn5Y">https://godbolt.org/z/KjYzETn5Y</a>。</p>
<p>继续挖掘，会发现在 libc 中出现了 __builtin_va_arg_pack_len 的身影，在 fcntl2.h 中：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="programming/2023/04/14/counting-arguments/#__codelineno-2-1"></a><span class="n">__errordecl</span><span class="w"> </span><span class="p">(</span><span class="n">__open_too_many_args</span><span class="p">,</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="programming/2023/04/14/counting-arguments/#__codelineno-2-2"></a><span class="w">             </span><span class="s">&quot;open can be called either with 2 or 3 arguments, not more&quot;</span><span class="p">);</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="programming/2023/04/14/counting-arguments/#__codelineno-2-3"></a><span class="n">__errordecl</span><span class="w"> </span><span class="p">(</span><span class="n">__open_missing_mode</span><span class="p">,</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="programming/2023/04/14/counting-arguments/#__codelineno-2-4"></a><span class="w">             </span><span class="s">&quot;open with O_CREAT or O_TMPFILE in second argument needs 3 arguments&quot;</span><span class="p">);</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="programming/2023/04/14/counting-arguments/#__codelineno-2-5"></a>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="programming/2023/04/14/counting-arguments/#__codelineno-2-6"></a><span class="n">__fortify_function</span><span class="w"> </span><span class="kt">int</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="programming/2023/04/14/counting-arguments/#__codelineno-2-7"></a><span class="n">open</span><span class="w"> </span><span class="p">(</span><span class="k">const</span><span class="w"> </span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="n">__path</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="w"> </span><span class="n">__oflag</span><span class="p">,</span><span class="w"> </span><span class="p">...)</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="programming/2023/04/14/counting-arguments/#__codelineno-2-8"></a><span class="p">{</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="programming/2023/04/14/counting-arguments/#__codelineno-2-9"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">__va_arg_pack_len</span><span class="w"> </span><span class="p">()</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span>
</span><span id="__span-2-10"><a id="__codelineno-2-10" name="__codelineno-2-10" href="programming/2023/04/14/counting-arguments/#__codelineno-2-10"></a><span class="w">    </span><span class="n">__open_too_many_args</span><span class="w"> </span><span class="p">();</span>
</span><span id="__span-2-11"><a id="__codelineno-2-11" name="__codelineno-2-11" href="programming/2023/04/14/counting-arguments/#__codelineno-2-11"></a>
</span><span id="__span-2-12"><a id="__codelineno-2-12" name="__codelineno-2-12" href="programming/2023/04/14/counting-arguments/#__codelineno-2-12"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">__builtin_constant_p</span><span class="w"> </span><span class="p">(</span><span class="n">__oflag</span><span class="p">))</span>
</span><span id="__span-2-13"><a id="__codelineno-2-13" name="__codelineno-2-13" href="programming/2023/04/14/counting-arguments/#__codelineno-2-13"></a><span class="w">    </span><span class="p">{</span>
</span><span id="__span-2-14"><a id="__codelineno-2-14" name="__codelineno-2-14" href="programming/2023/04/14/counting-arguments/#__codelineno-2-14"></a><span class="w">      </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">__OPEN_NEEDS_MODE</span><span class="w"> </span><span class="p">(</span><span class="n">__oflag</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">__va_arg_pack_len</span><span class="w"> </span><span class="p">()</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span>
</span><span id="__span-2-15"><a id="__codelineno-2-15" name="__codelineno-2-15" href="programming/2023/04/14/counting-arguments/#__codelineno-2-15"></a><span class="w">        </span><span class="p">{</span>
</span><span id="__span-2-16"><a id="__codelineno-2-16" name="__codelineno-2-16" href="programming/2023/04/14/counting-arguments/#__codelineno-2-16"></a><span class="w">          </span><span class="n">__open_missing_mode</span><span class="w"> </span><span class="p">();</span>
</span><span id="__span-2-17"><a id="__codelineno-2-17" name="__codelineno-2-17" href="programming/2023/04/14/counting-arguments/#__codelineno-2-17"></a><span class="w">          </span><span class="k">return</span><span class="w"> </span><span class="n">__open_2</span><span class="w"> </span><span class="p">(</span><span class="n">__path</span><span class="p">,</span><span class="w"> </span><span class="n">__oflag</span><span class="p">);</span>
</span><span id="__span-2-18"><a id="__codelineno-2-18" name="__codelineno-2-18" href="programming/2023/04/14/counting-arguments/#__codelineno-2-18"></a><span class="w">        </span><span class="p">}</span>
</span><span id="__span-2-19"><a id="__codelineno-2-19" name="__codelineno-2-19" href="programming/2023/04/14/counting-arguments/#__codelineno-2-19"></a><span class="w">      </span><span class="k">return</span><span class="w"> </span><span class="n">__open_alias</span><span class="w"> </span><span class="p">(</span><span class="n">__path</span><span class="p">,</span><span class="w"> </span><span class="n">__oflag</span><span class="p">,</span><span class="w"> </span><span class="n">__va_arg_pack</span><span class="w"> </span><span class="p">());</span>
</span><span id="__span-2-20"><a id="__codelineno-2-20" name="__codelineno-2-20" href="programming/2023/04/14/counting-arguments/#__codelineno-2-20"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-2-21"><a id="__codelineno-2-21" name="__codelineno-2-21" href="programming/2023/04/14/counting-arguments/#__codelineno-2-21"></a>
</span><span id="__span-2-22"><a id="__codelineno-2-22" name="__codelineno-2-22" href="programming/2023/04/14/counting-arguments/#__codelineno-2-22"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">__va_arg_pack_len</span><span class="w"> </span><span class="p">()</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span>
</span><span id="__span-2-23"><a id="__codelineno-2-23" name="__codelineno-2-23" href="programming/2023/04/14/counting-arguments/#__codelineno-2-23"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="n">__open_2</span><span class="w"> </span><span class="p">(</span><span class="n">__path</span><span class="p">,</span><span class="w"> </span><span class="n">__oflag</span><span class="p">);</span>
</span><span id="__span-2-24"><a id="__codelineno-2-24" name="__codelineno-2-24" href="programming/2023/04/14/counting-arguments/#__codelineno-2-24"></a>
</span><span id="__span-2-25"><a id="__codelineno-2-25" name="__codelineno-2-25" href="programming/2023/04/14/counting-arguments/#__codelineno-2-25"></a><span class="w">  </span><span class="k">return</span><span class="w"> </span><span class="n">__open_alias</span><span class="w"> </span><span class="p">(</span><span class="n">__path</span><span class="p">,</span><span class="w"> </span><span class="n">__oflag</span><span class="p">,</span><span class="w"> </span><span class="n">__va_arg_pack</span><span class="w"> </span><span class="p">());</span>
</span><span id="__span-2-26"><a id="__codelineno-2-26" name="__codelineno-2-26" href="programming/2023/04/14/counting-arguments/#__codelineno-2-26"></a><span class="p">}</span>
</span></code></pre></div>
<p>可以看到，它核心的思想就是根据 open 第三个参数的有无，调用相应的 <code>__open_2</code> 或者 <code>__open_alias</code> 函数，这样就不用再用 <code>va_args</code> 方法了，并且如果传入了过多的参数，可以直接在编译期指出错误。例子：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="programming/2023/04/14/counting-arguments/#__codelineno-3-1"></a><span class="cp">##include &lt;fcntl.h&gt;</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="programming/2023/04/14/counting-arguments/#__codelineno-3-2"></a>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="programming/2023/04/14/counting-arguments/#__codelineno-3-3"></a><span class="kt">int</span><span class="w"> </span><span class="nf">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="programming/2023/04/14/counting-arguments/#__codelineno-3-4"></a><span class="w">    </span><span class="n">open</span><span class="p">(</span><span class="s">&quot;123&quot;</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="programming/2023/04/14/counting-arguments/#__codelineno-3-5"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="programming/2023/04/14/counting-arguments/#__codelineno-3-6"></a><span class="p">}</span>
</span></code></pre></div>
<p>报错：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="programming/2023/04/14/counting-arguments/#__codelineno-4-1"></a><span class="n">In</span><span class="w"> </span><span class="n">file</span><span class="w"> </span><span class="n">included</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">include</span><span class="o">/</span><span class="n">fcntl</span><span class="p">.</span><span class="n">h</span><span class="o">:</span><span class="mi">301</span><span class="p">,</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="programming/2023/04/14/counting-arguments/#__codelineno-4-2"></a><span class="w">                 </span><span class="n">from</span><span class="w"> </span><span class="o">&lt;</span><span class="n">source</span><span class="o">&gt;:</span><span class="mi">2</span><span class="o">:</span>
</span><span id="__span-4-3"><a id="__codelineno-4-3" name="__codelineno-4-3" href="programming/2023/04/14/counting-arguments/#__codelineno-4-3"></a><span class="n">In</span><span class="w"> </span><span class="n">function</span><span class="w"> </span><span class="err">&#39;</span><span class="n">open</span><span class="err">&#39;</span><span class="p">,</span>
</span><span id="__span-4-4"><a id="__codelineno-4-4" name="__codelineno-4-4" href="programming/2023/04/14/counting-arguments/#__codelineno-4-4"></a><span class="w">    </span><span class="n">inlined</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="err">&#39;</span><span class="n">main</span><span class="err">&#39;</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">&lt;</span><span class="n">source</span><span class="o">&gt;:</span><span class="mi">5</span><span class="o">:</span><span class="mi">5</span><span class="o">:</span>
</span><span id="__span-4-5"><a id="__codelineno-4-5" name="__codelineno-4-5" href="programming/2023/04/14/counting-arguments/#__codelineno-4-5"></a><span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">include</span><span class="o">/</span><span class="n">x86_64</span><span class="o">-</span><span class="n">linux</span><span class="o">-</span><span class="n">gnu</span><span class="o">/</span><span class="n">bits</span><span class="o">/</span><span class="n">fcntl2</span><span class="p">.</span><span class="n">h</span><span class="o">:</span><span class="mi">44</span><span class="o">:</span><span class="mi">5</span><span class="o">:</span><span class="w"> </span><span class="n">error</span><span class="o">:</span><span class="w"> </span><span class="n">call</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="err">&#39;</span><span class="n">__open_too_many_args</span><span class="err">&#39;</span><span class="w"> </span><span class="n">declared</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="n">attribute</span><span class="w"> </span><span class="n">error</span><span class="o">:</span><span class="w"> </span><span class="n">open</span><span class="w"> </span><span class="n">can</span><span class="w"> </span><span class="n">be</span><span class="w"> </span><span class="n">called</span><span class="w"> </span><span class="n">either</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="n">or</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="n">arguments</span><span class="p">,</span><span class="w"> </span><span class="n">not</span><span class="w"> </span><span class="n">more</span>
</span><span id="__span-4-6"><a id="__codelineno-4-6" name="__codelineno-4-6" href="programming/2023/04/14/counting-arguments/#__codelineno-4-6"></a><span class="w">   </span><span class="mi">44</span><span class="w"> </span><span class="o">|</span><span class="w">     </span><span class="n">__open_too_many_args</span><span class="w"> </span><span class="p">();</span>
</span><span id="__span-4-7"><a id="__codelineno-4-7" name="__codelineno-4-7" href="programming/2023/04/14/counting-arguments/#__codelineno-4-7"></a><span class="w">      </span><span class="o">|</span><span class="w">     </span><span class="o">^~~~~~~~~~~~~~~~~~~~~~~</span>
</span><span id="__span-4-8"><a id="__codelineno-4-8" name="__codelineno-4-8" href="programming/2023/04/14/counting-arguments/#__codelineno-4-8"></a><span class="n">ASM</span><span class="w"> </span><span class="n">generation</span><span class="w"> </span><span class="n">compiler</span><span class="w"> </span><span class="n">returned</span><span class="o">:</span><span class="w"> </span><span class="mi">1</span>
</span><span id="__span-4-9"><a id="__codelineno-4-9" name="__codelineno-4-9" href="programming/2023/04/14/counting-arguments/#__codelineno-4-9"></a><span class="n">In</span><span class="w"> </span><span class="n">file</span><span class="w"> </span><span class="n">included</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">include</span><span class="o">/</span><span class="n">fcntl</span><span class="p">.</span><span class="n">h</span><span class="o">:</span><span class="mi">301</span><span class="p">,</span>
</span><span id="__span-4-10"><a id="__codelineno-4-10" name="__codelineno-4-10" href="programming/2023/04/14/counting-arguments/#__codelineno-4-10"></a><span class="w">                 </span><span class="n">from</span><span class="w"> </span><span class="o">&lt;</span><span class="n">source</span><span class="o">&gt;:</span><span class="mi">2</span><span class="o">:</span>
</span><span id="__span-4-11"><a id="__codelineno-4-11" name="__codelineno-4-11" href="programming/2023/04/14/counting-arguments/#__codelineno-4-11"></a><span class="n">In</span><span class="w"> </span><span class="n">function</span><span class="w"> </span><span class="err">&#39;</span><span class="n">open</span><span class="err">&#39;</span><span class="p">,</span>
</span><span id="__span-4-12"><a id="__codelineno-4-12" name="__codelineno-4-12" href="programming/2023/04/14/counting-arguments/#__codelineno-4-12"></a><span class="w">    </span><span class="n">inlined</span><span class="w"> </span><span class="n">from</span><span class="w"> </span><span class="err">&#39;</span><span class="n">main</span><span class="err">&#39;</span><span class="w"> </span><span class="n">at</span><span class="w"> </span><span class="o">&lt;</span><span class="n">source</span><span class="o">&gt;:</span><span class="mi">5</span><span class="o">:</span><span class="mi">5</span><span class="o">:</span>
</span><span id="__span-4-13"><a id="__codelineno-4-13" name="__codelineno-4-13" href="programming/2023/04/14/counting-arguments/#__codelineno-4-13"></a><span class="o">/</span><span class="n">usr</span><span class="o">/</span><span class="n">include</span><span class="o">/</span><span class="n">x86_64</span><span class="o">-</span><span class="n">linux</span><span class="o">-</span><span class="n">gnu</span><span class="o">/</span><span class="n">bits</span><span class="o">/</span><span class="n">fcntl2</span><span class="p">.</span><span class="n">h</span><span class="o">:</span><span class="mi">44</span><span class="o">:</span><span class="mi">5</span><span class="o">:</span><span class="w"> </span><span class="n">error</span><span class="o">:</span><span class="w"> </span><span class="n">call</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="err">&#39;</span><span class="n">__open_too_many_args</span><span class="err">&#39;</span><span class="w"> </span><span class="n">declared</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="n">attribute</span><span class="w"> </span><span class="n">error</span><span class="o">:</span><span class="w"> </span><span class="n">open</span><span class="w"> </span><span class="n">can</span><span class="w"> </span><span class="n">be</span><span class="w"> </span><span class="n">called</span><span class="w"> </span><span class="n">either</span><span class="w"> </span><span class="n">with</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="n">or</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="n">arguments</span><span class="p">,</span><span class="w"> </span><span class="n">not</span><span class="w"> </span><span class="n">more</span>
</span><span id="__span-4-14"><a id="__codelineno-4-14" name="__codelineno-4-14" href="programming/2023/04/14/counting-arguments/#__codelineno-4-14"></a><span class="w">   </span><span class="mi">44</span><span class="w"> </span><span class="o">|</span><span class="w">     </span><span class="n">__open_too_many_args</span><span class="w"> </span><span class="p">();</span>
</span><span id="__span-4-15"><a id="__codelineno-4-15" name="__codelineno-4-15" href="programming/2023/04/14/counting-arguments/#__codelineno-4-15"></a><span class="w">      </span><span class="o">|</span><span class="w">     </span><span class="o">^~~~~~~~~~~~~~~~~~~~~~~</span>
</span><span id="__span-4-16"><a id="__codelineno-4-16" name="__codelineno-4-16" href="programming/2023/04/14/counting-arguments/#__codelineno-4-16"></a><span class="n">Execution</span><span class="w"> </span><span class="n">build</span><span class="w"> </span><span class="n">compiler</span><span class="w"> </span><span class="n">returned</span><span class="o">:</span><span class="w"> </span><span class="mi">1</span>
</span></code></pre></div>
<p>Compiler Explorer:<a href="https://godbolt.org/z/hebshz3P5">https://godbolt.org/z/hebshz3P5</a>.</p>
<h3 id="c"><a class="toclink" href="programming/2023/04/14/counting-arguments/#c">使用 C 宏</a></h3>
<p>和 Claude 聊了一下，是否能够用 C 宏来实现，它的回答是：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="programming/2023/04/14/counting-arguments/#__codelineno-5-1"></a><span class="cp">##define PRINTF(...) printf(__VA_ARGS__)</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="programming/2023/04/14/counting-arguments/#__codelineno-5-2"></a><span class="cp">##define NARG(...)  (sizeof((int[]){__VA_ARGS__})/sizeof(int))</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="programming/2023/04/14/counting-arguments/#__codelineno-5-3"></a>
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="programming/2023/04/14/counting-arguments/#__codelineno-5-4"></a><span class="kt">int</span><span class="w"> </span><span class="nf">printf</span><span class="p">(</span><span class="k">const</span><span class="w"> </span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="n">format</span><span class="p">,</span><span class="w"> </span><span class="p">...)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="programming/2023/04/14/counting-arguments/#__codelineno-5-5"></a><span class="w">    </span><span class="kt">va_list</span><span class="w"> </span><span class="n">args</span><span class="p">;</span>
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="programming/2023/04/14/counting-arguments/#__codelineno-5-6"></a><span class="w">    </span><span class="n">va_start</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="n">format</span><span class="p">);</span>
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="programming/2023/04/14/counting-arguments/#__codelineno-5-7"></a>
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="programming/2023/04/14/counting-arguments/#__codelineno-5-8"></a><span class="w">    </span><span class="c1">// Access the variable arguments using va_arg based on </span>
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="programming/2023/04/14/counting-arguments/#__codelineno-5-9"></a><span class="w">    </span><span class="c1">// the number of arguments passed, obtained using NARG</span>
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="programming/2023/04/14/counting-arguments/#__codelineno-5-10"></a>
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="programming/2023/04/14/counting-arguments/#__codelineno-5-11"></a><span class="w">    </span><span class="n">va_end</span><span class="p">(</span><span class="n">args</span><span class="p">);</span>
</span><span id="__span-5-12"><a id="__codelineno-5-12" name="__codelineno-5-12" href="programming/2023/04/14/counting-arguments/#__codelineno-5-12"></a><span class="p">}</span>
</span><span id="__span-5-13"><a id="__codelineno-5-13" name="__codelineno-5-13" href="programming/2023/04/14/counting-arguments/#__codelineno-5-13"></a>
</span><span id="__span-5-14"><a id="__codelineno-5-14" name="__codelineno-5-14" href="programming/2023/04/14/counting-arguments/#__codelineno-5-14"></a><span class="c1">// Usage:</span>
</span><span id="__span-5-15"><a id="__codelineno-5-15" name="__codelineno-5-15" href="programming/2023/04/14/counting-arguments/#__codelineno-5-15"></a><span class="n">PRINTF</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="mi">3</span><span class="p">);</span><span class="w">     </span><span class="c1">// Prints 1 2 3 </span>
</span><span id="__span-5-16"><a id="__codelineno-5-16" name="__codelineno-5-16" href="programming/2023/04/14/counting-arguments/#__codelineno-5-16"></a><span class="n">PRINTF</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="mi">3</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">);</span><span class="w"> </span><span class="c1">// Prints 1 2 3 4</span>
</span></code></pre></div>
<p>核心思路就是把参数列表放到数组里，然后让编译器去推断数组大小。沿着这个思路，实现出代码：</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="programming/2023/04/14/counting-arguments/#__codelineno-6-1"></a><span class="cp">##include &lt;stdio.h&gt;</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="programming/2023/04/14/counting-arguments/#__codelineno-6-2"></a><span class="cp">##include &lt;stdarg.h&gt;</span>
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="programming/2023/04/14/counting-arguments/#__codelineno-6-3"></a>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="programming/2023/04/14/counting-arguments/#__codelineno-6-4"></a><span class="kt">void</span><span class="w"> </span><span class="nf">my_printf_inner</span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">count</span><span class="p">,</span><span class="w"> </span><span class="p">...)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5" href="programming/2023/04/14/counting-arguments/#__codelineno-6-5"></a><span class="w">    </span><span class="kt">va_list</span><span class="w"> </span><span class="n">args</span><span class="p">;</span>
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6" href="programming/2023/04/14/counting-arguments/#__codelineno-6-6"></a><span class="w">    </span><span class="n">va_start</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="n">count</span><span class="p">);</span>
</span><span id="__span-6-7"><a id="__codelineno-6-7" name="__codelineno-6-7" href="programming/2023/04/14/counting-arguments/#__codelineno-6-7"></a>
</span><span id="__span-6-8"><a id="__codelineno-6-8" name="__codelineno-6-8" href="programming/2023/04/14/counting-arguments/#__codelineno-6-8"></a><span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="kt">int</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span><span class="n">i</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">count</span><span class="p">;</span><span class="n">i</span><span class="o">++</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-6-9"><a id="__codelineno-6-9" name="__codelineno-6-9" href="programming/2023/04/14/counting-arguments/#__codelineno-6-9"></a><span class="w">        </span><span class="n">printf</span><span class="p">(</span><span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">va_arg</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="kt">int</span><span class="p">));</span>
</span><span id="__span-6-10"><a id="__codelineno-6-10" name="__codelineno-6-10" href="programming/2023/04/14/counting-arguments/#__codelineno-6-10"></a><span class="w">    </span><span class="p">}</span>
</span><span id="__span-6-11"><a id="__codelineno-6-11" name="__codelineno-6-11" href="programming/2023/04/14/counting-arguments/#__codelineno-6-11"></a><span class="w">    </span><span class="n">va_end</span><span class="p">(</span><span class="n">args</span><span class="p">);</span>
</span><span id="__span-6-12"><a id="__codelineno-6-12" name="__codelineno-6-12" href="programming/2023/04/14/counting-arguments/#__codelineno-6-12"></a><span class="p">}</span>
</span><span id="__span-6-13"><a id="__codelineno-6-13" name="__codelineno-6-13" href="programming/2023/04/14/counting-arguments/#__codelineno-6-13"></a>
</span><span id="__span-6-14"><a id="__codelineno-6-14" name="__codelineno-6-14" href="programming/2023/04/14/counting-arguments/#__codelineno-6-14"></a><span class="cp">##define MY_PRINTF(...) do {int len=(sizeof((int[]){__VA_ARGS__})/sizeof(int)); my_printf_inner(len, __VA_ARGS__); } while(0);</span>
</span><span id="__span-6-15"><a id="__codelineno-6-15" name="__codelineno-6-15" href="programming/2023/04/14/counting-arguments/#__codelineno-6-15"></a>
</span><span id="__span-6-16"><a id="__codelineno-6-16" name="__codelineno-6-16" href="programming/2023/04/14/counting-arguments/#__codelineno-6-16"></a><span class="kt">int</span><span class="w"> </span><span class="nf">main</span><span class="p">()</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-6-17"><a id="__codelineno-6-17" name="__codelineno-6-17" href="programming/2023/04/14/counting-arguments/#__codelineno-6-17"></a><span class="w">    </span><span class="n">MY_PRINTF</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="mi">3</span><span class="p">,</span><span class="w"> </span><span class="mi">4</span><span class="p">,</span><span class="w"> </span><span class="mi">5</span><span class="p">,</span><span class="w"> </span><span class="mi">6</span><span class="p">,</span><span class="w"> </span><span class="mi">7</span><span class="p">,</span><span class="w"> </span><span class="mi">8</span><span class="p">,</span><span class="w"> </span><span class="mi">9</span><span class="p">,</span><span class="w"> </span><span class="mi">10</span><span class="p">);</span>
</span><span id="__span-6-18"><a id="__codelineno-6-18" name="__codelineno-6-18" href="programming/2023/04/14/counting-arguments/#__codelineno-6-18"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-6-19"><a id="__codelineno-6-19" name="__codelineno-6-19" href="programming/2023/04/14/counting-arguments/#__codelineno-6-19"></a><span class="p">}</span>
</span></code></pre></div>
<p>也是可以工作的。Compiler Explorer 链接：<a href="https://godbolt.org/z/TxKb3YEcf">https://godbolt.org/z/TxKb3YEcf</a>。</p>
<h3 id="chatgpt"><a class="toclink" href="programming/2023/04/14/counting-arguments/#chatgpt">ChatGPT</a></h3>
<p>尝试询问了一下 ChatGPT：<a href="https://shareg.pt/IXUKjYK">https://shareg.pt/IXUKjYK</a>，它可以写出额外传入 int 个数的版本，可以写出哨兵（传入 <code>-1</code> 表示结束）的版本，提示了 builtin 以后，再提示 inline 和 always_inline，最后让它拆分成两个函数，得到的代码距离正确结果已经比较接近，但还是有一些问题。</p>

    <nav class="md-post__action">
      <a href="programming/2023/04/14/counting-arguments/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-10 00:00:00">2023年4月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/system/" class="md-meta__link">system</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 1 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="sco-openserver-600"><a class="toclink" href="system/2023/04/10/sco6/">SCO OpenServer 6.0.0 虚拟机安装</a></h2>
<h3 id="_1"><a class="toclink" href="system/2023/04/10/sco6/#_1">安装过程</a></h3>
<p>首先从 <a href="https://www.sco.com/support/update/download/product.php?pfid=12&amp;prid=20">https://www.sco.com/support/update/download/product.php?pfid=12&amp;prid=20</a> 下载 SCO OpenServer 的安装 ISO。尝试过用 QEMU 启动，但是会卡在无法读取硬盘的错误上。</p>
<p>最后使用 VirtualBox 7.0.6 成功启动，注意创建虚拟机的时候不要给太多内存，例如 4GB 就起不来，2GB 可以。硬盘我也只给了 4GB 的空间。</p>
<p>安装过程中会询问 License number 和 License code，可以选择使用 Evaluation License，或者使用下面参考文档中提供的 License。按照流程一直走就可以了。如果重启出现无法 mount root 的问题，就 poweroff 再开机。</p>
<h3 id="_2"><a class="toclink" href="system/2023/04/10/sco6/#_2">参考文档</a></h3>
<p>本博客参考了以下文档中的命令：</p>
<ul>
<li><a href="https://virtuallyfun.com/2020/11/21/fun-with-openserver-6-and-mergepro/">https://virtuallyfun.com/2020/11/21/fun-with-openserver-6-and-mergepro/</a></li>
</ul>

    <nav class="md-post__action">
      <a href="system/2023/04/10/sco6/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-10 00:00:00">2023年4月10日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/system/" class="md-meta__link">system</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 2 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="unixware-714"><a class="toclink" href="system/2023/04/10/unixware7/">UnixWare 7.1.4 虚拟机安装</a></h2>
<h3 id="_1"><a class="toclink" href="system/2023/04/10/unixware7/#_1">安装过程</a></h3>
<p>在 <a href="https://www.sco.com/support/update/download/product.php?pfid=1&amp;prid=6">https://www.sco.com/support/update/download/product.php?pfid=1&amp;prid=6</a> 可以看到 UnixWare 7.1.4 的相关下载，其中首先要下载 UnixWare 的安装 ISO：<a href="https://www.sco.com/support/update/download/release.php?rid=346">https://www.sco.com/support/update/download/release.php?rid=346</a>，尝试过用 QEMU 启动，会遇到找不到 CD-ROM 的问题，虽然通过设置 <code>ATAPI_DMA_DISABLE=YES</code> 解决了，但是又遇到了找不到硬盘的问题。</p>
<p>最后换成了 VirtualBox 7.0.6。用 VirtualBox 创建虚拟机的时候，不要给太多内存，4GB 就会无法启动，2GB 可以，硬盘也不要给太多，4GB 就足够。</p>
<p>剩下就是按照安装界面一路默认即可，License 可以选择 Defer，使用 Evaluation License。</p>
<p>关机以后，修改启动顺序，把硬盘放到 CD 前，然后启动，就可以进入系统了。如果重启出现无法 mount root 的问题，就 poweroff 再开机。</p>
<h3 id="_2"><a class="toclink" href="system/2023/04/10/unixware7/#_2">参考文档</a></h3>
<p>本博客参考了以下文档中的命令：</p>
<ul>
<li><a href="https://virtuallyfun.com/2018/01/31/revisiting-a-unixware-7-1-1-install-on-qemu-kvm/">https://virtuallyfun.com/2018/01/31/revisiting-a-unixware-7-1-1-install-on-qemu-kvm/</a></li>
</ul>

    <nav class="md-post__action">
      <a href="system/2023/04/10/unixware7/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-09 00:00:00">2023年4月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/system/" class="md-meta__link">system</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="aix-72"><a class="toclink" href="system/2023/04/09/aix/">AIX 7.2 虚拟机安装</a></h2>
<h3 id="_1"><a class="toclink" href="system/2023/04/09/aix/#_1">安装过程</a></h3>
<p>宿主机环境是 Debian bookworm，不需要像其他教程那样自己编译 qemu，直接 apt install 即可。</p>
<p>通过 google 可以搜索到 AIX 7.2 的 ISO，下载第一个 ISO 到本地，然后在 QEMU 中启动安装镜像：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="system/2023/04/09/aix/#__codelineno-0-1"></a>qemu-img<span class="w"> </span>create<span class="w"> </span>-f<span class="w"> </span>qcow2<span class="w"> </span>aix-hdd.qcow2<span class="w"> </span>20G
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="system/2023/04/09/aix/#__codelineno-0-2"></a>qemu-system-ppc64<span class="w"> </span>-cpu<span class="w"> </span>POWER8<span class="w"> </span>-machine<span class="w"> </span>pseries<span class="w"> </span>-m<span class="w"> </span><span class="m">16384</span><span class="w"> </span>-serial<span class="w"> </span>mon:stdio<span class="w"> </span>-drive<span class="w"> </span><span class="nv">file</span><span class="o">=</span>aix-hdd.qcow2,if<span class="o">=</span>none,id<span class="o">=</span>drive-virtio-disk0<span class="w"> </span>-device<span class="w"> </span>virtio-scsi-pci,id<span class="o">=</span>scsi<span class="w"> </span>-device<span class="w"> </span>scsi-hd,drive<span class="o">=</span>drive-virtio-disk0<span class="w"> </span>-cdrom<span class="w"> </span>aix_7200-04-02-2027_1of2_072020.iso<span class="w"> </span>-prom-env<span class="w"> </span>boot-command<span class="o">=</span><span class="s1">&#39;boot cdrom:\ppc\chrp\bootfile.exe&#39;</span><span class="w"> </span>-display<span class="w"> </span>none
</span></code></pre></div>
<p>进去以后，耐心等待，直到进入安装界面，按照提示进行安装，建议安装上 SSH Server，关掉图形界面，这样安装会比较快。安装需要几十分钟，安装完成后会进入 bootloop，关掉 QEMU。接着，准备好网络：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="system/2023/04/09/aix/#__codelineno-1-1"></a>sudo<span class="w"> </span>ip<span class="w"> </span>tuntap<span class="w"> </span>add<span class="w"> </span>tap0<span class="w"> </span>mode<span class="w"> </span>tap
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="system/2023/04/09/aix/#__codelineno-1-2"></a>sudo<span class="w"> </span>ip<span class="w"> </span>link<span class="w"> </span><span class="nb">set</span><span class="w"> </span>tap0<span class="w"> </span>up
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="system/2023/04/09/aix/#__codelineno-1-3"></a>sudo<span class="w"> </span>ip<span class="w"> </span>a<span class="w"> </span>add<span class="w"> </span><span class="m">10</span>.0.2.15/24<span class="w"> </span>dev<span class="w"> </span>tap0
</span></code></pre></div>
<p>再启动虚拟机，注意启动选项修改了，并且多了网络的配置：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="system/2023/04/09/aix/#__codelineno-2-1"></a>qemu-system-ppc64<span class="w"> </span>-cpu<span class="w"> </span>POWER8<span class="w"> </span>-machine<span class="w"> </span>pseries<span class="w"> </span>-m<span class="w"> </span><span class="m">16384</span><span class="w"> </span>-serial<span class="w"> </span>mon:stdio<span class="w"> </span>-drive<span class="w"> </span><span class="nv">file</span><span class="o">=</span>aix-hdd.qcow2,if<span class="o">=</span>none,id<span class="o">=</span>drive-virtio-disk0<span class="w"> </span>-device<span class="w"> </span>virtio-scsi-pci,id<span class="o">=</span>scsi<span class="w"> </span>-device<span class="w"> </span>scsi-hd,drive<span class="o">=</span>drive-virtio-disk0<span class="w"> </span>-cdrom<span class="w"> </span>aix_7200-04-02-2027_1of2_072020.iso<span class="w"> </span>-prom-env<span class="w"> </span>boot-command<span class="o">=</span><span class="s1">&#39;boot disk:&#39;</span><span class="w"> </span>-display<span class="w"> </span>none<span class="w"> </span>-net<span class="w"> </span>nic<span class="w"> </span>-net<span class="w"> </span>tap,script<span class="o">=</span>no,ifname<span class="o">=</span>tap0
</span></code></pre></div>
<p>第一次启动系统时，会进入配置界面，修改好 root 密码，然后配置网络：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="system/2023/04/09/aix/#__codelineno-3-1"></a>chdev<span class="w"> </span>-l<span class="w"> </span>en0<span class="w"> </span>-a<span class="w"> </span><span class="nv">netaddr</span><span class="o">=</span><span class="m">10</span>.0.2.16<span class="w"> </span>-a<span class="w"> </span><span class="nv">netmask</span><span class="o">=</span><span class="m">255</span>.255.255.0<span class="w"> </span>-a<span class="w"> </span><span class="nv">state</span><span class="o">=</span>up
</span></code></pre></div>
<p>到这里了以后，就可以通过 ssh 访问虚拟机：</p>
<div class="language-bash highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="system/2023/04/09/aix/#__codelineno-4-1"></a>ssh<span class="w"> </span>root@10.0.2.16
</span></code></pre></div>
<h3 id="kvm"><a class="toclink" href="system/2023/04/09/aix/#kvm">KVM</a></h3>
<p>另外测试了一下，在 powerpc64 机器上，可以开启 KVM 来加速 QEMU，但是需要首先关掉 SMT。另外在使用过程中出现了玄学问题，最后还是在 x86 上跑了虚拟机。</p>
<h3 id="_2"><a class="toclink" href="system/2023/04/09/aix/#_2">安装软件</a></h3>
<p>接下来，可以从 <a href="https://www.ibm.com/support/pages/node/882892">AIX Toolbox for Open Source Software</a> 安装软件：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="system/2023/04/09/aix/#__codelineno-5-1"></a><span class="c1">## in aix</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="system/2023/04/09/aix/#__codelineno-5-2"></a>chfs<span class="w"> </span>-a<span class="w"> </span><span class="nv">size</span><span class="o">=</span>+200M<span class="w"> </span>/home
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="system/2023/04/09/aix/#__codelineno-5-3"></a>chfs<span class="w"> </span>-a<span class="w"> </span><span class="nv">size</span><span class="o">=</span>+400M<span class="w"> </span>/opt
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="system/2023/04/09/aix/#__codelineno-5-4"></a>chfs<span class="w"> </span>-a<span class="w"> </span><span class="nv">size</span><span class="o">=</span>+400M<span class="w"> </span>/tmp
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="system/2023/04/09/aix/#__codelineno-5-5"></a><span class="c1">## setup default gateway</span>
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="system/2023/04/09/aix/#__codelineno-5-6"></a>route<span class="w"> </span>add<span class="w"> </span><span class="m">0</span><span class="w"> </span><span class="m">10</span>.0.2.15<span class="w"> </span>-if<span class="w"> </span>en0
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="system/2023/04/09/aix/#__codelineno-5-7"></a><span class="c1">## edit /etc/resolv.conf</span>
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="system/2023/04/09/aix/#__codelineno-5-8"></a><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;nameserver 1.1.1.1&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>/etc/resolv.conf
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="system/2023/04/09/aix/#__codelineno-5-9"></a><span class="c1">## in host</span>
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="system/2023/04/09/aix/#__codelineno-5-10"></a>wget<span class="w"> </span>https://public.dhe.ibm.com/aix/freeSoftware/aixtoolbox/ezinstall/ppc/dnf_aixtoolbox.sh
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="system/2023/04/09/aix/#__codelineno-5-11"></a>scp<span class="w"> </span>dnf_aixtoolbox.sh<span class="w"> </span>root@10.0.2.16:/
</span><span id="__span-5-12"><a id="__codelineno-5-12" name="__codelineno-5-12" href="system/2023/04/09/aix/#__codelineno-5-12"></a><span class="c1">## in aix</span>
</span><span id="__span-5-13"><a id="__codelineno-5-13" name="__codelineno-5-13" href="system/2023/04/09/aix/#__codelineno-5-13"></a>rpm<span class="w"> </span>--rebuilddb
</span><span id="__span-5-14"><a id="__codelineno-5-14" name="__codelineno-5-14" href="system/2023/04/09/aix/#__codelineno-5-14"></a>ksh<span class="w"> </span>/dnf_aixtoolbox.sh<span class="w"> </span>-y
</span><span id="__span-5-15"><a id="__codelineno-5-15" name="__codelineno-5-15" href="system/2023/04/09/aix/#__codelineno-5-15"></a>/opt/freeware/bin/dnf<span class="w"> </span>update
</span><span id="__span-5-16"><a id="__codelineno-5-16" name="__codelineno-5-16" href="system/2023/04/09/aix/#__codelineno-5-16"></a>/opt/freeware/bin/dnf<span class="w"> </span>install<span class="w"> </span>gcc
</span></code></pre></div>
<p>安装好的包会放到 /opt/freeware 路径下。</p>
<p>安装过程中可能需要继续扩大各个 fs 的大小。</p>
<p>dnf 如果提示缺少 <code>libssl.a</code>，参考 <a href="https://www.ibm.com/support/pages/resolving-rpm-libssla-and-libcryptoa-errors">https://www.ibm.com/support/pages/resolving-rpm-libssla-and-libcryptoa-errors</a> 进行解决：</p>
<ol>
<li>
<p>访问 <a href="https://www.ibm.com/resources/mrs/assets?source=aixbp&amp;S_PKG=openssl">https://www.ibm.com/resources/mrs/assets?source=aixbp&amp;S_PKG=openssl</a> 下载安装包，例如 <code>openssl-1.1.2.2000.tar.Z</code>。</p>
</li>
<li>
<p>scp 到 AXI 上安装：</p>
</li>
</ol>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="system/2023/04/09/aix/#__codelineno-6-1"></a>uncompress<span class="w"> </span>openssl-1.1.2.2000.tar.Z
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="system/2023/04/09/aix/#__codelineno-6-2"></a>tar<span class="w"> </span>-xvf<span class="w"> </span>openssl-1.1.2.2000.tar
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="system/2023/04/09/aix/#__codelineno-6-3"></a><span class="c1">## install openssl.base using smitty</span>
</span></code></pre></div>
<p>为了方便，可以修改 <code>/etc/environment</code> 文件，把 <code>/opt/freeware/bin</code> 目录加到 PATH 目录中。</p>
<h3 id="_3"><a class="toclink" href="system/2023/04/09/aix/#_3">参考文档</a></h3>
<p>本博客参考了以下文档中的命令：</p>
<ul>
<li><a href="https://aix4admins.blogspot.com/2020/04/qemu-aix-on-x86-qemu-quick-emulator-is.html">https://aix4admins.blogspot.com/2020/04/qemu-aix-on-x86-qemu-quick-emulator-is.html</a></li>
<li><a href="https://virtuallyfun.com/2019/04/22/installing-aix-on-qemu/">https://virtuallyfun.com/2019/04/22/installing-aix-on-qemu/</a></li>
<li><a href="https://www.ibm.com/support/pages/resolving-rpm-libssla-and-libcryptoa-errors">https://www.ibm.com/support/pages/resolving-rpm-libssla-and-libcryptoa-errors</a></li>
</ul>

    <nav class="md-post__action">
      <a href="system/2023/04/09/aix/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-09 00:00:00">2023年4月9日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/system/" class="md-meta__link">system</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 4 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="sco-openserver-507"><a class="toclink" href="system/2023/04/09/sco5/">SCO OpenServer 5.0.7 虚拟机安装</a></h2>
<h3 id="_1"><a class="toclink" href="system/2023/04/09/sco5/#_1">安装过程</a></h3>
<p>首先从 <a href="https://www.sco.com/support/update/download/release.php?rid=218">https://www.sco.com/support/update/download/release.php?rid=218</a> 下载 SCO OpenServer 的安装 ISO 和从 <a href="https://www.sco.com/support/update/download/release.php?rid=187">https://www.sco.com/support/update/download/release.php?rid=187</a> 下载 Supplement CD 5 ISO，然后用 QEMU 启动，这次需要用图形界面：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="system/2023/04/09/sco5/#__codelineno-0-1"></a>qemu-system-i386<span class="w"> </span>-accel<span class="w"> </span>kvm<span class="w"> </span>-m<span class="w"> </span><span class="m">16384</span><span class="w"> </span>-serial<span class="w"> </span>mon:stdio<span class="w"> </span>-drive<span class="w"> </span><span class="nv">file</span><span class="o">=</span>sco-hdd.qcow2,if<span class="o">=</span>ide<span class="w"> </span>-cdrom<span class="w"> </span>../../ISOs/OpenServer-5.0.7Hw-10Jun05_1800.iso
</span></code></pre></div>
<p>安装过程中会询问 License number 和 License code，按照 <a href="https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/">https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/</a> 进行输入。</p>
<p>安装的时候，在 hard disk setup 那一步，记得关掉 bad tracking，否则会把整个盘扫一遍，我一开始建了 20GB 的 qcow2，结果这一步跑了一晚上，而且把 qcow2 撑满了。</p>
<p>安装后，重新启动，这次打开网络，同时挂载 Supplement CD 5 ISO：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="system/2023/04/09/sco5/#__codelineno-1-1"></a>qemu-system-i386<span class="w"> </span>-accel<span class="w"> </span>kvm<span class="w"> </span>-m<span class="w"> </span><span class="m">16384</span><span class="w"> </span>-serial<span class="w"> </span>chardev:mouse<span class="w"> </span>-drive<span class="w"> </span><span class="nv">file</span><span class="o">=</span>sco-hdd.qcow2,if<span class="o">=</span>ide<span class="w"> </span>-cdrom<span class="w"> </span>osr507suppcd5.iso<span class="w"> </span>-net<span class="w"> </span>nic<span class="w"> </span>-net<span class="w"> </span>tap,script<span class="o">=</span>no,ifname<span class="o">=</span>tap0<span class="w"> </span>-chardev<span class="w"> </span>msmouse,id<span class="o">=</span>mouse
</span></code></pre></div>
<p>启动以后，运行 custom 命令，然后从 CD-ROM 安装 Graphics and NIC Drivers。我尝试了安装 Maintenance Pack 5，但是启动以后会找不到硬盘，只好恢复之前的 qcow2 备份。可能是缺少了运行 <code>/etc/conf/cf.d/link_unix</code> 命令。</p>
<p>为了让图形界面的鼠标工作，在命令行里运行 <code>mkdev mouse</code>，然后创建一个 Serial mouse -&gt; Microsoft Serial Mouse，Relink kernel 再重启。注意要和 QEMU 的 <code>-serial chardev:mouse -chardev msmouse,id=mouse</code> 配合。但是外面鼠标和里面鼠标移动的距离不一样。</p>
<p>然后运行 <code>netconfig</code> 命令，添加 LAN adapter，选择 Intel 网卡，然后退出，Relink kernel 然后重启，就可以访问网络了。可以用 <code>ifconfig net0 10.0.2.16</code> 设置 IP 地址， <code>route add default 10.0.2.15</code> 来设置默认路由。可以通过降低安全性，兼容老系统来 SSH：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="system/2023/04/09/sco5/#__codelineno-2-1"></a>ssh<span class="w"> </span>-oCiphers<span class="o">=</span>aes128-cbc<span class="w"> </span>-oHostKeyAlgorithms<span class="o">=</span>ssh-rsa<span class="w"> </span>-oKexAlgorithms<span class="o">=</span>+diffie-hellman-group1-sha1<span class="w"> </span>root@10.0.2.16
</span></code></pre></div>
<p>类似地，scp 也要带上上面的参数，再打开 <code>-O</code> 模式。</p>
<h3 id="_2"><a class="toclink" href="system/2023/04/09/sco5/#_2">安装软件</a></h3>
<p>OpenServer 有自带的工具链：挂载安装 ISO，使用 custom 命令安装 OpenServer Development System 和 SCO OpenServer Linker and Application Development Libraries。但是需要 License 才能使用。</p>
<p>另一个方法是通过 FTP 访问 <a href="ftp://ftp2.sco.com/pub/skunkware/osr5/vols/">ftp://ftp2.sco.com/pub/skunkware/osr5/vols/</a>，可以看到一些软件的安装包，在里面下载软件并安装。例如，要安装 gcc：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="system/2023/04/09/sco5/#__codelineno-3-1"></a>wget<span class="w"> </span>ftp://ftp2.sco.com/pub/skunkware/osr5/vols/gcc-2.95.2-VOLS.tar
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="system/2023/04/09/sco5/#__codelineno-3-2"></a>scp<span class="w"> </span>-r<span class="w"> </span>-O<span class="w"> </span>-oCiphers<span class="o">=</span>aes128-cbc<span class="w"> </span>-oHostKeyAlgorithms<span class="o">=</span>ssh-rsa<span class="w"> </span>-oKexAlgorithms<span class="o">=</span>+diffie-hellman-group1-sha1<span class="w"> </span>gcc-2.95.2-VOLS.tar<span class="w"> </span>root@10.0.2.16:/
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="system/2023/04/09/sco5/#__codelineno-3-3"></a><span class="c1">## in sco5</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="system/2023/04/09/sco5/#__codelineno-3-4"></a>tar<span class="w"> </span>xf<span class="w"> </span>gcc-2.95.2-VOLS.tar
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="system/2023/04/09/sco5/#__codelineno-3-5"></a><span class="c1">## Install from Media Images</span>
</span><span id="__span-3-6"><a id="__codelineno-3-6" name="__codelineno-3-6" href="system/2023/04/09/sco5/#__codelineno-3-6"></a>custom
</span><span id="__span-3-7"><a id="__codelineno-3-7" name="__codelineno-3-7" href="system/2023/04/09/sco5/#__codelineno-3-7"></a>/usr/local/bin/gcc<span class="w"> </span>--version
</span></code></pre></div>
<p>依法炮制，可以安装 gcc、bash、make、git 等常用软件，只不过版本都很老。</p>
<h3 id="virtualbox"><a class="toclink" href="system/2023/04/09/sco5/#virtualbox">VirtualBox</a></h3>
<p>测试了一下，在 VirtualBox 7.0.6 中，可以正常安装 SCO OpenServer 5，不需要额外的设置，按照上面一样的方法进行安装即可，鼠标选择 PS/2 Microsoft Mouse，和 QEMU 一样有移动距离不对的情况。安装完，把硬盘启动顺序调到前面，重启即可。</p>
<p>网卡的话，照常 <code>netconfig</code>，然后添加 AMD PCNet 网卡即可。</p>
<h3 id="_3"><a class="toclink" href="system/2023/04/09/sco5/#_3">参考文档</a></h3>
<p>本博客参考了以下文档中的命令：</p>
<ul>
<li><a href="https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/">https://virtuallyfun.com/2020/11/03/fun-with-openserver-and-merge/</a></li>
</ul>

    <nav class="md-post__action">
      <a href="system/2023/04/09/sco5/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-07 00:00:00">2023年4月7日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 11 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="ram"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/">RAM 读写冲突</a></h2>
<h3 id="_1"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/#_1">背景</a></h3>
<p>在 FPGA 或者 ASIC 中，通常都需要使用 RAM，通过读口、写口或者读写口来进行访问。常见的配置有单读写口（1RW），一读一写（1R1W）等等，读口通常有 1 个周期的延时。那么，如果在同一个周期内，读口和写口访问了同一个地址，会发生什么呢？可能会想到几种情况：</p>
<ol>
<li>读和写都失败，读出的数据未定义，数据没写进去</li>
<li>数据写进去了，读出的数据未定义</li>
<li>数据写进去了，读出了写之前的旧数据</li>
<li>数据写进去了，读出了同一个周期写入的新数据</li>
</ol>
<p>下面以具体的例子来看看，实际情况是什么样子。</p>
<h3 id="xilinx-fpga"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/#xilinx-fpga">Xilinx FPGA</a></h3>
<p>首先测试的是 Xilinx FPGA 上的 RAM，测试的对象是 XPM，统一设置读延迟为一个周期，使用 Vivado 仿真。</p>
<h4 id="_2"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/#_2">一读一写</a></h4>
<p>首先测试一读一写，也就是 xpm_memory_sdpram 模块。模块支持三种模式：NO_CHANGE（默认值）、READ_FIRST 和 WRITE_FIRST，因此我例化了三份，输入一样的信号，设置为三种不同的模式，然后比较输出结果。为了简化，读写使用一个时钟。下面是测试的波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p...."},
      { name: "w_addr", wave: "2....", data: ["0000"]},
      { name: "w_data", wave: "2x2xx", data: ["1111", "2222"]},
      { name: "w_en", wave: "1010."},
      { name: "r_addr", wave: "2....", data: ["0000"]},
      { name: "r_en", wave: "0.1.0"},
      { name: "r_data_no_change", wave: "xxx22", data: ["xxxx", "2222"]},
      { name: "r_data_read_first", wave: "xxx22", data: ["1111", "2222"]},
      { name: "r_data_write_first", wave: "xxx22", data: ["xxxx", "2222"]},
    ]
}</script>
<p>图中第一个周期向地址 0 写入了 1111，然后第三个周期同时读写地址 0 的数据，此时 NO_CHANGE 和 WRITE_FIRST 两种模式中，写入成功，读取失败；READ_FIRST 模式读取成功，并且读取的是写入之前的数据。第四个周期时，读写没有出现冲突，三种模式都可以读出写入的新数据。</p>
<p>这有些出乎我的意料：之前在很多地方用过 XPM，但是都没考虑过读写地址相同的情况，而且默认设置（NO_CHANGE）下，输出结果是不确定的。实际上这个行为在 PG058 Block Memory Generator 里面提到了：</p>
<ul>
<li>Synchronous Write-Read Collisions: A synchronous Write-Read collision might occur if a port attempts to Write a memory location and the other port reads the same location. While memory contents are not corrupted in Write-Read collisions, the validity of the output data depends on the Write port operating mode.</li>
<li>If the Write port is in READ_FIRST mode, the other port can reliably read the old memory contents.</li>
<li>If the Write port is in WRITE_FIRST or NO_CHANGE mode, data on the output of the Read port is invalid.</li>
<li>In the case of byte-writes, only updated bytes are invalid on the Read port output.</li>
</ul>
<p>与上面观察到的结果基本吻合，另外这里提到了带 Mask 的情况：即使是 WRITE_FIRST 或者 NO_CHANGE，也可以读出没写入的那部分（即 WEA[i] = 0）旧的数据。</p>
<p>对此，Xilinx 的建议是：</p>
<div class="language-text highlight"><pre><span></span><code>For Synchronous Clocking and during a collision, the Write mode of port A
can be configured so that a Read operation on port B either produces data
(acting like READ_FIRST), or produces undefined data (Xs). For this reason,
it is always advised to use READ_FIRST when configured as a Simple Dual-port
RAM. For asynchronous clocking, Xilinx recommends setting the Write mode of
Port A to WRITE_FIRST for collision safety.
</code></pre></div>
<p>也就是说同步时钟用 READ_FIRST，异步时钟用 WRITE_FIRST。甚至 Vivado 还可以贴心地帮你设置：</p>
<div class="language-text highlight"><pre><span></span><code>For 7 series devices, the selected operating mode is passed to the block RAM
when the RAM_MODE is set to TDP. For the primitives with RAM_MODE set to
SDP, the write mode is READ_FIRST for synchronous clocking and WRITE_FIRST
for asynchronous clocking.
</code></pre></div>
<p>但是 XPM 似乎就没有这个设定了，而是由用户来传入。</p>
<p>而对于异步时钟，文档直接说不要让冲突发生：</p>
<div class="language-text highlight"><pre><span></span><code>Using asynchronous clocks, when one port writes data to a memory location,
the other port must not Read or Write that location for a specified amount
of time.
</code></pre></div>
<p>这点似乎经常被我们忽略。</p>
<p>那么，如果在 Verilog 中实现一个语义上 WRITE_FIRST 的 RAM，会发生什么呢：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-1"></a><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-2"></a><span class="k">module</span><span class="w"> </span><span class="n">mem_1r1w</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-3"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-4"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">,</span>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-5"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">R0_en</span><span class="p">,</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-6"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_data</span><span class="p">,</span>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-7"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_addr</span><span class="p">,</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-8"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">W0_en</span><span class="p">,</span>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-9"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_data</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-10"></a><span class="p">);</span>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-11"></a>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-12"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_R0_addr</span><span class="p">;</span>
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-13"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-14"></a>
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-15"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-16"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">W0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-17"></a><span class="w">      </span><span class="n">mem</span><span class="p">[</span><span class="n">W0_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W0_data</span><span class="p">;</span>
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-18"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-19"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-20"></a>
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-21"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-22"><a id="__codelineno-0-22" name="__codelineno-0-22" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-22"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-0-23"><a id="__codelineno-0-23" name="__codelineno-0-23" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-23"></a><span class="w">      </span><span class="n">reg_R0_addr</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">;</span>
</span><span id="__span-0-24"><a id="__codelineno-0-24" name="__codelineno-0-24" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-24"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-0-25"><a id="__codelineno-0-25" name="__codelineno-0-25" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-25"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-0-26"><a id="__codelineno-0-26" name="__codelineno-0-26" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-26"></a>
</span><span id="__span-0-27"><a id="__codelineno-0-27" name="__codelineno-0-27" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-27"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">R0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">reg_R0_addr</span><span class="p">];</span>
</span><span id="__span-0-28"><a id="__codelineno-0-28" name="__codelineno-0-28" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-28"></a>
</span><span id="__span-0-29"><a id="__codelineno-0-29" name="__codelineno-0-29" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-0-29"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>奇怪的是，综合出来会使用 BRAM 实现，并且采用 READ_FIRST 作为 RAMB36E1 的 WRITE_MODE_A 和 WRITE_MODE_B。如果写成语义 READ_FIRST：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-1"></a><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="o">/</span><span class="mh">1</span><span class="n">ps</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-2"></a><span class="k">module</span><span class="w"> </span><span class="n">mem_1r1w</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-3"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-4"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">,</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-5"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">R0_en</span><span class="p">,</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-6"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_data</span><span class="p">,</span>
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-7"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_addr</span><span class="p">,</span>
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-8"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="n">W0_en</span><span class="p">,</span>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-9"></a><span class="w">  </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_data</span>
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-10"></a><span class="p">);</span>
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-11"></a>
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-12"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">reg_R0_data</span><span class="p">;</span>
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-13"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-14"></a>
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-15"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-16"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">W0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-17"></a><span class="w">      </span><span class="n">mem</span><span class="p">[</span><span class="n">W0_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W0_data</span><span class="p">;</span>
</span><span id="__span-1-18"><a id="__codelineno-1-18" name="__codelineno-1-18" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-18"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-1-19"><a id="__codelineno-1-19" name="__codelineno-1-19" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-19"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-1-20"><a id="__codelineno-1-20" name="__codelineno-1-20" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-20"></a>
</span><span id="__span-1-21"><a id="__codelineno-1-21" name="__codelineno-1-21" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-21"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-22"><a id="__codelineno-1-22" name="__codelineno-1-22" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-22"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">R0_en</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
</span><span id="__span-1-23"><a id="__codelineno-1-23" name="__codelineno-1-23" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-23"></a><span class="w">      </span><span class="n">reg_R0_data</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">R0_addr</span><span class="p">];</span>
</span><span id="__span-1-24"><a id="__codelineno-1-24" name="__codelineno-1-24" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-24"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-1-25"><a id="__codelineno-1-25" name="__codelineno-1-25" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-25"></a><span class="w">  </span><span class="k">end</span>
</span><span id="__span-1-26"><a id="__codelineno-1-26" name="__codelineno-1-26" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-26"></a>
</span><span id="__span-1-27"><a id="__codelineno-1-27" name="__codelineno-1-27" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-27"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">R0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">reg_R0_data</span><span class="p">;</span>
</span><span id="__span-1-28"><a id="__codelineno-1-28" name="__codelineno-1-28" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-28"></a>
</span><span id="__span-1-29"><a id="__codelineno-1-29" name="__codelineno-1-29" href="hardware/2023/04/07/ram-read-write-collision/#__codelineno-1-29"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>会发现生成的 RAMB36E1 原语的 WRITE_MODE 依然是 READ_FIRST。经过测试发现，如果综合的时候用两个时钟信号，就会用 WRITE_FIRST；如果用了一个，就会用 READ_FIRST，与语义无关。所以如果依赖 Vivado 的 infer RAM，得到的结果和预期可能不一致，和前面的文档一致：<code>For the primitives with RAM_MODE set to SDP, the write mode is READ_FIRST for synchronous clocking and WRITE_FIRST for asynchronous clocking.</code>。</p>
<p>又额外测试了一下 yosys：<code>yosys mem_1r1w.v -p "synth_xilinx"</code>，结果发现 yosys 会忠实地按照语义为 WRITE_FIRST 生成 bypass 逻辑。虽然 yosys 可以做的更好：把识别出来的 READ_FIRST 或 WRITE_FIRST 传给 RAMB36E1，但 yosys 至少尊重了代码。</p>
<h4 id="_3"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/#_3">一读写</a></h4>
<p>接下来测试单读写口的场景。单读写口和上面不同，它的冲突点在于，写入的时候，读取的数据如何变化。下面用同样的方法，测试三种模式下 xpm_memory_spram 的行为，得到如下波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p......"},
      { name: "rw_addr", wave: "2...2..", data: ["0000", "0001"]},
      { name: "rw_wdata", wave: "2..22..", data: ["1111", "2222", "3333"]},
      { name: "rw_en", wave: "101...."},
      { name: "rw_we", wave: "10.1..."},
      { name: "ram[0]", wave: "x2..2..", data: ["1111", "2222"]},
      { name: "ram[1]", wave: "2....2.", data: ["0000", "3333"]},
      { name: "rw_rdata_no_change", wave: "xxx2...", data: ["1111"]},
      { name: "rw_rdata_read_first", wave: "xxx2.22", data: ["1111", "0000", "3333"]},
      { name: "rw_rdata_write_first", wave: "x2..22.", data: ["1111", "2222", "3333"]},
    ]
}</script>
<p>这个结果就比较有意思了，三种模式得到了三种不同的结果。第一个周期依然是写入 1111 到地址 0，然后 WRITE_FIRST 模式的输出结果第二个周期跟着变，就好像在写的时候同时也在读，只不过读取的结果就是最后一次写入的结果。第三个周期读取地址 0 的数据，然后第四个周期写入 2222 到地址 0，此时三种情况的读取都得到了写入前的值（也就是 1111）。第五个周期 WRITE_FIRST 模式的输出跟着变成了 2222，和预期一致。同时第五个周期写入 3333 到地址 1，接着第六个周期的时候，READ_FIRST 出现了 0000，实际上是读取了地址 1 的旧数据，也就是写入前的数据，而 WRITE_FIRST 更新为了 3333，也就是新写入的数据；NO_CHANGE 则是保持了最后一次读取的结果。</p>
<p>简单总结一下上面的现象，就是：</p>
<ul>
<li>NO_CHANGE：顾名思义，写的时候 rdata 不变，只有在读的下一个周期才会变</li>
<li>WRITE_FIRST：写的同时也在读，只不过读取的是写入的新数据</li>
<li>READ_FIRST：写的同时也在读，只不过读取的是写入前的旧数据</li>
</ul>
<p>关于这个行为，在 <a href="https://xilinx.eetrend.com/blog/2020/100055273.html">RAM IP Core 中 Write First Read First 和 No Change 的区别</a> 处可以看到比较清晰的解释。</p>
<h3 id="sram-ip"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/#sram-ip">SRAM IP</a></h3>
<p>接下来在仿真中看看 SRAM IP 的行为是什么样子。SRAM IP 有一个引脚 COLLDISN，其语义为：</p>
<ul>
<li>如果 COLLDISN 为 1，那么如果出现读写冲突，那么写入是被保证的，但是读取会失败</li>
<li>如果 COLLDISN 为 0，那么如果出现读写冲突，读写都会失败</li>
</ul>
<p>仿真得到如下波形：</p>
<script type="WaveDrom">{
  signal:
    [
      { name: "clk", wave: "p......."},
      { name: "w_addr", wave: "2.......", data: ["0000"]},
      { name: "w_data", wave: "2x...2x.", data: ["1111", "2222"]},
      { name: "w_en", wave: "10...10."},
      { name: "r_addr", wave: "2.......", data: ["0000"]},
      { name: "r_en", wave: "0.10.1.0"},
      { name: "mem_colldisn_0[0]", wave: "x2....2.", data: ["1111", "xxxx"]},
      { name: "r_data_colldisn_0", wave: "xxx2..2.", data: ["1111", "xxxx"]},
      { name: "mem_colldisn_1[0]", wave: "x2....2.", data: ["1111", "2222"]},
      { name: "r_data_colldisn_1", wave: "xxx2..22", data: ["1111", "xxxx", "2222"]},
    ]
}</script>
<p>第一个周期没有读写冲突，所以成功写入，第三个周期也可以正确地都出来。第六个周期读写冲突，此时如果 COLLDISN 等于 0，那么读写都失败，下一个周期读取结果是 xxxx，并且之后继续读取依然是 xxxx，因为内存中的数据被破坏了；而如果 COLLDISN 等于 1，那么写入成功，内存中的值变为 2222，但读取失败，下一个周期读取结果是 xxxx，但是再下一个周期就可以正常读取，得到 2222。</p>
<p>这就与 Xilinx FPGA 不一样：这里如果 COLLDISN 等于 0，读写冲突的时候，可能写入会失效，内存中的值变为不确定的内容。所以为了保证正确性，要么在 SRAM IP 外部进行读写冲突检查，如果要冲突了，就关掉读口，然后从写口 bypass 数据到读口；要么在 SRAM IP 内部进行读写冲突检查（设置 COLLDISN 等于 1），然后不要使用冲突时读取的数据。</p>
<h3 id="chisel"><a class="toclink" href="hardware/2023/04/07/ram-read-write-collision/#chisel">Chisel</a></h3>
<p>Chisel 中 RAM 对应的是 SyncReadMem，它可以指定 Read under Write behavior：</p>
<ul>
<li><code>SyncReadMem()</code>: unspecified in FIRRTL, <code>WriteFirst</code> in behavior model</li>
<li><code>SyncReadMem(Undefined)</code>: unspecified in FIRRTL, <code>WriteFirst</code> in behavior model</li>
<li><code>SyncReadMem(ReadFirst)</code>: <code>old</code> in FIRRTL, <code>ReadFirst</code> in behavior model</li>
<li><code>SyncReadMem(WriteFirst)</code>: <code>new</code> in FIRRTL, <code>WriteFirst</code> in behavior model</li>
</ul>
<p>也就是说，在行为级模型中，只有 WriteFirst 和 ReadFirst 两种行为，并且默认是 <code>WriteFirst</code>。但是，前面也提到，实际上 XPM 只支持 <code>Undefined</code>（生成 <code>x</code>）和 <code>ReadFirst</code>（READ_FIRST）两种；上面的 SRAM IP 更是只支持 <code>Undefined</code>（生成 <code>x</code>）。</p>
<p>这就导致写 Chisel 代码的时候，如果不小心用了 1R1W，并且代码依赖了 Read Under Write 在行为级模型下的行为，那么在使用 XPM 或者 SRAM IP 进行替换的时候，就需要额外的逻辑来处理这个不同。例如，如果要模拟 <code>WriteFirst</code>，就比较地址，然后进行 bypass；但是 <code>ReadFirst</code> 就没办法模拟了。最好的解决方法还是，不要出现冲突，即使要冲突，也要在上层进行处理。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/04/07/ram-read-write-collision/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-04-04 00:00:00">2023年4月4日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 9 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="firtool"><a class="toclink" href="hardware/2023/04/04/firtool/">firtool 尝试</a></h2>
<h3 id="_1"><a class="toclink" href="hardware/2023/04/04/firtool/#_1">背景</a></h3>
<p>Chisel 3.6 很快就要发布了（目前最新版本是 3.6.0-RC2），这个大版本的主要更新内容就是引入了 CIRCT 的 firtool 作为 FIRRTL 到 Verilog 的转换流程：</p>
<div class="language-text highlight"><pre><span></span><code>The primary change in Chisel v3.6.0 is the transition from the Scala FIRRTL
Compiler to the new MLIR FIRRTL Compiler. This will have a minimal impact on
typical Chisel user APIs but a large impact on custom compiler flows. For
more information, please see the ROADMAP.
</code></pre></div>
<p>因此提前测试一下 firtool，看看其和 Scala FIRRTL Compiler 有哪些区别，是否有更好的输出。</p>
<h3 id="firtool_1"><a class="toclink" href="hardware/2023/04/04/firtool/#firtool_1">使用 firtool</a></h3>
<p>使用 firtool 有两种方法：</p>
<ol>
<li>使用 chisel3 3.6 的 <code>circt.stage.ChiselStage</code> 对象：</li>
</ol>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="hardware/2023/04/04/firtool/#__codelineno-0-1"></a><span class="n">circt</span><span class="p">.</span><span class="n">stage</span><span class="p">.</span><span class="nc">ChiselStage</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="hardware/2023/04/04/firtool/#__codelineno-0-2"></a><span class="w">  </span><span class="p">.</span><span class="n">emitSystemVerilogFile</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">Top</span><span class="p">)</span>
</span></code></pre></div>
<p>代码中会生成 Chisel 模块对应的 FIRRTL 文件，然后喂给 firtool。也可以通过 <code>circt.stage.ChiselMain</code> 来运行：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="hardware/2023/04/04/firtool/#__codelineno-1-1"></a>$<span class="w"> </span>sbt<span class="w"> </span><span class="s2">&quot;runMain circt.stage.ChiselMain --help&quot;</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="hardware/2023/04/04/firtool/#__codelineno-1-2"></a><span class="o">[</span>info<span class="o">]</span><span class="w"> </span>running<span class="w"> </span>circt.stage.ChiselMain<span class="w"> </span>--help
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="hardware/2023/04/04/firtool/#__codelineno-1-3"></a>Usage:<span class="w"> </span>circt<span class="w"> </span><span class="o">[</span>options<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;arg&gt;...<span class="o">]</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="hardware/2023/04/04/firtool/#__codelineno-1-4"></a>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="hardware/2023/04/04/firtool/#__codelineno-1-5"></a>Shell<span class="w"> </span>Options
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="hardware/2023/04/04/firtool/#__codelineno-1-6"></a><span class="w">  </span>&lt;arg&gt;...<span class="w">                 </span>optional<span class="w"> </span>unbounded<span class="w"> </span>args
</span><span id="__span-1-7"><a id="__codelineno-1-7" name="__codelineno-1-7" href="hardware/2023/04/04/firtool/#__codelineno-1-7"></a><span class="w">  </span>-td,<span class="w"> </span>--target-dir<span class="w"> </span>&lt;directory&gt;
</span><span id="__span-1-8"><a id="__codelineno-1-8" name="__codelineno-1-8" href="hardware/2023/04/04/firtool/#__codelineno-1-8"></a><span class="w">                           </span>Work<span class="w"> </span>directory<span class="w"> </span><span class="o">(</span>default:<span class="w"> </span><span class="s1">&#39;.&#39;</span><span class="o">)</span>
</span><span id="__span-1-9"><a id="__codelineno-1-9" name="__codelineno-1-9" href="hardware/2023/04/04/firtool/#__codelineno-1-9"></a><span class="w">  </span>-faf,<span class="w"> </span>--annotation-file<span class="w"> </span>&lt;file&gt;
</span><span id="__span-1-10"><a id="__codelineno-1-10" name="__codelineno-1-10" href="hardware/2023/04/04/firtool/#__codelineno-1-10"></a><span class="w">                           </span>An<span class="w"> </span>input<span class="w"> </span>annotation<span class="w"> </span>file
</span><span id="__span-1-11"><a id="__codelineno-1-11" name="__codelineno-1-11" href="hardware/2023/04/04/firtool/#__codelineno-1-11"></a><span class="w">  </span>-foaf,<span class="w"> </span>--output-annotation-file<span class="w"> </span>&lt;file&gt;
</span><span id="__span-1-12"><a id="__codelineno-1-12" name="__codelineno-1-12" href="hardware/2023/04/04/firtool/#__codelineno-1-12"></a><span class="w">                           </span>An<span class="w"> </span>output<span class="w"> </span>annotation<span class="w"> </span>file
</span><span id="__span-1-13"><a id="__codelineno-1-13" name="__codelineno-1-13" href="hardware/2023/04/04/firtool/#__codelineno-1-13"></a><span class="w">  </span>--show-registrations<span class="w">     </span>print<span class="w"> </span>discovered<span class="w"> </span>registered<span class="w"> </span>libraries<span class="w"> </span>and<span class="w"> </span>transforms
</span><span id="__span-1-14"><a id="__codelineno-1-14" name="__codelineno-1-14" href="hardware/2023/04/04/firtool/#__codelineno-1-14"></a><span class="w">  </span>--help<span class="w">                   </span>prints<span class="w"> </span>this<span class="w"> </span>usage<span class="w"> </span>text
</span><span id="__span-1-15"><a id="__codelineno-1-15" name="__codelineno-1-15" href="hardware/2023/04/04/firtool/#__codelineno-1-15"></a>Logging<span class="w"> </span>Options
</span><span id="__span-1-16"><a id="__codelineno-1-16" name="__codelineno-1-16" href="hardware/2023/04/04/firtool/#__codelineno-1-16"></a><span class="w">  </span>-ll,<span class="w"> </span>--log-level<span class="w"> </span><span class="o">{</span>error<span class="p">|</span>warn<span class="p">|</span>info<span class="p">|</span>debug<span class="p">|</span>trace<span class="o">}</span>
</span><span id="__span-1-17"><a id="__codelineno-1-17" name="__codelineno-1-17" href="hardware/2023/04/04/firtool/#__codelineno-1-17"></a><span class="w">                           </span>Set<span class="w"> </span>global<span class="w"> </span>logging<span class="w"> </span>verbosity<span class="w"> </span><span class="o">(</span>default:<span class="w"> </span>None
</span><span id="__span-1-18"><a id="__codelineno-1-18" name="__codelineno-1-18" href="hardware/2023/04/04/firtool/#__codelineno-1-18"></a><span class="w">  </span>-cll,<span class="w"> </span>--class-log-level<span class="w"> </span>&lt;FullClassName:<span class="o">{</span>error<span class="p">|</span>warn<span class="p">|</span>info<span class="p">|</span>debug<span class="p">|</span>trace<span class="o">}</span>&gt;...
</span><span id="__span-1-19"><a id="__codelineno-1-19" name="__codelineno-1-19" href="hardware/2023/04/04/firtool/#__codelineno-1-19"></a><span class="w">                           </span>Set<span class="w"> </span>per-class<span class="w"> </span>logging<span class="w"> </span>verbosity
</span><span id="__span-1-20"><a id="__codelineno-1-20" name="__codelineno-1-20" href="hardware/2023/04/04/firtool/#__codelineno-1-20"></a><span class="w">  </span>--log-file<span class="w"> </span>&lt;file&gt;<span class="w">        </span>Log<span class="w"> </span>to<span class="w"> </span>a<span class="w"> </span>file<span class="w"> </span>instead<span class="w"> </span>of<span class="w"> </span>STDOUT
</span><span id="__span-1-21"><a id="__codelineno-1-21" name="__codelineno-1-21" href="hardware/2023/04/04/firtool/#__codelineno-1-21"></a><span class="w">  </span>-lcn,<span class="w"> </span>--log-class-names<span class="w">  </span>Show<span class="w"> </span>class<span class="w"> </span>names<span class="w"> </span>and<span class="w"> </span>log<span class="w"> </span>level<span class="w"> </span><span class="k">in</span><span class="w"> </span>logging<span class="w"> </span>output
</span><span id="__span-1-22"><a id="__codelineno-1-22" name="__codelineno-1-22" href="hardware/2023/04/04/firtool/#__codelineno-1-22"></a>CIRCT<span class="w"> </span><span class="o">(</span>MLIR<span class="w"> </span>FIRRTL<span class="w"> </span>Compiler<span class="o">)</span><span class="w"> </span>options
</span><span id="__span-1-23"><a id="__codelineno-1-23" name="__codelineno-1-23" href="hardware/2023/04/04/firtool/#__codelineno-1-23"></a><span class="w">  </span>--target<span class="w"> </span><span class="o">{</span>chirrtl<span class="p">|</span>firrtl<span class="p">|</span>hw<span class="p">|</span>verilog<span class="p">|</span>systemverilog<span class="o">}</span>
</span><span id="__span-1-24"><a id="__codelineno-1-24" name="__codelineno-1-24" href="hardware/2023/04/04/firtool/#__codelineno-1-24"></a><span class="w">                           </span>The<span class="w"> </span>CIRCT
</span><span id="__span-1-25"><a id="__codelineno-1-25" name="__codelineno-1-25" href="hardware/2023/04/04/firtool/#__codelineno-1-25"></a><span class="w">  </span>--preserve-aggregate<span class="w"> </span>&lt;value&gt;
</span><span id="__span-1-26"><a id="__codelineno-1-26" name="__codelineno-1-26" href="hardware/2023/04/04/firtool/#__codelineno-1-26"></a><span class="w">                           </span>Do<span class="w"> </span>not<span class="w"> </span>lower<span class="w"> </span>aggregate<span class="w"> </span>types<span class="w"> </span>to<span class="w"> </span>ground<span class="w"> </span>types
</span><span id="__span-1-27"><a id="__codelineno-1-27" name="__codelineno-1-27" href="hardware/2023/04/04/firtool/#__codelineno-1-27"></a><span class="w">  </span>--module<span class="w"> </span>&lt;package&gt;.&lt;module&gt;
</span><span id="__span-1-28"><a id="__codelineno-1-28" name="__codelineno-1-28" href="hardware/2023/04/04/firtool/#__codelineno-1-28"></a><span class="w">                           </span>The<span class="w"> </span>name<span class="w"> </span>of<span class="w"> </span>a<span class="w"> </span>Chisel<span class="w"> </span>module<span class="w"> </span>to<span class="w"> </span>elaborate<span class="w"> </span><span class="o">(</span>module<span class="w"> </span>must<span class="w"> </span>be<span class="w"> </span><span class="k">in</span><span class="w"> </span>the<span class="w"> </span>classpath<span class="o">)</span>
</span><span id="__span-1-29"><a id="__codelineno-1-29" name="__codelineno-1-29" href="hardware/2023/04/04/firtool/#__codelineno-1-29"></a><span class="w">  </span>--full-stacktrace<span class="w">        </span>Show<span class="w"> </span>full<span class="w"> </span>stack<span class="w"> </span>trace<span class="w"> </span>when<span class="w"> </span>an<span class="w"> </span>exception<span class="w"> </span>is<span class="w"> </span>thrown
</span><span id="__span-1-30"><a id="__codelineno-1-30" name="__codelineno-1-30" href="hardware/2023/04/04/firtool/#__codelineno-1-30"></a><span class="w">  </span>--throw-on-first-error<span class="w">   </span>Throw<span class="w"> </span>an<span class="w"> </span>exception<span class="w"> </span>on<span class="w"> </span>the<span class="w"> </span>first<span class="w"> </span>error<span class="w"> </span>instead<span class="w"> </span>of<span class="w"> </span>continuing
</span><span id="__span-1-31"><a id="__codelineno-1-31" name="__codelineno-1-31" href="hardware/2023/04/04/firtool/#__codelineno-1-31"></a><span class="w">  </span>--warnings-as-errors<span class="w">     </span>Treat<span class="w"> </span>warnings<span class="w"> </span>as<span class="w"> </span>errors
</span><span id="__span-1-32"><a id="__codelineno-1-32" name="__codelineno-1-32" href="hardware/2023/04/04/firtool/#__codelineno-1-32"></a><span class="w">  </span>--source-root<span class="w"> </span>&lt;file&gt;<span class="w">     </span>Root<span class="w"> </span>directory<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="nb">source</span><span class="w"> </span>files,<span class="w"> </span>used<span class="w"> </span><span class="k">for</span><span class="w"> </span>enhanced<span class="w"> </span>error<span class="w"> </span>reporting
</span><span id="__span-1-33"><a id="__codelineno-1-33" name="__codelineno-1-33" href="hardware/2023/04/04/firtool/#__codelineno-1-33"></a><span class="w">  </span>--split-verilog<span class="w">          </span>Indicates<span class="w"> </span>that<span class="w"> </span><span class="s2">&quot;firtool&quot;</span><span class="w"> </span>should<span class="w"> </span>emit<span class="w"> </span>one-file-per-module<span class="w"> </span>and<span class="w"> </span>write<span class="w"> </span>separate<span class="w"> </span>outputs<span class="w"> </span>to<span class="w"> </span>separate<span class="w"> </span>files
</span><span id="__span-1-34"><a id="__codelineno-1-34" name="__codelineno-1-34" href="hardware/2023/04/04/firtool/#__codelineno-1-34"></a>FIRRTL<span class="w"> </span>Transform<span class="w"> </span>Options
</span><span id="__span-1-35"><a id="__codelineno-1-35" name="__codelineno-1-35" href="hardware/2023/04/04/firtool/#__codelineno-1-35"></a><span class="w">  </span>--no-dce<span class="w">                 </span>Disable<span class="w"> </span>dead<span class="w"> </span>code<span class="w"> </span>elimination
</span><span id="__span-1-36"><a id="__codelineno-1-36" name="__codelineno-1-36" href="hardware/2023/04/04/firtool/#__codelineno-1-36"></a><span class="w">  </span>--no-check-comb-loops<span class="w">    </span>Disable<span class="w"> </span>combinational<span class="w"> </span>loop<span class="w"> </span>checking
</span><span id="__span-1-37"><a id="__codelineno-1-37" name="__codelineno-1-37" href="hardware/2023/04/04/firtool/#__codelineno-1-37"></a><span class="w">  </span>-fil,<span class="w"> </span>--inline<span class="w"> </span>&lt;circuit&gt;<span class="o">[</span>.&lt;module&gt;<span class="o">[</span>.&lt;instance&gt;<span class="o">]][</span>,...<span class="o">]</span>
</span><span id="__span-1-38"><a id="__codelineno-1-38" name="__codelineno-1-38" href="hardware/2023/04/04/firtool/#__codelineno-1-38"></a><span class="w">                           </span>Inline<span class="w"> </span>selected<span class="w"> </span>modules
</span><span id="__span-1-39"><a id="__codelineno-1-39" name="__codelineno-1-39" href="hardware/2023/04/04/firtool/#__codelineno-1-39"></a><span class="w">  </span>-clks,<span class="w"> </span>--list-clocks<span class="w"> </span>-c:&lt;circuit&gt;:-m:&lt;module&gt;:-o:&lt;filename&gt;
</span><span id="__span-1-40"><a id="__codelineno-1-40" name="__codelineno-1-40" href="hardware/2023/04/04/firtool/#__codelineno-1-40"></a><span class="w">                           </span>List<span class="w"> </span>which<span class="w"> </span>signal<span class="w"> </span>drives<span class="w"> </span>each<span class="w"> </span>clock<span class="w"> </span>of<span class="w"> </span>every<span class="w"> </span>descendent<span class="w"> </span>of<span class="w"> </span>specified<span class="w"> </span>modules
</span><span id="__span-1-41"><a id="__codelineno-1-41" name="__codelineno-1-41" href="hardware/2023/04/04/firtool/#__codelineno-1-41"></a><span class="w">  </span>--no-asa<span class="w">                 </span>Disable<span class="w"> </span>assert<span class="w"> </span>submodule<span class="w"> </span>assumptions
</span><span id="__span-1-42"><a id="__codelineno-1-42" name="__codelineno-1-42" href="hardware/2023/04/04/firtool/#__codelineno-1-42"></a><span class="w">  </span>--no-constant-propagation
</span><span id="__span-1-43"><a id="__codelineno-1-43" name="__codelineno-1-43" href="hardware/2023/04/04/firtool/#__codelineno-1-43"></a><span class="w">                           </span>Disable<span class="w"> </span>constant<span class="w"> </span>propagation<span class="w"> </span>elimination
</span><span id="__span-1-44"><a id="__codelineno-1-44" name="__codelineno-1-44" href="hardware/2023/04/04/firtool/#__codelineno-1-44"></a>AspectLibrary
</span><span id="__span-1-45"><a id="__codelineno-1-45" name="__codelineno-1-45" href="hardware/2023/04/04/firtool/#__codelineno-1-45"></a><span class="w">  </span>--with-aspect<span class="w"> </span>&lt;package&gt;.&lt;aspect&gt;
</span><span id="__span-1-46"><a id="__codelineno-1-46" name="__codelineno-1-46" href="hardware/2023/04/04/firtool/#__codelineno-1-46"></a><span class="w">                           </span>The<span class="w"> </span>name/class<span class="w"> </span>of<span class="w"> </span>an<span class="w"> </span>aspect<span class="w"> </span>to<span class="w"> </span>compile<span class="w"> </span>with<span class="w"> </span><span class="o">(</span>must<span class="w"> </span>be<span class="w"> </span>a<span class="w"> </span>class/object<span class="w"> </span>without<span class="w"> </span>arguments!<span class="o">)</span>
</span><span id="__span-1-47"><a id="__codelineno-1-47" name="__codelineno-1-47" href="hardware/2023/04/04/firtool/#__codelineno-1-47"></a>MemLib<span class="w"> </span>Options
</span><span id="__span-1-48"><a id="__codelineno-1-48" name="__codelineno-1-48" href="hardware/2023/04/04/firtool/#__codelineno-1-48"></a><span class="w">  </span>-firw,<span class="w"> </span>--infer-rw<span class="w">        </span>Enable<span class="w"> </span>read/write<span class="w"> </span>port<span class="w"> </span>inference<span class="w"> </span><span class="k">for</span><span class="w"> </span>memories
</span><span id="__span-1-49"><a id="__codelineno-1-49" name="__codelineno-1-49" href="hardware/2023/04/04/firtool/#__codelineno-1-49"></a><span class="w">  </span>-frsq,<span class="w"> </span>--repl-seq-mem<span class="w"> </span>-c:&lt;circuit&gt;:-i:&lt;file&gt;:-o:&lt;file&gt;
</span><span id="__span-1-50"><a id="__codelineno-1-50" name="__codelineno-1-50" href="hardware/2023/04/04/firtool/#__codelineno-1-50"></a><span class="w">                           </span>Blackbox<span class="w"> </span>and<span class="w"> </span>emit<span class="w"> </span>a<span class="w"> </span>configuration<span class="w"> </span>file<span class="w"> </span><span class="k">for</span><span class="w"> </span>each<span class="w"> </span>sequential<span class="w"> </span>memory
</span><span id="__span-1-51"><a id="__codelineno-1-51" name="__codelineno-1-51" href="hardware/2023/04/04/firtool/#__codelineno-1-51"></a><span class="w">  </span>-gmv,<span class="w"> </span>--gen-mem-verilog<span class="w"> </span>&lt;blackbox<span class="p">|</span>full&gt;
</span><span id="__span-1-52"><a id="__codelineno-1-52" name="__codelineno-1-52" href="hardware/2023/04/04/firtool/#__codelineno-1-52"></a><span class="w">                           </span>Blackbox<span class="w"> </span>and<span class="w"> </span>emit<span class="w"> </span>a<span class="w"> </span>Verilog<span class="w"> </span>behavior<span class="w"> </span>model<span class="w"> </span><span class="k">for</span><span class="w"> </span>each<span class="w"> </span>sequential<span class="w"> </span>memory
</span></code></pre></div>
<ol>
<li>在 Scala 中生成 FIRRTL 文件，然后用 firtool 命令转换 <code>.fir</code> 为 <code>.sv</code>。由于 Rocket Chip 还没有迁移，所以需要通过 firtool 来转换。</li>
</ol>
<p>由于目前 chisel3 并没有打包 firtool，目前需要自己装 firtool，例如通过 nix 或下载 GitHub 上的 Release 文件。本文采用的是 firtool 1.34.0。</p>
<h3 id="_2"><a class="toclink" href="hardware/2023/04/04/firtool/#_2">对比</a></h3>
<p>把同一份源码，通过两种方式来生成 Verilog 然后进行观察，下面是一些生成的代码的区别。</p>
<h4 id="_3"><a class="toclink" href="hardware/2023/04/04/firtool/#_3">状态机</a></h4>
<p>首先是一个状态机的例子（取自 chisel3 的 DetectTwoOnes 样例）：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="hardware/2023/04/04/firtool/#__codelineno-2-1"></a><span class="n">is</span><span class="p">(</span><span class="nc">State</span><span class="p">.</span><span class="n">sTwo1s</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="hardware/2023/04/04/firtool/#__codelineno-2-2"></a><span class="w">  </span><span class="n">when</span><span class="p">(</span><span class="o">!</span><span class="n">io</span><span class="p">.</span><span class="n">in</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="hardware/2023/04/04/firtool/#__codelineno-2-3"></a><span class="w">    </span><span class="n">state</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">State</span><span class="p">.</span><span class="n">sNone</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="hardware/2023/04/04/firtool/#__codelineno-2-4"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="hardware/2023/04/04/firtool/#__codelineno-2-5"></a><span class="p">}</span>
</span></code></pre></div>
<p>Scala FIRRTL:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-3-1"><a id="__codelineno-3-1" name="__codelineno-3-1" href="hardware/2023/04/04/firtool/#__codelineno-3-1"></a><span class="w">  </span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">_GEN_2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">~</span><span class="n">io_in</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="mh">2&#39;h0</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">state</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/DetectTwoOnes.scala 33:20 34:15 15:22]</span>
</span><span id="__span-3-2"><a id="__codelineno-3-2" name="__codelineno-3-2" href="hardware/2023/04/04/firtool/#__codelineno-3-2"></a><span class="w">  </span><span class="c1">// ...</span>
</span><span id="__span-3-3"><a id="__codelineno-3-3" name="__codelineno-3-3" href="hardware/2023/04/04/firtool/#__codelineno-3-3"></a><span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="mh">2&#39;h2</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">state</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="c1">// @[src/main/scala/DetectTwoOnes.scala 19:17]</span>
</span><span id="__span-3-4"><a id="__codelineno-3-4" name="__codelineno-3-4" href="hardware/2023/04/04/firtool/#__codelineno-3-4"></a><span class="w">      </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">_GEN_2</span><span class="p">;</span>
</span><span id="__span-3-5"><a id="__codelineno-3-5" name="__codelineno-3-5" href="hardware/2023/04/04/firtool/#__codelineno-3-5"></a><span class="w">    </span><span class="k">end</span>
</span></code></pre></div>
<p>CIRCT firtool:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-4-1"><a id="__codelineno-4-1" name="__codelineno-4-1" href="hardware/2023/04/04/firtool/#__codelineno-4-1"></a><span class="w">    </span><span class="k">else</span><span class="w"> </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">state</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mh">2&#39;h2</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">io_in</span><span class="p">)</span><span class="w">    </span><span class="c1">// src/main/scala/DetectTwoOnes.scala:15:22, :17:20, :19:17, :33:{12,20}, :34:15</span>
</span><span id="__span-4-2"><a id="__codelineno-4-2" name="__codelineno-4-2" href="hardware/2023/04/04/firtool/#__codelineno-4-2"></a><span class="w">      </span><span class="n">state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">2&#39;h0</span><span class="p">;</span><span class="w">    </span><span class="c1">// src/main/scala/DetectTwoOnes.scala:15:22, :29:15</span>
</span></code></pre></div>
<p>这个例子里，Scala FIRRTL Compiler 多生成了一个 <code>_GEN_2</code>，需要把前后一起看才知道是什么意思，而 CIRCT 生成的与源码比较接近，可读性较好。</p>
<h4 id="syncreadmem"><a class="toclink" href="hardware/2023/04/04/firtool/#syncreadmem">SyncReadMem</a></h4>
<p>接下来看 SyncReadMem。在 Scala FIRRTL Compiler 中，默认是直接在模块中嵌入代码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-5-1"><a id="__codelineno-5-1" name="__codelineno-5-1" href="hardware/2023/04/04/firtool/#__codelineno-5-1"></a><span class="w">  </span><span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem</span><span class="w"> </span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">31</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-2"><a id="__codelineno-5-2" name="__codelineno-5-2" href="hardware/2023/04/04/firtool/#__codelineno-5-2"></a><span class="w">  </span><span class="n">wire</span><span class="w">  </span><span class="n">mem_rdata_MPORT_en</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-3"><a id="__codelineno-5-3" name="__codelineno-5-3" href="hardware/2023/04/04/firtool/#__codelineno-5-3"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-4"><a id="__codelineno-5-4" name="__codelineno-5-4" href="hardware/2023/04/04/firtool/#__codelineno-5-4"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_rdata_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-5"><a id="__codelineno-5-5" name="__codelineno-5-5" href="hardware/2023/04/04/firtool/#__codelineno-5-5"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-6"><a id="__codelineno-5-6" name="__codelineno-5-6" href="hardware/2023/04/04/firtool/#__codelineno-5-6"></a><span class="w">  </span><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_MPORT_addr</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-7"><a id="__codelineno-5-7" name="__codelineno-5-7" href="hardware/2023/04/04/firtool/#__codelineno-5-7"></a><span class="w">  </span><span class="n">wire</span><span class="w">  </span><span class="n">mem_MPORT_mask</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-8"><a id="__codelineno-5-8" name="__codelineno-5-8" href="hardware/2023/04/04/firtool/#__codelineno-5-8"></a><span class="w">  </span><span class="n">wire</span><span class="w">  </span><span class="n">mem_MPORT_en</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-9"><a id="__codelineno-5-9" name="__codelineno-5-9" href="hardware/2023/04/04/firtool/#__codelineno-5-9"></a><span class="w">  </span><span class="n">reg</span><span class="w">  </span><span class="n">mem_rdata_MPORT_en_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-10"><a id="__codelineno-5-10" name="__codelineno-5-10" href="hardware/2023/04/04/firtool/#__codelineno-5-10"></a><span class="w">  </span><span class="n">reg</span><span class="w"> </span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-11"><a id="__codelineno-5-11" name="__codelineno-5-11" href="hardware/2023/04/04/firtool/#__codelineno-5-11"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_rdata_MPORT_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_rdata_MPORT_en_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-12"><a id="__codelineno-5-12" name="__codelineno-5-12" href="hardware/2023/04/04/firtool/#__codelineno-5-12"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_rdata_MPORT_addr_pipe_0</span><span class="p">;</span>
</span><span id="__span-5-13"><a id="__codelineno-5-13" name="__codelineno-5-13" href="hardware/2023/04/04/firtool/#__codelineno-5-13"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_rdata_MPORT_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem</span><span class="p">[</span><span class="n">mem_rdata_MPORT_addr</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-14"><a id="__codelineno-5-14" name="__codelineno-5-14" href="hardware/2023/04/04/firtool/#__codelineno-5-14"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wdata</span><span class="p">;</span>
</span><span id="__span-5-15"><a id="__codelineno-5-15" name="__codelineno-5-15" href="hardware/2023/04/04/firtool/#__codelineno-5-15"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">waddr</span><span class="p">;</span>
</span><span id="__span-5-16"><a id="__codelineno-5-16" name="__codelineno-5-16" href="hardware/2023/04/04/firtool/#__codelineno-5-16"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_mask</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="ss">&#39;h1</span><span class="p">;</span>
</span><span id="__span-5-17"><a id="__codelineno-5-17" name="__codelineno-5-17" href="hardware/2023/04/04/firtool/#__codelineno-5-17"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">mem_MPORT_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">1</span><span class="ss">&#39;h1</span><span class="p">;</span>
</span><span id="__span-5-18"><a id="__codelineno-5-18" name="__codelineno-5-18" href="hardware/2023/04/04/firtool/#__codelineno-5-18"></a><span class="w">  </span><span class="n">assign</span><span class="w"> </span><span class="n">rdata</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mem_rdata_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 11:9]</span>
</span><span id="__span-5-19"><a id="__codelineno-5-19" name="__codelineno-5-19" href="hardware/2023/04/04/firtool/#__codelineno-5-19"></a><span class="w">  </span><span class="n">always</span><span class="w"> </span><span class="o">@</span><span class="p">(</span><span class="n">posedge</span><span class="w"> </span><span class="n">clock</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
</span><span id="__span-5-20"><a id="__codelineno-5-20" name="__codelineno-5-20" href="hardware/2023/04/04/firtool/#__codelineno-5-20"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">mem_MPORT_en</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="n">mem_MPORT_mask</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
</span><span id="__span-5-21"><a id="__codelineno-5-21" name="__codelineno-5-21" href="hardware/2023/04/04/firtool/#__codelineno-5-21"></a><span class="w">      </span><span class="n">mem</span><span class="p">[</span><span class="n">mem_MPORT_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mem_MPORT_data</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[src/main/scala/Memory.scala 10:24]</span>
</span><span id="__span-5-22"><a id="__codelineno-5-22" name="__codelineno-5-22" href="hardware/2023/04/04/firtool/#__codelineno-5-22"></a><span class="w">    </span><span class="n">end</span>
</span><span id="__span-5-23"><a id="__codelineno-5-23" name="__codelineno-5-23" href="hardware/2023/04/04/firtool/#__codelineno-5-23"></a><span class="w">    </span><span class="n">mem_rdata_MPORT_en_pipe_0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mi">1</span><span class="ss">&#39;h1</span><span class="p">;</span>
</span><span id="__span-5-24"><a id="__codelineno-5-24" name="__codelineno-5-24" href="hardware/2023/04/04/firtool/#__codelineno-5-24"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="mi">1</span><span class="ss">&#39;h1</span><span class="p">)</span><span class="w"> </span><span class="n">begin</span>
</span><span id="__span-5-25"><a id="__codelineno-5-25" name="__codelineno-5-25" href="hardware/2023/04/04/firtool/#__codelineno-5-25"></a><span class="w">      </span><span class="n">mem_rdata_MPORT_addr_pipe_0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">raddr</span><span class="p">;</span>
</span><span id="__span-5-26"><a id="__codelineno-5-26" name="__codelineno-5-26" href="hardware/2023/04/04/firtool/#__codelineno-5-26"></a><span class="w">    </span><span class="k">end</span>
</span><span id="__span-5-27"><a id="__codelineno-5-27" name="__codelineno-5-27" href="hardware/2023/04/04/firtool/#__codelineno-5-27"></a><span class="w">  </span><span class="nn">end</span>
</span></code></pre></div>
<p>当然了，它有 repl-seq-mem 的选项，可以生成 BlackBox 方便替换为实际的 SRAM IP：</p>
<div class="language-shell highlight"><pre><span></span><code><span id="__span-6-1"><a id="__codelineno-6-1" name="__codelineno-6-1" href="hardware/2023/04/04/firtool/#__codelineno-6-1"></a>$<span class="w"> </span>sbt<span class="w"> </span><span class="s2">&quot;runMain firrtl.stage.FirrtlMain -i Memory.fir --repl-seq-mem -c:Memory:-o:Memory.conf&quot;</span>
</span><span id="__span-6-2"><a id="__codelineno-6-2" name="__codelineno-6-2" href="hardware/2023/04/04/firtool/#__codelineno-6-2"></a>$<span class="w"> </span>cat<span class="w"> </span>Memory.v
</span><span id="__span-6-3"><a id="__codelineno-6-3" name="__codelineno-6-3" href="hardware/2023/04/04/firtool/#__codelineno-6-3"></a>module<span class="w"> </span>mem<span class="o">(</span>
</span><span id="__span-6-4"><a id="__codelineno-6-4" name="__codelineno-6-4" href="hardware/2023/04/04/firtool/#__codelineno-6-4"></a><span class="w">  </span>input<span class="w">  </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w">  </span>R0_addr,
</span><span id="__span-6-5"><a id="__codelineno-6-5" name="__codelineno-6-5" href="hardware/2023/04/04/firtool/#__codelineno-6-5"></a><span class="w">  </span>input<span class="w">         </span>R0_clk,
</span><span id="__span-6-6"><a id="__codelineno-6-6" name="__codelineno-6-6" href="hardware/2023/04/04/firtool/#__codelineno-6-6"></a><span class="w">  </span>output<span class="w"> </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>R0_data,
</span><span id="__span-6-7"><a id="__codelineno-6-7" name="__codelineno-6-7" href="hardware/2023/04/04/firtool/#__codelineno-6-7"></a><span class="w">  </span>input<span class="w">  </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w">  </span>W0_addr,
</span><span id="__span-6-8"><a id="__codelineno-6-8" name="__codelineno-6-8" href="hardware/2023/04/04/firtool/#__codelineno-6-8"></a><span class="w">  </span>input<span class="w">         </span>W0_clk,
</span><span id="__span-6-9"><a id="__codelineno-6-9" name="__codelineno-6-9" href="hardware/2023/04/04/firtool/#__codelineno-6-9"></a><span class="w">  </span>input<span class="w">  </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>W0_data
</span><span id="__span-6-10"><a id="__codelineno-6-10" name="__codelineno-6-10" href="hardware/2023/04/04/firtool/#__codelineno-6-10"></a><span class="o">)</span><span class="p">;</span>
</span><span id="__span-6-11"><a id="__codelineno-6-11" name="__codelineno-6-11" href="hardware/2023/04/04/firtool/#__codelineno-6-11"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_R0_addr<span class="p">;</span>
</span><span id="__span-6-12"><a id="__codelineno-6-12" name="__codelineno-6-12" href="hardware/2023/04/04/firtool/#__codelineno-6-12"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_R0_en<span class="p">;</span>
</span><span id="__span-6-13"><a id="__codelineno-6-13" name="__codelineno-6-13" href="hardware/2023/04/04/firtool/#__codelineno-6-13"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_R0_clk<span class="p">;</span>
</span><span id="__span-6-14"><a id="__codelineno-6-14" name="__codelineno-6-14" href="hardware/2023/04/04/firtool/#__codelineno-6-14"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_R0_data<span class="p">;</span>
</span><span id="__span-6-15"><a id="__codelineno-6-15" name="__codelineno-6-15" href="hardware/2023/04/04/firtool/#__codelineno-6-15"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">4</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_W0_addr<span class="p">;</span>
</span><span id="__span-6-16"><a id="__codelineno-6-16" name="__codelineno-6-16" href="hardware/2023/04/04/firtool/#__codelineno-6-16"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_W0_en<span class="p">;</span>
</span><span id="__span-6-17"><a id="__codelineno-6-17" name="__codelineno-6-17" href="hardware/2023/04/04/firtool/#__codelineno-6-17"></a><span class="w">  </span>wire<span class="w">  </span>mem_ext_W0_clk<span class="p">;</span>
</span><span id="__span-6-18"><a id="__codelineno-6-18" name="__codelineno-6-18" href="hardware/2023/04/04/firtool/#__codelineno-6-18"></a><span class="w">  </span>wire<span class="w"> </span><span class="o">[</span><span class="m">31</span>:0<span class="o">]</span><span class="w"> </span>mem_ext_W0_data<span class="p">;</span>
</span><span id="__span-6-19"><a id="__codelineno-6-19" name="__codelineno-6-19" href="hardware/2023/04/04/firtool/#__codelineno-6-19"></a><span class="w">  </span>mem_ext<span class="w"> </span>mem_ext<span class="w"> </span><span class="o">(</span>
</span><span id="__span-6-20"><a id="__codelineno-6-20" name="__codelineno-6-20" href="hardware/2023/04/04/firtool/#__codelineno-6-20"></a><span class="w">    </span>.R0_addr<span class="o">(</span>mem_ext_R0_addr<span class="o">)</span>,
</span><span id="__span-6-21"><a id="__codelineno-6-21" name="__codelineno-6-21" href="hardware/2023/04/04/firtool/#__codelineno-6-21"></a><span class="w">    </span>.R0_en<span class="o">(</span>mem_ext_R0_en<span class="o">)</span>,
</span><span id="__span-6-22"><a id="__codelineno-6-22" name="__codelineno-6-22" href="hardware/2023/04/04/firtool/#__codelineno-6-22"></a><span class="w">    </span>.R0_clk<span class="o">(</span>mem_ext_R0_clk<span class="o">)</span>,
</span><span id="__span-6-23"><a id="__codelineno-6-23" name="__codelineno-6-23" href="hardware/2023/04/04/firtool/#__codelineno-6-23"></a><span class="w">    </span>.R0_data<span class="o">(</span>mem_ext_R0_data<span class="o">)</span>,
</span><span id="__span-6-24"><a id="__codelineno-6-24" name="__codelineno-6-24" href="hardware/2023/04/04/firtool/#__codelineno-6-24"></a><span class="w">    </span>.W0_addr<span class="o">(</span>mem_ext_W0_addr<span class="o">)</span>,
</span><span id="__span-6-25"><a id="__codelineno-6-25" name="__codelineno-6-25" href="hardware/2023/04/04/firtool/#__codelineno-6-25"></a><span class="w">    </span>.W0_en<span class="o">(</span>mem_ext_W0_en<span class="o">)</span>,
</span><span id="__span-6-26"><a id="__codelineno-6-26" name="__codelineno-6-26" href="hardware/2023/04/04/firtool/#__codelineno-6-26"></a><span class="w">    </span>.W0_clk<span class="o">(</span>mem_ext_W0_clk<span class="o">)</span>,
</span><span id="__span-6-27"><a id="__codelineno-6-27" name="__codelineno-6-27" href="hardware/2023/04/04/firtool/#__codelineno-6-27"></a><span class="w">    </span>.W0_data<span class="o">(</span>mem_ext_W0_data<span class="o">)</span>
</span><span id="__span-6-28"><a id="__codelineno-6-28" name="__codelineno-6-28" href="hardware/2023/04/04/firtool/#__codelineno-6-28"></a><span class="w">  </span><span class="o">)</span><span class="p">;</span>
</span><span id="__span-6-29"><a id="__codelineno-6-29" name="__codelineno-6-29" href="hardware/2023/04/04/firtool/#__codelineno-6-29"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_R0_clk</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>R0_clk<span class="p">;</span>
</span><span id="__span-6-30"><a id="__codelineno-6-30" name="__codelineno-6-30" href="hardware/2023/04/04/firtool/#__codelineno-6-30"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_R0_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span><span class="s1">&#39;h1;</span>
</span><span id="__span-6-31"><a id="__codelineno-6-31" name="__codelineno-6-31" href="hardware/2023/04/04/firtool/#__codelineno-6-31"></a><span class="s1">  assign mem_ext_R0_addr = R0_addr;</span>
</span><span id="__span-6-32"><a id="__codelineno-6-32" name="__codelineno-6-32" href="hardware/2023/04/04/firtool/#__codelineno-6-32"></a><span class="s1">  assign R0_data = mem_ext_R0_data;</span>
</span><span id="__span-6-33"><a id="__codelineno-6-33" name="__codelineno-6-33" href="hardware/2023/04/04/firtool/#__codelineno-6-33"></a><span class="s1">  assign mem_ext_W0_clk = W0_clk;</span>
</span><span id="__span-6-34"><a id="__codelineno-6-34" name="__codelineno-6-34" href="hardware/2023/04/04/firtool/#__codelineno-6-34"></a><span class="s1">  assign mem_ext_W0_en = 1&#39;</span>h1<span class="p">;</span>
</span><span id="__span-6-35"><a id="__codelineno-6-35" name="__codelineno-6-35" href="hardware/2023/04/04/firtool/#__codelineno-6-35"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_W0_addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>W0_addr<span class="p">;</span>
</span><span id="__span-6-36"><a id="__codelineno-6-36" name="__codelineno-6-36" href="hardware/2023/04/04/firtool/#__codelineno-6-36"></a><span class="w">  </span>assign<span class="w"> </span><span class="nv">mem_ext_W0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>W0_data<span class="p">;</span>
</span><span id="__span-6-37"><a id="__codelineno-6-37" name="__codelineno-6-37" href="hardware/2023/04/04/firtool/#__codelineno-6-37"></a>endmodule
</span><span id="__span-6-38"><a id="__codelineno-6-38" name="__codelineno-6-38" href="hardware/2023/04/04/firtool/#__codelineno-6-38"></a>$<span class="w"> </span>cat<span class="w"> </span>Memory.conf
</span><span id="__span-6-39"><a id="__codelineno-6-39" name="__codelineno-6-39" href="hardware/2023/04/04/firtool/#__codelineno-6-39"></a>name<span class="w"> </span>mem_ext<span class="w"> </span>depth<span class="w"> </span><span class="m">32</span><span class="w"> </span>width<span class="w"> </span><span class="m">32</span><span class="w"> </span>ports<span class="w"> </span>write,read<span class="w">  </span>
</span></code></pre></div>
<p>下游工具读取 Memory.conf 去生成对应的 mem_ext 模块。这里只考虑了 Read Latency 为 1 的情况，如果是 Mem，就不会生成 BlackBox，毕竟参数名字是 sequential memory。</p>
<p>CIRCT firtool 也有类似的表现，只不过默认情况下就会用一个单独的模块：</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-7-1"><a id="__codelineno-7-1" name="__codelineno-7-1" href="hardware/2023/04/04/firtool/#__codelineno-7-1"></a><span class="k">module</span><span class="w"> </span><span class="n">Memory</span><span class="p">(</span><span class="w">  </span><span class="c1">// &lt;stdin&gt;:3:10</span>
</span><span id="__span-7-2"><a id="__codelineno-7-2" name="__codelineno-7-2" href="hardware/2023/04/04/firtool/#__codelineno-7-2"></a><span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">clock</span><span class="p">,</span><span class="w">  </span><span class="c1">// &lt;stdin&gt;:4:11</span>
</span><span id="__span-7-3"><a id="__codelineno-7-3" name="__codelineno-7-3" href="hardware/2023/04/04/firtool/#__codelineno-7-3"></a><span class="w">                </span><span class="n">reset</span><span class="p">,</span><span class="w">  </span><span class="c1">// &lt;stdin&gt;:5:11</span>
</span><span id="__span-7-4"><a id="__codelineno-7-4" name="__codelineno-7-4" href="hardware/2023/04/04/firtool/#__codelineno-7-4"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">raddr</span><span class="p">,</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:4:17</span>
</span><span id="__span-7-5"><a id="__codelineno-7-5" name="__codelineno-7-5" href="hardware/2023/04/04/firtool/#__codelineno-7-5"></a><span class="w">                </span><span class="n">waddr</span><span class="p">,</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:7:17</span>
</span><span id="__span-7-6"><a id="__codelineno-7-6" name="__codelineno-7-6" href="hardware/2023/04/04/firtool/#__codelineno-7-6"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">wdata</span><span class="p">,</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:8:17</span>
</span><span id="__span-7-7"><a id="__codelineno-7-7" name="__codelineno-7-7" href="hardware/2023/04/04/firtool/#__codelineno-7-7"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rdata</span><span class="w">   </span><span class="c1">// src/main/scala/Memory.scala:5:17</span>
</span><span id="__span-7-8"><a id="__codelineno-7-8" name="__codelineno-7-8" href="hardware/2023/04/04/firtool/#__codelineno-7-8"></a><span class="p">);</span>
</span><span id="__span-7-9"><a id="__codelineno-7-9" name="__codelineno-7-9" href="hardware/2023/04/04/firtool/#__codelineno-7-9"></a>
</span><span id="__span-7-10"><a id="__codelineno-7-10" name="__codelineno-7-10" href="hardware/2023/04/04/firtool/#__codelineno-7-10"></a><span class="w">  </span><span class="n">mem_combMem</span><span class="w"> </span><span class="n">mem_ext</span><span class="w"> </span><span class="p">(</span><span class="w"> </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-11"><a id="__codelineno-7-11" name="__codelineno-7-11" href="hardware/2023/04/04/firtool/#__codelineno-7-11"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_addr</span><span class="w"> </span><span class="p">(</span><span class="n">raddr</span><span class="p">),</span>
</span><span id="__span-7-12"><a id="__codelineno-7-12" name="__codelineno-7-12" href="hardware/2023/04/04/firtool/#__codelineno-7-12"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_en</span><span class="w">   </span><span class="p">(</span><span class="mh">1&#39;h1</span><span class="p">),</span><span class="w">    </span><span class="c1">// &lt;stdin&gt;:3:10</span>
</span><span id="__span-7-13"><a id="__codelineno-7-13" name="__codelineno-7-13" href="hardware/2023/04/04/firtool/#__codelineno-7-13"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_clk</span><span class="w">  </span><span class="p">(</span><span class="n">clock</span><span class="p">),</span>
</span><span id="__span-7-14"><a id="__codelineno-7-14" name="__codelineno-7-14" href="hardware/2023/04/04/firtool/#__codelineno-7-14"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_addr</span><span class="w"> </span><span class="p">(</span><span class="n">waddr</span><span class="p">),</span>
</span><span id="__span-7-15"><a id="__codelineno-7-15" name="__codelineno-7-15" href="hardware/2023/04/04/firtool/#__codelineno-7-15"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_en</span><span class="w">   </span><span class="p">(</span><span class="mh">1&#39;h1</span><span class="p">),</span><span class="w">    </span><span class="c1">// &lt;stdin&gt;:3:10</span>
</span><span id="__span-7-16"><a id="__codelineno-7-16" name="__codelineno-7-16" href="hardware/2023/04/04/firtool/#__codelineno-7-16"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_clk</span><span class="w">  </span><span class="p">(</span><span class="n">clock</span><span class="p">),</span>
</span><span id="__span-7-17"><a id="__codelineno-7-17" name="__codelineno-7-17" href="hardware/2023/04/04/firtool/#__codelineno-7-17"></a><span class="w">    </span><span class="p">.</span><span class="n">W0_data</span><span class="w"> </span><span class="p">(</span><span class="n">wdata</span><span class="p">),</span>
</span><span id="__span-7-18"><a id="__codelineno-7-18" name="__codelineno-7-18" href="hardware/2023/04/04/firtool/#__codelineno-7-18"></a><span class="w">    </span><span class="p">.</span><span class="n">R0_data</span><span class="w"> </span><span class="p">(</span><span class="n">rdata</span><span class="p">)</span>
</span><span id="__span-7-19"><a id="__codelineno-7-19" name="__codelineno-7-19" href="hardware/2023/04/04/firtool/#__codelineno-7-19"></a><span class="w">  </span><span class="p">);</span>
</span><span id="__span-7-20"><a id="__codelineno-7-20" name="__codelineno-7-20" href="hardware/2023/04/04/firtool/#__codelineno-7-20"></a><span class="k">endmodule</span>
</span><span id="__span-7-21"><a id="__codelineno-7-21" name="__codelineno-7-21" href="hardware/2023/04/04/firtool/#__codelineno-7-21"></a>
</span><span id="__span-7-22"><a id="__codelineno-7-22" name="__codelineno-7-22" href="hardware/2023/04/04/firtool/#__codelineno-7-22"></a><span class="k">module</span><span class="w"> </span><span class="n">mem_combMem</span><span class="p">(</span><span class="w"> </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-23"><a id="__codelineno-7-23" name="__codelineno-7-23" href="hardware/2023/04/04/firtool/#__codelineno-7-23"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">R0_addr</span><span class="p">,</span>
</span><span id="__span-7-24"><a id="__codelineno-7-24" name="__codelineno-7-24" href="hardware/2023/04/04/firtool/#__codelineno-7-24"></a><span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">R0_en</span><span class="p">,</span>
</span><span id="__span-7-25"><a id="__codelineno-7-25" name="__codelineno-7-25" href="hardware/2023/04/04/firtool/#__codelineno-7-25"></a><span class="w">                </span><span class="n">R0_clk</span><span class="p">,</span>
</span><span id="__span-7-26"><a id="__codelineno-7-26" name="__codelineno-7-26" href="hardware/2023/04/04/firtool/#__codelineno-7-26"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">W0_addr</span><span class="p">,</span>
</span><span id="__span-7-27"><a id="__codelineno-7-27" name="__codelineno-7-27" href="hardware/2023/04/04/firtool/#__codelineno-7-27"></a><span class="w">  </span><span class="k">input</span><span class="w">         </span><span class="n">W0_en</span><span class="p">,</span>
</span><span id="__span-7-28"><a id="__codelineno-7-28" name="__codelineno-7-28" href="hardware/2023/04/04/firtool/#__codelineno-7-28"></a><span class="w">                </span><span class="n">W0_clk</span><span class="p">,</span>
</span><span id="__span-7-29"><a id="__codelineno-7-29" name="__codelineno-7-29" href="hardware/2023/04/04/firtool/#__codelineno-7-29"></a><span class="w">  </span><span class="k">input</span><span class="w">  </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">W0_data</span><span class="p">,</span>
</span><span id="__span-7-30"><a id="__codelineno-7-30" name="__codelineno-7-30" href="hardware/2023/04/04/firtool/#__codelineno-7-30"></a><span class="w">  </span><span class="k">output</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">R0_data</span>
</span><span id="__span-7-31"><a id="__codelineno-7-31" name="__codelineno-7-31" href="hardware/2023/04/04/firtool/#__codelineno-7-31"></a><span class="p">);</span>
</span><span id="__span-7-32"><a id="__codelineno-7-32" name="__codelineno-7-32" href="hardware/2023/04/04/firtool/#__codelineno-7-32"></a>
</span><span id="__span-7-33"><a id="__codelineno-7-33" name="__codelineno-7-33" href="hardware/2023/04/04/firtool/#__codelineno-7-33"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">Memory</span><span class="p">[</span><span class="mh">0</span><span class="o">:</span><span class="mh">31</span><span class="p">];</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-34"><a id="__codelineno-7-34" name="__codelineno-7-34" href="hardware/2023/04/04/firtool/#__codelineno-7-34"></a><span class="w">  </span><span class="kt">reg</span><span class="w">        </span><span class="n">_GEN</span><span class="p">;</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-35"><a id="__codelineno-7-35" name="__codelineno-7-35" href="hardware/2023/04/04/firtool/#__codelineno-7-35"></a><span class="w">  </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">4</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">_GEN_0</span><span class="p">;</span><span class="w">    </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-36"><a id="__codelineno-7-36" name="__codelineno-7-36" href="hardware/2023/04/04/firtool/#__codelineno-7-36"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">R0_clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-37"><a id="__codelineno-7-37" name="__codelineno-7-37" href="hardware/2023/04/04/firtool/#__codelineno-7-37"></a><span class="w">    </span><span class="n">_GEN</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R0_en</span><span class="p">;</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-38"><a id="__codelineno-7-38" name="__codelineno-7-38" href="hardware/2023/04/04/firtool/#__codelineno-7-38"></a><span class="w">    </span><span class="n">_GEN_0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">R0_addr</span><span class="p">;</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-39"><a id="__codelineno-7-39" name="__codelineno-7-39" href="hardware/2023/04/04/firtool/#__codelineno-7-39"></a><span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="c1">// always @(posedge)</span>
</span><span id="__span-7-40"><a id="__codelineno-7-40" name="__codelineno-7-40" href="hardware/2023/04/04/firtool/#__codelineno-7-40"></a><span class="w">  </span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">W0_clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">    </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-41"><a id="__codelineno-7-41" name="__codelineno-7-41" href="hardware/2023/04/04/firtool/#__codelineno-7-41"></a><span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">W0_en</span><span class="p">)</span><span class="w">  </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-42"><a id="__codelineno-7-42" name="__codelineno-7-42" href="hardware/2023/04/04/firtool/#__codelineno-7-42"></a><span class="w">      </span><span class="n">Memory</span><span class="p">[</span><span class="n">W0_addr</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">W0_data</span><span class="p">;</span><span class="w">   </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-43"><a id="__codelineno-7-43" name="__codelineno-7-43" href="hardware/2023/04/04/firtool/#__codelineno-7-43"></a><span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="c1">// always @(posedge)</span>
</span><span id="__span-7-44"><a id="__codelineno-7-44" name="__codelineno-7-44" href="hardware/2023/04/04/firtool/#__codelineno-7-44"></a><span class="w">  </span><span class="k">assign</span><span class="w"> </span><span class="n">R0_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">_GEN</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">Memory</span><span class="p">[</span><span class="n">_GEN_0</span><span class="p">]</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">32</span><span class="p">&#39;</span><span class="n">bx</span><span class="p">;</span><span class="w">   </span><span class="c1">// src/main/scala/Memory.scala:10:24</span>
</span><span id="__span-7-45"><a id="__codelineno-7-45" name="__codelineno-7-45" href="hardware/2023/04/04/firtool/#__codelineno-7-45"></a><span class="k">endmodule</span>
</span></code></pre></div>
<p>firtool 也支持 <code>-repl-seq-mem</code> 参数，用法和输出与 Scala FIRRTL Compiler 类似。</p>
<p>我最近也写了一个小工具：<a href="https://github.com/jiegec/chisel-memory-lower">chisel-memory-lower</a>来解析生成的 conf 文件，生成对应的 BlackBox。</p>
<h4 id="_4"><a class="toclink" href="hardware/2023/04/04/firtool/#_4">复杂组合逻辑</a></h4>
<p>再来看 Hardfloat 的例子。代码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-8-1"><a id="__codelineno-8-1" name="__codelineno-8-1" href="hardware/2023/04/04/firtool/#__codelineno-8-1"></a><span class="kd">val</span><span class="w"> </span><span class="n">exp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="p">(</span><span class="n">expWidth</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">sigWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">,</span><span class="w"> </span><span class="n">sigWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span>
</span><span id="__span-8-2"><a id="__codelineno-8-2" name="__codelineno-8-2" href="hardware/2023/04/04/firtool/#__codelineno-8-2"></a><span class="kd">val</span><span class="w"> </span><span class="n">isZero</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">exp</span><span class="p">(</span><span class="n">expWidth</span><span class="p">,</span><span class="w"> </span><span class="n">expWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="mi">0</span><span class="p">.</span><span class="nc">U</span>
</span><span id="__span-8-3"><a id="__codelineno-8-3" name="__codelineno-8-3" href="hardware/2023/04/04/firtool/#__codelineno-8-3"></a><span class="kd">val</span><span class="w"> </span><span class="n">isSpecial</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">exp</span><span class="p">(</span><span class="n">expWidth</span><span class="p">,</span><span class="w"> </span><span class="n">expWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">===</span><span class="w"> </span><span class="mi">3</span><span class="p">.</span><span class="nc">U</span>
</span><span id="__span-8-4"><a id="__codelineno-8-4" name="__codelineno-8-4" href="hardware/2023/04/04/firtool/#__codelineno-8-4"></a>
</span><span id="__span-8-5"><a id="__codelineno-8-5" name="__codelineno-8-5" href="hardware/2023/04/04/firtool/#__codelineno-8-5"></a><span class="kd">val</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Wire</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">RawFloat</span><span class="p">(</span><span class="n">expWidth</span><span class="p">,</span><span class="w"> </span><span class="n">sigWidth</span><span class="p">))</span>
</span><span id="__span-8-6"><a id="__codelineno-8-6" name="__codelineno-8-6" href="hardware/2023/04/04/firtool/#__codelineno-8-6"></a><span class="n">out</span><span class="p">.</span><span class="n">isNaN</span><span class="w">  </span><span class="o">:=</span><span class="w"> </span><span class="n">isSpecial</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w">   </span><span class="n">exp</span><span class="p">(</span><span class="n">expWidth</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="mi">2</span><span class="p">)</span>
</span></code></pre></div>
<p>Scala FIRRTL Compiler:</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-9-1"><a id="__codelineno-9-1" name="__codelineno-9-1" href="hardware/2023/04/04/firtool/#__codelineno-9-1"></a><span class="n">wire</span><span class="w"> </span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">0</span><span class="p">]</span><span class="w"> </span><span class="n">rawA_exp</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mi">31</span><span class="p">:</span><span class="mi">23</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 51:21]</span>
</span><span id="__span-9-2"><a id="__codelineno-9-2" name="__codelineno-9-2" href="hardware/2023/04/04/firtool/#__codelineno-9-2"></a><span class="n">wire</span><span class="w">  </span><span class="n">rawA_isZero</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA_exp</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">6</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">3</span><span class="ss">&#39;h0</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 52:53]</span>
</span><span id="__span-9-3"><a id="__codelineno-9-3" name="__codelineno-9-3" href="hardware/2023/04/04/firtool/#__codelineno-9-3"></a><span class="n">wire</span><span class="w">  </span><span class="n">rawA_isSpecial</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA_exp</span><span class="p">[</span><span class="mi">8</span><span class="p">:</span><span class="mi">7</span><span class="p">]</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">2</span><span class="ss">&#39;h3</span><span class="p">;</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 53:53]</span>
</span><span id="__span-9-4"><a id="__codelineno-9-4" name="__codelineno-9-4" href="hardware/2023/04/04/firtool/#__codelineno-9-4"></a><span class="n">wire</span><span class="w">  </span><span class="n">rawA__isNaN</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA_isSpecial</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="n">rawA_exp</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 56:33]</span>
</span></code></pre></div>
<p>基本是忠实的翻译。</p>
<p>CIRCT Firtool:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-10-1"><a id="__codelineno-10-1" name="__codelineno-10-1" href="hardware/2023/04/04/firtool/#__codelineno-10-1"></a><span class="kt">wire</span><span class="w">        </span><span class="n">rawA_isNaN</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">io_a</span><span class="p">[</span><span class="mh">31</span><span class="o">:</span><span class="mh">30</span><span class="p">]))</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mh">29</span><span class="p">];</span><span class="w">   </span><span class="c1">// submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}, :56:{33,41}</span>
</span></code></pre></div>
<p>可以看到，这里对代码进行了变换，把 <code>=== 3.U</code> 变成了 AND，不再忠实原来的代码，而是采取了更加间接的表达方式。</p>
<p>再看一个类似的例子，源码：</p>
<div class="language-scala highlight"><pre><span></span><code><span id="__span-11-1"><a id="__codelineno-11-1" name="__codelineno-11-1" href="hardware/2023/04/04/firtool/#__codelineno-11-1"></a><span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">signProd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA</span><span class="p">.</span><span class="n">sign</span><span class="w"> </span><span class="n">^</span><span class="w"> </span><span class="n">rawB</span><span class="p">.</span><span class="n">sign</span><span class="w"> </span><span class="n">^</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">op</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
</span></code></pre></div>
<p>Scala FIRRTL Compiler:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-12-1"><a id="__codelineno-12-1" name="__codelineno-12-1" href="hardware/2023/04/04/firtool/#__codelineno-12-1"></a><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">rawA__sign</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mh">32</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 59:25]</span>
</span><span id="__span-12-2"><a id="__codelineno-12-2" name="__codelineno-12-2" href="hardware/2023/04/04/firtool/#__codelineno-12-2"></a><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">rawB__sign</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_b</span><span class="p">[</span><span class="mh">32</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala 59:25]</span>
</span><span id="__span-12-3"><a id="__codelineno-12-3" name="__codelineno-12-3" href="hardware/2023/04/04/firtool/#__codelineno-12-3"></a><span class="w">  </span><span class="kt">wire</span><span class="w">  </span><span class="n">signProd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">rawA__sign</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">rawB__sign</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">io_op</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span><span class="w"> </span><span class="c1">// @[submodules/berkeley-hardfloat/src/main/scala/MulAddRecFN.scala 96:42]</span>
</span></code></pre></div>
<p>CIRCT firtool:</p>
<div class="language-verilog highlight"><pre><span></span><code><span id="__span-13-1"><a id="__codelineno-13-1" name="__codelineno-13-1" href="hardware/2023/04/04/firtool/#__codelineno-13-1"></a><span class="w">  </span><span class="kt">wire</span><span class="w">        </span><span class="n">signProd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">io_a</span><span class="p">[</span><span class="mh">32</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">io_b</span><span class="p">[</span><span class="mh">32</span><span class="p">]</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="n">io_op</span><span class="p">[</span><span class="mh">1</span><span class="p">];</span><span class="w">    </span><span class="c1">// submodules/berkeley-hardfloat/src/main/scala/MulAddRecFN.scala:96:{42,49}, submodules/berkeley-hardfloat/src/main/scala/rawFloatFromRecFN.scala:59:25</span>
</span></code></pre></div>
<p>可以看到，CIRCT firtool 比较倾向于内联一些简单的连线。当然了，这个不是绝对的，通过修改命令行参数，可能得到不同的结果。</p>
<h4 id="rocket-chip"><a class="toclink" href="hardware/2023/04/04/firtool/#rocket-chip">Rocket Chip</a></h4>
<p>在 rocket-chip-vcu128 项目中测试了一下，迁移到 CIRCT firtool 比较简单，只需要把 FirrtlMain 的调用改成直接运行 firtool。但是，在综合的时候，发现 Vivado 无法推断出一个 SyncReadMem，导致 LUT 和 Register 占用特别多。解决思路有两个：</p>
<ol>
<li>利用上面所说的 <code>--repl-seq-mem</code> 生成 BlackBox，然后生成 XPM Macro 接起来</li>
<li>添加 <code>--lower-memories</code> 参数，简化 SRAM，然后 Vivado 就可以识别出来了。</li>
</ol>
<h4 id="_5"><a class="toclink" href="hardware/2023/04/04/firtool/#_5">速度</a></h4>
<p>运行大项目的时候，Scala FIRRTL Compiler 的速度明显比 CIRCT Firtool 慢，体验还是不错的。</p>

    <nav class="md-post__action">
      <a href="hardware/2023/04/04/firtool/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
        <article class="md-post md-post--excerpt">
  <header class="md-post__header">
    
    <div class="md-post__meta md-meta">
      <ul class="md-meta__list">
        <li class="md-meta__item">
          <time datetime="2023-03-23 00:00:00">2023年3月23日</time></li>
        
          <li class="md-meta__item">
            分类于
            
              <a href="category/hardware/" class="md-meta__link">hardware</a></li>
        
        
          
          <li class="md-meta__item">
            
              需要 12 分钟阅读时间
            
          </li>
        
      </ul>
      
    </div>
  </header>
  <div class="md-post__content md-typeset">
    <h2 id="_1"><a class="toclink" href="hardware/2023/03/23/core-cosim/">单核处理器的协同仿真</a></h2>
<h3 id="_2"><a class="toclink" href="hardware/2023/03/23/core-cosim/#_2">背景</a></h3>
<p>今年的龙芯杯又开始报名了，我来写一篇关于协同仿真（cosim）的博客蹭蹭热度。下面的内容参考了一些已有的协同仿真的框架，例如 <a href="https://ibex-core.readthedocs.io/en/latest/03_reference/cosim.html">ibex co-sim</a> 和 <a href="https://github.com/OpenXiangShan/difftest">OpenXiangShan/difftest</a>。</p>
<h3 id="_3"><a class="toclink" href="hardware/2023/03/23/core-cosim/#_3">协同仿真</a></h3>
<p>RTL 层次的协同仿真可以做不同层次的，这里讨论的是指令提交层次，具体来讲，就是把 CPU 和一个模拟器放在一起协同仿真，检查每条指令执行完以后的状态是否一致。基于代码样例的测试虽然可以覆盖很多情况，但是如果出了错误，报错的地方不一定是出现问题的地方，有些时候就需要往回找很久，才能找到刚出现问题的地方。软件上，大家经常苦于内存错误，经常找不到刚出现溢出的地方，所以要用 valgrind 或者 asan 等工具来直接定位第一次出错的地方。硬件上也是类似，为了精确定位到出错的波形，可以用 cosim。</p>
<p>cosim 是怎么工作的呢？模拟器是软件实现的，它原子地执行一条条指令，同时记录下当前的状态，例如寄存器的取值、内存的状态等等。如果可以让 CPU 和模拟器锁步运行，也就是 CPU 执行一条指令，模拟器执行一条指令，然后比对状态，一旦出现不一致，就直接报错。但实际上 CPU 可能会更加复杂，因为它指令的执行拆分成了很多部分，需要针对流水线进行一些修改，使得它可以生成一个匹配模拟器的原子的执行流。</p>
<p>整体的工作流程如下：</p>
<ol>
<li>选择一个模拟器，自己写或者使用一个现成的。考虑到模拟器实现的功能和 CPU 不一定一致，有时候需要修改模拟器的源码，所以可以考虑使用一些现成的开源软件，如果是为了 cosim 设计的就更好了。</li>
<li>找到模拟器的单步执行接口，并且让模拟器可以把内部状态暴露出来。这一步可能需要修改源代码。</li>
<li>修改 RTL，把指令的提交信息、寄存器堆的内容通过一些方法传递出来。</li>
<li>修改仿真顶层，每当指令提交的时候，单步执行模拟器，然后比对双方的状态。</li>
</ol>
<h3 id="_4"><a class="toclink" href="hardware/2023/03/23/core-cosim/#_4">模拟器</a></h3>
<p>选择模拟器，要根据你所实现的指令集来选择。下面以 Spike 为例，用来和 RISC-V CPU 进行协同仿真。spike 实现了比较完整的 RISC-V 指令集，并且以库的形式提供了它的 API，但还需要一些修改，让它更加适合协同仿真。这一部分参考了 <a href="https://ibex-core.readthedocs.io/en/latest/03_reference/cosim.html">ibex co-sim</a>的文档。</p>
<p>首先，spike 提供了 step 函数，就是我们想要的单步执行。但是，spike 的 step 在遇到异常或者中断的时候也会返回，但实际上在处理器一侧，通常异常是单独处理的，所以这时候就要修改 spike 的 step 函数，如果遇到异常了，继续执行，直到执行了一条指令为止。与此同时，spike 没有记录最后一次执行的指令的 pc，只记录了下一个 PC，那么在发生异常的时候，就不会记录异常处理的第一条指令的 PC，这里也要进行针对性的修改。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="hardware/2023/03/23/core-cosim/#__codelineno-0-1"></a><span class="n">state</span><span class="p">.</span><span class="n">last_inst_pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">pc</span><span class="p">;</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="hardware/2023/03/23/core-cosim/#__codelineno-0-2"></a><span class="n">pc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">execute_insn_logged</span><span class="p">(</span><span class="n">this</span><span class="p">,</span><span class="w"> </span><span class="n">pc</span><span class="p">,</span><span class="w"> </span><span class="n">fetch</span><span class="p">);</span>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="hardware/2023/03/23/core-cosim/#__codelineno-0-3"></a><span class="n">advance_pc</span><span class="p">();</span>
</span></code></pre></div>
<p>做了这些修改以后，就足够在 cosim 中运行一些简单的程序了。</p>
<h3 id="_5"><a class="toclink" href="hardware/2023/03/23/core-cosim/#_5">处理器</a></h3>
<p>接下来，需要修改处理器，让它可以汇报每个周期完成执行的指令情况，具体的格式因实现而异，最后都需要把这些信息暴露给仿真顶层，可能的方法有：</p>
<ol>
<li>通过多级的 module output 一路传到顶层，最终是顶层模块的输出信号。这种方法改动比较大，而且麻烦。</li>
<li>通过 DPI 函数，每个周期调用一次，把信息通过 DPI 的参数传递给 C 函数。这种方法比较推荐。</li>
<li>通过仿真器的功能，例如 verilator 可以通过添加注释的方法，把信号暴露出去。</li>
</ol>
<p>仿真顶层拿到信息以后，就可以进行 cosim 了：CPU 执行一条指令，就让模拟器也 step 一步，然后比较二者的状态。状态怎么比对呢？常见的有通用寄存器，RISC-V 的 CSR。既可以通过记录寄存器堆的写入来比对，又可以直接把整个寄存器堆的内容导出来比对。实际上这些部分的性能影响都是很小的。</p>
<p>那么，内存怎么比对呢？对于简单的顺序处理器，读写也是顺序的，那么可以把读写的日志放到一个队列 deque 中，然后让模拟器也记录下内存的读写，从 deque 进行 pop 和比对。但实际情况可能会比较复杂，例如更复杂的处理器里可能会出现乱序访存等情况，同时处理器还可能会进行写合并等操作，这时候就需要在仿真顶层做一些匹配和合并的操作。实在觉得麻烦，也可以先不管内存，直接比对寄存器，也足够定位很多内存问题，因为 RISC-V 读内存总是要加载到寄存器中的。</p>
<h3 id="_6"><a class="toclink" href="hardware/2023/03/23/core-cosim/#_6">特殊情况</a></h3>
<p>实现了前面的部分，就可以跑很多程序了，但是对于一些复杂的程序，例如 Linux，还缺少一样东西：外设和中断。能想到的第一种方法就是，用 C 代码再写一个外设的模型，然后接到模拟器的虚拟总线上。但是中断就会比较麻烦，因为中断的时机比较难保证同步，所以通常的方法是，把模拟器的中断处理关掉，当 CPU 发送 trap 的时候，让模拟器也发生一次 trap。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-1-1"><a id="__codelineno-1-1" name="__codelineno-1-1" href="hardware/2023/03/23/core-cosim/#__codelineno-1-1"></a><span class="c1">// handle trap</span>
</span><span id="__span-1-2"><a id="__codelineno-1-2" name="__codelineno-1-2" href="hardware/2023/03/23/core-cosim/#__codelineno-1-2"></a><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">interrupt</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-1-3"><a id="__codelineno-1-3" name="__codelineno-1-3" href="hardware/2023/03/23/core-cosim/#__codelineno-1-3"></a><span class="w">  </span><span class="n">trap_t</span><span class="w"> </span><span class="n">trap</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">0x8000000000000000</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="n">interrupt</span><span class="p">;</span>
</span><span id="__span-1-4"><a id="__codelineno-1-4" name="__codelineno-1-4" href="hardware/2023/03/23/core-cosim/#__codelineno-1-4"></a><span class="w">  </span><span class="n">proc</span><span class="o">-&gt;</span><span class="n">take_trap</span><span class="p">(</span><span class="n">trap</span><span class="p">,</span><span class="w"> </span><span class="n">proc</span><span class="o">-&gt;</span><span class="n">get_state</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">);</span>
</span><span id="__span-1-5"><a id="__codelineno-1-5" name="__codelineno-1-5" href="hardware/2023/03/23/core-cosim/#__codelineno-1-5"></a><span class="w">  </span><span class="n">interrupt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">;</span>
</span><span id="__span-1-6"><a id="__codelineno-1-6" name="__codelineno-1-6" href="hardware/2023/03/23/core-cosim/#__codelineno-1-6"></a><span class="p">}</span>
</span></code></pre></div>
<p>但有一些外设不容易保证完全一致，例如 mtime 读取时间，很难保证 CPU 里读取的时间值和模拟器里的 mtime 一致。这时候就可以采用另一个办法：记录所有对外设的 load 指令，因为有副作用的关系，一定是顺序的，这时候就可以像前面提到的队列的方式，CPU 进行 uncached load 的时候，就把 load 的地址、数据和长度记录到队列中，当模拟器也要进行 load 的时候，匹配上地址和长度，返回数据。</p>
<div class="language-c highlight"><pre><span></span><code><span id="__span-2-1"><a id="__codelineno-2-1" name="__codelineno-2-1" href="hardware/2023/03/23/core-cosim/#__codelineno-2-1"></a><span class="c1">// match rtl uncached load event</span>
</span><span id="__span-2-2"><a id="__codelineno-2-2" name="__codelineno-2-2" href="hardware/2023/03/23/core-cosim/#__codelineno-2-2"></a><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">uncached_load_events</span><span class="p">.</span><span class="n">empty</span><span class="p">())</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-3"><a id="__codelineno-2-3" name="__codelineno-2-3" href="hardware/2023/03/23/core-cosim/#__codelineno-2-3"></a><span class="w">  </span><span class="n">uncached_load_event</span><span class="w"> </span><span class="n">ev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">uncached_load_events</span><span class="p">.</span><span class="n">front</span><span class="p">();</span>
</span><span id="__span-2-4"><a id="__codelineno-2-4" name="__codelineno-2-4" href="hardware/2023/03/23/core-cosim/#__codelineno-2-4"></a><span class="w">  </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">ev</span><span class="p">.</span><span class="n">addr</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="n">ev</span><span class="p">.</span><span class="n">len</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="n">len</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
</span><span id="__span-2-5"><a id="__codelineno-2-5" name="__codelineno-2-5" href="hardware/2023/03/23/core-cosim/#__codelineno-2-5"></a><span class="w">    </span><span class="n">memcpy</span><span class="p">(</span><span class="n">bytes</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ev</span><span class="p">.</span><span class="n">data</span><span class="p">,</span><span class="w"> </span><span class="n">len</span><span class="p">);</span>
</span><span id="__span-2-6"><a id="__codelineno-2-6" name="__codelineno-2-6" href="hardware/2023/03/23/core-cosim/#__codelineno-2-6"></a><span class="w">    </span><span class="n">uncached_load_events</span><span class="p">.</span><span class="n">pop_front</span><span class="p">();</span>
</span><span id="__span-2-7"><a id="__codelineno-2-7" name="__codelineno-2-7" href="hardware/2023/03/23/core-cosim/#__codelineno-2-7"></a><span class="w">    </span><span class="k">return</span><span class="w"> </span><span class="nb">true</span><span class="p">;</span>
</span><span id="__span-2-8"><a id="__codelineno-2-8" name="__codelineno-2-8" href="hardware/2023/03/23/core-cosim/#__codelineno-2-8"></a><span class="w">  </span><span class="p">}</span>
</span><span id="__span-2-9"><a id="__codelineno-2-9" name="__codelineno-2-9" href="hardware/2023/03/23/core-cosim/#__codelineno-2-9"></a><span class="p">}</span>
</span></code></pre></div>
<p>但这样实际上就假设了外设实现是正确的。如果还需要验证外设实现是否正确，需要结合两种方法，对于不确定结果的 load（例如 mtime），就按照 CPU 的结果来，否则就用 C 实现的外设模型进行比对。</p>
<p>除了这些意外，处理器实现的 feature 可能会和模拟器有一些出入，这些都比较容易解决，直接修改代码，屏蔽掉没有实现的功能，保持一致即可。</p>
<h3 id="chatgptbard"><a class="toclink" href="hardware/2023/03/23/core-cosim/#chatgptbard">ChatGPT/Bard 的回复</a></h3>
<p>提问：</p>
<p>How can I verify my RISC-V processor design via co-simulation with spike?</p>
<p>ChatGPT:</p>
<p>Co-simulation with Spike can be a great way to verify your RISC-V processor design. Here's a high-level overview of the process:</p>
<ol>
<li>
<p>Write a testbench: You'll need to create a testbench that can generate inputs to your processor and check the outputs. This testbench can be written in any language you prefer, but most people use a hardware description language like Verilog or VHDL.</p>
</li>
<li>
<p>Connect your processor to Spike: To run a co-simulation with Spike, you'll need to connect your processor design to Spike using a TLM (transaction-level modeling) interface. Spike has a built-in TLM interface called the "Spike External Debug Interface" (S-EDI) that you can use.</p>
</li>
</ol>
<p>注：查不到 Spike External Debug Interface</p>
<ol>
<li>
<p>Configure the co-simulation: You'll need to configure the co-simulation by specifying the parameters of your processor design and Spike, such as the clock frequency and the reset signal.</p>
</li>
<li>
<p>Run the simulation: Once your testbench is written, your processor is connected to Spike, and the co-simulation is configured, you can run the simulation. Your testbench will generate inputs to your processor, which will be processed by Spike and your processor design. The output of your processor will be checked by your testbench to verify that it's correct.</p>
</li>
<li>
<p>Debug any issues: If you encounter any issues during the simulation, you'll need to debug them. This can involve looking at waveforms or logs to understand where things went wrong.</p>
</li>
</ol>
<p>Here are some more detailed steps to follow:</p>
<ol>
<li>
<p>Write your testbench in Verilog or VHDL. Your testbench should be able to generate inputs to your processor design and check the outputs. You can use any verification methodology you prefer, such as directed tests or random tests.</p>
</li>
<li>
<p>Connect your processor design to Spike using the S-EDI interface. The S-EDI interface is a TLM interface that allows Spike to communicate with your processor design. You'll need to instantiate the S-EDI module in your testbench and connect it to your processor design. You can find more information about the S-EDI interface in the Spike documentation.</p>
</li>
<li>
<p>Configure the co-simulation. You'll need to specify the clock frequency and reset signal for your processor design and Spike. You may also need to specify other parameters, such as the memory map for your processor design.</p>
</li>
<li>
<p>Run the simulation. Once your testbench is written, your processor is connected to Spike, and the co-simulation is configured, you can run the simulation. You can use a simulator like ModelSim or QuestaSim to run the simulation.</p>
</li>
<li>
<p>Debug any issues. If you encounter any issues during the simulation, you'll need to debug them. You can use the waveform viewer in your simulator to understand what's happening in your design. You can also use the Spike debugger to debug your processor design. The Spike debugger allows you to step through your code and examine the processor state.</p>
</li>
</ol>
<p>By following these steps, you can use co-simulation with Spike to verify your RISC-V processor design.</p>
<p>Bard:</p>
<p>Co-simulation is a technique used in verification to run two or more models of a system in lockstep, with each model executing a different part of the system. This allows the models to be used together to verify that the system behaves as expected.</p>
<p>To co-simulate your RISC-V processor design with Spike, you will need to create a model of your processor in Spike and a model of the system that your processor will be embedded in. You will then need to configure the two models to run in lockstep, with each model communicating with the other through a shared memory buffer.</p>
<p>Once the co-simulation is running, you can use it to verify that your processor design behaves as expected. You can do this by running test cases on the system model and observing the behavior of your processor model. If the processor model behaves as expected, then you can be confident that your design is correct.</p>
<p>Here are some of the benefits of using co-simulation:</p>
<ul>
<li>It can help you to find errors in your design early in the development process.</li>
<li>It can help you to verify that your design meets the requirements of the system that it will be embedded in.</li>
<li>It can help you to optimize your design for performance and power consumption.</li>
</ul>
<p>Here are some of the challenges of using co-simulation:</p>
<ul>
<li>It can be difficult to create accurate models of both your processor and the system that it will be embedded in.</li>
<li>It can be difficult to configure the co-simulation to run in lockstep.</li>
<li>It can be difficult to interpret the results of the co-simulation.</li>
</ul>
<p>Overall, co-simulation is a powerful technique that can be used to verify your RISC-V processor design. However, it is important to be aware of the challenges involved in using co-simulation.</p>
<h3 id="_7"><a class="toclink" href="hardware/2023/03/23/core-cosim/#_7">多核</a></h3>
<p>以上的方法都是针对单核 CPU 进行协同仿真的，但多核会更加复杂，多核涉及到不同核心之间的同步、通信等等，很难把一个周期精确的 CPU 和一个不精确的模拟器匹配起来。香山提供了一个思路：<a href="https://github.com/OpenXiangShan/XiangShan-doc/blob/main/slides/20210624-RVWC-SMP-Difftest%20%E6%94%AF%E6%8C%81%E5%A4%9A%E5%A4%84%E7%90%86%E5%99%A8%E7%9A%84%E5%B7%AE%E5%88%86%E6%B5%8B%E8%AF%95%E6%96%B9%E6%B3%95.pdf">https://github.com/OpenXiangShan/XiangShan-doc/blob/main/slides/20210624-RVWC-SMP-Difftest%20%E6%94%AF%E6%8C%81%E5%A4%9A%E5%A4%84%E7%90%86%E5%99%A8%E7%9A%84%E5%B7%AE%E5%88%86%E6%B5%8B%E8%AF%95%E6%96%B9%E6%B3%95.pdf</a></p>

    <nav class="md-post__action">
      <a href="hardware/2023/03/23/core-cosim/">
        继续阅读
      </a>
    </nav>
  </div>
</article>
      
      
        



<nav class="md-pagination">
  <span class="md-pagination__current">1</span> <a class="md-pagination__link" href="page/2/">2</a> <a class="md-pagination__link" href="page/3/">3</a> <span class="md-pagination__dots">..</span> <a class="md-pagination__link" href="page/15/">15</a>
</nav>
      
    </div>
  </div>

          
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="页脚" >
        
        
          
          <a href="about/" class="md-footer__link md-footer__link--next" aria-label="下一页: 关于" rel="next">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                下一页
              </span>
              <div class="md-ellipsis">
                关于
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
        <div class="md-social">
  
    
    
    
    
      
      
    
    <a href="https://github.com/jiegec" target="_blank" rel="noopener" title="github.com" class="md-social__link">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 496 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg>
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": ".", "features": ["navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.sections", "navigation.footer", "content.code.copy", "toc.follow", "toc.integrate"], "search": "assets/javascripts/workers/search.780af0f4.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script>
    
    
      <script src="assets/javascripts/bundle.f11ae8b1.min.js"></script>
      
        
          <script src="javascripts/mathjax.js"></script>
        
      
        
          <script src="https://polyfill.io/v3/polyfill.min.js?features=es6"></script>
        
      
        
          <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
        
      
        
          <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/skins/default.js"></script>
        
      
        
          <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/3.1.0/wavedrom.min.js"></script>
        
      
    
  <script>window.addEventListener('load', function() {WaveDrom.ProcessAll();});</script></body>
</html>