vhdtdtfi -lib work C:/Users/C.RONALDO.7/motor/finlogicgate.v -lang verilog -prj motor -o finlogicgate.spl -module finlogicgate -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 finlogicgate.spl C:/Users/C.RONALDO.7/motor/finlogicgate.sym 
