 
****************************************
Report : qor
Design : booth_multiplier_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 18:13:29 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.41
  Critical Path Slack:           0.43
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         64
  Hierarchical Port Count:       6302
  Leaf Cell Count:               5141
  Buf/Inv Cell Count:            1783
  Buf Cell Count:                 478
  Inv Cell Count:                1305
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      5009
  Sequential Cell Count:          132
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    83878.501511
  Noncombinational Area:  4256.870468
  Buf/Inv Area:          10292.429037
  Total Buffer Area:          3076.30
  Total Inverter Area:        7216.13
  Macro/Black Box Area:      0.000000
  Net Area:               5567.548530
  -----------------------------------
  Cell Area:             88135.371979
  Design Area:           93702.920509


  Design Rules
  -----------------------------------
  Total Number of Nets:          7133
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.98
  Logic Optimization:                  2.64
  Mapping Optimization:                2.51
  -----------------------------------------
  Overall Compile Time:                7.85
  Overall Compile Wall Clock Time:     8.08

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
