// Seed: 697401139
module module_0 (
    output logic id_0,
    input id_1,
    input tri0 id_2
);
  assign id_0 = 1;
  logic id_3;
  assign id_0 = 1 ? id_2[1] : 1;
  logic id_4;
  always @(posedge id_3) id_0 = 1;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7,
    output id_8,
    input id_9,
    output logic id_10,
    input id_11
    , id_17,
    input logic id_12,
    output wor id_13,
    input logic id_14,
    input logic id_15,
    input id_16
);
  initial begin : id_18
    if (1) begin
      if (1) id_10 = 1 + "" == id_16;
      else id_13[1] = 1 == 1;
    end
  end
endmodule
