Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat May  6 22:07:38 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        10          
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  32          
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.480     -356.480                     32                12246        0.046        0.000                      0                12246        0.264        0.000                       0                  4619  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.810        0.000                      0                    7        0.160        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                 -11.480     -356.480                     32                12225        0.046        0.000                      0                12225       15.417        0.000                       0                  4514  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.236        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 17.060 - 10.000 ) 
    Source Clock Delay      (SCD):    7.945ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.901     7.945    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.456     8.401 r  FDCE_5/Q
                         net (fo=1, routed)           0.641     9.041    soc_builder_basesoc_reset5
    SLICE_X69Y106        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.608    17.060    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.884    17.945    
                         clock uncertainty           -0.035    17.909    
    SLICE_X69Y106        FDCE (Setup_fdce_C_D)       -0.058    17.851    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 17.060 - 10.000 ) 
    Source Clock Delay      (SCD):    7.945ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.901     7.945    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.456     8.401 r  FDCE_4/Q
                         net (fo=1, routed)           0.568     8.969    soc_builder_basesoc_reset4
    SLICE_X69Y106        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.608    17.060    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.884    17.945    
                         clock uncertainty           -0.035    17.909    
    SLICE_X69Y106        FDCE (Setup_fdce_C_D)       -0.061    17.848    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.848    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  8.879    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.096ns = ( 17.096 - 10.000 ) 
    Source Clock Delay      (SCD):    7.991ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.947     7.991    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.478     8.469 r  FDCE_1/Q
                         net (fo=1, routed)           0.382     8.851    soc_builder_basesoc_reset1
    SLICE_X70Y106        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.643    17.096    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.895    17.991    
                         clock uncertainty           -0.035    17.955    
    SLICE_X70Y106        FDCE (Setup_fdce_C_D)       -0.216    17.739    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.739    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.518ns (64.334%)  route 0.287ns (35.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 17.060 - 10.000 ) 
    Source Clock Delay      (SCD):    7.991ns
    Clock Pessimism Removal (CPR):    0.766ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.947     7.991    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.518     8.509 r  FDCE_2/Q
                         net (fo=1, routed)           0.287     8.796    soc_builder_basesoc_reset2
    SLICE_X69Y106        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.608    17.060    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.766    17.827    
                         clock uncertainty           -0.035    17.791    
    SLICE_X69Y106        FDCE (Setup_fdce_C_D)       -0.095    17.696    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.696    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  8.900    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 17.060 - 10.000 ) 
    Source Clock Delay      (SCD):    7.945ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.901     7.945    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.456     8.401 r  FDCE_3/Q
                         net (fo=1, routed)           0.520     8.921    soc_builder_basesoc_reset3
    SLICE_X69Y106        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.608    17.060    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.884    17.945    
                         clock uncertainty           -0.035    17.909    
    SLICE_X69Y106        FDCE (Setup_fdce_C_D)       -0.081    17.828    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.456ns (47.611%)  route 0.502ns (52.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.060ns = ( 17.060 - 10.000 ) 
    Source Clock Delay      (SCD):    7.945ns
    Clock Pessimism Removal (CPR):    0.884ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.901     7.945    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.456     8.401 r  FDCE_6/Q
                         net (fo=1, routed)           0.502     8.902    soc_builder_basesoc_reset6
    SLICE_X69Y106        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.608    17.060    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.884    17.945    
                         clock uncertainty           -0.035    17.909    
    SLICE_X69Y106        FDCE (Setup_fdce_C_D)       -0.047    17.862    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.862    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             9.241ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.096ns = ( 17.096 - 10.000 ) 
    Source Clock Delay      (SCD):    7.991ns
    Clock Pessimism Removal (CPR):    0.895ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.947     7.991    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.518     8.509 r  FDCE/Q
                         net (fo=1, routed)           0.190     8.699    soc_builder_basesoc_reset0
    SLICE_X70Y106        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    15.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    15.452 r  clk100_inst/O
                         net (fo=9, routed)           1.643    17.096    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.895    17.991    
                         clock uncertainty           -0.035    17.955    
    SLICE_X70Y106        FDCE (Setup_fdce_C_D)       -0.016    17.939    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.939    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  9.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.758     2.486    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.164     2.650 r  FDCE/Q
                         net (fo=1, routed)           0.056     2.706    soc_builder_basesoc_reset0
    SLICE_X70Y106        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.892     3.238    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.751     2.486    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)         0.060     2.546    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.164ns (63.035%)  route 0.096ns (36.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.758     2.486    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.164     2.650 r  FDCE_2/Q
                         net (fo=1, routed)           0.096     2.747    soc_builder_basesoc_reset2
    SLICE_X69Y106        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.233    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.695     2.537    
    SLICE_X69Y106        FDCE (Hold_fdce_C_D)         0.046     2.583    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.512%)  route 0.176ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.756     2.484    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.141     2.625 r  FDCE_6/Q
                         net (fo=1, routed)           0.176     2.801    soc_builder_basesoc_reset6
    SLICE_X69Y106        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.233    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.748     2.484    
    SLICE_X69Y106        FDCE (Hold_fdce_C_D)         0.075     2.559    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.756     2.484    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.141     2.625 r  FDCE_3/Q
                         net (fo=1, routed)           0.170     2.795    soc_builder_basesoc_reset3
    SLICE_X69Y106        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.233    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.748     2.484    
    SLICE_X69Y106        FDCE (Hold_fdce_C_D)         0.066     2.550    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.756     2.484    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.141     2.625 r  FDCE_4/Q
                         net (fo=1, routed)           0.176     2.802    soc_builder_basesoc_reset4
    SLICE_X69Y106        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.233    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.748     2.484    
    SLICE_X69Y106        FDCE (Hold_fdce_C_D)         0.070     2.554    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.758     2.486    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y106        FDCE (Prop_fdce_C_Q)         0.148     2.634 r  FDCE_1/Q
                         net (fo=1, routed)           0.119     2.754    soc_builder_basesoc_reset1
    SLICE_X70Y106        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.892     3.238    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.751     2.486    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)        -0.001     2.485    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    2.484ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.756     2.484    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDCE (Prop_fdce_C_Q)         0.141     2.625 r  FDCE_5/Q
                         net (fo=1, routed)           0.232     2.857    soc_builder_basesoc_reset5
    SLICE_X69Y106        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.233    soc_crg_clkin
    SLICE_X69Y106        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.748     2.484    
    SLICE_X69Y106        FDCE (Hold_fdce_C_D)         0.072     2.556    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X70Y106   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X70Y106   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X70Y106   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y106   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y106   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y106   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y106   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X69Y106   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X69Y106   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X69Y106   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X70Y106   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X69Y106   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X69Y106   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :           32  Failing Endpoints,  Worst Slack      -11.480ns,  Total Violation     -356.480ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.480ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.636ns  (logic 28.630ns (64.141%)  route 16.006ns (35.859%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 44.191 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.409    56.569    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    56.693 r  Cfu/CONV_1D/ret[26]_i_1/O
                         net (fo=1, routed)           0.000    56.693    Cfu/CONV_1D/quanted_acc[26]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.498    44.191    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[26]/C
                         clock pessimism              1.070    45.261    
                         clock uncertainty           -0.080    45.181    
    SLICE_X71Y80         FDRE (Setup_fdre_C_D)        0.031    45.212    Cfu/CONV_1D/ret_reg[26]
  -------------------------------------------------------------------
                         required time                         45.212    
                         arrival time                         -56.693    
  -------------------------------------------------------------------
                         slack                                -11.480    

Slack (VIOLATED) :        -11.441ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.677ns  (logic 28.754ns (64.360%)  route 15.923ns (35.640%))
  Logic Levels:           86  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.937ns = ( 44.270 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.030    56.190    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.124    56.314 r  Cfu/CONV_1D/ret[0]_i_3/O
                         net (fo=1, routed)           0.296    56.610    VexRiscv/ret_reg[10]_0[0]
    SLICE_X73Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.734 r  VexRiscv/ret[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    56.734    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.577    44.270    Cfu/CONV_1D/out
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              1.070    45.340    
                         clock uncertainty           -0.080    45.260    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.032    45.292    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         45.292    
                         arrival time                         -56.734    
  -------------------------------------------------------------------
                         slack                                -11.441    

Slack (VIOLATED) :        -11.411ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.644ns  (logic 28.754ns (64.408%)  route 15.890ns (35.592%))
  Logic Levels:           86  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.937ns = ( 44.270 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.138    56.298    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.124    56.422 r  Cfu/CONV_1D/ret[10]_i_3/O
                         net (fo=1, routed)           0.154    56.577    VexRiscv/ret_reg[10]_0[1]
    SLICE_X73Y76         LUT6 (Prop_lut6_I3_O)        0.124    56.701 r  VexRiscv/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    56.701    Cfu/CONV_1D/ret_reg[10]_0
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.577    44.270    Cfu/CONV_1D/out
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C
                         clock pessimism              1.070    45.340    
                         clock uncertainty           -0.080    45.260    
    SLICE_X73Y76         FDRE (Setup_fdre_C_D)        0.029    45.289    Cfu/CONV_1D/ret_reg[10]
  -------------------------------------------------------------------
                         required time                         45.289    
                         arrival time                         -56.701    
  -------------------------------------------------------------------
                         slack                                -11.411    

Slack (VIOLATED) :        -11.369ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.526ns  (logic 28.630ns (64.300%)  route 15.896ns (35.700%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 44.191 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.298    56.459    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    56.583 r  Cfu/CONV_1D/ret[27]_i_1/O
                         net (fo=1, routed)           0.000    56.583    Cfu/CONV_1D/quanted_acc[27]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.498    44.191    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/C
                         clock pessimism              1.070    45.261    
                         clock uncertainty           -0.080    45.181    
    SLICE_X71Y80         FDRE (Setup_fdre_C_D)        0.032    45.213    Cfu/CONV_1D/ret_reg[27]
  -------------------------------------------------------------------
                         required time                         45.213    
                         arrival time                         -56.583    
  -------------------------------------------------------------------
                         slack                                -11.369    

Slack (VIOLATED) :        -11.282ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.482ns  (logic 28.630ns (64.363%)  route 15.852ns (35.637%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.855ns = ( 44.188 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.255    56.415    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y77         LUT6 (Prop_lut6_I2_O)        0.124    56.539 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    56.539    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.495    44.188    Cfu/CONV_1D/out
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C
                         clock pessimism              1.070    45.258    
                         clock uncertainty           -0.080    45.178    
    SLICE_X70Y77         FDRE (Setup_fdre_C_D)        0.079    45.257    Cfu/CONV_1D/ret_reg[8]
  -------------------------------------------------------------------
                         required time                         45.257    
                         arrival time                         -56.539    
  -------------------------------------------------------------------
                         slack                                -11.282    

Slack (VIOLATED) :        -11.259ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.415ns  (logic 28.630ns (64.461%)  route 15.785ns (35.539%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 44.191 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.187    56.348    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    56.472 r  Cfu/CONV_1D/ret[21]_i_1/O
                         net (fo=1, routed)           0.000    56.472    Cfu/CONV_1D/quanted_acc[21]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.498    44.191    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C
                         clock pessimism              1.070    45.261    
                         clock uncertainty           -0.080    45.181    
    SLICE_X71Y80         FDRE (Setup_fdre_C_D)        0.031    45.212    Cfu/CONV_1D/ret_reg[21]
  -------------------------------------------------------------------
                         required time                         45.212    
                         arrival time                         -56.472    
  -------------------------------------------------------------------
                         slack                                -11.259    

Slack (VIOLATED) :        -11.243ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.443ns  (logic 28.630ns (64.419%)  route 15.813ns (35.581%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.855ns = ( 44.188 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.216    56.376    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y77         LUT6 (Prop_lut6_I2_O)        0.124    56.500 r  Cfu/CONV_1D/ret[28]_i_1/O
                         net (fo=1, routed)           0.000    56.500    Cfu/CONV_1D/quanted_acc[28]
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.495    44.188    Cfu/CONV_1D/out
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/C
                         clock pessimism              1.070    45.258    
                         clock uncertainty           -0.080    45.178    
    SLICE_X70Y77         FDRE (Setup_fdre_C_D)        0.079    45.257    Cfu/CONV_1D/ret_reg[28]
  -------------------------------------------------------------------
                         required time                         45.257    
                         arrival time                         -56.500    
  -------------------------------------------------------------------
                         slack                                -11.243    

Slack (VIOLATED) :        -11.229ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.384ns  (logic 28.630ns (64.505%)  route 15.754ns (35.495%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 44.191 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.157    56.317    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y79         LUT6 (Prop_lut6_I2_O)        0.124    56.441 r  Cfu/CONV_1D/ret[24]_i_1/O
                         net (fo=1, routed)           0.000    56.441    Cfu/CONV_1D/quanted_acc[24]
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.498    44.191    Cfu/CONV_1D/out
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/C
                         clock pessimism              1.070    45.261    
                         clock uncertainty           -0.080    45.181    
    SLICE_X71Y79         FDRE (Setup_fdre_C_D)        0.031    45.212    Cfu/CONV_1D/ret_reg[24]
  -------------------------------------------------------------------
                         required time                         45.212    
                         arrival time                         -56.441    
  -------------------------------------------------------------------
                         slack                                -11.229    

Slack (VIOLATED) :        -11.227ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.383ns  (logic 28.630ns (64.506%)  route 15.753ns (35.493%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 44.191 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.156    56.316    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y79         LUT6 (Prop_lut6_I2_O)        0.124    56.440 r  Cfu/CONV_1D/ret[9]_i_1/O
                         net (fo=1, routed)           0.000    56.440    Cfu/CONV_1D/quanted_acc[9]
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.498    44.191    Cfu/CONV_1D/out
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[9]/C
                         clock pessimism              1.070    45.261    
                         clock uncertainty           -0.080    45.181    
    SLICE_X71Y79         FDRE (Setup_fdre_C_D)        0.032    45.213    Cfu/CONV_1D/ret_reg[9]
  -------------------------------------------------------------------
                         required time                         45.213    
                         arrival time                         -56.440    
  -------------------------------------------------------------------
                         slack                                -11.227    

Slack (VIOLATED) :        -11.222ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        44.376ns  (logic 28.630ns (64.517%)  route 15.746ns (35.483%))
  Logic Levels:           85  (CARRY4=65 DSP48E1=4 LUT2=9 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 44.191 - 33.333 ) 
    Source Clock Delay      (SCD):    12.057ns
    Clock Pessimism Removal (CPR):    1.070ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.707    12.057    Cfu/CONV_1D/out
    SLICE_X75Y66         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y66         FDRE (Prop_fdre_C_Q)         0.456    12.513 f  Cfu/CONV_1D/output_shift_reg[2]_replica_2/Q
                         net (fo=6, routed)           0.619    13.132    Cfu/CONV_1D/QUANT/RDBP/output_shift_reg_n_0_[2]_repN_2_alias
    SLICE_X73Y66         LUT2 (Prop_lut2_I0_O)        0.124    13.256 r  Cfu/CONV_1D/QUANT/RDBP/a_i_81/O
                         net (fo=1, routed)           0.000    13.256    Cfu/CONV_1D/QUANT/RDBP/a_i_81_n_0
    SLICE_X73Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.806 r  Cfu/CONV_1D/QUANT/RDBP/a_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.806    Cfu/CONV_1D/QUANT/RDBP/a_i_66_n_0
    SLICE_X73Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.920 r  Cfu/CONV_1D/QUANT/RDBP/a_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.920    Cfu/CONV_1D/QUANT/RDBP/a_i_53_n_0
    SLICE_X73Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.034 r  Cfu/CONV_1D/QUANT/RDBP/a_i_41/CO[3]
                         net (fo=1, routed)           0.000    14.034    Cfu/CONV_1D/QUANT/RDBP/a_i_41_n_0
    SLICE_X73Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.148 f  Cfu/CONV_1D/QUANT/RDBP/a_i_38/CO[3]
                         net (fo=175, routed)         1.123    15.271    Cfu/CONV_1D/QUANT/CO[0]
    SLICE_X72Y69         LUT5 (Prop_lut5_I2_O)        0.124    15.395 f  Cfu/CONV_1D/QUANT/a_i_65/O
                         net (fo=4, routed)           0.806    16.201    Cfu/CONV_1D/QUANT/a_i_65_n_0
    SLICE_X75Y67         LUT6 (Prop_lut6_I4_O)        0.124    16.325 r  Cfu/CONV_1D/QUANT/a_i_40_comp_2/O
                         net (fo=15, routed)          0.885    17.210    Cfu/CONV_1D/QUANT/a_i_40_n_0
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  Cfu/CONV_1D/QUANT/a_i_8/O
                         net (fo=2, routed)           0.420    17.755    Cfu/CONV_1D/QUANT/a0[13]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851    21.606 r  Cfu/CONV_1D/QUANT/a__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.608    Cfu/CONV_1D/QUANT/a__0_n_106
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    23.126 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309    24.435    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124    24.559 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000    24.559    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.109 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.109    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.223 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.223    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.337 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.337    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    25.650 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834    26.484    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    30.517 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    30.519    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    32.037 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    33.100    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    33.224 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    33.224    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.774 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    33.774    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.888 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    33.888    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.002 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    34.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.116 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    34.116    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.230 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    34.230    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.543 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    35.487    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    35.793 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    35.793    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.343 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    37.589    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    37.713 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    37.713    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    38.245 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    38.245    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.359    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.473    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.587    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.701 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    38.701    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.815 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    38.815    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.929 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    38.929    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.043 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    39.043    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.157 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    39.157    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.271 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    39.271    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.385 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    39.385    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.499 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    39.499    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.613 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    39.613    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.727 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    39.727    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.841 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    39.841    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.154 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    41.057    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    41.363 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    41.363    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.895 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    41.895    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.009 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.009    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.123 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    42.123    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.237 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    42.237    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.351 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    42.351    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.465 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    42.465    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.579 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.579    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    42.892 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    43.459    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    43.765 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    43.765    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.278 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    44.278    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.395 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.395    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.512 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.512    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.629 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.629    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.746 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.746    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.863 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.863    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.980 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    44.980    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.295 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    45.835    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    46.142 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    46.142    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.674 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.674    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.788 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.788    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.902 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    46.902    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.016 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.016    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.130 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    47.139    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.253 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    47.253    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    47.566 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    48.408    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    48.714 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    48.714    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.115 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    49.115    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    50.116    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    50.240 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    50.240    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.772 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    50.781    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.895 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    50.895    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.009 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    51.009    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.343 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    52.092    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    52.395 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    52.395    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.945 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    52.954    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.068 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.068    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.182 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.182    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    53.516 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    54.344    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    54.647 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    54.647    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.160 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.148    56.309    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    56.433 r  Cfu/CONV_1D/ret[20]_i_1/O
                         net (fo=1, routed)           0.000    56.433    Cfu/CONV_1D/quanted_acc[20]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    38.686    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    38.786 r  clk100_inst/O
                         net (fo=9, routed)           1.815    40.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.683 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.601    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.692 r  BUFG/O
                         net (fo=4519, routed)        1.498    44.191    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/C
                         clock pessimism              1.070    45.261    
                         clock uncertainty           -0.080    45.181    
    SLICE_X71Y80         FDRE (Setup_fdre_C_D)        0.029    45.210    Cfu/CONV_1D/ret_reg[20]
  -------------------------------------------------------------------
                         required time                         45.210    
                         arrival time                         -56.433    
  -------------------------------------------------------------------
                         slack                                -11.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    1.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X67Y105        FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y105        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.228     4.357    storage_reg_0_15_0_5/ADDRD0
    SLICE_X66Y105        RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.836     5.067    storage_reg_0_15_0_5/WCLK
    SLICE_X66Y105        RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -1.067     4.000    
    SLICE_X66Y105        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.310    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_a7ddrphy_bitslip1_r3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_a7ddrphy_bitslip1_r3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.237%)  route 0.248ns (63.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.606     4.029    sys_clk
    SLICE_X87Y98         FDRE                                         r  soc_a7ddrphy_bitslip1_r3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     4.170 r  soc_a7ddrphy_bitslip1_r3_reg[13]/Q
                         net (fo=4, routed)           0.248     4.418    soc_a7ddrphy_bitslip1_r3[13]
    SLICE_X85Y102        FDRE                                         r  soc_a7ddrphy_bitslip1_r3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.874     5.106    sys_clk
    SLICE_X85Y102        FDRE                                         r  soc_a7ddrphy_bitslip1_r3_reg[5]/C
                         clock pessimism             -0.808     4.298    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.066     4.364    soc_a7ddrphy_bitslip1_r3_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.364    
                         arrival time                           4.418    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 soc_a7ddrphy_bitslip1_r3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_a7ddrphy_bitslip1_r3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.719%)  route 0.254ns (64.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.808ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.606     4.029    sys_clk
    SLICE_X87Y98         FDRE                                         r  soc_a7ddrphy_bitslip1_r3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y98         FDRE (Prop_fdre_C_Q)         0.141     4.170 r  soc_a7ddrphy_bitslip1_r3_reg[12]/Q
                         net (fo=5, routed)           0.254     4.424    soc_a7ddrphy_bitslip1_r3[12]
    SLICE_X85Y102        FDRE                                         r  soc_a7ddrphy_bitslip1_r3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.874     5.106    sys_clk
    SLICE_X85Y102        FDRE                                         r  soc_a7ddrphy_bitslip1_r3_reg[4]/C
                         clock pessimism             -0.808     4.298    
    SLICE_X85Y102        FDRE (Hold_fdre_C_D)         0.070     4.368    soc_a7ddrphy_bitslip1_r3_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.368    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y21    Cfu/CONV_1D/filter_buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y22    Cfu/CONV_1D/filter_buffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y17    Cfu/CONV_1D/filter_buffer_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y18    Cfu/CONV_1D/filter_buffer_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y20    Cfu/CONV_1D/filter_buffer_reg_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y17    Cfu/CONV_1D/filter_buffer_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y22    Cfu/CONV_1D/filter_buffer_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X0Y20    Cfu/CONV_1D/filter_buffer_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y19    Cfu/CONV_1D/input_buffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y20    Cfu/CONV_1D/input_buffer_reg_2/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X62Y102   storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.456    12.519 r  FDPE_8/Q
                         net (fo=1, routed)           0.199    12.718    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y72         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     7.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     7.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     9.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    11.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    12.955    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
                         clock pessimism              1.108    14.063    
                         clock uncertainty           -0.061    14.002    
    SLICE_X86Y72         FDPE (Setup_fdpe_C_D)       -0.047    13.955    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.433%)  route 1.326ns (69.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.456    12.519 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.713    13.232    soc_crg_reset_counter[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I2_O)        0.124    13.356 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.613    13.969    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              1.108    17.063    
                         clock uncertainty           -0.061    17.002    
    SLICE_X87Y72         FDSE (Setup_fdse_C_CE)      -0.205    16.797    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.433%)  route 1.326ns (69.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.456    12.519 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.713    13.232    soc_crg_reset_counter[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I2_O)        0.124    13.356 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.613    13.969    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              1.108    17.063    
                         clock uncertainty           -0.061    17.002    
    SLICE_X87Y72         FDSE (Setup_fdse_C_CE)      -0.205    16.797    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.433%)  route 1.326ns (69.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.456    12.519 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.713    13.232    soc_crg_reset_counter[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I2_O)        0.124    13.356 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.613    13.969    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              1.108    17.063    
                         clock uncertainty           -0.061    17.002    
    SLICE_X87Y72         FDSE (Setup_fdse_C_CE)      -0.205    16.797    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.433%)  route 1.326ns (69.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.456    12.519 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.713    13.232    soc_crg_reset_counter[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I2_O)        0.124    13.356 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.613    13.969    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              1.108    17.063    
                         clock uncertainty           -0.061    17.002    
    SLICE_X87Y72         FDSE (Setup_fdse_C_CE)      -0.205    16.797    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.298%)  route 0.596ns (58.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.419    12.482 r  FDPE_9/Q
                         net (fo=5, routed)           0.596    13.078    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              1.086    17.041    
                         clock uncertainty           -0.061    16.980    
    SLICE_X87Y72         FDSE (Setup_fdse_C_S)       -0.604    16.376    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.376    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.298%)  route 0.596ns (58.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.419    12.482 r  FDPE_9/Q
                         net (fo=5, routed)           0.596    13.078    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              1.086    17.041    
                         clock uncertainty           -0.061    16.980    
    SLICE_X87Y72         FDSE (Setup_fdse_C_S)       -0.604    16.376    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.376    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.298%)  route 0.596ns (58.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.419    12.482 r  FDPE_9/Q
                         net (fo=5, routed)           0.596    13.078    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              1.086    17.041    
                         clock uncertainty           -0.061    16.980    
    SLICE_X87Y72         FDSE (Setup_fdse_C_S)       -0.604    16.376    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.376    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.419ns (41.298%)  route 0.596ns (58.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.086ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.419    12.482 r  FDPE_9/Q
                         net (fo=5, routed)           0.596    13.078    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              1.086    17.041    
                         clock uncertainty           -0.061    16.980    
    SLICE_X87Y72         FDSE (Setup_fdse_C_S)       -0.604    16.376    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.376    
                         arrival time                         -13.078    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.746ns (45.592%)  route 0.890ns (54.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.955ns = ( 15.955 - 5.000 ) 
    Source Clock Delay      (SCD):    12.063ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_4/O
                         net (fo=8, routed)           1.713    12.063    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.419    12.482 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.890    13.372    soc_crg_reset_counter[1]
    SLICE_X87Y72         LUT2 (Prop_lut2_I1_O)        0.327    13.699 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.699    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930    10.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100    10.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815    12.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    12.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    14.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    14.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    15.955    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              1.108    17.063    
                         clock uncertainty           -0.061    17.002    
    SLICE_X87Y72         FDSE (Setup_fdse_C_D)        0.075    17.077    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         17.077    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  3.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.141     4.159 r  FDPE_8/Q
                         net (fo=1, routed)           0.065     4.224    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X86Y72         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
                         clock pessimism             -1.077     4.018    
    SLICE_X86Y72         FDPE (Hold_fdpe_C_D)         0.075     4.093    FDPE_9
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.225    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.141     4.159 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.154     4.313    soc_crg_reset_counter[2]
    SLICE_X88Y72         LUT6 (Prop_lut6_I3_O)        0.045     4.358 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.358    soc_crg_ic_reset_i_1_n_0
    SLICE_X88Y72         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X88Y72         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -1.064     4.031    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.120     4.151    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.151    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.141     4.159 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     4.349    soc_crg_reset_counter[0]
    SLICE_X87Y72         LUT2 (Prop_lut2_I0_O)        0.042     4.391 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.391    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.077     4.018    
    SLICE_X87Y72         FDSE (Hold_fdse_C_D)         0.107     4.125    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           4.391    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.141     4.159 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     4.351    soc_crg_reset_counter[0]
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.043     4.394 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.394    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.077     4.018    
    SLICE_X87Y72         FDSE (Hold_fdse_C_D)         0.107     4.125    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.125    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.141     4.159 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     4.349    soc_crg_reset_counter[0]
    SLICE_X87Y72         LUT1 (Prop_lut1_I0_O)        0.045     4.394 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.394    soc_crg_reset_counter0[0]
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.077     4.018    
    SLICE_X87Y72         FDSE (Hold_fdse_C_D)         0.091     4.109    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.109    
                         arrival time                           4.394    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDSE (Prop_fdse_C_Q)         0.141     4.159 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.192     4.351    soc_crg_reset_counter[0]
    SLICE_X87Y72         LUT3 (Prop_lut3_I1_O)        0.045     4.396 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.396    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.077     4.018    
    SLICE_X87Y72         FDSE (Hold_fdse_C_D)         0.092     4.110    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.110    
                         arrival time                           4.396    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.195%)  route 0.199ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.128     4.146 r  FDPE_9/Q
                         net (fo=5, routed)           0.199     4.345    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -1.064     4.031    
    SLICE_X87Y72         FDSE (Hold_fdse_C_S)        -0.072     3.959    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.959    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.195%)  route 0.199ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.128     4.146 r  FDPE_9/Q
                         net (fo=5, routed)           0.199     4.345    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -1.064     4.031    
    SLICE_X87Y72         FDSE (Hold_fdse_C_S)        -0.072     3.959    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.959    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.195%)  route 0.199ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.128     4.146 r  FDPE_9/Q
                         net (fo=5, routed)           0.199     4.345    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -1.064     4.031    
    SLICE_X87Y72         FDSE (Hold_fdse_C_S)        -0.072     3.959    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.959    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.195%)  route 0.199ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.095ns
    Source Clock Delay      (SCD):    4.018ns
    Clock Pessimism Removal (CPR):    1.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.595     4.018    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDPE (Prop_fdpe_C_Q)         0.128     4.146 r  FDPE_9/Q
                         net (fo=5, routed)           0.199     4.345    idelay_rst
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X87Y72         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -1.064     4.031    
    SLICE_X87Y72         FDSE (Hold_fdse_C_S)        -0.072     3.959    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.959    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y72     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X86Y72     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y72     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y72     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y72     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y72     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X87Y72     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X86Y72     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y72     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X87Y72     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.248ns  (logic 0.580ns (46.478%)  route 0.668ns (53.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.096ns
    Source Clock Delay      (SCD):    11.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.619    11.969    sys_clk
    SLICE_X68Y106        FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDRE (Prop_fdre_C_Q)         0.456    12.425 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.668    13.092    soc_basesoc_reset_re
    SLICE_X70Y106        LUT3 (Prop_lut3_I0_O)        0.124    13.216 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    13.216    soc_crg_reset
    SLICE_X70Y106        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.643     7.096    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_storage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.564     3.987    sys_clk
    SLICE_X68Y106        FDRE                                         r  soc_basesoc_reset_storage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDRE (Prop_fdre_C_Q)         0.141     4.128 r  soc_basesoc_reset_storage_reg[0]/Q
                         net (fo=4, routed)           0.220     4.348    soc_basesoc_reset_storage_reg_n_0_[0]
    SLICE_X70Y106        LUT3 (Prop_lut3_I1_O)        0.045     4.393 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.393    soc_crg_reset
    SLICE_X70Y106        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.892     3.238    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 0.124ns (2.826%)  route 4.264ns (97.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.558     3.558    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  FDPE_i_1/O
                         net (fo=4, routed)           0.705     4.388    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y72         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.593    10.953    sys_clk
    SLICE_X85Y72         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 0.124ns (2.826%)  route 4.264ns (97.174%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.558     3.558    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  FDPE_i_1/O
                         net (fo=4, routed)           0.705     4.388    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y72         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.593    10.953    sys_clk
    SLICE_X85Y72         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.045ns (2.412%)  route 1.821ns (97.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.560     1.560    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.605 f  FDPE_i_1/O
                         net (fo=4, routed)           0.260     1.866    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y72         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.863     5.094    sys_clk
    SLICE_X85Y72         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.045ns (2.412%)  route 1.821ns (97.588%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.560     1.560    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.605 f  FDPE_i_1/O
                         net (fo=4, routed)           0.260     1.866    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X85Y72         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.863     5.094    sys_clk
    SLICE_X85Y72         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.849ns
    Source Clock Delay      (SCD):    11.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.610    11.960    sys_clk
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.518    12.478 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    12.667    soc_builder_regs0
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.490    10.849    sys_clk
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.559     3.982    sys_clk
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.164     4.146 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     4.202    soc_builder_regs0
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.828     5.060    sys_clk
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.724ns  (logic 0.124ns (2.625%)  route 4.600ns (97.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.558     3.558    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  FDPE_i_1/O
                         net (fo=4, routed)           1.042     4.724    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y72         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    10.955    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.724ns  (logic 0.124ns (2.625%)  route 4.600ns (97.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           3.558     3.558    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.124     3.682 f  FDPE_i_1/O
                         net (fo=4, routed)           1.042     4.724    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y72         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG_4/O
                         net (fo=8, routed)           1.595    10.955    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.045ns (2.268%)  route 1.939ns (97.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.560     1.560    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.605 f  FDPE_i_1/O
                         net (fo=4, routed)           0.379     1.984    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y72         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.984ns  (logic 0.045ns (2.268%)  route 1.939ns (97.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.560     1.560    PLLE2_ADV_n_8
    SLICE_X85Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.605 f  FDPE_i_1/O
                         net (fo=4, routed)           0.379     1.984    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X86Y72         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG_4/O
                         net (fo=8, routed)           0.864     5.095    idelay_clk
    SLICE_X86Y72         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317    10.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124    11.043 f  clk100_inst/O
                         net (fo=9, routed)           2.110    13.153    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    13.241 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    13.255    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.735 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.740    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.520ns (43.507%)  route 5.870ns (56.493%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.619    11.969    sys_clk
    SLICE_X64Y104        FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.419    12.388 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.919    13.307    soc_mode
    SLICE_X63Y103        LUT3 (Prop_lut3_I2_O)        0.325    13.632 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.951    18.582    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.776    22.358 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    22.358    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.172ns  (logic 4.295ns (42.224%)  route 5.877ns (57.776%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.619    11.969    sys_clk
    SLICE_X64Y104        FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDRE (Prop_fdre_C_Q)         0.419    12.388 r  soc_mode_reg/Q
                         net (fo=5, routed)           1.141    13.529    soc_mode
    SLICE_X63Y103        LUT3 (Prop_lut3_I2_O)        0.299    13.828 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.736    18.564    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    22.141 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    22.141    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.041ns (44.834%)  route 4.972ns (55.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.617    11.967    sys_clk
    SLICE_X62Y107        FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDSE (Prop_fdse_C_Q)         0.518    12.485 r  serial_tx_reg/Q
                         net (fo=1, routed)           4.972    17.456    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    20.979 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    20.979    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.147ns  (logic 4.091ns (50.209%)  route 4.056ns (49.791%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.618    11.968    sys_clk
    SLICE_X63Y103        FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    12.424 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           1.311    13.735    soc_chaser[1]
    SLICE_X63Y103        LUT3 (Prop_lut3_I1_O)        0.124    13.859 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.745    16.604    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    20.115 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    20.115    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 4.344ns (55.026%)  route 3.550ns (44.974%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.618    11.968    sys_clk
    SLICE_X63Y103        FDRE                                         r  soc_chaser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.456    12.424 r  soc_chaser_reg[0]/Q
                         net (fo=2, routed)           0.972    13.395    soc_chaser[0]
    SLICE_X64Y104        LUT3 (Prop_lut3_I1_O)        0.150    13.545 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.578    16.124    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.738    19.861 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.861    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.849ns  (logic 3.921ns (57.251%)  route 2.928ns (42.749%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.715    12.065    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456    12.521 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.927    15.447    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.549 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    16.550    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.913 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    18.913    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.921ns (57.358%)  route 2.915ns (42.642%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.715    12.065    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456    12.521 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.914    15.435    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.537 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    16.538    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.901 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    18.901    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.921ns (58.558%)  route 2.775ns (41.442%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.715    12.065    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456    12.521 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.774    15.294    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.396 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    16.397    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.760 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    18.760    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 3.921ns (58.737%)  route 2.755ns (41.263%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.715    12.065    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456    12.521 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.754    15.274    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.376 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    16.377    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.740 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    18.740    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.921ns (59.995%)  route 2.615ns (40.005%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG/O
                         net (fo=4519, routed)        1.715    12.065    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.456    12.521 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.614    15.134    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    16.236 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    16.237    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    18.600 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    18.600    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.108ns  (logic 0.697ns (62.877%)  route 0.411ns (37.123%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.410     4.576    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.926 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.927    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     5.132 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     5.132    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.173ns  (logic 0.696ns (59.316%)  route 0.477ns (40.684%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.476     4.641    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.991 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.992    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     5.197 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.197    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.185ns  (logic 0.708ns (59.725%)  route 0.477ns (40.275%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.476     4.641    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.991 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.992    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     5.209 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.209    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.205ns  (logic 0.687ns (57.009%)  route 0.518ns (42.991%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.517     4.682    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.032 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     5.033    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     5.229 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     5.229    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.261ns  (logic 0.688ns (54.544%)  route 0.573ns (45.456%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.572     4.737    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.087 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     5.088    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     5.285 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     5.285    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.352ns  (logic 0.696ns (51.507%)  route 0.655ns (48.493%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.654     4.820    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.170 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     5.171    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     5.376 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     5.376    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.402ns  (logic 0.692ns (49.327%)  route 0.711ns (50.673%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.710     4.875    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.225 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     5.226    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     5.426 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     5.426    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.423ns  (logic 0.689ns (48.410%)  route 0.734ns (51.590%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.733     4.898    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.248 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     5.249    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     5.447 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     5.447    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.425ns  (logic 0.731ns (51.254%)  route 0.695ns (48.746%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.694     4.859    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.209 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.210    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.450 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.450    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.426ns  (logic 0.731ns (51.264%)  route 0.695ns (48.735%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG/O
                         net (fo=4519, routed)        0.601     4.024    sys_clk
    SLICE_X85Y108        FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y108        FDRE (Prop_fdre_C_Q)         0.141     4.165 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.694     4.859    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     5.209 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     5.210    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.450 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.450    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317    25.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124    26.043 f  clk100_inst/O
                         net (fo=9, routed)           2.110    28.153    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    28.241 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    30.254    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    30.350 f  BUFG_1/O
                         net (fo=1, routed)           3.015    33.364    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.908 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.908    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_1/O
                         net (fo=1, routed)           0.754     4.178    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.422 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.422    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.736    12.085    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.637 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    12.638    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.001 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    15.001    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.735    12.084    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.636 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    12.637    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.000 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    15.000    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.735    12.084    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.636 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    12.637    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    15.000 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    15.000    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.734    12.083    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.635 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    12.636    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.999 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.999    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.734    12.083    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.635 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    12.636    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.999 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.999    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.733    12.082    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.634 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    12.635    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.998 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.998    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.733    12.082    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.634 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    12.635    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.998 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.998    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.733    12.082    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.634 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    12.635    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.998 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.998    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.730    12.079    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.631 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    12.632    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.995 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.995    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           2.110     8.153    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     8.241 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012    10.254    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.350 r  BUFG_2/O
                         net (fo=75, routed)          1.729    12.078    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    12.630 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    12.631    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.994 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.994    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.596     4.019    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.211 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     4.212    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.398 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.398    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.596     4.019    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.211 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     4.212    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.409 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.409    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.597     4.020    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.212 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.213    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.409 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.409    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.597     4.020    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.212 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.213    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.410 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.410    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.596     4.019    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.211 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.212    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.410 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.410    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.596     4.019    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.211 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.212    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.413 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.413    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.596     4.019    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.211 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.212    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.417 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.417    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.598     4.021    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.213 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.214    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.420 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.420    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.590     4.013    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.205 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     4.206    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.430 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.430    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_2/O
                         net (fo=75, routed)          0.590     4.013    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     4.205 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     4.206    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.431 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.431    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     8.003    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.127 r  clk100_inst/O
                         net (fo=9, routed)           2.110    10.236    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    10.324 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    12.337    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.433 r  BUFG_3/O
                         net (fo=2, routed)           1.734    14.167    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.719 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.720    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    17.083 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    17.083    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     8.003    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.127 r  clk100_inst/O
                         net (fo=9, routed)           2.110    10.236    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    10.324 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    12.337    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.433 r  BUFG_3/O
                         net (fo=2, routed)           1.734    14.167    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.719 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    14.720    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    17.082 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    17.082    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     8.003    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.127 r  clk100_inst/O
                         net (fo=9, routed)           2.110    10.236    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    10.324 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    12.337    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.433 r  BUFG_3/O
                         net (fo=2, routed)           1.727    14.160    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.712 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.713    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    17.076 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    17.076    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     8.003    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.127 r  clk100_inst/O
                         net (fo=9, routed)           2.110    10.236    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    10.324 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    12.337    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    12.433 r  BUFG_3/O
                         net (fo=2, routed)           1.727    14.160    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    14.712 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    14.713    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    17.075 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    17.075    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     3.766    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.811 r  clk100_inst/O
                         net (fo=9, routed)           0.957     4.768    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.818 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.481    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.507 r  BUFG_3/O
                         net (fo=2, routed)           0.596     6.103    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.295 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.296    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.500 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.500    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     3.766    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.811 r  clk100_inst/O
                         net (fo=9, routed)           0.957     4.768    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.818 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.481    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.507 r  BUFG_3/O
                         net (fo=2, routed)           0.596     6.103    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.295 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.296    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.512 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.512    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     3.766    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.811 r  clk100_inst/O
                         net (fo=9, routed)           0.957     4.768    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.818 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.481    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.507 r  BUFG_3/O
                         net (fo=2, routed)           0.593     6.100    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.292 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.293    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.532 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.532    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     3.766    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     3.811 r  clk100_inst/O
                         net (fo=9, routed)           0.957     4.768    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.818 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.481    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.507 r  BUFG_3/O
                         net (fo=2, routed)           0.593     6.100    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.292 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.293    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.532 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.532    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     8.419    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.543 f  clk100_inst/O
                         net (fo=9, routed)           2.110    10.653    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088    10.741 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    12.754    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.850 f  BUFG_4/O
                         net (fo=8, routed)           1.408    14.258    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.763     1.683    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.728 r  clk100_inst/O
                         net (fo=9, routed)           0.957     2.685    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.735 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.398    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.424 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.928    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.975ns  (logic 1.631ns (41.039%)  route 2.344ns (58.961%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        7.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.344     3.851    cpu_reset_IBUF
    SLICE_X70Y106        LUT3 (Prop_lut3_I2_O)        0.124     3.975 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     3.975    soc_crg_reset
    SLICE_X70Y106        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.643     7.096    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.358ns  (logic 0.320ns (23.543%)  route 1.039ns (76.457%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.039     1.313    cpu_reset_IBUF
    SLICE_X70Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.358 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.358    soc_crg_reset
    SLICE_X70Y106        FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           0.892     3.238    soc_crg_clkin
    SLICE_X70Y106        FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.249ns  (logic 25.180ns (67.599%)  route 12.069ns (32.401%))
  Logic Levels:           77  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.030    36.705    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X72Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.829 r  Cfu/CONV_1D/ret[0]_i_3/O
                         net (fo=1, routed)           0.296    37.125    VexRiscv/ret_reg[10]_0[0]
    SLICE_X73Y76         LUT6 (Prop_lut6_I5_O)        0.124    37.249 r  VexRiscv/ret[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    37.249    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.577    10.937    Cfu/CONV_1D/out
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.216ns  (logic 25.180ns (67.659%)  route 12.036ns (32.341%))
  Logic Levels:           77  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=2)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.138    36.814    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X73Y76         LUT6 (Prop_lut6_I2_O)        0.124    36.938 r  Cfu/CONV_1D/ret[10]_i_3/O
                         net (fo=1, routed)           0.154    37.092    VexRiscv/ret_reg[10]_0[1]
    SLICE_X73Y76         LUT6 (Prop_lut6_I3_O)        0.124    37.216 r  VexRiscv/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    37.216    Cfu/CONV_1D/ret_reg[10]_0
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.577    10.937    Cfu/CONV_1D/out
    SLICE_X73Y76         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.208ns  (logic 25.056ns (67.340%)  route 12.152ns (32.660%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.409    37.084    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    37.208 r  Cfu/CONV_1D/ret[26]_i_1/O
                         net (fo=1, routed)           0.000    37.208    Cfu/CONV_1D/quanted_acc[26]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.498    10.858    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[26]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.098ns  (logic 25.056ns (67.540%)  route 12.042ns (32.460%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.298    36.974    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    37.098 r  Cfu/CONV_1D/ret[27]_i_1/O
                         net (fo=1, routed)           0.000    37.098    Cfu/CONV_1D/quanted_acc[27]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.498    10.858    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[27]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.054ns  (logic 25.056ns (67.619%)  route 11.998ns (32.381%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.255    36.931    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y77         LUT6 (Prop_lut6_I2_O)        0.124    37.055 r  Cfu/CONV_1D/ret[8]_i_1/O
                         net (fo=1, routed)           0.000    37.055    Cfu/CONV_1D/quanted_acc[8]
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.495    10.855    Cfu/CONV_1D/out
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[8]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        37.015ns  (logic 25.056ns (67.691%)  route 11.959ns (32.309%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.216    36.891    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y77         LUT6 (Prop_lut6_I2_O)        0.124    37.015 r  Cfu/CONV_1D/ret[28]_i_1/O
                         net (fo=1, routed)           0.000    37.015    Cfu/CONV_1D/quanted_acc[28]
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.495    10.855    Cfu/CONV_1D/out
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[28]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.987ns  (logic 25.056ns (67.743%)  route 11.931ns (32.257%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.187    36.863    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y80         LUT6 (Prop_lut6_I2_O)        0.124    36.987 r  Cfu/CONV_1D/ret[21]_i_1/O
                         net (fo=1, routed)           0.000    36.987    Cfu/CONV_1D/quanted_acc[21]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.498    10.858    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[21]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.969ns  (logic 25.056ns (67.775%)  route 11.913ns (32.225%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.170    36.845    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y79         LUT6 (Prop_lut6_I2_O)        0.124    36.969 r  Cfu/CONV_1D/ret[4]_i_1/O
                         net (fo=1, routed)           0.000    36.969    Cfu/CONV_1D/quanted_acc[4]
    SLICE_X70Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.498    10.858    Cfu/CONV_1D/out
    SLICE_X70Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[4]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.969ns  (logic 25.056ns (67.776%)  route 11.913ns (32.224%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.169    36.845    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X70Y79         LUT6 (Prop_lut6_I2_O)        0.124    36.969 r  Cfu/CONV_1D/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    36.969    Cfu/CONV_1D/quanted_acc[6]
    SLICE_X70Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.498    10.858    Cfu/CONV_1D/out
    SLICE_X70Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        36.956ns  (logic 25.056ns (67.799%)  route 11.900ns (32.201%))
  Logic Levels:           76  (CARRY4=61 DSP48E1=3 LUT2=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[0])
                                                      3.639     3.641 r  Cfu/CONV_1D/QUANT/a__1/P[0]
                         net (fo=2, routed)           1.309     4.950    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[0]
    SLICE_X61Y66         LUT2 (Prop_lut2_I0_O)        0.124     5.074 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21/O
                         net (fo=1, routed)           0.000     5.074    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_21_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.624 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.624    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_5_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.738 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.738    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_4_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.852 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.852    Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.165 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_2/O[3]
                         net (fo=22, routed)          0.834     6.999    Cfu/CONV_1D/QUANT/SRDHM/a__2[15]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      4.033    11.032 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64/PCOUT[47]
                         net (fo=1, routed)           0.002    11.034    Cfu/CONV_1D/QUANT/SRDHM/ab_64_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.552 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64__0/P[3]
                         net (fo=1, routed)           1.064    13.616    Cfu/CONV_1D/QUANT/SRDHM/ab_64__0_n_102
    SLICE_X65Y66         LUT2 (Prop_lut2_I1_O)        0.124    13.740 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3/O
                         net (fo=1, routed)           0.000    13.740    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_i_3_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.290 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.290    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__4_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.404 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.404    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__5_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.518 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.518    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__6_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.632 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.632    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__7_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.746 r  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.746    Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__8_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.059 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_carry__9/O[3]
                         net (fo=5, routed)           0.944    16.002    Cfu/CONV_1D/QUANT/SRDHM/ab_64__3[59]
    SLICE_X67Y63         LUT2 (Prop_lut2_I1_O)        0.306    16.308 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7/O
                         net (fo=1, routed)           0.000    16.308    Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6_i_7_n_0
    SLICE_X67Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.858 r  Cfu/CONV_1D/QUANT/SRDHM/nudge1_carry__6/CO[3]
                         net (fo=4, routed)           1.246    18.104    Cfu/CONV_1D/QUANT/SRDHM/nudge1
    SLICE_X68Y54         LUT2 (Prop_lut2_I1_O)        0.124    18.228 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1/O
                         net (fo=1, routed)           0.000    18.228    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_i_1_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.760 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry/CO[3]
                         net (fo=1, routed)           0.000    18.760    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.874 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.874    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__0_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.988 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.988    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__1_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.102 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.102    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__2_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.216 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.216    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__3_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.330    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__4_n_0
    SLICE_X68Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.444 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.444    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__5_n_0
    SLICE_X68Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.558 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6/CO[3]
                         net (fo=1, routed)           0.000    19.558    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__6_n_0
    SLICE_X68Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.672 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7/CO[3]
                         net (fo=1, routed)           0.000    19.672    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__7_n_0
    SLICE_X68Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.786 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8/CO[3]
                         net (fo=1, routed)           0.000    19.786    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__8_n_0
    SLICE_X68Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.900 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9/CO[3]
                         net (fo=1, routed)           0.000    19.900    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__9_n_0
    SLICE_X68Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.014 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10/CO[3]
                         net (fo=1, routed)           0.000    20.014    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__10_n_0
    SLICE_X68Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.128 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11/CO[3]
                         net (fo=1, routed)           0.000    20.128    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__11_n_0
    SLICE_X68Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.242 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12/CO[3]
                         net (fo=1, routed)           0.000    20.242    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__12_n_0
    SLICE_X68Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.356 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13/CO[3]
                         net (fo=1, routed)           0.000    20.356    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__13_n_0
    SLICE_X68Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.669 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14/O[3]
                         net (fo=6, routed)           0.904    21.573    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high322_carry__14_n_4
    SLICE_X69Y55         LUT2 (Prop_lut2_I1_O)        0.306    21.879 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5/O
                         net (fo=1, routed)           0.000    21.879    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_i_5_n_0
    SLICE_X69Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.411 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry/CO[3]
                         net (fo=1, routed)           0.000    22.411    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry_n_0
    SLICE_X69Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.525 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.525    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__0_n_0
    SLICE_X69Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.639 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.639    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__1_n_0
    SLICE_X69Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.753 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.753    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__2_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.867 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.867    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__3_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.981 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4/CO[3]
                         net (fo=1, routed)           0.000    22.981    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__4_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.095 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.095    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__5_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.408 r  Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320_carry__6/O[3]
                         net (fo=1, routed)           0.567    23.975    Cfu/CONV_1D/QUANT/SRDHM/ab_x2_high320[31]
    SLICE_X66Y63         LUT4 (Prop_lut4_I3_O)        0.306    24.281 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_14/O
                         net (fo=1, routed)           0.000    24.281    Cfu/CONV_1D/QUANT/SRDHM/SRDHM_ret[0]
    SLICE_X66Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.794 r  Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    24.794    Cfu/CONV_1D/QUANT/SRDHM/_carry_i_7_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.911 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.911    Cfu/CONV_1D/QUANT/SRDHM/_carry__0_i_6_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.028 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.028    Cfu/CONV_1D/QUANT/SRDHM/_carry__1_i_6_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.145 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.145    Cfu/CONV_1D/QUANT/SRDHM/_carry__2_i_6_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.262 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.262    Cfu/CONV_1D/QUANT/SRDHM/_carry__3_i_6_n_0
    SLICE_X66Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.379 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.379    Cfu/CONV_1D/QUANT/SRDHM/_carry__4_i_6_n_0
    SLICE_X66Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.496 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.496    Cfu/CONV_1D/QUANT/SRDHM/_carry__5_i_6_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    25.811 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.539    26.350    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X68Y70         LUT2 (Prop_lut2_I1_O)        0.307    26.657 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_6/O
                         net (fo=1, routed)           0.000    26.657    Cfu/CONV_1D/QUANT/RDBP/_carry_i_6_n_0
    SLICE_X68Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.189 r  Cfu/CONV_1D/QUANT/RDBP/_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.189    Cfu/CONV_1D/QUANT/RDBP/_carry_i_1_n_0
    SLICE_X68Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.303 r  Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.303    Cfu/CONV_1D/QUANT/RDBP/_carry__0_i_1_n_0
    SLICE_X68Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.417 r  Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.417    Cfu/CONV_1D/QUANT/RDBP/_carry__1_i_1_n_0
    SLICE_X68Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.531    Cfu/CONV_1D/QUANT/RDBP/_carry__2_i_1_n_0
    SLICE_X68Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.654    Cfu/CONV_1D/QUANT/RDBP/_carry__3_i_1_n_0
    SLICE_X68Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.768 r  Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.768    Cfu/CONV_1D/QUANT/RDBP/_carry__4_i_1_n_0
    SLICE_X68Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.081 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_1/O[3]
                         net (fo=2, routed)           0.842    28.923    Cfu/CONV_1D/QUANT/RDBP/threshold[27]
    SLICE_X67Y70         LUT3 (Prop_lut3_I0_O)        0.306    29.229 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2/O
                         net (fo=1, routed)           0.000    29.229    Cfu/CONV_1D/QUANT/RDBP/_carry__5_i_2_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.630 r  Cfu/CONV_1D/QUANT/RDBP/_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.630    Cfu/CONV_1D/QUANT/RDBP/_carry__5_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.744 r  Cfu/CONV_1D/QUANT/RDBP/_carry__6/CO[3]
                         net (fo=1, routed)           0.888    30.632    Cfu/CONV_1D/QUANT/SRDHM/CO[0]
    SLICE_X67Y74         LUT2 (Prop_lut2_I1_O)        0.124    30.756 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12/O
                         net (fo=1, routed)           0.000    30.756    Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_12_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.288 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009    31.297    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3_n_0
    SLICE_X67Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.411 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.411    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[7]_i_3_n_0
    SLICE_X67Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.525 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.525    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[11]_i_3_n_0
    SLICE_X67Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.859 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.749    32.607    Cfu/CONV_1D/RDBP_ret[13]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.303    32.910 r  Cfu/CONV_1D/ret[15]_i_6/O
                         net (fo=1, routed)           0.000    32.910    Cfu/CONV_1D/ret[15]_i_6_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.460 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009    33.469    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.583 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.583    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.697 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.697    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.031 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.828    34.859    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X70Y76         LUT4 (Prop_lut4_I3_O)        0.303    35.162 r  Cfu/CONV_1D/ret[31]_i_29/O
                         net (fo=1, routed)           0.000    35.162    Cfu/CONV_1D/ret[31]_i_29_n_0
    SLICE_X70Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.675 r  Cfu/CONV_1D/ret_reg[31]_i_8/CO[3]
                         net (fo=32, routed)          1.157    36.832    Cfu/CONV_1D/bound_lower_ret1
    SLICE_X71Y79         LUT6 (Prop_lut6_I2_O)        0.124    36.956 r  Cfu/CONV_1D/ret[24]_i_1/O
                         net (fo=1, routed)           0.000    36.956    Cfu/CONV_1D/quanted_acc[24]
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     5.352    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     5.452 r  clk100_inst/O
                         net (fo=9, routed)           1.815     7.267    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.350 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.268    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.359 r  BUFG/O
                         net (fo=4519, routed)        1.498    10.858    Cfu/CONV_1D/out
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.948ns  (logic 0.294ns (15.082%)  route 1.654ns (84.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.654     1.948    serial_rx_IBUF
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.828     5.060    sys_clk
    SLICE_X54Y107        FDRE                                         r  soc_builder_regs0_reg/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.437ns  (logic 1.326ns (38.577%)  route 2.111ns (61.423%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.459     2.560    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.111     2.671 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     2.671    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.737 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.217     2.954    Cfu/CONV_1D/RDBP_ret[18]
    SLICE_X69Y75         LUT2 (Prop_lut2_I0_O)        0.108     3.062 r  Cfu/CONV_1D/ret[19]_i_5/O
                         net (fo=1, routed)           0.000     3.062    Cfu/CONV_1D/ret[19]_i_5_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.128 r  Cfu/CONV_1D/ret_reg[19]_i_2/O[2]
                         net (fo=5, routed)           0.201     3.329    Cfu/CONV_1D/RDBP_ret_offseted[18]
    SLICE_X71Y77         LUT6 (Prop_lut6_I5_O)        0.108     3.437 r  Cfu/CONV_1D/ret[18]_i_1/O
                         net (fo=1, routed)           0.000     3.437    Cfu/CONV_1D/quanted_acc[18]
    SLICE_X71Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.825     5.056    Cfu/CONV_1D/out
    SLICE_X71Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[18]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.500ns  (logic 1.326ns (37.882%)  route 2.174ns (62.118%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.523     2.624    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.111     2.735 r  Cfu/CONV_1D/QUANT/SRDHM/ret[23]_i_9/O
                         net (fo=1, routed)           0.000     2.735    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[22]
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.801 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[2]
                         net (fo=2, routed)           0.217     3.018    Cfu/CONV_1D/RDBP_ret[22]
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.108     3.126 r  Cfu/CONV_1D/ret[23]_i_5/O
                         net (fo=1, routed)           0.000     3.126    Cfu/CONV_1D/ret[23]_i_5_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     3.192 r  Cfu/CONV_1D/ret_reg[23]_i_2/O[2]
                         net (fo=5, routed)           0.200     3.392    Cfu/CONV_1D/RDBP_ret_offseted[22]
    SLICE_X71Y78         LUT6 (Prop_lut6_I5_O)        0.108     3.500 r  Cfu/CONV_1D/ret[22]_i_1/O
                         net (fo=1, routed)           0.000     3.500    Cfu/CONV_1D/quanted_acc[22]
    SLICE_X71Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.826     5.057    Cfu/CONV_1D/out
    SLICE_X71Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[22]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.511ns  (logic 1.360ns (38.738%)  route 2.151ns (61.262%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.523     2.624    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y79         LUT6 (Prop_lut6_I5_O)        0.111     2.735 r  Cfu/CONV_1D/QUANT/SRDHM/ret[23]_i_9/O
                         net (fo=1, routed)           0.000     2.735    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[22]
    SLICE_X67Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.834 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[3]
                         net (fo=2, routed)           0.188     3.022    Cfu/CONV_1D/RDBP_ret[23]
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.110     3.132 r  Cfu/CONV_1D/ret[23]_i_4/O
                         net (fo=1, routed)           0.000     3.132    Cfu/CONV_1D/ret[23]_i_4_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.195 r  Cfu/CONV_1D/ret_reg[23]_i_2/O[3]
                         net (fo=5, routed)           0.205     3.401    Cfu/CONV_1D/RDBP_ret_offseted[23]
    SLICE_X71Y79         LUT6 (Prop_lut6_I5_O)        0.110     3.511 r  Cfu/CONV_1D/ret[23]_i_1/O
                         net (fo=1, routed)           0.000     3.511    Cfu/CONV_1D/quanted_acc[23]
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.827     5.058    Cfu/CONV_1D/out
    SLICE_X71Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[23]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.511ns  (logic 1.360ns (38.733%)  route 2.151ns (61.267%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.459     2.560    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.111     2.671 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     2.671    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.770 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[3]
                         net (fo=2, routed)           0.183     2.953    Cfu/CONV_1D/RDBP_ret[19]
    SLICE_X69Y75         LUT2 (Prop_lut2_I0_O)        0.110     3.063 r  Cfu/CONV_1D/ret[19]_i_4/O
                         net (fo=1, routed)           0.000     3.063    Cfu/CONV_1D/ret[19]_i_4_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.126 r  Cfu/CONV_1D/ret_reg[19]_i_2/O[3]
                         net (fo=5, routed)           0.276     3.401    Cfu/CONV_1D/RDBP_ret_offseted[19]
    SLICE_X71Y77         LUT6 (Prop_lut6_I5_O)        0.110     3.511 r  Cfu/CONV_1D/ret[19]_i_1/O
                         net (fo=1, routed)           0.000     3.511    Cfu/CONV_1D/quanted_acc[19]
    SLICE_X71Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.825     5.056    Cfu/CONV_1D/out
    SLICE_X71Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[19]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.529ns  (logic 1.322ns (37.459%)  route 2.207ns (62.541%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.437     2.538    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y74         LUT6 (Prop_lut6_I5_O)        0.111     2.649 r  Cfu/CONV_1D/QUANT/SRDHM/ret[3]_i_11/O
                         net (fo=1, routed)           0.000     2.649    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[1]
    SLICE_X67Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.714 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[3]_i_3/O[1]
                         net (fo=2, routed)           0.243     2.956    Cfu/CONV_1D/RDBP_ret[1]
    SLICE_X69Y71         LUT2 (Prop_lut2_I0_O)        0.107     3.063 r  Cfu/CONV_1D/ret[3]_i_6/O
                         net (fo=1, routed)           0.000     3.063    Cfu/CONV_1D/ret[3]_i_6_n_0
    SLICE_X69Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.128 r  Cfu/CONV_1D/ret_reg[3]_i_2/O[1]
                         net (fo=5, routed)           0.294     3.422    Cfu/CONV_1D/RDBP_ret_offseted[1]
    SLICE_X70Y79         LUT6 (Prop_lut6_I5_O)        0.107     3.529 r  Cfu/CONV_1D/ret[1]_i_1/O
                         net (fo=1, routed)           0.000     3.529    Cfu/CONV_1D/quanted_acc[1]
    SLICE_X70Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.827     5.058    Cfu/CONV_1D/out
    SLICE_X70Y79         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.532ns  (logic 1.322ns (37.425%)  route 2.210ns (62.575%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.493     2.594    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.111     2.705 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_10/O
                         net (fo=1, routed)           0.000     2.705    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[17]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.770 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[1]
                         net (fo=2, routed)           0.277     3.047    Cfu/CONV_1D/RDBP_ret[17]
    SLICE_X69Y75         LUT2 (Prop_lut2_I0_O)        0.107     3.154 r  Cfu/CONV_1D/ret[19]_i_6/O
                         net (fo=1, routed)           0.000     3.154    Cfu/CONV_1D/ret[19]_i_6_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.219 r  Cfu/CONV_1D/ret_reg[19]_i_2/O[1]
                         net (fo=5, routed)           0.206     3.425    Cfu/CONV_1D/RDBP_ret_offseted[17]
    SLICE_X71Y77         LUT6 (Prop_lut6_I5_O)        0.107     3.532 r  Cfu/CONV_1D/ret[17]_i_1/O
                         net (fo=1, routed)           0.000     3.532    Cfu/CONV_1D/quanted_acc[17]
    SLICE_X71Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.825     5.056    Cfu/CONV_1D/out
    SLICE_X71Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[17]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.564ns  (logic 1.431ns (40.147%)  route 2.133ns (59.853%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.459     2.560    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.111     2.671 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     2.671    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.786 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.786    Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3_n_0
    SLICE_X67Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.840 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.182     3.022    Cfu/CONV_1D/RDBP_ret[20]
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.107     3.129 r  Cfu/CONV_1D/ret[23]_i_7/O
                         net (fo=1, routed)           0.000     3.129    Cfu/CONV_1D/ret[23]_i_7_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.199 r  Cfu/CONV_1D/ret_reg[23]_i_2/O[0]
                         net (fo=5, routed)           0.259     3.457    Cfu/CONV_1D/RDBP_ret_offseted[20]
    SLICE_X71Y80         LUT6 (Prop_lut6_I5_O)        0.107     3.564 r  Cfu/CONV_1D/ret[20]_i_1/O
                         net (fo=1, routed)           0.000     3.564    Cfu/CONV_1D/quanted_acc[20]
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.828     5.059    Cfu/CONV_1D/out
    SLICE_X71Y80         FDRE                                         r  Cfu/CONV_1D/ret_reg[20]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.566ns  (logic 1.461ns (40.967%)  route 2.105ns (59.033%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.459     2.560    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.111     2.671 r  Cfu/CONV_1D/QUANT/SRDHM/ret[19]_i_9/O
                         net (fo=1, routed)           0.000     2.671    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[18]
    SLICE_X67Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.737 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[19]_i_3/O[2]
                         net (fo=2, routed)           0.242     2.979    Cfu/CONV_1D/RDBP_ret[18]
    SLICE_X69Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.180     3.159 r  Cfu/CONV_1D/ret_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.159    Cfu/CONV_1D/ret_reg[19]_i_2_n_0
    SLICE_X69Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.198 r  Cfu/CONV_1D/ret_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.198    Cfu/CONV_1D/ret_reg[23]_i_2_n_0
    SLICE_X69Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     3.289 r  Cfu/CONV_1D/ret_reg[27]_i_2/O[1]
                         net (fo=5, routed)           0.171     3.459    Cfu/CONV_1D/RDBP_ret_offseted[25]
    SLICE_X71Y78         LUT6 (Prop_lut6_I5_O)        0.107     3.566 r  Cfu/CONV_1D/ret[25]_i_1/O
                         net (fo=1, routed)           0.000     3.566    Cfu/CONV_1D/quanted_acc[25]
    SLICE_X71Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.826     5.057    Cfu/CONV_1D/out
    SLICE_X71Y78         FDRE                                         r  Cfu/CONV_1D/ret_reg[25]/C

Slack:                    inf
  Source:                 Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                            (internal pin)
  Destination:            Cfu/CONV_1D/ret_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.574ns  (logic 1.427ns (39.930%)  route 2.147ns (60.070%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y26          DSP48E1                      0.000     0.000 r  Cfu/CONV_1D/QUANT/a__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Cfu/CONV_1D/QUANT/a__0_n_37
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[9])
                                                      0.521     0.523 r  Cfu/CONV_1D/QUANT/a__1/P[9]
                         net (fo=2, routed)           0.569     1.092    Cfu/CONV_1D/QUANT/SRDHM/ab_64_0[9]
    SLICE_X61Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.219 f  Cfu/CONV_1D/QUANT/SRDHM/ab_64_i_3/O[3]
                         net (fo=4, routed)           0.176     1.395    Cfu/CONV_1D/QUANT/RDBP/a__2[11]
    SLICE_X60Y69         LUT6 (Prop_lut6_I3_O)        0.110     1.505 f  Cfu/CONV_1D/QUANT/RDBP/_carry_i_16/O
                         net (fo=32, routed)          0.487     1.992    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6_1
    SLICE_X66Y70         LUT4 (Prop_lut4_I2_O)        0.045     2.037 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7/O
                         net (fo=1, routed)           0.000     2.037    Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_7_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.101 r  Cfu/CONV_1D/QUANT/SRDHM/_carry__6_i_6/O[3]
                         net (fo=63, routed)          0.427     2.528    Cfu/CONV_1D/QUANT/SRDHM/O[3]
    SLICE_X67Y77         LUT6 (Prop_lut6_I5_O)        0.111     2.639 r  Cfu/CONV_1D/QUANT/SRDHM/ret[15]_i_8/O
                         net (fo=1, routed)           0.000     2.639    Cfu/CONV_1D/QUANT/SRDHM/ret00_in[15]
    SLICE_X67Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.702 r  Cfu/CONV_1D/QUANT/SRDHM/ret_reg[15]_i_3/O[3]
                         net (fo=2, routed)           0.218     2.920    Cfu/CONV_1D/RDBP_ret[15]
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.110     3.030 r  Cfu/CONV_1D/ret[15]_i_4/O
                         net (fo=1, routed)           0.000     3.030    Cfu/CONV_1D/ret[15]_i_4_n_0
    SLICE_X69Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.145 r  Cfu/CONV_1D/ret_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     3.154    Cfu/CONV_1D/ret_reg[15]_i_2_n_0
    SLICE_X69Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.208 r  Cfu/CONV_1D/ret_reg[19]_i_2/O[0]
                         net (fo=5, routed)           0.259     3.467    Cfu/CONV_1D/RDBP_ret_offseted[16]
    SLICE_X70Y77         LUT6 (Prop_lut6_I5_O)        0.107     3.574 r  Cfu/CONV_1D/ret[16]_i_1/O
                         net (fo=1, routed)           0.000     3.574    Cfu/CONV_1D/quanted_acc[16]
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     2.290    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     2.346 r  clk100_inst/O
                         net (fo=9, routed)           1.088     3.433    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.486 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     4.203    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.232 r  BUFG/O
                         net (fo=4519, routed)        0.825     5.056    Cfu/CONV_1D/out
    SLICE_X70Y77         FDRE                                         r  Cfu/CONV_1D/ret_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.936ns = ( 15.103 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.577    15.103    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.942ns = ( 15.109 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.583    15.109    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.942ns = ( 15.109 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.583    15.109    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.943ns = ( 15.110 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.584    15.110    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.936ns = ( 15.103 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.577    15.103    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.933ns = ( 15.100 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.574    15.100    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.935ns = ( 15.102 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.576    15.102    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.935ns = ( 15.102 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.576    15.102    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.948ns = ( 15.115 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.589    15.115    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.946ns = ( 15.113 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.930     9.519    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.100     9.619 f  clk100_inst/O
                         net (fo=9, routed)           1.815    11.434    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    11.517 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    13.435    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.526 f  BUFG_2/O
                         net (fo=75, routed)          1.587    15.113    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 9.269 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.269    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 9.270 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.270    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 9.270 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.872     9.270    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 9.269 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.269    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 9.269 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.269    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 9.269 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.269    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 9.269 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.871     9.269    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 9.271 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.873     9.271    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 9.261 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.261    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        5.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 9.261 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.124     6.456    clk100_IBUF_BUFG
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.056     6.512 f  clk100_inst/O
                         net (fo=9, routed)           1.088     7.600    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.653 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     8.369    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.398 f  BUFG_2/O
                         net (fo=75, routed)          0.863     9.261    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





