#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Mar 17 13:48:55 2025
# Process ID         : 35232
# Current directory  : C:/work/research/Accelerator/VIT/vit_accel
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7188 C:\work\research\Accelerator\VIT\vit_accel\vit_accel.xpr
# Log file           : C:/work/research/Accelerator/VIT/vit_accel/vivado.log
# Journal file       : C:/work/research/Accelerator/VIT/vit_accel\vivado.jou
# Running On         : LAPTOP-OEFK15M3
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16541 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27815 MB
# Available Virtual  : 7261 MB
#-----------------------------------------------------------
start_gui
open_project C:/work/research/Accelerator/VIT/vit_accel/vit_accel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1256.707 ; gain = 137.844
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type timing
Command: launch_simulation  -simset sim_2 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'pe_v2_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
ERROR: [Common 17-180] Spawn failed: No error
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1499.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1622.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2058.309 ; gain = 753.129
ERROR: [SIM-utils-69] No open design in memory! Please run 'Synthesis' from the GUI or execute 'launch_runs <synth>' command from the Tcl console before running post-synthesis netlist simulation.
INFO: [SIM-utils-37] SDF generated:C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pe_v2_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
"xvlog --incr --relax -prj pe_v2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pe_v2_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pe_v2_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pe_v2_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pe_v2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 256 for port 'a_packed' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v:46]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 256 for port 'o_packed' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pe_v2_tb_time_synth.sdf", for root module "pe_v2_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pe_v2_tb_time_synth.sdf", for root module "pe_v2_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_61
Compiling module xil_defaultlib.mac_temporal
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_60
Compiling module xil_defaultlib.mac_temporal_0
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_59
Compiling module xil_defaultlib.mac_temporal_1
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_58
Compiling module xil_defaultlib.mac_temporal_2
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_57
Compiling module xil_defaultlib.mac_temporal_3
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_56
Compiling module xil_defaultlib.mac_temporal_4
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_55
Compiling module xil_defaultlib.mac_temporal_5
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_54
Compiling module xil_defaultlib.mac_temporal_6
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_53
Compiling module xil_defaultlib.mac_temporal_7
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_52
Compiling module xil_defaultlib.mac_temporal_8
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_51
Compiling module xil_defaultlib.mac_temporal_9
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_50
Compiling module xil_defaultlib.mac_temporal_10
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_49
Compiling module xil_defaultlib.mac_temporal_11
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_48
Compiling module xil_defaultlib.mac_temporal_12
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_47
Compiling module xil_defaultlib.mac_temporal_13
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_46
Compiling module xil_defaultlib.mac_temporal_14
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_45
Compiling module xil_defaultlib.mac_temporal_15
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_44
Compiling module xil_defaultlib.mac_temporal_16
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_43
Compiling module xil_defaultlib.mac_temporal_17
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_42
Compiling module xil_defaultlib.mac_temporal_18
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_41
Compiling module xil_defaultlib.mac_temporal_19
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_40
Compiling module xil_defaultlib.mac_temporal_20
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_39
Compiling module xil_defaultlib.mac_temporal_21
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_38
Compiling module xil_defaultlib.mac_temporal_22
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_37
Compiling module xil_defaultlib.mac_temporal_23
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_36
Compiling module xil_defaultlib.mac_temporal_24
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_35
Compiling module xil_defaultlib.mac_temporal_25
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_34
Compiling module xil_defaultlib.mac_temporal_26
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_33
Compiling module xil_defaultlib.mac_temporal_27
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_32
Compiling module xil_defaultlib.mac_temporal_28
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_31
Compiling module xil_defaultlib.mac_temporal_29
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO
Compiling module xil_defaultlib.mac_temporal_30
Compiling module simprims_ver.BUFGCTRL(PRESELECT_I0="TRUE",SIM...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pe_v2
Compiling module xil_defaultlib.pe_v2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pe_v2_tb_time_synth
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 2480.871 ; gain = 372.965
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pe_v2_tb_time_synth -key {Post-Synthesis:sim_2:Timing:pe_v2_tb} -tclbatch {pe_v2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pe_v2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "pe_v2_44_64.saif"
# set curr_xsim_wave_scope [current_scope]
# current_scope /uut
# log_saif [get_objects -r *]
# current_scope $curr_xsim_wave_scope
# unset curr_xsim_wave_scope
# run 1000ns
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[0].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[10].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[11].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[12].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[13].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[14].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[15].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[16].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[17].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[18].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[19].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[1].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[20].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[21].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[22].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[23].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[24].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[25].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[26].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[27].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[28].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[29].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[2].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[30].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[31].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[3].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[4].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[5].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[6].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[7].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[8].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[9].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_15255 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
$finish called at time : 270 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" Line 79
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pe_v2_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 2525.438 ; gain = 1220.258
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'pe_v2_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
write_sdf: Time (s): cpu = 00:01:30 ; elapsed = 00:01:27 . Memory (MB): peak = 2531.480 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'pe_v2_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
"xvlog --incr --relax -prj pe_v2_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim/pe_v2_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal
INFO: [VRFC 10-311] analyzing module mac_temporal_0
INFO: [VRFC 10-311] analyzing module mac_temporal_1
INFO: [VRFC 10-311] analyzing module mac_temporal_10
INFO: [VRFC 10-311] analyzing module mac_temporal_11
INFO: [VRFC 10-311] analyzing module mac_temporal_12
INFO: [VRFC 10-311] analyzing module mac_temporal_13
INFO: [VRFC 10-311] analyzing module mac_temporal_14
INFO: [VRFC 10-311] analyzing module mac_temporal_15
INFO: [VRFC 10-311] analyzing module mac_temporal_16
INFO: [VRFC 10-311] analyzing module mac_temporal_17
INFO: [VRFC 10-311] analyzing module mac_temporal_18
INFO: [VRFC 10-311] analyzing module mac_temporal_19
INFO: [VRFC 10-311] analyzing module mac_temporal_2
INFO: [VRFC 10-311] analyzing module mac_temporal_20
INFO: [VRFC 10-311] analyzing module mac_temporal_21
INFO: [VRFC 10-311] analyzing module mac_temporal_22
INFO: [VRFC 10-311] analyzing module mac_temporal_23
INFO: [VRFC 10-311] analyzing module mac_temporal_24
INFO: [VRFC 10-311] analyzing module mac_temporal_25
INFO: [VRFC 10-311] analyzing module mac_temporal_26
INFO: [VRFC 10-311] analyzing module mac_temporal_27
INFO: [VRFC 10-311] analyzing module mac_temporal_28
INFO: [VRFC 10-311] analyzing module mac_temporal_29
INFO: [VRFC 10-311] analyzing module mac_temporal_3
INFO: [VRFC 10-311] analyzing module mac_temporal_30
INFO: [VRFC 10-311] analyzing module mac_temporal_31
INFO: [VRFC 10-311] analyzing module mac_temporal_32
INFO: [VRFC 10-311] analyzing module mac_temporal_33
INFO: [VRFC 10-311] analyzing module mac_temporal_34
INFO: [VRFC 10-311] analyzing module mac_temporal_35
INFO: [VRFC 10-311] analyzing module mac_temporal_36
INFO: [VRFC 10-311] analyzing module mac_temporal_37
INFO: [VRFC 10-311] analyzing module mac_temporal_38
INFO: [VRFC 10-311] analyzing module mac_temporal_39
INFO: [VRFC 10-311] analyzing module mac_temporal_4
INFO: [VRFC 10-311] analyzing module mac_temporal_40
INFO: [VRFC 10-311] analyzing module mac_temporal_41
INFO: [VRFC 10-311] analyzing module mac_temporal_42
INFO: [VRFC 10-311] analyzing module mac_temporal_43
INFO: [VRFC 10-311] analyzing module mac_temporal_44
INFO: [VRFC 10-311] analyzing module mac_temporal_45
INFO: [VRFC 10-311] analyzing module mac_temporal_46
INFO: [VRFC 10-311] analyzing module mac_temporal_47
INFO: [VRFC 10-311] analyzing module mac_temporal_48
INFO: [VRFC 10-311] analyzing module mac_temporal_49
INFO: [VRFC 10-311] analyzing module mac_temporal_5
INFO: [VRFC 10-311] analyzing module mac_temporal_50
INFO: [VRFC 10-311] analyzing module mac_temporal_51
INFO: [VRFC 10-311] analyzing module mac_temporal_52
INFO: [VRFC 10-311] analyzing module mac_temporal_53
INFO: [VRFC 10-311] analyzing module mac_temporal_54
INFO: [VRFC 10-311] analyzing module mac_temporal_55
INFO: [VRFC 10-311] analyzing module mac_temporal_56
INFO: [VRFC 10-311] analyzing module mac_temporal_57
INFO: [VRFC 10-311] analyzing module mac_temporal_58
INFO: [VRFC 10-311] analyzing module mac_temporal_59
INFO: [VRFC 10-311] analyzing module mac_temporal_6
INFO: [VRFC 10-311] analyzing module mac_temporal_60
INFO: [VRFC 10-311] analyzing module mac_temporal_61
INFO: [VRFC 10-311] analyzing module mac_temporal_62
INFO: [VRFC 10-311] analyzing module mac_temporal_7
INFO: [VRFC 10-311] analyzing module mac_temporal_8
INFO: [VRFC 10-311] analyzing module mac_temporal_9
INFO: [VRFC 10-311] analyzing module pe_v2
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_100
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_101
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_102
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_103
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_104
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_105
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_106
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_107
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_108
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_109
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_110
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_111
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_112
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_113
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_114
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_115
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_116
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_117
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_118
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_119
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_120
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_121
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_122
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_123
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_124
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_125
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_63
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_64
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_65
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_66
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_67
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_68
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_69
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_70
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_71
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_72
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_73
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_74
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_75
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_76
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_77
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_78
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_79
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_80
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_81
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_82
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_83
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_84
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_85
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_86
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_87
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_88
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_89
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_90
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_91
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_92
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_93
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_94
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_95
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_96
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_97
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_98
INFO: [VRFC 10-311] analyzing module xil_internal_svlib_MACC_MACRO_99
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.480 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2531.480 ; gain = 6.043
Command: launch_simulation -step elaborate -simset sim_2 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'pe_v2_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/synth/timing/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pe_v2_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pe_v2_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot pe_v2_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.pe_v2_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "pe_v2_tb_time_synth.sdf", for root module "pe_v2_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "pe_v2_tb_time_synth.sdf", for root module "pe_v2_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ADREG=0,AREG=...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_12...
Compiling module xil_defaultlib.mac_temporal
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_12...
Compiling module xil_defaultlib.mac_temporal_0
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_12...
Compiling module xil_defaultlib.mac_temporal_1
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_12...
Compiling module xil_defaultlib.mac_temporal_2
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_12...
Compiling module xil_defaultlib.mac_temporal_3
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_12...
Compiling module xil_defaultlib.mac_temporal_4
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_5
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_6
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_7
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_8
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_9
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_10
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_11
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_12
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_13
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_11...
Compiling module xil_defaultlib.mac_temporal_14
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_15
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_16
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_17
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_18
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_19
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_20
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_21
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_22
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_23
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_10...
Compiling module xil_defaultlib.mac_temporal_24
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_99
Compiling module xil_defaultlib.mac_temporal_25
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_98
Compiling module xil_defaultlib.mac_temporal_26
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_97
Compiling module xil_defaultlib.mac_temporal_27
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_96
Compiling module xil_defaultlib.mac_temporal_28
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_95
Compiling module xil_defaultlib.mac_temporal_29
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_94
Compiling module xil_defaultlib.mac_temporal_30
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_93
Compiling module xil_defaultlib.mac_temporal_31
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_92
Compiling module xil_defaultlib.mac_temporal_32
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_91
Compiling module xil_defaultlib.mac_temporal_33
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_90
Compiling module xil_defaultlib.mac_temporal_34
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_89
Compiling module xil_defaultlib.mac_temporal_35
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_88
Compiling module xil_defaultlib.mac_temporal_36
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_87
Compiling module xil_defaultlib.mac_temporal_37
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_86
Compiling module xil_defaultlib.mac_temporal_38
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_85
Compiling module xil_defaultlib.mac_temporal_39
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_84
Compiling module xil_defaultlib.mac_temporal_40
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_83
Compiling module xil_defaultlib.mac_temporal_41
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_82
Compiling module xil_defaultlib.mac_temporal_42
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_81
Compiling module xil_defaultlib.mac_temporal_43
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_80
Compiling module xil_defaultlib.mac_temporal_44
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_79
Compiling module xil_defaultlib.mac_temporal_45
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_78
Compiling module xil_defaultlib.mac_temporal_46
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_77
Compiling module xil_defaultlib.mac_temporal_47
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_76
Compiling module xil_defaultlib.mac_temporal_48
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_75
Compiling module xil_defaultlib.mac_temporal_49
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_74
Compiling module xil_defaultlib.mac_temporal_50
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_73
Compiling module xil_defaultlib.mac_temporal_51
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_72
Compiling module xil_defaultlib.mac_temporal_52
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_71
Compiling module xil_defaultlib.mac_temporal_53
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_70
Compiling module xil_defaultlib.mac_temporal_54
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_69
Compiling module xil_defaultlib.mac_temporal_55
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_68
Compiling module xil_defaultlib.mac_temporal_56
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_67
Compiling module xil_defaultlib.mac_temporal_57
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_66
Compiling module xil_defaultlib.mac_temporal_58
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_65
Compiling module xil_defaultlib.mac_temporal_59
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_64
Compiling module xil_defaultlib.mac_temporal_60
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO_63
Compiling module xil_defaultlib.mac_temporal_61
Compiling module xil_defaultlib.xil_internal_svlib_MACC_MACRO
Compiling module xil_defaultlib.mac_temporal_62
Compiling module simprims_ver.BUFGCTRL(PRESELECT_I0="TRUE",SIM...
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.pe_v2
Compiling module xil_defaultlib.pe_v2_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pe_v2_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2531.480 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2531.480 ; gain = 0.000
Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[0].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[10].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[11].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[12].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[13].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[14].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[15].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[16].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[17].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[18].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[19].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[1].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[20].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[21].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[22].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[23].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[24].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[25].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[26].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[27].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[28].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[29].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[2].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[30].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[31].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[32].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[33].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[34].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[35].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[36].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[37].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[38].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[39].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[3].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[40].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[41].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[42].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[43].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[44].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[45].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[46].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[47].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[48].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[49].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[4].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[50].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[51].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[52].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[53].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[54].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[55].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[56].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[57].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[58].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[59].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[5].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[60].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[61].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[62].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[63].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[6].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[7].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[8].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
WARNING: "C:/Xilinx/Vivado/2024.2/data/verilog/src/unisims/DSP48E1.v" Line 2103: Timing violation in scope /pe_v2_tb/uut/\mac_gen[9].mac_inst /MACC_MACRO_inst/\dsp_bl.DSP48E_BL /TChk2103_29883 at time 101623 ps $setuphold (posedge CLK,negedge RSTINMODE,(0:0:0),(0:0:0),notifier,clk_gsr_en_p,clk_gsr_en_p,clk_dly,rstinmode_dly)  $setup violation detected. Time: 101623 ps, Data Event Time Stamp: 100943 ps, Ref Event Time Stamp: 101623 ps, Limit: 686 ps
$finish called at time : 300 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" Line 79
relaunch_sim: Time (s): cpu = 00:01:34 ; elapsed = 00:01:59 . Memory (MB): peak = 2531.480 ; gain = 6.043
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg484-1
Top: pe_v2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56896
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.578 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_v2' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_v2.v:28]
INFO: [Synth 8-6157] synthesizing module 'mac_temporal' [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal.v:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_MACC_MACRO' [C:/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/MACC_MACRO.v:23]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_A bound to: 8 - type: integer 
	Parameter WIDTH_B bound to: 8 - type: integer 
	Parameter WIDTH_P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter PREG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:41928]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_MACC_MACRO' (0#1) [C:/Xilinx/Vivado/2024.2/data/verilog/src/unimacro/MACC_MACRO.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mac_temporal' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal.v:26]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'pe_v2' (0#1) [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_v2.v:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.578 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2585.578 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2585.578 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'macc_clk_gate_inst' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2585.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2612.457 ; gain = 26.879
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 2612.457 ; gain = 26.879
close_design
set_property top PE_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top PE_wrapper_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\new\pe_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal_asic.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac_temporal.v:]
set_property top adder_col_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_col_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mult_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal_asic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_col_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mult_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal_asic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_col_default
Compiling module xil_defaultlib.adder_col_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_col_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_col_tb_behav -key {Behavioral:sim_2:Functional:adder_col_tb} -tclbatch {adder_col_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_col_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "pe_v2_44_64.saif"
# set curr_xsim_wave_scope [current_scope]
# current_scope /uut
# log_saif [get_objects -r *]
# current_scope $curr_xsim_wave_scope
# unset curr_xsim_wave_scope
# run 1000ns
$finish called at time : 240 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" Line 70
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_col_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2612.457 ; gain = 0.000
open_wave_config {C:/work/research/Accelerator/VIT/vit_accel/waveform_configs/adder_col_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/processing_element.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_element
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/A_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/B_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/O_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module O_buff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/adder_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/config_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module config_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/noc_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_array_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/sp_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sp_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/PE_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mult_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/pe_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/mac_temporal_asic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_temporal_asic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/A_buff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module A_buff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/PE_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE_wrapper_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/noc_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_row_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_row_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_tb
WARNING: [VRFC 10-8497] literal value 'b00010001_00010001_00010001_00010001 truncated to fit in 16 bits [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_tb.v:108]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/mac_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_col_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/pe_array_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array_v2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/new/pe_v2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_v2_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_col_default
Compiling module xil_defaultlib.adder_col_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_col_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 240 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2612.457 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 240 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2773.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/workload_controller.v w ]
add_files C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/workload_controller.v
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'adder_col_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/workload_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module workload_controller
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder_col_tb_behav -key {Behavioral:sim_2:Functional:adder_col_tb} -tclbatch {adder_col_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source adder_col_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "pe_v2_44_64.saif"
# set curr_xsim_wave_scope [current_scope]
# current_scope /uut
# log_saif [get_objects -r *]
# current_scope $curr_xsim_wave_scope
# unset curr_xsim_wave_scope
# run 1000ns
$finish called at time : 240 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" Line 70
# close_saif
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder_col_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2773.223 ; gain = 0.000
open_wave_config {C:/work/research/Accelerator/VIT/vit_accel/waveform_configs/adder_col_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 240 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2773.223 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj adder_col_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'adder_col_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_col_tb_behav xil_defaultlib.adder_col_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 240 ns : File "C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_2/imports/new/adder_col_tb.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2773.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\processing_element.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\processing_element.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\processing_element.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\processing_element.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\adder_col_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\O_buff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\pe_array_v2_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\processing_element.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\mac.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder_col.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\noc_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\config_regs.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\parameters.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sim_2\imports\new\PE_wrapper_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\PE_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_array_v2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\workload_controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\pe_row.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\work\research\Accelerator\VIT\vit_accel\vit_accel.srcs\sources_1\new\adder.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
launch_runs impl_1 -jobs 8
[Wed Mar 19 16:07:17 2025] Launched synth_1...
Run output will be captured here: C:/work/research/Accelerator/VIT/vit_accel/vit_accel.runs/synth_1/runme.log
[Wed Mar 19 16:07:17 2025] Launched impl_1...
Run output will be captured here: C:/work/research/Accelerator/VIT/vit_accel/vit_accel.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2773.223 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2773.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2773.223 ; gain = 0.000
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Mar 19 16:43:03 2025] Launched synth_1...
Run output will be captured here: C:/work/research/Accelerator/VIT/vit_accel/vit_accel.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Mar 19 17:03:22 2025] Launched impl_1...
Run output will be captured here: C:/work/research/Accelerator/VIT/vit_accel/vit_accel.runs/impl_1/runme.log
