From 9e2b8071dd40fe3bfbc7de8408290e811acf7559 Mon Sep 17 00:00:00 2001
From: Duy Dang <duy.dang.yb@renesas.com>
Date: Mon, 20 Jul 2020 13:08:46 +0700
Subject: [PATCH 405/504] ARM: dts: r8a7742, iwg21m: Add DU module to r8a7742
 device tree

Signed-off-by: Duy Dang <duy.dang.yb@renesas.com>
---
 arch/arm/boot/dts/r8a7742-iwg21m.dts | 15 +++++++++++++++
 arch/arm/boot/dts/r8a7742.dtsi       | 34 ++++++++++++++++++++++++++++++++++
 2 files changed, 49 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742-iwg21m.dts b/arch/arm/boot/dts/r8a7742-iwg21m.dts
index fa442ba..656ae2c 100644
--- a/arch/arm/boot/dts/r8a7742-iwg21m.dts
+++ b/arch/arm/boot/dts/r8a7742-iwg21m.dts
@@ -176,6 +176,21 @@
 	status = "okay";
 };
 
+&du {
+	status = "okay";
+
+	ports {
+		port@0 {
+			 endpoint {
+			};
+		};
+		port@1 {
+			endpoint {
+			};
+		};
+	};
+};
+
 &ether {
 	pinctrl-0 = <&ether_pins>;
 	pinctrl-names = "default";
diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index 77167dd..cd7162b 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -118,6 +118,40 @@
 		};
 	};
 
+	du: display@feb00000 {
+		compatible = "renesas,du-r8a7742";
+		reg = <0 0xfeb00000 0 0x70000>,
+			<0 0xfeb90000 0 0x1c>,
+			<0 0xfeb94000 0 0x1c>;
+		reg-names = "du", "lvds.0", "lvds.1";
+		interrupts = <0 256 IRQ_TYPE_LEVEL_HIGH>,
+				<0 268 IRQ_TYPE_LEVEL_HIGH>,
+				<0 269 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp7_clks R8A7742_CLK_DU0>,
+			<&mstp7_clks R8A7742_CLK_DU1>,
+			<&mstp7_clks R8A7742_CLK_LVDS0>,
+			<&mstp7_clks R8A7742_CLK_LVDS1>;
+		clock-names = "du.0", "du.1", "lvds.0", "lvds.1";
+		status = "disabled";
+
+		vsps = <&vspd0 &vspd1>;
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				du_out_lvds0: endpoint {
+				};
+			};
+			port@1 {
+				reg = <1>;
+				du_out_lvds1: endpoint {
+				};
+			};
+		};
+	};
+
 	dmac0: dma-controller@e6700000 {
 		compatible = "renesas,rcar-dmac";
 		reg = <0 0xe6700000 0 0x20000>;
-- 
2.7.4

