// Seed: 2484113153
module module_0 (
    input  tri0 id_0,
    output wor  id_1
);
  wire id_3;
endmodule
module module_1 (
    input wand id_0
    , id_12,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wire id_6,
    output supply1 id_7,
    output logic id_8,
    input logic id_9,
    input tri id_10
);
  wor id_13, id_14, id_15;
  module_0(
      id_0, id_2
  ); id_16 :
  assert property (@(negedge id_6 / 1 ? 1 : id_3 - 1) 1) if (id_0) @(1'h0) id_8 <= id_9;
  assign id_13 = 1;
  wire id_17;
endmodule
