// This is the memory map header file for 'LongPRACH_sim'
// Generated by High Level Design Compiler for Intel(R) FPGAs Version 23.3 (Release Build #f9894c94f4) on Fri Dec  6 17:01:04 2024

// This file contains the address of each register in the design, with the block name, 
// read/write mode, and description in the block parameters as comments for each.

// Each section denotes one ModelIP/ModelBus block and is laid out as follows:
// <block name> : <description from block>
// <REGISTER_NAME>_BIT_WIDTH <bit width from block>
// <REGISTER_NAME>_FRAC_WIDTH <frac width from block>
// <REGISTER_NAME>_PRIVATE_SPACE <is the private register space box checked?>
// Then, for each addressable word of the block:
// <REGISTER_NAME>_LSB <LSB of word>
// <REGISTER_NAME>_MSB <MSB of word>
// <REGISTER_NAME>_WIDTH <width of word>
// <REGISTER_NAME> <word address in hex format> <read/write mode>

#define AVALON_BUS_WIDTH 32
#define AVALON_ADDRESS_WIDTH 2
// LongPRACH_sim_prach_wrap_LongPRACH_DUT_Longprach_C_M_plane_LongPRACH_core_MIXER_NCO1 : NCO Phase Increment Registers (sin Inversion@MSB cos Inversion@MSB-1)
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_BIT_WIDTH 32
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_FRAC_WIDTH 0
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_PRIVATE_SPACE false
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_LSB 0
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_MSB 31
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_WIDTH 32
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_STARTADDR 0x0 // Read/Write 
#define LONGPRACH_SIM_PRACH_WRAP_LONGPRACH_DUT_LONGPRACH_C_M_PLANE_LONGPRACH_CORE_MIXER_NCO1_LENGTH 4 

