blk_mem_gen_0.v,verilog,xil_defaultlib,../../../../true_dual_port_ram.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
