{
  "module_name": "gcc-sa8775p.c",
  "hash_id": "ae09aec58243f6fed57391aea7e3573100abce5319382f9c79adae6768e57a92",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sa8775p.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sa8775p-gcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\n \nenum {\n\tDT_BI_TCXO,\n\tDT_SLEEP_CLK,\n\tDT_UFS_PHY_RX_SYMBOL_0_CLK,\n\tDT_UFS_PHY_RX_SYMBOL_1_CLK,\n\tDT_UFS_PHY_TX_SYMBOL_0_CLK,\n\tDT_UFS_CARD_RX_SYMBOL_0_CLK,\n\tDT_UFS_CARD_RX_SYMBOL_1_CLK,\n\tDT_UFS_CARD_TX_SYMBOL_0_CLK,\n\tDT_USB3_PHY_WRAPPER_GCC_USB30_PRIM_PIPE_CLK,\n\tDT_USB3_PHY_WRAPPER_GCC_USB30_SEC_PIPE_CLK,\n\tDT_PCIE_0_PIPE_CLK,\n\tDT_PCIE_1_PIPE_CLK,\n\tDT_PCIE_PHY_AUX_CLK,\n\tDT_RXC0_REF_CLK,\n\tDT_RXC1_REF_CLK,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GCC_GPLL0_OUT_EVEN,\n\tP_GCC_GPLL0_OUT_MAIN,\n\tP_GCC_GPLL1_OUT_MAIN,\n\tP_GCC_GPLL4_OUT_MAIN,\n\tP_GCC_GPLL5_OUT_MAIN,\n\tP_GCC_GPLL7_OUT_MAIN,\n\tP_GCC_GPLL9_OUT_MAIN,\n\tP_PCIE_0_PIPE_CLK,\n\tP_PCIE_1_PIPE_CLK,\n\tP_PCIE_PHY_AUX_CLK,\n\tP_RXC0_REF_CLK,\n\tP_RXC1_REF_CLK,\n\tP_SLEEP_CLK,\n\tP_UFS_CARD_RX_SYMBOL_0_CLK,\n\tP_UFS_CARD_RX_SYMBOL_1_CLK,\n\tP_UFS_CARD_TX_SYMBOL_0_CLK,\n\tP_UFS_PHY_RX_SYMBOL_0_CLK,\n\tP_UFS_PHY_RX_SYMBOL_1_CLK,\n\tP_UFS_PHY_TX_SYMBOL_0_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_PRIM_PIPE_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_SEC_PIPE_CLK,\n};\n\nstatic const struct clk_parent_data gcc_parent_data_tcxo = { .index = DT_BI_TCXO };\n\nstatic struct clk_alpha_pll gcc_gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x4b028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpll0\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gcc_gpll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll1 = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x4b028,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpll1\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll4 = {\n\t.offset = 0x4000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x4b028,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpll4\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll5 = {\n\t.offset = 0x5000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x4b028,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpll5\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll7 = {\n\t.offset = 0x7000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x4b028,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpll7\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll9 = {\n\t.offset = 0x9000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x4b028,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpll9\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL1_OUT_MAIN, 4 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll1.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_RXC0_REF_CLK, 3 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_7[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .index = DT_RXC0_REF_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_RXC1_REF_CLK, 3 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .index = DT_RXC1_REF_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_PCIE_PHY_AUX_CLK, 1 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_9[] = {\n\t{ .index = DT_PCIE_PHY_AUX_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_11[] = {\n\t{ P_PCIE_PHY_AUX_CLK, 1 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_11[] = {\n\t{ .index = DT_PCIE_PHY_AUX_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_13[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL9_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_13[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll9.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_14[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_14[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_15[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL5_OUT_MAIN, 3 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_15[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .hw = &gcc_gpll5.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_16[] = {\n\t{ P_UFS_CARD_RX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_16[] = {\n\t{ .index = DT_UFS_CARD_RX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_17[] = {\n\t{ P_UFS_CARD_RX_SYMBOL_1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_17[] = {\n\t{ .index = DT_UFS_CARD_RX_SYMBOL_1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_18[] = {\n\t{ P_UFS_CARD_TX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_18[] = {\n\t{ .index = DT_UFS_CARD_TX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_19[] = {\n\t{ P_UFS_PHY_RX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_19[] = {\n\t{ .index = DT_UFS_PHY_RX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_20[] = {\n\t{ P_UFS_PHY_RX_SYMBOL_1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_20[] = {\n\t{ .index = DT_UFS_PHY_RX_SYMBOL_1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_21[] = {\n\t{ P_UFS_PHY_TX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_21[] = {\n\t{ .index = DT_UFS_PHY_TX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_22[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_PRIM_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_22[] = {\n\t{ .index = DT_USB3_PHY_WRAPPER_GCC_USB30_PRIM_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_23[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_SEC_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_23[] = {\n\t{ .index = DT_USB3_PHY_WRAPPER_GCC_USB30_SEC_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic struct clk_regmap_mux gcc_pcie_0_phy_aux_clk_src = {\n\t.reg = 0xa9074,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_9,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_phy_aux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_9,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_9),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_0_pipe_clk_src = {\n\t.reg = 0xa906c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_0_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_pcie_1_phy_aux_clk_src = {\n\t.reg = 0x77074,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_11,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_phy_aux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_11,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_11),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_1_pipe_clk_src = {\n\t.reg = 0x7706c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_PCIE_1_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_card_rx_symbol_0_clk_src = {\n\t.reg = 0x81060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_16,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_16,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_16),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_card_rx_symbol_1_clk_src = {\n\t.reg = 0x810d0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_17,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_17,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_17),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_card_tx_symbol_0_clk_src = {\n\t.reg = 0x81050,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_18,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_tx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_18,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_18),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_rx_symbol_0_clk_src = {\n\t.reg = 0x83060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_19,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_19,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_19),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_rx_symbol_1_clk_src = {\n\t.reg = 0x830d0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_20,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_20,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_20),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_tx_symbol_0_clk_src = {\n\t.reg = 0x83050,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_21,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_21,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_21),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_prim_phy_pipe_clk_src = {\n\t.reg = 0x1b068,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_22,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_22,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_22),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_sec_phy_pipe_clk_src = {\n\t.reg = 0x2f068,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_23,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_23,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_23),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_phy_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xb6028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_emac0_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_ptp_clk_src[] = {\n\tF(125000000, P_GCC_GPLL7_OUT_MAIN, 8, 0, 0),\n\tF(230400000, P_GCC_GPLL4_OUT_MAIN, 3.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_ptp_clk_src = {\n\t.cmd_rcgr = 0xb6060,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_emac0_ptp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_emac0_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_rgmii_clk_src[] = {\n\tF(125000000, P_GCC_GPLL7_OUT_MAIN, 8, 0, 0),\n\tF(250000000, P_GCC_GPLL7_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_rgmii_clk_src = {\n\t.cmd_rcgr = 0xb6048,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_emac0_rgmii_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_emac0_rgmii_clk_src\",\n\t\t.parent_data = gcc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_7),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xb4028,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_emac1_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_ptp_clk_src = {\n\t.cmd_rcgr = 0xb4060,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_emac0_ptp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_emac1_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_rgmii_clk_src = {\n\t.cmd_rcgr = 0xb4048,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_emac0_rgmii_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_emac1_rgmii_clk_src\",\n\t\t.parent_data = gcc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x70004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x71004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x62004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp4_clk_src = {\n\t.cmd_rcgr = 0x1e004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_gp4_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp5_clk_src = {\n\t.cmd_rcgr = 0x1f004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_gp5_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0xa9078,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_phy_rchng_clk_src[] = {\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0xa9054,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_pcie_0_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_aux_clk_src = {\n\t.cmd_rcgr = 0x77078,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_pcie_1_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x77054,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_pcie_1_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(60000000, P_GCC_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x3f010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(120000000, P_GCC_GPLL0_OUT_MAIN, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x23154,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x23288,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s2_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x233bc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x234f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x23624,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x23758,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {\n\t.cmd_rcgr = 0x2388c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {\n\t.cmd_rcgr = 0x24154,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {\n\t.cmd_rcgr = 0x24288,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {\n\t.cmd_rcgr = 0x243bc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {\n\t.cmd_rcgr = 0x244f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s4_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {\n\t.cmd_rcgr = 0x24624,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {\n\t.cmd_rcgr = 0x24758,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s6_clk_src = {\n\t.cmd_rcgr = 0x2488c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s0_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s0_clk_src = {\n\t.cmd_rcgr = 0x2a154,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s1_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s1_clk_src = {\n\t.cmd_rcgr = 0x2a288,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s2_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s2_clk_src = {\n\t.cmd_rcgr = 0x2a3bc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s3_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s3_clk_src = {\n\t.cmd_rcgr = 0x2a4f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s4_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s4_clk_src = {\n\t.cmd_rcgr = 0x2a624,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s5_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s5_clk_src = {\n\t.cmd_rcgr = 0x2a758,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s6_clk_src\",\n\t.parent_data = gcc_parent_data_1,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s6_clk_src = {\n\t.cmd_rcgr = 0x2a88c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s2_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s6_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap3_s0_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(403200000, P_GCC_GPLL4_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap3_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap3_s0_clk_src\",\n\t.parent_data = gcc_parent_data_4,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap3_s0_clk_src = {\n\t.cmd_rcgr = 0xc4154,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap3_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap3_s0_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_apps_clk_src[] = {\n\tF(144000, P_BI_TCXO, 16, 3, 25),\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(20000000, P_GCC_GPLL0_OUT_EVEN, 5, 1, 3),\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GCC_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(192000000, P_GCC_GPLL9_OUT_MAIN, 4, 0, 0),\n\tF(384000000, P_GCC_GPLL9_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x20014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_13,\n\t.freq_tbl = ftbl_gcc_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_13,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_13),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_ice_core_clk_src[] = {\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x2002c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_14,\n\t.freq_tbl = ftbl_gcc_sdcc1_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_14,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_14),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_tscss_cntr_clk_src[] = {\n\tF(15625000, P_GCC_GPLL7_OUT_MAIN, 16, 1, 4),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_tscss_cntr_clk_src = {\n\t.cmd_rcgr = 0x21008,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_15,\n\t.freq_tbl = ftbl_gcc_tscss_cntr_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_tscss_cntr_clk_src\",\n\t\t.parent_data = gcc_parent_data_15,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_15),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_axi_clk_src[] = {\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(600000000, P_GCC_GPLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_axi_clk_src = {\n\t.cmd_rcgr = 0x8102c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_axi_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_ice_core_clk_src[] = {\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(600000000, P_GCC_GPLL0_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_ice_core_clk_src = {\n\t.cmd_rcgr = 0x81074,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x810a8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x8108c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_card_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {\n\t.cmd_rcgr = 0x8302c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_axi_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {\n\t.cmd_rcgr = 0x83074,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x830a8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x8308c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb20_master_clk_src[] = {\n\tF(120000000, P_GCC_GPLL0_OUT_MAIN, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb20_master_clk_src = {\n\t.cmd_rcgr = 0x1c028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb20_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb20_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb20_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x1c040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb20_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {\n\tF(133333333, P_GCC_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GCC_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0x1b028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x1b040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_sec_master_clk_src = {\n\t.cmd_rcgr = 0x2f028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb30_sec_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_sec_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x2f040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb30_sec_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x1b06c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_sec_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x2f06c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"gcc_usb3_sec_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_0_pipe_div_clk_src = {\n\t.reg = 0xa9070,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_0_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_0_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_1_pipe_div_clk_src = {\n\t.reg = 0x77070,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_1_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_1_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_qupv3_wrap3_s0_div_clk_src = {\n\t.reg = 0xc4284,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_qupv3_wrap3_s0_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_qupv3_wrap3_s0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb20_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x1c058,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb20_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_usb20_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_prim_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x1b058,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_sec_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x2f058,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_sec_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_usb30_sec_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_qupv3_axi_clk = {\n\t.halt_reg = 0x8e200,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8e200,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_noc_qupv3_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_card_axi_clk = {\n\t.halt_reg = 0x810d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x810d4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x810d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_card_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_clk = {\n\t.halt_reg = 0x830d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x830d4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x830d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x830d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x830d4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x830d4,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb2_prim_axi_clk = {\n\t.halt_reg = 0x1c05c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1c05c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1c05c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb2_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_prim_axi_clk = {\n\t.halt_reg = 0x1b084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1b084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1b084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_sec_axi_clk = {\n\t.halt_reg = 0x2f088,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2f088,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2f088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_aggre_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy0_clk = {\n\t.halt_reg = 0x76004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x76004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x76004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ahb2phy0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy2_clk = {\n\t.halt_reg = 0x76008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x76008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x76008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ahb2phy2_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy3_clk = {\n\t.halt_reg = 0x7600c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7600c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ahb2phy3_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x44004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x44004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_hf_axi_clk = {\n\t.halt_reg = 0x32010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x32010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_camera_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_sf_axi_clk = {\n\t.halt_reg = 0x32018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x32018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_camera_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_throttle_xo_clk = {\n\t.halt_reg = 0x32024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x32024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_camera_throttle_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb2_prim_axi_clk = {\n\t.halt_reg = 0x1c060,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1c060,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1c060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb2_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0x1b088,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1b088,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1b088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_sec_axi_clk = {\n\t.halt_reg = 0x2f084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2f084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2f084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_gpu_axi_clk = {\n\t.halt_reg = 0x7d164,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7d164,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d164,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ddrss_gpu_axi_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp1_hf_axi_clk = {\n\t.halt_reg = 0xc7010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xc7010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xc7010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_disp1_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_hf_axi_clk = {\n\t.halt_reg = 0x33010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x33010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x33010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_disp_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_edp_ref_clkref_en = {\n\t.halt_reg = 0x97448,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x97448,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_edp_ref_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_axi_clk = {\n\t.halt_reg = 0xb6018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb6018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb6018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_phy_aux_clk = {\n\t.halt_reg = 0xb6024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb6024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac0_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac0_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_ptp_clk = {\n\t.halt_reg = 0xb6040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb6040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac0_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac0_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_rgmii_clk = {\n\t.halt_reg = 0xb6044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb6044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac0_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac0_rgmii_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_slv_ahb_clk = {\n\t.halt_reg = 0xb6020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb6020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb6020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac0_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_axi_clk = {\n\t.halt_reg = 0xb4018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb4018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb4018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_phy_aux_clk = {\n\t.halt_reg = 0xb4024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb4024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac1_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac1_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_ptp_clk = {\n\t.halt_reg = 0xb4040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb4040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac1_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac1_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_rgmii_clk = {\n\t.halt_reg = 0xb4044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb4044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac1_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac1_rgmii_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_slv_ahb_clk = {\n\t.halt_reg = 0xb4020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb4020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb4020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_emac1_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x70000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x70000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x71000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x62000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp4_clk = {\n\t.halt_reg = 0x1e000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gp4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp5_clk = {\n\t.halt_reg = 0x1f000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1f000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gp5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gpll0_out_even.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_memnoc_gfx_clk = {\n\t.halt_reg = 0x7d010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7d010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x7d01c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_tcu_throttle_ahb_clk = {\n\t.halt_reg = 0x7d008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7d008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_tcu_throttle_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_tcu_throttle_clk = {\n\t.halt_reg = 0x7d014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7d014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_tcu_throttle_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0xa9038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0xa902c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa902c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0xa9024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_phy_aux_clk = {\n\t.halt_reg = 0xa9030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_phy_rchng_clk = {\n\t.halt_reg = 0xa9050,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0xa9040,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipediv2_clk = {\n\t.halt_reg = 0xa9048,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x4b018,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0xa901c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {\n\t.halt_reg = 0xa9018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b018,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x77038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(31),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x7702c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7702c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x77024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_phy_aux_clk = {\n\t.halt_reg = 0x77030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_phy_rchng_clk = {\n\t.halt_reg = 0x77050,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x77040,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipediv2_clk = {\n\t.halt_reg = 0x77048,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x4b018,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x7701c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_q2a_axi_clk = {\n\t.halt_reg = 0x77018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_clkref_en = {\n\t.halt_reg = 0x9746c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x9746c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_throttle_cfg_clk = {\n\t.halt_reg = 0xb2034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b020,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_throttle_cfg_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3f00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x3f004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3f004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x3f008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_nrt_ahb_clk = {\n\t.halt_reg = 0x32008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x32008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x32008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_nrt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_rt_ahb_clk = {\n\t.halt_reg = 0x3200c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3200c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3200c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_rt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp1_ahb_clk = {\n\t.halt_reg = 0xc7008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xc7008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xc7008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp1_rot_ahb_clk = {\n\t.halt_reg = 0xc700c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0xc700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp1_rot_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_ahb_clk = {\n\t.halt_reg = 0x33008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x33008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x33008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_rot_ahb_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp_rot_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_cvp_ahb_clk = {\n\t.halt_reg = 0x34008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x34008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x34008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_cvp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_vcodec_ahb_clk = {\n\t.halt_reg = 0x3400c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3400c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_vcodec_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_vcpu_ahb_clk = {\n\t.halt_reg = 0x34010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x34010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x34010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_vcpu_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {\n\t.halt_reg = 0x23018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_clk = {\n\t.halt_reg = 0x2300c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x2314c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x23280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x233b4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x234e8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x2361c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x23750,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s6_clk = {\n\t.halt_reg = 0x23884,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_2x_clk = {\n\t.halt_reg = 0x24018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_clk = {\n\t.halt_reg = 0x2400c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s0_clk = {\n\t.halt_reg = 0x2414c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s1_clk = {\n\t.halt_reg = 0x24280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s2_clk = {\n\t.halt_reg = 0x243b4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s3_clk = {\n\t.halt_reg = 0x244e8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s4_clk = {\n\t.halt_reg = 0x2461c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s5_clk = {\n\t.halt_reg = 0x24750,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s6_clk = {\n\t.halt_reg = 0x24884,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b018,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap1_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_core_2x_clk = {\n\t.halt_reg = 0x2a018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_core_clk = {\n\t.halt_reg = 0x2a00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s0_clk = {\n\t.halt_reg = 0x2a14c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s1_clk = {\n\t.halt_reg = 0x2a280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s2_clk = {\n\t.halt_reg = 0x2a3b4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s3_clk = {\n\t.halt_reg = 0x2a4e8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s4_clk = {\n\t.halt_reg = 0x2a61c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s5_clk = {\n\t.halt_reg = 0x2a750,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s6_clk = {\n\t.halt_reg = 0x2a884,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b018,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap2_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap3_core_2x_clk = {\n\t.halt_reg = 0xc4018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap3_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap3_core_clk = {\n\t.halt_reg = 0xc400c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap3_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap3_qspi_clk = {\n\t.halt_reg = 0xc4280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap3_qspi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap3_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap3_s0_clk = {\n\t.halt_reg = 0xc414c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap3_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap3_s0_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x23004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x23004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x23008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x23008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {\n\t.halt_reg = 0x24004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x24004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {\n\t.halt_reg = 0x24008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x24008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b008,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_1_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_m_ahb_clk = {\n\t.halt_reg = 0x2a004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2a004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_2_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_s_ahb_clk = {\n\t.halt_reg = 0x2a008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2a008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_2_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_3_m_ahb_clk = {\n\t.halt_reg = 0xc4004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xc4004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_3_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_3_s_ahb_clk = {\n\t.halt_reg = 0xc4008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xc4008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x4b000,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_3_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x2000c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2000c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x20004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x20044,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x20044,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x20044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sgmi_clkref_en = {\n\t.halt_reg = 0x9c034,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x9c034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_sgmi_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tscss_ahb_clk = {\n\t.halt_reg = 0x21024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x21024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_tscss_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tscss_etu_clk = {\n\t.halt_reg = 0x21020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x21020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_tscss_etu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tscss_global_cntr_clk = {\n\t.halt_reg = 0x21004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x21004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_tscss_global_cntr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_tscss_cntr_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ahb_clk = {\n\t.halt_reg = 0x81020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x81020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x81020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_axi_clk = {\n\t.halt_reg = 0x81018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x81018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x81018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ice_core_clk = {\n\t.halt_reg = 0x8106c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8106c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x8106c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_phy_aux_clk = {\n\t.halt_reg = 0x810a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x810a4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x810a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_rx_symbol_0_clk = {\n\t.halt_reg = 0x81028,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x81028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_rx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_rx_symbol_1_clk = {\n\t.halt_reg = 0x810c0,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x810c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_rx_symbol_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_tx_symbol_0_clk = {\n\t.halt_reg = 0x81024,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x81024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_tx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_tx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_unipro_core_clk = {\n\t.halt_reg = 0x81064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x81064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x81064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_card_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ahb_clk = {\n\t.halt_reg = 0x83020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x83020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x83020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x83018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x83018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x83018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x83018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x83018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x83018,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_clk = {\n\t.halt_reg = 0x8306c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8306c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x8306c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x8306c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8306c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x8306c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_clk = {\n\t.halt_reg = 0x830a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x830a4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x830a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x830a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x830a4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x830a4,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {\n\t.halt_reg = 0x83028,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x83028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_rx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_1_clk = {\n\t.halt_reg = 0x830c0,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x830c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_rx_symbol_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {\n\t.halt_reg = 0x83024,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x83024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_tx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_clk = {\n\t.halt_reg = 0x83064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x83064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x83064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x83064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x83064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x83064,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_master_clk = {\n\t.halt_reg = 0x1c018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb20_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_mock_utmi_clk = {\n\t.halt_reg = 0x1c024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb20_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb20_sleep_clk = {\n\t.halt_reg = 0x1c020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1c020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb20_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0x1b018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0x1b024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0x1b020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_master_clk = {\n\t.halt_reg = 0x2f018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_mock_utmi_clk = {\n\t.halt_reg = 0x2f024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_sleep_clk = {\n\t.halt_reg = 0x2f020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_aux_clk = {\n\t.halt_reg = 0x1b05c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b05c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0x1b060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1b060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_reg = 0x1b064,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x1b064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1b064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_aux_clk = {\n\t.halt_reg = 0x2f05c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f05c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_sec_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_com_aux_clk = {\n\t.halt_reg = 0x2f060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2f060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_sec_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_pipe_clk = {\n\t.halt_reg = 0x2f064,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x2f064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_sec_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_sec_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_clkref_en = {\n\t.halt_reg = 0x97468,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x97468,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_usb_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi0_clk = {\n\t.halt_reg = 0x34014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x34014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x34014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi1_clk = {\n\t.halt_reg = 0x3401c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3401c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0xa9004,\n\t.pd = {\n\t\t.name = \"pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie_1_gdsc = {\n\t.gdscr = 0x77004,\n\t.pd = {\n\t\t.name = \"pcie_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ufs_card_gdsc = {\n\t.gdscr = 0x81004,\n\t.pd = {\n\t\t.name = \"ufs_card_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ufs_phy_gdsc = {\n\t.gdscr = 0x83004,\n\t.pd = {\n\t\t.name = \"ufs_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb20_prim_gdsc = {\n\t.gdscr = 0x1c004,\n\t.pd = {\n\t\t.name = \"usb20_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb30_prim_gdsc = {\n\t.gdscr = 0x1b004,\n\t.pd = {\n\t\t.name = \"usb30_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb30_sec_gdsc = {\n\t.gdscr = 0x2f004,\n\t.pd = {\n\t\t.name = \"usb30_sec_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc emac0_gdsc = {\n\t.gdscr = 0xb6004,\n\t.pd = {\n\t\t.name = \"emac0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc emac1_gdsc = {\n\t.gdscr = 0xb4004,\n\t.pd = {\n\t\t.name = \"emac1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_sa8775p_clocks[] = {\n\t[GCC_AGGRE_NOC_QUPV3_AXI_CLK] = &gcc_aggre_noc_qupv3_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_CARD_AXI_CLK] = &gcc_aggre_ufs_card_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_aggre_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_USB2_PRIM_AXI_CLK] = &gcc_aggre_usb2_prim_axi_clk.clkr,\n\t[GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,\n\t[GCC_AGGRE_USB3_SEC_AXI_CLK] = &gcc_aggre_usb3_sec_axi_clk.clkr,\n\t[GCC_AHB2PHY0_CLK] = &gcc_ahb2phy0_clk.clkr,\n\t[GCC_AHB2PHY2_CLK] = &gcc_ahb2phy2_clk.clkr,\n\t[GCC_AHB2PHY3_CLK] = &gcc_ahb2phy3_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,\n\t[GCC_CAMERA_SF_AXI_CLK] = &gcc_camera_sf_axi_clk.clkr,\n\t[GCC_CAMERA_THROTTLE_XO_CLK] = &gcc_camera_throttle_xo_clk.clkr,\n\t[GCC_CFG_NOC_USB2_PRIM_AXI_CLK] = &gcc_cfg_noc_usb2_prim_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_SEC_AXI_CLK] = &gcc_cfg_noc_usb3_sec_axi_clk.clkr,\n\t[GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,\n\t[GCC_DISP1_HF_AXI_CLK] = &gcc_disp1_hf_axi_clk.clkr,\n\t[GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,\n\t[GCC_EDP_REF_CLKREF_EN] = &gcc_edp_ref_clkref_en.clkr,\n\t[GCC_EMAC0_AXI_CLK] = &gcc_emac0_axi_clk.clkr,\n\t[GCC_EMAC0_PHY_AUX_CLK] = &gcc_emac0_phy_aux_clk.clkr,\n\t[GCC_EMAC0_PHY_AUX_CLK_SRC] = &gcc_emac0_phy_aux_clk_src.clkr,\n\t[GCC_EMAC0_PTP_CLK] = &gcc_emac0_ptp_clk.clkr,\n\t[GCC_EMAC0_PTP_CLK_SRC] = &gcc_emac0_ptp_clk_src.clkr,\n\t[GCC_EMAC0_RGMII_CLK] = &gcc_emac0_rgmii_clk.clkr,\n\t[GCC_EMAC0_RGMII_CLK_SRC] = &gcc_emac0_rgmii_clk_src.clkr,\n\t[GCC_EMAC0_SLV_AHB_CLK] = &gcc_emac0_slv_ahb_clk.clkr,\n\t[GCC_EMAC1_AXI_CLK] = &gcc_emac1_axi_clk.clkr,\n\t[GCC_EMAC1_PHY_AUX_CLK] = &gcc_emac1_phy_aux_clk.clkr,\n\t[GCC_EMAC1_PHY_AUX_CLK_SRC] = &gcc_emac1_phy_aux_clk_src.clkr,\n\t[GCC_EMAC1_PTP_CLK] = &gcc_emac1_ptp_clk.clkr,\n\t[GCC_EMAC1_PTP_CLK_SRC] = &gcc_emac1_ptp_clk_src.clkr,\n\t[GCC_EMAC1_RGMII_CLK] = &gcc_emac1_rgmii_clk.clkr,\n\t[GCC_EMAC1_RGMII_CLK_SRC] = &gcc_emac1_rgmii_clk_src.clkr,\n\t[GCC_EMAC1_SLV_AHB_CLK] = &gcc_emac1_slv_ahb_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GP4_CLK] = &gcc_gp4_clk.clkr,\n\t[GCC_GP4_CLK_SRC] = &gcc_gp4_clk_src.clkr,\n\t[GCC_GP5_CLK] = &gcc_gp5_clk.clkr,\n\t[GCC_GP5_CLK_SRC] = &gcc_gp5_clk_src.clkr,\n\t[GCC_GPLL0] = &gcc_gpll0.clkr,\n\t[GCC_GPLL0_OUT_EVEN] = &gcc_gpll0_out_even.clkr,\n\t[GCC_GPLL1] = &gcc_gpll1.clkr,\n\t[GCC_GPLL4] = &gcc_gpll4.clkr,\n\t[GCC_GPLL5] = &gcc_gpll5.clkr,\n\t[GCC_GPLL7] = &gcc_gpll7.clkr,\n\t[GCC_GPLL9] = &gcc_gpll9.clkr,\n\t[GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,\n\t[GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_GPU_TCU_THROTTLE_AHB_CLK] = &gcc_gpu_tcu_throttle_ahb_clk.clkr,\n\t[GCC_GPU_TCU_THROTTLE_CLK] = &gcc_gpu_tcu_throttle_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PHY_AUX_CLK] = &gcc_pcie_0_phy_aux_clk.clkr,\n\t[GCC_PCIE_0_PHY_AUX_CLK_SRC] = &gcc_pcie_0_phy_aux_clk_src.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK] = &gcc_pcie_0_phy_rchng_clk.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK_SRC] = &gcc_pcie_0_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK_SRC] = &gcc_pcie_0_pipe_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_DIV_CLK_SRC] = &gcc_pcie_0_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_0_PIPEDIV2_CLK] = &gcc_pcie_0_pipediv2_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK_SRC] = &gcc_pcie_1_aux_clk_src.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PHY_AUX_CLK] = &gcc_pcie_1_phy_aux_clk.clkr,\n\t[GCC_PCIE_1_PHY_AUX_CLK_SRC] = &gcc_pcie_1_phy_aux_clk_src.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK] = &gcc_pcie_1_phy_rchng_clk.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK_SRC] = &gcc_pcie_1_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK_SRC] = &gcc_pcie_1_pipe_clk_src.clkr,\n\t[GCC_PCIE_1_PIPE_DIV_CLK_SRC] = &gcc_pcie_1_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_1_PIPEDIV2_CLK] = &gcc_pcie_1_pipediv2_clk.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_SLV_Q2A_AXI_CLK] = &gcc_pcie_1_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_CLKREF_EN] = &gcc_pcie_clkref_en.clkr,\n\t[GCC_PCIE_THROTTLE_CFG_CLK] = &gcc_pcie_throttle_cfg_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_QMIP_CAMERA_NRT_AHB_CLK] = &gcc_qmip_camera_nrt_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_RT_AHB_CLK] = &gcc_qmip_camera_rt_ahb_clk.clkr,\n\t[GCC_QMIP_DISP1_AHB_CLK] = &gcc_qmip_disp1_ahb_clk.clkr,\n\t[GCC_QMIP_DISP1_ROT_AHB_CLK] = &gcc_qmip_disp1_rot_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_AHB_CLK] = &gcc_qmip_disp_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_ROT_AHB_CLK] = &gcc_qmip_disp_rot_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_CVP_AHB_CLK] = &gcc_qmip_video_cvp_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_VCODEC_AHB_CLK] = &gcc_qmip_video_vcodec_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_VCPU_AHB_CLK] = &gcc_qmip_video_vcpu_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_2X_CLK] = &gcc_qupv3_wrap1_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_CLK] = &gcc_qupv3_wrap1_core_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK] = &gcc_qupv3_wrap1_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK_SRC] = &gcc_qupv3_wrap1_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_CORE_2X_CLK] = &gcc_qupv3_wrap2_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP2_CORE_CLK] = &gcc_qupv3_wrap2_core_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK] = &gcc_qupv3_wrap2_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK_SRC] = &gcc_qupv3_wrap2_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK] = &gcc_qupv3_wrap2_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK_SRC] = &gcc_qupv3_wrap2_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK] = &gcc_qupv3_wrap2_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK_SRC] = &gcc_qupv3_wrap2_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK] = &gcc_qupv3_wrap2_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK_SRC] = &gcc_qupv3_wrap2_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK] = &gcc_qupv3_wrap2_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK_SRC] = &gcc_qupv3_wrap2_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK] = &gcc_qupv3_wrap2_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK_SRC] = &gcc_qupv3_wrap2_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S6_CLK] = &gcc_qupv3_wrap2_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S6_CLK_SRC] = &gcc_qupv3_wrap2_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP3_CORE_2X_CLK] = &gcc_qupv3_wrap3_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP3_CORE_CLK] = &gcc_qupv3_wrap3_core_clk.clkr,\n\t[GCC_QUPV3_WRAP3_QSPI_CLK] = &gcc_qupv3_wrap3_qspi_clk.clkr,\n\t[GCC_QUPV3_WRAP3_S0_CLK] = &gcc_qupv3_wrap3_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP3_S0_CLK_SRC] = &gcc_qupv3_wrap3_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP3_S0_DIV_CLK_SRC] = &gcc_qupv3_wrap3_s0_div_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_M_AHB_CLK] = &gcc_qupv3_wrap_2_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_S_AHB_CLK] = &gcc_qupv3_wrap_2_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_3_M_AHB_CLK] = &gcc_qupv3_wrap_3_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_3_S_AHB_CLK] = &gcc_qupv3_wrap_3_s_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK_SRC] = &gcc_sdcc1_apps_clk_src.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK_SRC] = &gcc_sdcc1_ice_core_clk_src.clkr,\n\t[GCC_SGMI_CLKREF_EN] = &gcc_sgmi_clkref_en.clkr,\n\t[GCC_TSCSS_AHB_CLK] = &gcc_tscss_ahb_clk.clkr,\n\t[GCC_TSCSS_CNTR_CLK_SRC] = &gcc_tscss_cntr_clk_src.clkr,\n\t[GCC_TSCSS_ETU_CLK] = &gcc_tscss_etu_clk.clkr,\n\t[GCC_TSCSS_GLOBAL_CNTR_CLK] = &gcc_tscss_global_cntr_clk.clkr,\n\t[GCC_UFS_CARD_AHB_CLK] = &gcc_ufs_card_ahb_clk.clkr,\n\t[GCC_UFS_CARD_AXI_CLK] = &gcc_ufs_card_axi_clk.clkr,\n\t[GCC_UFS_CARD_AXI_CLK_SRC] = &gcc_ufs_card_axi_clk_src.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_CLK] = &gcc_ufs_card_ice_core_clk.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_CLK_SRC] = &gcc_ufs_card_ice_core_clk_src.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_CLK] = &gcc_ufs_card_phy_aux_clk.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_CLK_SRC] = &gcc_ufs_card_phy_aux_clk_src.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_0_CLK] = &gcc_ufs_card_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_0_CLK_SRC] = &gcc_ufs_card_rx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_1_CLK] = &gcc_ufs_card_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_1_CLK_SRC] = &gcc_ufs_card_rx_symbol_1_clk_src.clkr,\n\t[GCC_UFS_CARD_TX_SYMBOL_0_CLK] = &gcc_ufs_card_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_TX_SYMBOL_0_CLK_SRC] = &gcc_ufs_card_tx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_CLK] = &gcc_ufs_card_unipro_core_clk.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_card_unipro_core_clk_src.clkr,\n\t[GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,\n\t[GCC_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK] = &gcc_ufs_phy_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_phy_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC] = &gcc_ufs_phy_rx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK] = &gcc_ufs_phy_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC] = &gcc_ufs_phy_rx_symbol_1_clk_src.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC] = &gcc_ufs_phy_tx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_phy_unipro_core_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK] = &gcc_ufs_phy_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_USB20_MASTER_CLK] = &gcc_usb20_master_clk.clkr,\n\t[GCC_USB20_MASTER_CLK_SRC] = &gcc_usb20_master_clk_src.clkr,\n\t[GCC_USB20_MOCK_UTMI_CLK] = &gcc_usb20_mock_utmi_clk.clkr,\n\t[GCC_USB20_MOCK_UTMI_CLK_SRC] = &gcc_usb20_mock_utmi_clk_src.clkr,\n\t[GCC_USB20_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb20_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB20_SLEEP_CLK] = &gcc_usb20_sleep_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] = &gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK] = &gcc_usb30_sec_master_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK_SRC] = &gcc_usb30_sec_master_clk_src.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK] = &gcc_usb30_sec_mock_utmi_clk.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK_SRC] = &gcc_usb30_sec_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_sec_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_SEC_SLEEP_CLK] = &gcc_usb30_sec_sleep_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK_SRC] = &gcc_usb3_prim_phy_pipe_clk_src.clkr,\n\t[GCC_USB3_SEC_PHY_AUX_CLK] = &gcc_usb3_sec_phy_aux_clk.clkr,\n\t[GCC_USB3_SEC_PHY_AUX_CLK_SRC] = &gcc_usb3_sec_phy_aux_clk_src.clkr,\n\t[GCC_USB3_SEC_PHY_COM_AUX_CLK] = &gcc_usb3_sec_phy_com_aux_clk.clkr,\n\t[GCC_USB3_SEC_PHY_PIPE_CLK] = &gcc_usb3_sec_phy_pipe_clk.clkr,\n\t[GCC_USB3_SEC_PHY_PIPE_CLK_SRC] = &gcc_usb3_sec_phy_pipe_clk_src.clkr,\n\t[GCC_USB_CLKREF_EN] = &gcc_usb_clkref_en.clkr,\n\t[GCC_VIDEO_AXI0_CLK] = &gcc_video_axi0_clk.clkr,\n\t[GCC_VIDEO_AXI1_CLK] = &gcc_video_axi1_clk.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sa8775p_resets[] = {\n\t[GCC_CAMERA_BCR] = { 0x32000 },\n\t[GCC_DISPLAY1_BCR] = { 0xc7000 },\n\t[GCC_DISPLAY_BCR] = { 0x33000 },\n\t[GCC_EMAC0_BCR] = { 0xb6000 },\n\t[GCC_EMAC1_BCR] = { 0xb4000 },\n\t[GCC_GPU_BCR] = { 0x7d000 },\n\t[GCC_MMSS_BCR] = { 0x17000 },\n\t[GCC_PCIE_0_BCR] = { 0xa9000 },\n\t[GCC_PCIE_0_LINK_DOWN_BCR] = { 0xbf000 },\n\t[GCC_PCIE_0_NOCSR_COM_PHY_BCR] = { 0xbf008 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0xad144 },\n\t[GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR] = { 0xbf00c },\n\t[GCC_PCIE_1_BCR] = { 0x77000 },\n\t[GCC_PCIE_1_LINK_DOWN_BCR] = { 0xae084 },\n\t[GCC_PCIE_1_NOCSR_COM_PHY_BCR] = { 0xae090 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0xae08c },\n\t[GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR] = { 0xae094 },\n\t[GCC_PDM_BCR] = { 0x3f000 },\n\t[GCC_QUPV3_WRAPPER_0_BCR] = { 0x23000 },\n\t[GCC_QUPV3_WRAPPER_1_BCR] = { 0x24000 },\n\t[GCC_QUPV3_WRAPPER_2_BCR] = { 0x2a000 },\n\t[GCC_QUPV3_WRAPPER_3_BCR] = { 0xc4000 },\n\t[GCC_SDCC1_BCR] = { 0x20000 },\n\t[GCC_TSCSS_BCR] = { 0x21000 },\n\t[GCC_UFS_CARD_BCR] = { 0x81000 },\n\t[GCC_UFS_PHY_BCR] = { 0x83000 },\n\t[GCC_USB20_PRIM_BCR] = { 0x1c000 },\n\t[GCC_USB2_PHY_PRIM_BCR] = { 0x5c028 },\n\t[GCC_USB2_PHY_SEC_BCR] = { 0x5c02c },\n\t[GCC_USB30_PRIM_BCR] = { 0x1b000 },\n\t[GCC_USB30_SEC_BCR] = { 0x2f000 },\n\t[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x5c008 },\n\t[GCC_USB3_DP_PHY_SEC_BCR] = { 0x5c014 },\n\t[GCC_USB3_PHY_PRIM_BCR] = { 0x5c000 },\n\t[GCC_USB3_PHY_SEC_BCR] = { 0x5c00c },\n\t[GCC_USB3_PHY_TERT_BCR] = { 0x5c030 },\n\t[GCC_USB3_UNIPHY_MP0_BCR] = { 0x5c018 },\n\t[GCC_USB3_UNIPHY_MP1_BCR] = { 0x5c01c },\n\t[GCC_USB3PHY_PHY_PRIM_BCR] = { 0x5c004 },\n\t[GCC_USB3PHY_PHY_SEC_BCR] = { 0x5c010 },\n\t[GCC_USB3UNIPHY_PHY_MP0_BCR] = { 0x5c020 },\n\t[GCC_USB3UNIPHY_PHY_MP1_BCR] = { 0x5c024 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x76000 },\n\t[GCC_VIDEO_AXI0_CLK_ARES] = { 0x34014, 2 },\n\t[GCC_VIDEO_AXI1_CLK_ARES] = { 0x3401c, 2 },\n\t[GCC_VIDEO_BCR] = { 0x34000 },\n};\n\nstatic struct gdsc *gcc_sa8775p_gdscs[] = {\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[PCIE_1_GDSC] = &pcie_1_gdsc,\n\t[UFS_CARD_GDSC] = &ufs_card_gdsc,\n\t[UFS_PHY_GDSC] = &ufs_phy_gdsc,\n\t[USB20_PRIM_GDSC] = &usb20_prim_gdsc,\n\t[USB30_PRIM_GDSC] = &usb30_prim_gdsc,\n\t[USB30_SEC_GDSC] = &usb30_sec_gdsc,\n\t[EMAC0_GDSC] = &emac0_gdsc,\n\t[EMAC1_GDSC] = &emac1_gdsc,\n};\n\nstatic const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap3_s0_clk_src),\n};\n\nstatic const struct regmap_config gcc_sa8775p_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xc7018,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_sa8775p_desc = {\n\t.config = &gcc_sa8775p_regmap_config,\n\t.clks = gcc_sa8775p_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sa8775p_clocks),\n\t.resets = gcc_sa8775p_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sa8775p_resets),\n\t.gdscs = gcc_sa8775p_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sa8775p_gdscs),\n};\n\nstatic const struct of_device_id gcc_sa8775p_match_table[] = {\n\t{ .compatible = \"qcom,sa8775p-gcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sa8775p_match_table);\n\nstatic int gcc_sa8775p_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sa8775p_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks,\n\t\t\t\t       ARRAY_SIZE(gcc_dfs_clocks));\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tregmap_update_bits(regmap, 0x32004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x32020, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xc7004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xc7018, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x33004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x33018, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x7d004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x34004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x34024, BIT(0), BIT(0));\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sa8775p_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sa8775p_driver = {\n\t.probe = gcc_sa8775p_probe,\n\t.driver = {\n\t\t.name = \"sa8775p-gcc\",\n\t\t.of_match_table = gcc_sa8775p_match_table,\n\t},\n};\n\nstatic int __init gcc_sa8775p_init(void)\n{\n\treturn platform_driver_register(&gcc_sa8775p_driver);\n}\ncore_initcall(gcc_sa8775p_init);\n\nstatic void __exit gcc_sa8775p_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sa8775p_driver);\n}\nmodule_exit(gcc_sa8775p_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm SA8775P GCC driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}