// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2022.2" *)
module u_ila_0(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20);
  input clk;
  input [2:0]probe0;
  input [1:0]probe1;
  input [13:0]probe2;
  input [1:0]probe3;
  input [4:0]probe4;
  input [13:0]probe5;
  input [15:0]probe6;
  input [1:0]probe7;
  input [1:0]probe8;
  input [7:0]probe9;
  input [15:0]probe10;
  input [3:0]probe11;
  input [9:0]probe12;
  input [7:0]probe13;
  input [13:0]probe14;
  input [11:0]probe15;
  input [13:0]probe16;
  input [9:0]probe17;
  input [9:0]probe18;
  input [11:0]probe19;
  input [9:0]probe20;
endmodule
