#/home/u/altera/13.1/quartus/eda/sim_lib/altera_mf.v
#/mnt/c/intelFPGA_lite/19.1/quartus/eda/sim_lib/altera_mf.v
../altera_mf.v
../../rtl/defines.vh
../../rtl/swrvr_clib.v 
../../rtl/swrvr_dlib.v
../../rtl/defines.vh 
../../rtl/sram.v 
../../rtl/agent.v 
../../rtl/top.v 
../../tb/test0_top_tb.v

