

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_34_1'
================================================================
* Date:           Tue Feb  8 11:02:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_1  |        5|        5|         4|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      14|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     301|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     301|     101|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_32_32_1_1_U774  |mux_32_32_1_1  |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  14|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_151_p2   |         +|   0|  0|   9|           2|           1|
    |icmp_ln34_fu_145_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  19|           5|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |i_6_fu_50                |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    6|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |eps_1_2_fu_58                     |  32|   0|   32|          0|
    |eps_1_3_fu_62                     |  32|   0|   32|          0|
    |eps_1_4_fu_66                     |  32|   0|   32|          0|
    |eps_1_5_fu_70                     |  32|   0|   32|          0|
    |eps_1_6_fu_74                     |  32|   0|   32|          0|
    |eps_1_fu_54                       |  32|   0|   32|          0|
    |i_6_fu_50                         |   2|   0|    2|          0|
    |i_reg_271                         |   2|   0|    2|          0|
    |icmp_ln34_reg_275                 |   1|   0|    1|          0|
    |icmp_ln34_reg_275_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_29_reg_279                    |  32|   0|   32|          0|
    |i_reg_271                         |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 301|  32|  239|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_din0     |  out|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_din1     |  out|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_dout0    |   in|   32|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|grp_fu_1024_p_ce       |  out|    1|  ap_ctrl_hs|  operator/.1_Pipeline_VITIS_LOOP_34_1|  return value|
|b_norm_1_02_reload     |   in|   32|     ap_none|                    b_norm_1_02_reload|        scalar|
|b_norm_2_03_reload     |   in|   32|     ap_none|                    b_norm_2_03_reload|        scalar|
|eps_2_0_out            |  out|   32|      ap_vld|                           eps_2_0_out|       pointer|
|eps_2_0_out_ap_vld     |  out|    1|      ap_vld|                           eps_2_0_out|       pointer|
|eps_1_0_out            |  out|   32|      ap_vld|                           eps_1_0_out|       pointer|
|eps_1_0_out_ap_vld     |  out|    1|      ap_vld|                           eps_1_0_out|       pointer|
|eps_0_0_out            |  out|   32|      ap_vld|                           eps_0_0_out|       pointer|
|eps_0_0_out_ap_vld     |  out|    1|      ap_vld|                           eps_0_0_out|       pointer|
|eps_load_2_out         |  out|   32|      ap_vld|                        eps_load_2_out|       pointer|
|eps_load_2_out_ap_vld  |  out|    1|      ap_vld|                        eps_load_2_out|       pointer|
|eps_load_1_out         |  out|   32|      ap_vld|                        eps_load_1_out|       pointer|
|eps_load_1_out_ap_vld  |  out|    1|      ap_vld|                        eps_load_1_out|       pointer|
|eps_load_out           |  out|   32|      ap_vld|                          eps_load_out|       pointer|
|eps_load_out_ap_vld    |  out|    1|      ap_vld|                          eps_load_out|       pointer|
+-----------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 7 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%eps_1 = alloca i32 1"   --->   Operation 8 'alloca' 'eps_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%eps_1_2 = alloca i32 1"   --->   Operation 9 'alloca' 'eps_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eps_1_3 = alloca i32 1"   --->   Operation 10 'alloca' 'eps_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%eps_1_4 = alloca i32 1"   --->   Operation 11 'alloca' 'eps_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%eps_1_5 = alloca i32 1"   --->   Operation 12 'alloca' 'eps_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%eps_1_6 = alloca i32 1"   --->   Operation 13 'alloca' 'eps_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_norm_2_03_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_norm_2_03_reload"   --->   Operation 14 'read' 'b_norm_2_03_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_norm_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_norm_1_02_reload"   --->   Operation 15 'read' 'b_norm_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = load i2 %i_6" [../src/ban.h:34]   --->   Operation 18 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.44ns)   --->   "%icmp_ln34 = icmp_eq  i2 %i, i2 3" [../src/ban.h:34]   --->   Operation 20 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln34 = add i2 %i, i2 1" [../src/ban.h:34]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split15, void %_ZN3Ban12_mul_trivialEPKffPf.exit.preheader.exitStub" [../src/ban.h:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.47ns)   --->   "%tmp_29 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %b_norm_1_02_reload_read, i32 %b_norm_2_03_reload_read, i2 %i" [../src/ban.h:35]   --->   Operation 24 'mux' 'tmp_29' <Predicate = (!icmp_ln34)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%switch_ln35 = switch i2 %i, void %branch17, i2 0, void %.split15..split1582_crit_edge, i2 1, void %.split15..split1582_crit_edge3" [../src/ban.h:35]   --->   Operation 25 'switch' 'switch_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.58>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln34 = store i2 %add_ln34, i2 %i_6" [../src/ban.h:34]   --->   Operation 26 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 28 [3/3] (7.01ns)   --->   "%eps_1_8 = fmul i32 %tmp_29, i32 0.001" [../src/ban.h:35]   --->   Operation 28 'fmul' 'eps_1_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 29 [2/3] (7.01ns)   --->   "%eps_1_8 = fmul i32 %tmp_29, i32 0.001" [../src/ban.h:35]   --->   Operation 29 'fmul' 'eps_1_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%eps_1_load = load i32 %eps_1"   --->   Operation 41 'load' 'eps_1_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%eps_1_2_load = load i32 %eps_1_2"   --->   Operation 42 'load' 'eps_1_2_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%eps_1_3_load = load i32 %eps_1_3"   --->   Operation 43 'load' 'eps_1_3_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%eps_1_4_load = load i32 %eps_1_4"   --->   Operation 44 'load' 'eps_1_4_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%eps_1_5_load = load i32 %eps_1_5"   --->   Operation 45 'load' 'eps_1_5_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%eps_1_6_load = load i32 %eps_1_6"   --->   Operation 46 'load' 'eps_1_6_load' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_2_0_out, i32 %eps_1_6_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_1_0_out, i32 %eps_1_5_load"   --->   Operation 48 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_0_0_out, i32 %eps_1_4_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_load_2_out, i32 %eps_1_3_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_load_1_out, i32 %eps_1_2_load"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %eps_load_out, i32 %eps_1_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/ban.h:34]   --->   Operation 30 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/3] (7.01ns)   --->   "%eps_1_8 = fmul i32 %tmp_29, i32 0.001" [../src/ban.h:35]   --->   Operation 31 'fmul' 'eps_1_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_1_8, i32 %eps_1_5" [../src/ban.h:35]   --->   Operation 32 'store' 'store_ln35' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_1_8, i32 %eps_1_2" [../src/ban.h:35]   --->   Operation 33 'store' 'store_ln35' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln35 = br void %.split1582" [../src/ban.h:35]   --->   Operation 34 'br' 'br_ln35' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_1_8, i32 %eps_1_4" [../src/ban.h:35]   --->   Operation 35 'store' 'store_ln35' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_1_8, i32 %eps_1" [../src/ban.h:35]   --->   Operation 36 'store' 'store_ln35' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln35 = br void %.split1582" [../src/ban.h:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_1_8, i32 %eps_1_6" [../src/ban.h:35]   --->   Operation 38 'store' 'store_ln35' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %eps_1_8, i32 %eps_1_3" [../src/ban.h:35]   --->   Operation 39 'store' 'store_ln35' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln35 = br void %.split1582" [../src/ban.h:35]   --->   Operation 40 'br' 'br_ln35' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_norm_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_norm_2_03_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eps_2_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_0_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_load_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_load_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eps_load_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_6                     (alloca           ) [ 01000]
eps_1                   (alloca           ) [ 01111]
eps_1_2                 (alloca           ) [ 01111]
eps_1_3                 (alloca           ) [ 01111]
eps_1_4                 (alloca           ) [ 01111]
eps_1_5                 (alloca           ) [ 01111]
eps_1_6                 (alloca           ) [ 01111]
b_norm_2_03_reload_read (read             ) [ 00000]
b_norm_1_02_reload_read (read             ) [ 00000]
store_ln0               (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
i                       (load             ) [ 01111]
specpipeline_ln0        (specpipeline     ) [ 00000]
icmp_ln34               (icmp             ) [ 01110]
empty                   (speclooptripcount) [ 00000]
add_ln34                (add              ) [ 00000]
br_ln34                 (br               ) [ 00000]
tmp_29                  (mux              ) [ 01111]
switch_ln35             (switch           ) [ 00000]
store_ln34              (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
specloopname_ln34       (specloopname     ) [ 00000]
eps_1_8                 (fmul             ) [ 00000]
store_ln35              (store            ) [ 00000]
store_ln35              (store            ) [ 00000]
br_ln35                 (br               ) [ 00000]
store_ln35              (store            ) [ 00000]
store_ln35              (store            ) [ 00000]
br_ln35                 (br               ) [ 00000]
store_ln35              (store            ) [ 00000]
store_ln35              (store            ) [ 00000]
br_ln35                 (br               ) [ 00000]
eps_1_load              (load             ) [ 00000]
eps_1_2_load            (load             ) [ 00000]
eps_1_3_load            (load             ) [ 00000]
eps_1_4_load            (load             ) [ 00000]
eps_1_5_load            (load             ) [ 00000]
eps_1_6_load            (load             ) [ 00000]
write_ln0               (write            ) [ 00000]
write_ln0               (write            ) [ 00000]
write_ln0               (write            ) [ 00000]
write_ln0               (write            ) [ 00000]
write_ln0               (write            ) [ 00000]
write_ln0               (write            ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_norm_1_02_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_norm_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_norm_2_03_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_norm_2_03_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eps_2_0_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_2_0_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eps_1_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eps_0_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_0_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eps_load_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eps_load_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_1_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eps_load_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eps_load_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_6_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="eps_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="eps_1_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="eps_1_3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="eps_1_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="eps_1_5_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="eps_1_6_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_6/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_norm_2_03_reload_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_norm_2_03_reload_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b_norm_1_02_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_norm_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln0_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="write_ln0_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln0_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="write_ln0_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="eps_1_8/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln34_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln34_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="2" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_29_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="0" index="3" bw="32" slack="0"/>
<pin id="162" dir="0" index="4" bw="2" slack="0"/>
<pin id="163" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln34_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln35_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="3"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln35_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="3"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln35_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="3"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln35_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="3"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln35_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="3"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln35_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="3"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="eps_1_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="eps_1_2_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="eps_1_3_load_load_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="2"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_3_load/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="eps_1_4_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_4_load/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="eps_1_5_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_5_load/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="eps_1_6_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_6_load/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_6_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="eps_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1 "/>
</bind>
</comp>

<comp id="241" class="1005" name="eps_1_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2"/>
<pin id="243" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="eps_1_3_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="2"/>
<pin id="249" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="eps_1_4_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2"/>
<pin id="255" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_4 "/>
</bind>
</comp>

<comp id="259" class="1005" name="eps_1_5_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2"/>
<pin id="261" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_5 "/>
</bind>
</comp>

<comp id="265" class="1005" name="eps_1_6_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2"/>
<pin id="267" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="3"/>
<pin id="273" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln34_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="2"/>
<pin id="277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_29_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="84" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="157" pin=3"/></net>

<net id="168"><net_src comp="142" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="173"><net_src comp="151" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="132" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="132" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="132" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="132" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="132" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="132" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="231"><net_src comp="50" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="238"><net_src comp="54" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="244"><net_src comp="58" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="250"><net_src comp="62" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="256"><net_src comp="66" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="262"><net_src comp="70" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="268"><net_src comp="74" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="274"><net_src comp="142" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="145" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="157" pin="5"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eps_2_0_out | {3 }
	Port: eps_1_0_out | {3 }
	Port: eps_0_0_out | {3 }
	Port: eps_load_2_out | {3 }
	Port: eps_load_1_out | {3 }
	Port: eps_load_out | {3 }
 - Input state : 
	Port: operator/.1_Pipeline_VITIS_LOOP_34_1 : b_norm_1_02_reload | {1 }
	Port: operator/.1_Pipeline_VITIS_LOOP_34_1 : b_norm_2_03_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln34 : 2
		add_ln34 : 2
		br_ln34 : 3
		tmp_29 : 2
		switch_ln35 : 2
		store_ln34 : 3
	State 2
	State 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 4
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 1
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_132             |    3    |   128   |   135   |
|----------|------------------------------------|---------|---------|---------|
|    mux   |            tmp_29_fu_157           |    0    |    0    |    14   |
|----------|------------------------------------|---------|---------|---------|
|    add   |           add_ln34_fu_151          |    0    |    0    |    9    |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln34_fu_145          |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|   read   | b_norm_2_03_reload_read_read_fu_78 |    0    |    0    |    0    |
|          | b_norm_1_02_reload_read_read_fu_84 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |        write_ln0_write_fu_90       |    0    |    0    |    0    |
|          |        write_ln0_write_fu_97       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_104       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_111       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_118       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_125       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    3    |   128   |   166   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| eps_1_2_reg_241 |   32   |
| eps_1_3_reg_247 |   32   |
| eps_1_4_reg_253 |   32   |
| eps_1_5_reg_259 |   32   |
| eps_1_6_reg_265 |   32   |
|  eps_1_reg_235  |   32   |
|   i_6_reg_228   |    2   |
|    i_reg_271    |    2   |
|icmp_ln34_reg_275|    1   |
|  tmp_29_reg_279 |   32   |
+-----------------+--------+
|      Total      |   229  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   128  |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   229  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   357  |   166  |
+-----------+--------+--------+--------+
