module dff
(
input wire clk,
input wire d,
output reg q
);

always @(posedge)
q <= d;

endmodule