{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@87:97@HdlIdDef", "reg [31:0] sync_word = 'h0;\n\nwire header_bit;\nwire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\nwire eomb;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@91:101", "wire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\nwire eomb;\n\nassign header_bit = header == 2'b01;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@88:98", "\nwire header_bit;\nwire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\nwire eomb;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@84:94", "reg [2:0] state = STATE_EMB_INIT;\nreg [2:0] next_state;\n\nreg [31:0] sync_word = 'h0;\n\nwire header_bit;\nwire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@86:96", "\nreg [31:0] sync_word = 'h0;\n\nwire header_bit;\nwire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@85:95", "reg [2:0] next_state;\n\nreg [31:0] sync_word = 'h0;\n\nwire header_bit;\nwire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@90:100", "wire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\nwire eomb;\n\nassign header_bit = header == 2'b01;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@89:99", "wire header_bit;\nwire invalid_sequence;\nwire invalid_eoemb;\nwire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\nwire eomb;\n\nassign header_bit = header == 2'b01;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_header.v@92:102", "wire invalid_eomb;\nwire [6:0] cmd0;\nwire [6:0] cmd1;\nwire [18:0] cmd3;\nwire eoemb;\nwire eomb;\n\nassign header_bit = header == 2'b01;\n\nalways @(posedge clk) begin\n  sync_word <= {sync_word[30:0],header_bit};\n"]], "Diff Content": {"Delete": [[92, "wire invalid_eomb;\n"]], "Add": []}}