INFO: Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/sound_control.v" into library work (VERI-1482)
INFO: analyzing module sound_control (VERI-9002)
INFO: Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/speed_control.v" into library work (VERI-1482)
INFO: analyzing module speed_control (VERI-9002)
INFO: Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/game_control.v" into library work (VERI-1482)
INFO: analyzing module game_control (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Chiarolrg/AppData/Local/Temp/VivadoEditorAssist4954276021914534258.tmp" into library work (VERI-1482)
INFO: analyzing module Top (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Chiarolrg/AppData/Local/Temp/VivadoEditorAssist3482100790299602963.tmp" into library work (VERI-1482)
INFO: analyzing module clk_divider (VERI-9002)
INFO: analyzing module VGA_display (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Chiarolrg/AppData/Local/Temp/VivadoEditorAssist7181654668737585957.tmp" into library work (VERI-1482)
INFO: analyzing module display7 (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Chiarolrg/AppData/Local/Temp/VivadoEditorAssist1429955562421344157.tmp" into library work (VERI-1482)
INFO: analyzing module MP3_control (VERI-9002)
INFO: Analyzing Verilog file "C:/Users/Chiarolrg/AppData/Local/Temp/VivadoEditorAssist5957689188390946034.tmp" into library work (VERI-1482)
INFO: analyzing module divider4Times (VERI-9002)
INFO: analyzing module Divider (VERI-9002)
