[{"raw":{},"required":["Filename","Size"],"package":"yosys-abc","source":"yosys","version":"0.33-6","section":"electronics","priority":"optional","architecture":"amd64","depends":["libbz2-1.0","libc6 (>= 2.38)","libgcc-s1 (>= 3.3.1)","libreadline8t64 (>= 6.0)","libstdc++6 (>= 13.1)","zlib1g (>= 1:1.1.4)"],"replaces":["yosys (<< 0.32-1)"],"breaks":["yosys (<< 0.32-1)"],"installedSize":14895,"maintainer":"Debian Science Maintainers <debian-science-maintainers@lists.alioth.debian.org>","description":"Sequential Logic Synthesis and Verification Algorithms","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/main/y/yosys/yosys-abc_0.33-6_amd64.deb","size":5479512,"md5":"7e595c16bea2263ceb08cfd85469aee3","sha256":"7e2551577dc58e11eb1877ac4038e5fc3b29f8a8f8cea8c946ff432b2390e58f","descriptionMd5":"78d3a02b9e594b464ee6a916e86b3b3e"}]