// Seed: 2568083263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign module_1.id_9 = 0;
  wire id_6;
  assign id_5[1] = id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2, id_3;
  assign id_2 = id_2;
  reg id_4;
  supply0 id_5, id_6;
  wire id_7, id_8, id_9;
  wor id_10, id_11, id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5
  );
  parameter id_13 = -1;
  assign id_7 = -1;
  assign id_9 = id_11;
  id_14(
      .id_0(""), .id_1(-1'd0)
  );
  assign id_8 = 1;
  always begin : LABEL_0
    begin : LABEL_0
      id_4 <= id_4;
    end
    id_15;
    $display(1 | id_5);
  end
  assign id_5 = 1;
endmodule
