in_source: |-
  asm/cat.txt
in_stdin: |-
  input/cat.txt
out_code_debug: |-
  Start address = 290
  Code lines count = 39 | 0x27
  <address> - <hex asm> - <mnemonic>
  0000 - 1 ae - v0_input: word v0_handler
  0002 - 1 c9 - v1_output: word v1_handler
  0020 - 0 0 0 0 0 0 0 0 ...  0 0 0 0 0 0 0 0 - input_buffer: by... 0, 0, 0, 0, 0, 0
  0120 - 0 - buffer_tail: byte 0
  0121 - 0 - buffer_head: byte 0
  0122 - 6 - start: ei
  0123 - ff 80 81 40 ff 0 10 - mov byte r1, [0x10]
  012a - ff b0 81 ff 0 - cmp byte r1, 0
  012f - 42 ff 1 55 - jne start.read
  0133 - ff b0 40 ff 1 20 40 ff 1 21 - cmp byte [buffer... ], [buffer_head]
  013d - 43 ff 1 23 - jg start.wait_in
  0141 - ff 80 81 40 ff 0 12 - mov byte r1, [0x12]
  0148 - ff b0 81 ff 0 - cmp byte r1, 0
  014d - 42 ff 1 77 - jne start.write
  0151 - 40 ff 1 ad - jmp exit
  0155 - 52 ff 0 0 - int 0
  0159 - ff 80 81 40 ff 1 21 - mov byte r1, [buffer_head]
  0160 - ff 62 40 ff 1 21 - inc byte [buffer_head]
  0166 - ff b0 41 ff 0 20 81 ff 0 - cmp byte [input_buffer+r1], 0
  016f - 41 ff 1 33 - jz start.wait_out
  0173 - 40 ff 1 33 - jmp start.wait_out
  0177 - ff 80 81 40 ff 1 20 - mov byte r1, [buffer_tail]
  017e - ff b0 41 ff 0 20 81 ff 0 - cmp byte [input_buffer+r1], 0
  0187 - 41 ff 1 ad - jz exit
  018b - 52 ff 0 1 - int 1
  018f - ff 80 81 40 ff 1 20 - mov byte r1, [buffer_tail]
  0196 - ff 62 40 ff 1 20 - inc byte [buffer_tail]
  019c - ff b0 41 ff 0 20 81 ff 0 - cmp byte [input_buffer+r1], 0
  01a5 - 41 ff 1 ad - jz exit
  01a9 - 40 ff 1 23 - jmp start.wait_in
  01ad - 1 - halt
  01ae - ff 80 81 40 ff 1 21 - mov byte r1, [buffer_head]
  01b5 - ff 80 41 ff 0 20 81 40 ff 0 11 - mov byte [input_... ffer+r1], [0x11]
  01c0 - ff 80 40 ff 0 10 ff 0 - mov byte [0x10], 0
  01c8 - 9 - iret
  01c9 - ff 80 81 40 ff 1 20 - mov byte r1, [buffer_tail]
  01d0 - ff 80 40 ff 0 13 41 ff 0 20 81 - mov byte [0x13],... input_buffer+r1]
  01db - ff 80 40 ff 0 12 ff 0 - mov byte [0x12], 0
  01e3 - 9 - iret
out_stdout: |
  Output: Alice 1999!
  instr_counter: 353
out_log: |
  DEBUG:root:TICK:        0 | PS: *W* _i_ _e_ _n_ _z_ _v_ _c_ | IP: 01 22 | AR: 00 00 | MEM[AR]: 01 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 00 | DN: 00 00 | ABR1: 00 00 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: nop
  DEBUG:root:TICK:        1 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 23 | AR: 01 22 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 06 | DN: 00 00 | ABR1: 00 00 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: ei
  DEBUG:root:TICK:        2 | PS: *W* _i_ *E* _n_ _z_ _v_ _c_ | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        3 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 00 00 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:        4 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 00 00 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:        5 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 00 00 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:        6 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 00 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 00 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        7 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 20 | MEM[AR]: 41 | DR: 00 00 41 00 | AC: 00 00 00 00 | BR1: 00 00 00 20 | BR2: 00 00 00 41 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 21 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        8 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:        9 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       10 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       11 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 01 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       12 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 41 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       13 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       14 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       15 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       16 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 01 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:       17 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       18 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       19 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       20 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       21 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 41 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       22 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       23 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       24 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       25 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 41 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 41 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       26 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       27 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       28 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       29 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 01 | DR: 00 00 01 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       30 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 41 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       31 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       32 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       33 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       34 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       35 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       36 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       37 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       38 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 21 | MEM[AR]: 6c | DR: 00 00 6c 00 | AC: 00 00 00 00 | BR1: 00 00 00 21 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 22 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       39 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       40 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       41 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       42 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 02 | DR: 00 00 02 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       43 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       44 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       45 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       46 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       47 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 02 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:       48 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       49 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       50 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       51 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       52 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       53 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       54 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       55 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       56 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 6c 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 6c | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       57 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       58 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       59 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 01 | DR: 00 00 00 01 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       60 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 02 | DR: 00 00 02 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       61 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 6c | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       62 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       63 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 21 | ABR2
  : 00 00 | ABR3: 00 01 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       64 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       65 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       66 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       67 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       68 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       69 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 22 | MEM[AR]: 69 | DR: 00 00 69 00 | AC: 00 00 00 00 | BR1: 00 00 00 22 | BR2: 00 00 00 69 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 23 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       70 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       71 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       72 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       73 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 03 | DR: 00 00 03 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       74 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 69 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       75 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       76 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       77 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 03 | DR: 00 00 00 03 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       78 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 03 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:       79 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       80 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       81 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       82 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       83 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 69 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       84 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       85 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       86 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       87 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 69 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 69 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       88 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       89 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:       90 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 02 | DR: 00 00 00 02 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       91 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 03 | DR: 00 00 03 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 02 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:       92 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 69 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       93 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:       94 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 22 | ABR2
  : 00 00 | ABR3: 00 02 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 02 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:       95 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:       96 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:       97 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:       98 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:       99 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 03 | DR: 00 00 00 03 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      100 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 23 | MEM[AR]: 63 | DR: 00 00 63 00 | AC: 00 00 00 00 | BR1: 00 00 00 23 | BR2: 00 00 00 63 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 24 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      101 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      102 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      103 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 03 | DR: 00 00 00 03 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      104 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 04 | DR: 00 00 04 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      105 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 63 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      106 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      107 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      108 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 04 | DR: 00 00 00 04 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      109 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 04 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      110 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      111 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      112 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      113 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 03 | DR: 00 00 00 03 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      114 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 63 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      115 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      116 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      117 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 03 | DR: 00 00 00 03 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      118 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 63 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 63 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      119 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      120 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      121 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 03 | DR: 00 00 00 03 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      122 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 04 | DR: 00 00 04 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 03 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      123 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 63 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      124 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      125 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 23 | ABR2
  : 00 00 | ABR3: 00 03 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 03 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      126 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      127 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      128 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      129 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      130 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 04 | DR: 00 00 00 04 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      131 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 24 | MEM[AR]: 65 | DR: 00 00 65 00 | AC: 00 00 00 00 | BR1: 00 00 00 24 | BR2: 00 00 00 65 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 25 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      132 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      133 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      134 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 04 | DR: 00 00 00 04 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      135 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 05 | DR: 00 00 05 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      136 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 65 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      137 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      138 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      139 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 05 | DR: 00 00 00 05 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      140 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 05 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      141 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      142 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      143 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      144 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 04 | DR: 00 00 00 04 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      145 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 65 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      146 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      147 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      148 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 04 | DR: 00 00 00 04 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      149 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 65 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 65 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      150 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      151 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      152 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 04 | DR: 00 00 00 04 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      153 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 05 | DR: 00 00 05 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 04 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      154 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 65 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      155 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      156 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 24 | ABR2
  : 00 00 | ABR3: 00 04 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 04 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      157 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      158 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      159 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      160 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      161 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 05 | DR: 00 00 00 05 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      162 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 25 | MEM[AR]: 20 | DR: 00 00 20 00 | AC: 00 00 00 00 | BR1: 00 00 00 25 | BR2: 00 00 00 20 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 26 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      163 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      164 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      165 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 05 | DR: 00 00 00 05 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      166 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 06 | DR: 00 00 06 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      167 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 20 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      168 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      169 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      170 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      171 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 06 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      172 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      173 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      174 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      175 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 05 | DR: 00 00 00 05 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      176 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 20 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      177 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      178 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      179 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 05 | DR: 00 00 00 05 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      180 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 20 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 20 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      181 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      182 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      183 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 05 | DR: 00 00 00 05 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      184 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 06 | DR: 00 00 06 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 05 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      185 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 20 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      186 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      187 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 25 | ABR2
  : 00 00 | ABR3: 00 05 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 05 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      188 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      189 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      190 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      191 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      192 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      193 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 26 | MEM[AR]: 31 | DR: 00 00 31 00 | AC: 00 00 00 00 | BR1: 00 00 00 26 | BR2: 00 00 00 31 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 27 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      194 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      195 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      196 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      197 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 07 | DR: 00 00 07 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      198 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 31 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      199 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      200 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      201 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 07 | DR: 00 00 00 07 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      202 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 07 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      203 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      204 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      205 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      206 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      207 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 31 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      208 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      209 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      210 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      211 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 31 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 31 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      212 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      213 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      214 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 06 | DR: 00 00 00 06 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      215 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 07 | DR: 00 00 07 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 06 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      216 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 31 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      217 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      218 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 26 | ABR2
  : 00 00 | ABR3: 00 06 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 06 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      219 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      220 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      221 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      222 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      223 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 07 | DR: 00 00 00 07 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      224 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 27 | MEM[AR]: 39 | DR: 00 00 39 00 | AC: 00 00 00 00 | BR1: 00 00 00 27 | BR2: 00 00 00 39 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 28 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      225 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      226 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      227 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 07 | DR: 00 00 00 07 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      228 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 08 | DR: 00 00 08 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      229 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      230 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      231 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      232 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 08 | DR: 00 00 00 08 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      233 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 08 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      234 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      235 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      236 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      237 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 07 | DR: 00 00 00 07 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      238 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      239 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      240 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      241 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 07 | DR: 00 00 00 07 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      242 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 39 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 39 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      243 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      244 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      245 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 07 | DR: 00 00 00 07 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      246 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 08 | DR: 00 00 08 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 07 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      247 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      248 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      249 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 27 | ABR2
  : 00 00 | ABR3: 00 07 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 07 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      250 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      251 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      252 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      253 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      254 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 08 | DR: 00 00 00 08 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      255 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 28 | MEM[AR]: 39 | DR: 00 00 39 00 | AC: 00 00 00 00 | BR1: 00 00 00 28 | BR2: 00 00 00 39 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 29 | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      256 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      257 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      258 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 08 | DR: 00 00 00 08 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      259 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 09 | DR: 00 00 09 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      260 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      261 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      262 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      263 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 09 | DR: 00 00 00 09 | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      264 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 09 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      265 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      266 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      267 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      268 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 08 | DR: 00 00 00 08 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      269 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      270 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      271 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      272 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 08 | DR: 00 00 00 08 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      273 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 39 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 39 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      274 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      275 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      276 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 08 | DR: 00 00 00 08 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      277 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 09 | DR: 00 00 09 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 08 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      278 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      279 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      280 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 28 | ABR2
  : 00 00 | ABR3: 00 08 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 08 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      281 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      282 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      283 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      284 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      285 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 09 | DR: 00 00 00 09 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      286 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 29 | MEM[AR]: 39 | DR: 00 00 39 00 | AC: 00 00 00 00 | BR1: 00 00 00 29 | BR2: 00 00 00 39 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 2a | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      287 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      288 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      289 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 09 | DR: 00 00 00 09 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      290 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 0a | DR: 00 00 0a 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      291 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      292 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      293 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      294 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      295 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 0a 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      296 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      297 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      298 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      299 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 09 | DR: 00 00 00 09 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      300 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      301 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      302 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      303 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 09 | DR: 00 00 00 09 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      304 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 39 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 39 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      305 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      306 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      307 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 09 | DR: 00 00 00 09 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      308 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 0a 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 09 | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      309 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 39 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      310 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      311 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 29 | ABR2
  : 00 00 | ABR3: 00 09 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 09 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      312 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      313 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      314 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 55 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      315 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 ae | AR: 00 01 | MEM[AR]: ae | DR: 00 00 01 ae | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 55 52 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      316 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 b5 | AR: 01 21 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      317 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c0 | AR: 00 2a | MEM[AR]: 21 | DR: 00 00 21 00 | AC: 00 00 00 00 | BR1: 00 00 00 2a | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 2b | ABR1: 00 11 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      318 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 c8 | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      319 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 59 | AR: ff ff | MEM[AR]: 59 | DR: 00 00 01 59 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 11 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      320 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 60 | AR: 01 21 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 11 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      321 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 66 | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 0b 00 | AC: 00 00 00 00 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      322 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 6f | AR: 01 6e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      323 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 73 | AR: 01 72 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      324 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 33 | AR: 01 76 | MEM[AR]: 33 | DR: 00 00 01 33 | AC: 00 00 01 33 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 33 40 | DN: 01 22 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      325 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 3d | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: ff ff ff ff | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      326 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 0b 43 | DN: 01 22 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      327 | PS: *W* _i_ *E* *N* _z_ _v_ _c_ | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 10 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      328 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      329 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 22 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      330 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 01 77 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      331 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 22 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      332 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 8b | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 22 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      333 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 c9 | AR: 00 03 | MEM[AR]: c9 | DR: 00 00 01 c9 | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 52 | DN: 01 22 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: int
  DEBUG:root:TICK:      334 | PS: *W* *I* *E* _n_ _z_ _v_ _c_ | IP: 01 d0 | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 01 | BR1: 00 00 00 10 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 22 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      335 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 db | AR: 00 13 | MEM[AR]: 00 | DR: 00 00 21 00 | AC: 00 00 00 01 | BR1: 00 00 00 13 | BR2: 00 00 00 21 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 14 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      336 | PS: *W* *I* *E* _n_ _z_ *V* _c_ | IP: 01 e3 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: ff fe | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      337 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 8f | AR: ff ff | MEM[AR]: 8f | DR: 00 00 01 8f | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 09 | DN: 00 13 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: iret
  DEBUG:root:TICK:      338 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 96 | AR: 01 20 | MEM[AR]: 0a | DR: 00 00 00 0a | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 80 | DN: 00 13 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      339 | PS: *W* _i_ *E* _n_ _z_ *V* _c_ | IP: 01 9c | AR: 01 20 | MEM[AR]: 0b | DR: 00 00 0b 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 0a | BR3: 00 00 00 00 | CR: 00 62 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: inc
  DEBUG:root:TICK:      340 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a5 | AR: 01 a4 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 21 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      341 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 a9 | AR: 01 a8 | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  DEBUG:root:TICK:      342 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 23 | AR: 01 ac | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: ad 40 | DN: 01 21 | ABR1: 00 2a | ABR2
  : 00 00 | ABR3: 00 0a | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0a | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jmp
  DEBUG:root:TICK:      343 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 2a | AR: 00 10 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      344 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 2f | AR: 01 2e | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      345 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 33 | AR: 01 32 | MEM[AR]: 55 | DR: 00 00 01 55 | AC: 00 00 01 55 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 10 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      346 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 3d | AR: 01 21 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      347 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 41 | AR: 01 40 | MEM[AR]: 23 | DR: 00 00 01 23 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 0b 43 | DN: 01 21 | ABR1: 01 21 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 00 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jg
  DEBUG:root:TICK:      348 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 48 | AR: 00 12 | MEM[AR]: 00 | DR: 00 00 00 01 | AC: 00 00 01 23 | BR1: 00 00 00 12 | BR2: 00 00 00 01 | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      349 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 4d | AR: 01 4c | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 01 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      350 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 77 | AR: 01 50 | MEM[AR]: 77 | DR: 00 00 01 77 | AC: 00 00 01 77 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 42 | DN: 01 21 | ABR1: 00 12 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 01 | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jnz
  DEBUG:root:TICK:      351 | PS: *W* _i_ *E* _n_ _z_ _v_ *C* | IP: 01 7e | AR: 01 20 | MEM[AR]: 0b | DR: 00 00 00 0b | AC: 00 00 01 77 | BR1: 00 00 00 12 | BR2: 00 00 00 0b | BR3: 00 00 00 00 | CR: 00 80 | DN: 01 21 | ABR1: 01 20 | ABR2
  : 00 00 | ABR3: 00 00 | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: mov
  DEBUG:root:TICK:      352 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 87 | AR: 01 86 | MEM[AR]: 00 | DR: 00 00 00 00 | AC: 00 00 00 00 | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 b0 | DN: 01 21 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: cmp
  DEBUG:root:TICK:      353 | PS: *W* _i_ *E* _n_ *Z* _v_ *C* | IP: 01 ad | AR: 01 8a | MEM[AR]: ad | DR: 00 00 01 ad | AC: 00 00 01 ad | BR1: 00 00 00 12 | BR2: 00 00 00 00 | BR3: 00 00 00 00 | CR: 00 41 | DN: 01 21 | ABR1: 00 2b | ABR2
  : 00 00 | ABR3: 00 0b | SP: 00 00 | MEM[SP]: 01 | R1: 00 00 00 0b | R2: 00 00 00 00 | R3: 00 00 00 00 | R4: 00 00 00 00 | R5: 00 00 00 00 | R6: 00 00 00 00 | R7: 00 00 00 00 | Mnemonic: jz
  INFO:root: 