
---------- Begin Simulation Statistics ----------
final_tick                               1217350888000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               68008196                       # Number of bytes of host memory used
host_seconds                                  6447.58                       # Real time elapsed on the host
host_tick_rate                              188807310                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  1.217351                       # Number of seconds simulated
sim_ticks                                1217350888000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 150550202                       # number of cc regfile reads
system.cpu.cc_regfile_writes                119680361                       # number of cc regfile writes
system.cpu.committedInsts::0                 99990271                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::total            199990271                       # Number of Instructions Simulated
system.cpu.committedOps::0                  199815752                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  199835209                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              399650961                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                           24.349387                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                           24.347018                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        12.174101                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                 257273779                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    12581                       # number of floating regfile writes
system.cpu.idleCycles                           13827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15406                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              14935825                       # Number of branches executed
system.cpu.iew.exec_branches::1              15170333                       # Number of branches executed
system.cpu.iew.exec_branches::total          30106158                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.170777                       # Inst execution rate
system.cpu.iew.exec_refs::0                 116638946                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                 118290373                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total             234929319                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0               116556783                       # Number of stores executed
system.cpu.iew.exec_stores::1               118204368                       # Number of stores executed
system.cpu.iew.exec_stores::total           234761151                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2150109                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                179698                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 66                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            238281275                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           419471915                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0              82163                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1              86005                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total         168168                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             67623                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             415791530                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    590                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              21703077                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 456065                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              21702857                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            178                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11038                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0               92302551                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1               91023877                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          183326428                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  202929138                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  204345493                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              407274631                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.728079                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.751918                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.739915                       # average fanout of values written-back
system.cpu.iew.wb_producers::0               67203505                       # num instructions producing a value
system.cpu.iew.wb_producers::1               68442471                       # num instructions producing a value
system.cpu.iew.wb_producers::total          135645976                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.083349                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.083930                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                0.167279                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   206356056                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   209421937                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               415777993                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                696925225                       # number of integer regfile reads
system.cpu.int_regfile_writes               150897652                       # number of integer regfile writes
system.cpu.ipc::0                            0.041069                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.041073                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.082142                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5465      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              89719330     41.65%     41.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1111      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1678      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 651      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  470      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1209      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1109      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1123      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                109      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     41.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                84029      0.04%     41.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               97640      0.05%     41.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2079      0.00%     41.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      125485668     58.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              215401723                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass              6313      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu              91136332     40.84%     40.84% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                 1118      0.00%     40.84% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1704      0.00%     40.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd                 721      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  512      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1505      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   20      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 1287      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc                1165      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                122      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     40.85% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead                91452      0.04%     40.89% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite               98738      0.04%     40.93% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead            2486      0.00%     40.93% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite      131806301     59.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              223149808                       # Type of FU issued
system.cpu.iq.FU_type::total                438551531      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               257317652                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           518099514                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses    226078487                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes          250131210                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 16178122                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 23802226                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             39980348                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.036890                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.054275                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.091165                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                39684210     99.26%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     39      0.00%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    9065      0.02%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   990      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    24      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    699      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1196      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     26      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1290      0.00%     99.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1487      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  174      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 153273      0.38%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                127875      0.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              238000959                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2853968944                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    181196144                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         189161835                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  419471797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 438551531                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 118                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19820953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           3498589                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     48609599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    2434687950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.180126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.577131                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2134904656     87.69%     87.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           220494385      9.06%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            42156036      1.73%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19074924      0.78%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            14383726      0.59%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3203231      0.13%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              382281      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               34131      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               54580      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      2434687950                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.180125                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              6566                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6385                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                86594                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           118313670                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads              5645                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             3447                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads                93104                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores           119967605                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               317871585                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                       2434701777                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   35                       # Number of system calls
system.cpu.workload1.numSyscalls                   35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28201696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56468659                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     28270309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     56541238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            259                       # Total number of snoops made to the snoop filter.
sim_insts                                   199990271                       # Number of instructions simulated
sim_ops                                     399650961                       # Number of ops (including micro ops) simulated
host_inst_rate                                  31018                       # Simulator instruction rate (inst/s)
host_op_rate                                    61985                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                31671500                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31567248                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             15858                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             31380469                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31376529                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987444                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6831                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2189                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                514                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1675                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          409                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts        18767662                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14131                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   2434686776                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.164149                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.742547                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      2242983540     92.13%     92.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       106967926      4.39%     96.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        34473641      1.42%     97.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        24846681      1.02%     98.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         7275804      0.30%     99.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5152034      0.21%     99.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3314694      0.14%     99.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2935488      0.12%     99.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6736968      0.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   2434686776                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          99990271                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     199990271                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           199815752                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           199835209                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       399650961                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                113180058                       # Number of memory references committed
system.cpu.commit.memRefs::1                113191175                       # Number of memory references committed
system.cpu.commit.memRefs::total            226371233                       # Number of memory references committed
system.cpu.commit.loads::0                      65801                       # Number of loads committed
system.cpu.commit.loads::1                      65801                       # Number of loads committed
system.cpu.commit.loads::total                 131602                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                        8                       # Number of memory barriers committed
system.cpu.commit.membars::1                        8                       # Number of memory barriers committed
system.cpu.commit.membars::total                   16                       # Number of memory barriers committed
system.cpu.commit.branches::0                14428301                       # Number of branches committed
system.cpu.commit.branches::1                14429691                       # Number of branches committed
system.cpu.commit.branches::total            28857992                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0               113025257                       # Number of committed floating point instructions.
system.cpu.commit.floating::1               113036374                       # Number of committed floating point instructions.
system.cpu.commit.floating::total           226061631                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                199808001                       # Number of committed integer instructions.
system.cpu.commit.integer::1                199827458                       # Number of committed integer instructions.
system.cpu.commit.integer::total            399635459                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::1               2692                       # Number of function calls committed.
system.cpu.commit.functionCalls::total           5384                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     86624709     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite    113019804     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    199815752                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass         4296      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu     86633049     43.35%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult         1095      0.00%     43.35% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1666      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd          432      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          434      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu          887      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           20      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          988      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc         1028      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          107      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     43.36% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead        64619      0.03%     43.39% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite        94453      0.05%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead         1182      0.00%     43.44% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite    113030921     56.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    199835209                       # Class of committed instruction
system.cpu.commit.committedInstType::total    399650961      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6736968                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    198094592                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        198094592                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    198094592                       # number of overall hits
system.cpu.dcache.overall_hits::total       198094592                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     28285008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28285008                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     28285008                       # number of overall misses
system.cpu.dcache.overall_misses::total      28285008                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2218167642372                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2218167642372                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2218167642372                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2218167642372                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    226379600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    226379600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    226379600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    226379600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124945                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124945                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124945                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124945                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78422.026339                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78422.026339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78422.026339                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78422.026339                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        66835                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             792                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    84.387626                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     28267797                       # number of writebacks
system.cpu.dcache.writebacks::total          28267797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17103                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     28267905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28267905                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     28267905                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28267905                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 2189007211372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2189007211372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 2189007211372                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2189007211372                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124869                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124869                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124869                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77437.900381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77437.900381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77437.900381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77437.900381                       # average overall mshr miss latency
system.cpu.dcache.replacements                     20                       # number of replacements
system.cpu.dcache.expired                    28267777                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data       115612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          115612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1212447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1212447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       140007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       140007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.174241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.174241                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49700.655872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49700.655872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17086                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17086                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7309                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    313355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    313355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.052205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052205                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42872.485976                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42872.485976                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    197978980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      197978980                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     28260613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     28260613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2216955194872                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2216955194872                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    226239593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    226239593                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78446.819072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78446.819072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     28260596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     28260596                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 2188693856372                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2188693856372                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124914                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77446.839988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77446.839988                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           101.351679                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           226362496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28267904                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.007757                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   101.351679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.197952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.197952                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.208984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1839304704                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1839304704                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 42440009                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles            4739629059                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   8403185                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              78447582                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 456065                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             30044698                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1926                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              422464371                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 73636                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      160172                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   238273589                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4716                       # TLB misses on read requests
system.cpu.dtb.wrMisses                      22687681                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             275395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      220800420                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31671500                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           31383874                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1252842861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  457923                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        544                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  151                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  94531505                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2025                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                      252                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples          2434687950                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.002913                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.986669                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1               1181568999     48.53%     48.53% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  64458651      2.65%     51.18% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                1188660300     48.82%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total            2434687950                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples         2434687950                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.181109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.850101                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0               2309828524     94.87%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 16676816      0.68%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 16460880      0.68%     96.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 16414778      0.67%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 52057675      2.14%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  6013230      0.25%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 16987098      0.70%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   108917      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   140032      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           2434687950                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.013008                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.090689                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     94527458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94527458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     94527458                       # number of overall hits
system.cpu.icache.overall_hits::total        94527458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4046                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4046                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4046                       # number of overall misses
system.cpu.icache.overall_misses::total          4046                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    238054500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    238054500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    238054500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    238054500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94531504                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94531504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94531504                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94531504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58836.999506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58836.999506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58836.999506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58836.999506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          925                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    77.083333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2512                       # number of writebacks
system.cpu.icache.writebacks::total              2512                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1022                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1022                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1022                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1022                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3024                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3024                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3024                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3024                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    187536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187536000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    187536000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187536000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62015.873016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62015.873016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62015.873016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62015.873016                       # average overall mshr miss latency
system.cpu.icache.replacements                   2512                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     94527458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94527458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4046                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4046                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    238054500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    238054500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94531504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94531504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58836.999506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58836.999506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1022                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1022                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    187536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187536000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62015.873016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62015.873016                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.994892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94530482                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3024                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          31260.080026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.994892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         756255056                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        756255056                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    94531901                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           738                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        9995                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   20793                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   16                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  80                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5199413                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                        9148                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                   27303                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                  98                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                6842230                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1217350888000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 456065                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 85583202                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                24266726                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3637                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  50432315                       # Number of cycles rename is running
system.cpu.rename.unblockCycles            4708633955                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              419504233                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 29959                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0               2220                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1               1853                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total           4073                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0               21927                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1               13440                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total           35367                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                  64                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                  57                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total             121                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0          2359638908                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1          2347470499                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total      4707109407                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0        17677                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1         8426                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total        26103                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           270869453                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1346521724                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                658909089                       # Number of integer rename lookups
system.cpu.rename.fpLookups                 238108038                       # Number of floating rename lookups
system.cpu.rename.committedMaps             259238200                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 11631253                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      83                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  42                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 305383145                       # count of insts added to the skid buffer
system.cpu.rob.reads                       9612625634                       # The number of ROB reads
system.cpu.rob.writes                       839351116                       # The number of ROB writes
system.cpu.thread21900.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread21900.numOps               199835209                       # Number of Ops committed
system.cpu.thread21900.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5827                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6227                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 400                       # number of overall hits
system.l2.overall_hits::.cpu.data                5827                       # number of overall hits
system.l2.overall_hits::total                    6227                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2623                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           28262078                       # number of demand (read+write) misses
system.l2.demand_misses::total               28264701                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2623                       # number of overall misses
system.l2.overall_misses::.cpu.data          28262078                       # number of overall misses
system.l2.overall_misses::total              28264701                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181607000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 2146546352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2146727959500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181607000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 2146546352500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2146727959500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         28267905                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28270928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        28267905                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28270928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.867681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999780                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.867681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999780                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69236.370568                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75951.469404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75950.846234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69236.370568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75951.469404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75950.846234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        30                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            28198268                       # number of writebacks
system.l2.writebacks::total                  28198268                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      28262076                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          28264699                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     28262076                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         2264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28266963                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    165869000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1976973816000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1977139685000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    165869000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1976973816000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    155459824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1977295144824                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.867681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.867681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999860                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63236.370568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69951.471930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69950.848760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63236.370568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69951.471930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher        68666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69950.745852                       # average overall mshr miss latency
system.l2.replacements                       28201956                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks     28262254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28262254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28262254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28262254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8036                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8036                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8036                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8036                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         2264                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2264                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    155459824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    155459824                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher        68666                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total        68666                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        28258144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            28258144                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 2146270216000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  2146270216000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      28260597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          28260597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75952.271175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75952.271175                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     28258144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       28258144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1976721352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1976721352000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69952.271175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69952.271175                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2623                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181607000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.867681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69236.370568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69236.370568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    165869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    165869000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.867681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.867681                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63236.370568                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63236.370568                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3374                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3934                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    276136500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    276136500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.538314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.538314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70192.297916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70192.297916                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    252464000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    252464000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.538041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.538041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64207.527976                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64207.527976                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    2646                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2646                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   546                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 61023.191682                       # Cycle average of tags in use
system.l2.tags.total_refs                    56543480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28266963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000338                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1303.905329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     58566.658387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1152.627968                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.019896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.893656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.017588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.931140                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1151                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         63856                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2082                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17222                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        37894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6422                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.017563                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974365                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 932926451                       # Number of tag accesses
system.l2.tags.data_accesses                932926451                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples  14099131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      1312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples  14131070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples      1111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000406881652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       843549                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       843550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           40908439                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          13279941                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   14133493                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  14099131                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 14133493                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                14099131                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.79                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     57.98                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             14133493                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            14099131                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                8374119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5758567                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    372                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    219                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    117                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     22                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                200687                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                300422                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                756706                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                843867                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                844429                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                846056                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                846783                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                848084                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                849648                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                851956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                855147                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                871097                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                910157                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                893015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                848208                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                844513                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                843550                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                843550                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                  1209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples       843550                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     16.754778                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    16.699607                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    18.181951                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511       843549    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       843550                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       843549                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.713986                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.686367                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.977472                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          512733     60.78%     60.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17          104738     12.42%     73.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          180690     21.42%     94.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           45388      5.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       843549                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys              904543552                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           902344384                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   743.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   741.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                 1217350801000                       # Total gap between requests
system.mem_ctrls0.avgGap                     43118.59                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst        83968                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data    904388480                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher        71104                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks    902341120                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 68976.004229932441                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 742915201.290755629539                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 58408.796264828459                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 741233385.455911397934                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         1312                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data     14131070                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher         1111                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks     14099131                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     33332858                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data 459810787609                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher     36049591                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 68802340055024                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     25406.14                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     32538.99                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     32447.88                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks   4879899.34                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst        83968                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data    904388480                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher        71104                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total    904543552                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks    902344384                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total    902344384                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         1312                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data     14131070                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher         1111                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total      14133493                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks     14099131                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total     14099131                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst        68976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    742915201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher        58409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       743042586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst        68976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total        68976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    741236067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      741236067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    741236067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst        68976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    742915201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher        58409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total     1484278653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts            14133493                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts           14099080                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0       441829                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1       441745                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2       441861                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3       441924                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4       441768                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5       441817                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6       441761                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7       441903                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8       441795                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9       441641                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10       441660                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11       441705                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12       441572                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13       441549                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14       441541                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15       441621                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16       441546                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17       441494                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18       441545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19       441549                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20       441545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21       441608                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22       441574                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23       441659                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24       441675                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25       441593                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26       441617                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27       441698                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28       441640                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29       441641                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30       441666                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31       441751                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0       440589                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1       440588                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2       440688                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3       440673                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4       440624                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5       440579                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6       440573                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7       440631                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8       440628                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9       440629                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10       440653                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11       440636                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12       440560                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13       440586                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14       440566                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15       440641                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16       440604                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17       440545                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18       440579                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19       440605                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20       440561                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21       440669                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22       440612                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23       440719                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24       440633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25       440519                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26       440520                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27       440543                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28       440554                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29       440463                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30       440516                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31       440594                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat           212657110502                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat          47092798676                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat      459880170058                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               15046.32                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          32538.32                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits           12687092                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits           7514400                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           89.77                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          53.30                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples      8031081                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   224.986483                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   143.421734                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   262.758070                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127      3294336     41.02%     41.02% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255      2604700     32.43%     73.45% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383       818311     10.19%     83.64% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511       323464      4.03%     87.67% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639       209958      2.61%     90.28% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767        97083      1.21%     91.49% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895        80252      1.00%     92.49% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023        73686      0.92%     93.41% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151       529291      6.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total      8031081                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead            904543552                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten         902341120                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             743.042586                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             741.233385                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   7.73                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              3.86                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              71.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   12524075325.217136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   16650589287.126688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  29728951596.830257                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 26496810474.629883                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 216609333522.877869                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 826711339549.416016                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 159473427119.189117                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 1288194526875.660400                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1058.194921                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE 230667383363                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF  54723900000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT 931959604637                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   12522871486.944805                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   16648988799.577888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  29720997451.760822                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 26494521550.565022                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 216609333522.877869                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 826644270643.709717                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 159524960289.673096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 1288165943745.479004                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1058.171441                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE 230734283692                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF  54723900000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT 931892704308                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples  14099136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      1311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples  14131006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples      1153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000227973652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       843407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       843407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           40888470                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          13279895                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   14133470                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  14099136                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 14133470                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                14099136                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.81                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     57.93                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             14133470                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            14099136                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                8241906                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5890681                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    406                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    257                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    140                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                198704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                300799                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                751532                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                843770                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                844214                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                845794                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                846445                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                847654                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                849482                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                851897                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                854518                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                872019                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                914194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                896786                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                848575                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                844536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                843408                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                843407                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                  1355                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples       843407                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     16.757575                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    16.702433                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    18.155520                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       843406    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16384-16895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       843407                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       843407                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.716812                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.689119                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.978911                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          510603     60.54%     60.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17          107785     12.78%     73.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          178278     21.14%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           46741      5.54%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       843407                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys              904542080                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           902344704                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   743.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   741.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                 1217350778000                       # Total gap between requests
system.mem_ctrls1.avgGap                     43118.61                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst        83904                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data    904384384                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher        73792                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks    902340864                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 68923.431055976689                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 742911836.607622385025                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 60616.869570969589                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 741233175.163215637207                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         1311                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data     14131006                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher         1153                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks     14099136                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     34063144                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data 459991225069                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher     33918536                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 68754632335558                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     25982.57                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     32551.91                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     29417.64                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks   4876513.88                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst        83904                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data    904384384                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher        73792                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total    904542080                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst        83904                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total        83904                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks    902344704                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total    902344704                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         1311                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data     14131006                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher         1153                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total      14133470                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks     14099136                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total     14099136                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst        68923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    742911837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher        60617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       743041377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst        68923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total        68923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    741236330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      741236330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    741236330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst        68923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    742911837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher        60617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total     1484277706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts            14133470                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts           14099076                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0       441820                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1       441743                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2       441861                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3       441917                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4       441771                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5       441816                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6       441767                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7       441903                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8       441793                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9       441641                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10       441661                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11       441706                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12       441572                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13       441546                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14       441546                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15       441627                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16       441554                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17       441490                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18       441541                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19       441544                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20       441537                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21       441608                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22       441576                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23       441671                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24       441671                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25       441592                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26       441618                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27       441696                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28       441640                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29       441633                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30       441665                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31       441744                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0       440589                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1       440575                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2       440693                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3       440695                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4       440591                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5       440631                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6       440550                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7       440626                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8       440634                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9       440622                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10       440647                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11       440657                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12       440569                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13       440544                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14       440564                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15       440588                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16       440606                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17       440557                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18       440573                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19       440575                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20       440590                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21       440616                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22       440642                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23       440735                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24       440612                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25       440527                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26       440527                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27       440523                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28       440542                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29       440502                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30       440521                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31       440653                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat           212836549509                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat          47092722040                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat      460059206749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               15059.04                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          32551.04                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits           12686550                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits           7511329                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           89.76                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          53.28                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples      8034665                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   224.885774                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   143.371738                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   262.673584                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127      3296305     41.03%     41.03% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255      2606695     32.44%     73.47% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383       817582     10.18%     83.64% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511       323558      4.03%     87.67% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639       211222      2.63%     90.30% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767        96752      1.20%     91.50% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895        79369      0.99%     92.49% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023        74078      0.92%     93.41% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151       529104      6.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total      8034665                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead            904542080                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten         902340864                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             743.041377                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             741.233175                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   7.73                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               3.87                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              3.86                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              71.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   12531307711.105009                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   16660208797.782637                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  29728943184.196072                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 26496551138.405533                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 216609333522.877869                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 826447950003.396851                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 159675805527.428772                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 1288150099885.573242                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1058.158426                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE 230963198213                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF  54723900000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT 931663789787                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   12526826064.481050                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   16654250506.052860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  29720909119.108341                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 26494769611.301624                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 216609333522.877869                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 827077815832.251221                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 159191840822.777954                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 1288275745479.201660                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1058.261639                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE 230233750703                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF  54723900000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT 932393237297                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8819                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     28198267                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3429                       # Transaction distribution
system.membus.trans_dist::ReadExReq          28258144                       # Transaction distribution
system.membus.trans_dist::ReadExResp         28258144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8819                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port     42367847                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port     42367775                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total     84735622                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               84735622                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port   1806887936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port   1806886784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total   3613774720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              3613774720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28266963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28266963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28266963                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy         87437528507                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.2                       # Layer utilization (%)
system.membus.reqLayer5.occupancy         87368503991                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       149966552697                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     56460522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8055                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3688                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         28260597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        28260596                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3024                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7308                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8559                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84803606                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              84812165                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       354240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   3618284864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             3618639104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        28205612                       # Total snoops (count)
system.tol2bus.snoopTraffic                1804689216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56476540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002223                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56476261    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    279      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56476540                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1217350888000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        56540928000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4542487                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42401856499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
