set a(0-1436) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1696 {}}} SUCCS {{258 0 0 0-1430 {}} {256 0 0 0-1696 {}}} CYCLES {}}
set a(0-1437) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1693 {}}} SUCCS {{258 0 0 0-1430 {}} {256 0 0 0-1693 {}}} CYCLES {}}
set a(0-1438) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-22 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1430 {}}} SUCCS {{259 0 0 0-1430 {}}} CYCLES {}}
set a(0-1439) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-23 LOC {0 1.0 1 0.9833734 1 0.9833734 1 0.9833734 1 0.9833734} PREDS {{774 0 0 0-1691 {}}} SUCCS {{259 0 0 0-1440 {}} {130 0 0 0-1431 {}} {256 0 0 0-1691 {}}} CYCLES {}}
set a(0-1440) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.27 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-24 LOC {1 0.0 1 0.9833734 1 0.9833734 1 0.9999999400641025 1 0.9999999400641025} PREDS {{259 0 0 0-1439 {}}} SUCCS {{258 0 0 0-1442 {}} {130 0 0 0-1431 {}} {258 0 0 0-1432 {}}} CYCLES {}}
set a(0-1441) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-25 LOC {1 0.0 1 0.9516125999999999 1 0.9516125999999999 1 0.9999999573717948 1 0.9999999573717948} PREDS {} SUCCS {{259 0 0 0-1442 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1442) {AREA_SCORE 1430.10 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_div(65,11,1) QUANTITY 1 MULTICYCLE mgc_div(65,11,1) NAME operator_<66,true>:div TYPE DIV DELAY {2cy+14.49 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-26 LOC {1 1.0 1 1.0 1 1.0 4 0.9055771999999997 4 0.9055771999999997} PREDS {{259 0 0 0-1441 {}} {258 0 0 0-1440 {}}} SUCCS {{259 0 0 0-1443 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1443) {AREA_SCORE {} NAME operator_<66,true>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-27 LOC {4 0.90557725 4 0.90557725 4 0.90557725 4 0.90557725 4 0.9513621999999999} PREDS {{259 0 0 0-1442 {}} {772 0 0 0-1431 {}}} SUCCS {{258 0 0 0-1445 {}} {258 0 0 0-1431 {}}} CYCLES {}}
set a(0-1444) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-28 LOC {0 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{772 0 0 0-1432 {}} {772 0 0 0-1431 {}}} SUCCS {{258 0 0 0-1431 {}}} CYCLES {}}
set a(0-1445) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-29 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{258 0 0 0-1443 {}}} SUCCS {{259 0 0 0-1446 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1446) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-30 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-1445 {}}} SUCCS {{259 0 0 0-1447 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1447) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-31 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9513621999999999} PREDS {{259 0 0 0-1446 {}}} SUCCS {{259 0 0 0-1448 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1448) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {0.78 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-32 LOC {4 0.90557725 4 0.9513621999999999 4 0.9513621999999999 4 0.9999999580128205 4 0.9999999580128205} PREDS {{259 0 0 0-1447 {}}} SUCCS {{259 0 0 0-1449 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1449) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-33 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1448 {}}} SUCCS {{259 0 0 0-1450 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1450) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-34 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1449 {}}} SUCCS {{259 0 0 0-1451 {}} {130 0 0 0-1431 {}}} CYCLES {}}
set a(0-1451) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-35 LOC {4 0.95421505 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1450 {}} {772 0 0 0-1431 {}}} SUCCS {{259 0 0 0-1431 {}}} CYCLES {}}
set a(0-1452) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-36 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-1469 {}}} SUCCS {{259 0 0 0-1453 {}} {256 0 0 0-1469 {}}} CYCLES {}}
set a(0-1453) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-37 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-1452 {}}} SUCCS {{128 0 0 0-1462 {}} {128 0 0 0-1463 {}} {128 0 0 0-1469 {}}} CYCLES {}}
set a(0-1454) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-38 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1463 {}}} SUCCS {{259 0 0 0-1455 {}} {256 0 0 0-1463 {}}} CYCLES {}}
set a(0-1455) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-39 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1454 {}}} SUCCS {{259 0 0 0-1456 {}}} CYCLES {}}
set a(0-1456) {AREA_SCORE {} NAME modulo_dev.base TYPE {C-CORE PORT} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-40 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-1455 {}} {128 0 0 0-1458 {}}} SUCCS {{258 0 0 0-1458 {}}} CYCLES {}}
set a(0-1457) {AREA_SCORE {} NAME modulo_dev.m TYPE {C-CORE PORT} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-41 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-1458 {}}} SUCCS {{259 0 0 0-1458 {}}} CYCLES {}}
set a(0-1458) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME modulo_dev() TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-42 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-1457 {}} {258 0 0 0-1456 {}}} SUCCS {{128 0 0 0-1456 {}} {128 0 0 0-1457 {}} {259 0 0 0-1459 {}}} CYCLES {}}
set a(0-1459) {AREA_SCORE {} NAME modulo_dev.return TYPE {C-CORE PORT} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-43 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-1458 {}}} SUCCS {{258 0 0 0-1463 {}}} CYCLES {}}
set a(0-1460) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-44 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-1462 {}}} SUCCS {{259 0 0 0-1461 {}} {256 0 0 0-1462 {}}} CYCLES {}}
set a(0-1461) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-45 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-1460 {}}} SUCCS {{259 0 0 0-1462 {}} {258 0 0 0-1464 {}}} CYCLES {}}
set a(0-1462) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-46 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-1462 {}} {259 0 0 0-1461 {}} {256 0 0 0-1460 {}} {128 0 0 0-1453 {}}} SUCCS {{774 0 0 0-1460 {}} {772 0 0 0-1462 {}}} CYCLES {}}
set a(0-1463) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-47 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-1463 {}} {258 0 0 0-1459 {}} {256 0 0 0-1454 {}} {128 0 0 0-1453 {}}} SUCCS {{774 0 0 0-1454 {}} {772 0 0 0-1463 {}}} CYCLES {}}
set a(0-1464) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-48 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-1461 {}}} SUCCS {{259 0 0 0-1465 {}}} CYCLES {}}
set a(0-1465) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-49 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-1464 {}}} SUCCS {{259 0 0 0-1466 {}}} CYCLES {}}
set a(0-1466) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-50 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-1465 {}}} SUCCS {{259 0 0 0-1467 {}}} CYCLES {}}
set a(0-1467) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-51 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1466 {}}} SUCCS {{259 0 0 0-1468 {}}} CYCLES {}}
set a(0-1468) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-52 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1467 {}}} SUCCS {{259 0 0 0-1469 {}}} CYCLES {}}
set a(0-1469) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1431 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-53 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-1469 {}} {259 0 0 0-1468 {}} {128 0 0 0-1453 {}} {256 0 0 0-1452 {}}} SUCCS {{774 0 0 0-1452 {}} {772 0 0 0-1469 {}}} CYCLES {}}
set a(0-1431) {CHI {0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {135 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 135 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 135 NAME modExp_dev:while TYPE LOOP DELAY {2720.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-54 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1451 {}} {130 0 0 0-1450 {}} {130 0 0 0-1449 {}} {130 0 0 0-1448 {}} {130 0 0 0-1447 {}} {130 0 0 0-1446 {}} {130 0 0 0-1445 {}} {258 0 0 0-1444 {}} {258 0 0 0-1443 {}} {130 0 0 0-1442 {}} {130 0 0 0-1441 {}} {130 0 0 0-1440 {}} {130 0 0 0-1439 {}}} SUCCS {{772 0 0 0-1443 {}} {772 0 0 0-1444 {}} {772 0 0 0-1451 {}} {131 0 0 0-1470 {}} {258 0 0 0-1432 {}}} CYCLES {}}
set a(0-1470) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-55 LOC {4 1.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{131 0 0 0-1431 {}} {772 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1432 {}}} CYCLES {}}
set a(0-1471) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:1)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-56 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-1433 {}}} SUCCS {{258 0 0 0-1433 {}}} CYCLES {}}
set a(0-1472) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-57 LOC {0 1.0 0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1433 {}}} CYCLES {}}
set a(0-1473) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-58 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.182900125} PREDS {} SUCCS {{258 0 0 0-1635 {}}} CYCLES {}}
set a(0-1474) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-59 LOC {0 1.0 36 0.094375 36 0.094375 36 0.094375 36 0.182900125} PREDS {} SUCCS {{258 0 0 0-1635 {}}} CYCLES {}}
set a(0-1475) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-60 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1594 {}}} CYCLES {}}
set a(0-1476) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-61 LOC {0 1.0 34 0.094375 34 0.094375 34 0.094375 34 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1594 {}}} CYCLES {}}
set a(0-1477) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-62 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.182900125} PREDS {} SUCCS {{258 0 0 0-1543 {}}} CYCLES {}}
set a(0-1478) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-63 LOC {0 1.0 4 0.094375 4 0.094375 4 0.094375 4 0.182900125} PREDS {} SUCCS {{258 0 0 0-1543 {}}} CYCLES {}}
set a(0-1479) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-64 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1495 {}}} CYCLES {}}
set a(0-1480) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-65 LOC {0 1.0 2 0.094375 2 0.094375 2 0.094375 2 0.9667467999999999} PREDS {} SUCCS {{258 0 0 0-1495 {}}} CYCLES {}}
set a(0-1481) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-66 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1675 {}}} SUCCS {{259 0 0 0-1482 {}} {256 0 0 0-1675 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-67 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1481 {}}} SUCCS {{128 0 0 0-1499 {}} {128 0 0 0-1500 {}} {128 0 0 0-1508 {}} {64 0 0 0-1434 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {} SUCCS {{259 0 0 0-1484 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-69 LOC {0 1.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {{259 0 0 0-1483 {}}} SUCCS {{258 0 0 0-1487 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-70 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {{774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1486 {}} {130 0 0 0-1434 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-71 LOC {0 1.0 1 0.0 1 0.0 1 0.8433814249999999} PREDS {{259 0 0 0-1485 {}}} SUCCS {{259 0 0 0-1487 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,8,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-72 LOC {1 0.0 1 0.8433814249999999 1 0.8433814249999999 1 0.8779967471153846 1 0.8779967471153846} PREDS {{259 0 0 0-1486 {}} {258 0 0 0-1484 {}}} SUCCS {{258 0 0.782 0-1491 {}} {258 0 0.782 0-1492 {}} {130 0 0 0-1434 {}} {258 0 0.782 0-1557 {}} {258 0 0.782 0-1558 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-73 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {} SUCCS {{259 0 0 0-1489 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-74 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-1488 {}}} SUCCS {{259 0 0 0-1490 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE {} NAME COMP_LOOP:select TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-75 LOC {0 1.0 0 1.0 0 1.0 1 0.926875} PREDS {{259 0 0 0-1489 {}}} SUCCS {{146 0 0 0-1491 {}} {146 0 0 0-1492 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-76 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-1490 {}} {258 0 0.782 0-1487 {}} {774 0 0.782 0-1661 {}} {774 0 0.782 0-1649 {}} {774 0 0.782 0-1568 {}} {774 0 0.782 0-1557 {}}} SUCCS {{258 0 0 0-1495 {}} {130 0 0 0-1434 {}} {256 0 0 0-1557 {}} {256 0 0 0-1568 {}} {256 0 0 0-1649 {}} {256 0 0 0-1661 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-77 LOC {1 1.0 1 0.9415 1 1.0 2 0.09437493750000003 2 0.09437493750000003} PREDS {{146 0 0 0-1490 {}} {258 0 0.782 0-1487 {}} {774 0 0.782 0-1663 {}} {774 0 0.782 0-1651 {}} {774 0 0.782 0-1570 {}} {774 0 0.782 0-1558 {}}} SUCCS {{258 0 0 0-1495 {}} {130 0 0 0-1434 {}} {256 0 0 0-1558 {}} {256 0 0 0-1570 {}} {256 0 0 0-1651 {}} {256 0 0 0-1663 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-78 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.9667467999999999} PREDS {} SUCCS {{259 0 0 0-1494 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-79 LOC {0 1.0 2 0.0 2 0.0 2 0.9667467999999999} PREDS {{259 0 0 0-1493 {}}} SUCCS {{259 0 0 0-1495 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#13 TYPE MUX DELAY {0.53 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-80 LOC {2 0.094375 2 0.9667467999999999 2 0.9667467999999999 2 0.999999942628205 2 0.999999942628205} PREDS {{259 0 0 0-1494 {}} {258 0 0 0-1492 {}} {258 0 0 0-1491 {}} {258 0 0 0-1480 {}} {258 0 0 0-1479 {}}} SUCCS {{130 0 0 0-1434 {}} {258 0 0 0-1549 {}} {258 0 0 0-1560 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-81 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1497 {}} {130 0 0 0-1434 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-82 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1496 {}}} SUCCS {{259 0 0 0-1498 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-83 LOC {0 1.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1497 {}}} SUCCS {{259 0 0 0-1499 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-84 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1498 {}} {128 0 0 0-1482 {}} {772 0 0 0-1434 {}}} SUCCS {{258 0 0 0-1434 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-85 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-1482 {}} {772 0 0 0-1541 {}} {772 0 0 0-1434 {}}} SUCCS {{258 0 0 0-1434 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-86 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.965384625} PREDS {{774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1502 {}} {130 0 0 0-1434 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#8 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-87 LOC {0 1.0 1 0.0 1 0.0 2 0.965384625} PREDS {{259 0 0 0-1501 {}}} SUCCS {{259 0 0 0-1503 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-88 LOC {0 1.0 1 0.965384625 1 0.965384625 2 0.965384625} PREDS {{259 0 0 0-1502 {}}} SUCCS {{259 0 0 0-1504 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-89 LOC {0 1.0 1 0.965384625 1 0.965384625 2 0.965384625} PREDS {{259 0 0 0-1503 {}}} SUCCS {{259 0 0 0-1505 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(9,0,2,1,9) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-90 LOC {1 0.0 1 0.965384625 1 0.965384625 1 0.9999999471153846 2 0.9999999471153846} PREDS {{259 0 0 0-1504 {}}} SUCCS {{259 0 0 0-1506 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(8) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-91 LOC {1 0.034615375 1 1.0 1 1.0 2 1.0} PREDS {{259 0 0 0-1505 {}}} SUCCS {{259 0 0 0-1507 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-92 LOC {1 0.034615375 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1506 {}}} SUCCS {{259 0 0 0-1508 {}} {130 0 0 0-1434 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-93 LOC {1 0.034615375 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{259 0 0 0-1507 {}} {128 0 0 0-1482 {}} {772 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1434 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-94 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-1527 {}}} SUCCS {{259 0 0 0-1510 {}} {256 0 0 0-1527 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-95 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-1509 {}}} SUCCS {{128 0 0 0-1520 {}} {128 0 0 0-1521 {}} {128 0 0 0-1527 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-96 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1521 {}}} SUCCS {{258 0 0 0-1513 {}} {256 0 0 0-1521 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-97 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1513 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-98 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1512 {}} {258 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1514 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-99 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-1513 {}} {128 0 0 0-1516 {}}} SUCCS {{258 0 0 0-1516 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-100 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-1516 {}}} SUCCS {{259 0 0 0-1516 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-101 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-1515 {}} {258 0 0 0-1514 {}}} SUCCS {{128 0 0 0-1514 {}} {128 0 0 0-1515 {}} {259 0 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-102 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-1516 {}}} SUCCS {{258 0 0 0-1521 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-103 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-1520 {}}} SUCCS {{259 0 0 0-1519 {}} {256 0 0 0-1520 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-104 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-1518 {}}} SUCCS {{259 0 0 0-1520 {}} {258 0 0 0-1522 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-105 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-1520 {}} {259 0 0 0-1519 {}} {256 0 0 0-1518 {}} {128 0 0 0-1510 {}}} SUCCS {{774 0 0 0-1518 {}} {772 0 0 0-1520 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-106 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-1521 {}} {258 0 0 0-1517 {}} {256 0 0 0-1511 {}} {128 0 0 0-1510 {}}} SUCCS {{774 0 0 0-1511 {}} {772 0 0 0-1521 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-107 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-1519 {}}} SUCCS {{259 0 0 0-1523 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-108 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1524 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-109 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-1523 {}}} SUCCS {{259 0 0 0-1525 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-110 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1524 {}}} SUCCS {{259 0 0 0-1526 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-111 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1525 {}}} SUCCS {{259 0 0 0-1527 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1434 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-112 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-1527 {}} {259 0 0 0-1526 {}} {128 0 0 0-1510 {}} {256 0 0 0-1509 {}}} SUCCS {{774 0 0 0-1509 {}} {772 0 0 0-1527 {}}} CYCLES {}}
set a(0-1434) {CHI {0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {34695 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 34695 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 34695 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {693920.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-113 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1508 {}} {130 0 0 0-1507 {}} {130 0 0 0-1506 {}} {130 0 0 0-1505 {}} {130 0 0 0-1504 {}} {130 0 0 0-1503 {}} {130 0 0 0-1502 {}} {130 0 0 0-1501 {}} {258 0 0 0-1500 {}} {258 0 0 0-1499 {}} {130 0 0 0-1498 {}} {130 0 0 0-1497 {}} {130 0 0 0-1496 {}} {130 0 0 0-1495 {}} {130 0 0 0-1494 {}} {130 0 0 0-1493 {}} {130 0 0 0-1492 {}} {130 0 0 0-1491 {}} {130 0 0 0-1489 {}} {130 0 0 0-1488 {}} {130 0 0 0-1487 {}} {130 0 0 0-1486 {}} {130 0 0 0-1485 {}} {130 0 0 0-1484 {}} {130 0 0 0-1483 {}} {64 0 0 0-1482 {}}} SUCCS {{772 0 0 0-1499 {}} {772 0 0 0-1500 {}} {772 0 0 0-1508 {}} {131 0 0 0-1528 {}} {130 0 0 0-1529 {}} {130 0 0 0-1530 {}} {130 0 0 0-1531 {}} {130 0 0 0-1532 {}} {130 0 0 0-1533 {}} {130 0 0 0-1534 {}} {130 0 0 0-1535 {}} {130 0 0 0-1537 {}} {130 0 0 0-1538 {}} {130 0 0 0-1539 {}} {130 0 0 0-1540 {}} {258 0 0 0-1541 {}} {130 0 0 0-1542 {}} {130 0 0 0-1543 {}} {130 0 0 0-1544 {}} {130 0 0 0-1545 {}} {130 0 0 0-1546 {}} {130 0 0 0-1548 {}} {130 0 0 0-1549 {}} {130 0 0 0-1550 {}} {130 0 0 0-1551 {}} {130 0 0 0-1553 {}} {130 0 0 0-1554 {}} {130 0 0 0-1555 {}} {130 0 0 0-1557 {}} {130 0 0 0-1558 {}} {130 0 0 0-1559 {}} {130 0 0 0-1560 {}} {130 0 0 0-1561 {}} {130 0 0 0-1562 {}} {130 0 0 0-1564 {}} {130 0 0 0-1565 {}} {130 0 0 0-1567 {}} {130 0 0 0-1568 {}} {130 0 0 0-1569 {}} {130 0 0 0-1570 {}} {130 0 0 0-1571 {}} {130 0 0 0-1572 {}} {130 0 0 0-1573 {}} {130 0 0 0-1574 {}} {130 0 0 0-1575 {}} {130 0 0 0-1576 {}} {130 0 0 0-1577 {}} {130 0 0 0-1578 {}} {130 0 0 0-1579 {}} {130 0 0 0-1580 {}} {64 0 0 0-1435 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-114 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{131 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1529 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME COMP_LOOP-1:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-115 LOC {2 1.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{259 0 0 0-1528 {}} {130 0 0 0-1434 {}}} SUCCS {{258 0 0 0-1533 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-116 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{130 0 0 0-1434 {}} {774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1531 {}} {130 0 0 0-1580 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#2 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-117 LOC {2 1.0 3 0.0 3 0.0 3 0.8255568999999999} PREDS {{259 0 0 0-1530 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1532 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-118 LOC {2 1.0 3 0.8255568999999999 3 0.8255568999999999 3 0.8255568999999999} PREDS {{259 0 0 0-1531 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1533 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-1:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-119 LOC {3 0.0 3 0.8255568999999999 3 0.8255568999999999 3 0.8779967413461538 3 0.8779967413461538} PREDS {{259 0 0 0-1532 {}} {258 0 0 0-1529 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1534 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-120 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-1533 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1535 {}} {258 0 0 0-1537 {}} {258 0 0 0-1539 {}} {258 0 0 0-1542 {}} {258 0 0 0-1565 {}} {258 0 0 0-1567 {}} {258 0 0 0-1569 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(0)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-121 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1536 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME COMP_LOOP:select#1 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-122 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{259 0 0 0-1535 {}}} SUCCS {{146 0 0 0-1537 {}} {146 0 0 0-1538 {}} {146 0 0 0-1539 {}} {146 0 0 0-1540 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1)#2 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-123 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-1536 {}} {258 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0.782 0-1538 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-124 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-1537 {}} {146 0 0 0-1536 {}} {130 0 0 0-1434 {}} {774 0 0.782 0-1661 {}} {774 0 0.782 0-1649 {}} {774 0 0.782 0-1568 {}} {774 0 0.782 0-1557 {}}} SUCCS {{258 0 0 0-1543 {}} {256 0 0 0-1557 {}} {256 0 0 0-1568 {}} {130 0 0 0-1580 {}} {256 0 0 0-1649 {}} {256 0 0 0-1661 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-125 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 3 0.8779967999999999} PREDS {{146 0 0 0-1536 {}} {258 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0.782 0-1540 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-126 LOC {3 1.0 3 0.9415 3 1.0 4 0.09437493750000003 4 0.09437493750000003} PREDS {{259 0 0.782 0-1539 {}} {146 0 0 0-1536 {}} {130 0 0 0-1434 {}} {774 0 0.782 0-1663 {}} {774 0 0.782 0-1651 {}} {774 0 0.782 0-1570 {}} {774 0 0.782 0-1558 {}}} SUCCS {{258 0 0 0-1543 {}} {256 0 0 0-1558 {}} {256 0 0 0-1570 {}} {130 0 0 0-1580 {}} {256 0 0 0-1651 {}} {256 0 0 0-1663 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-127 LOC {2 1.0 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998 4 0.21615332499999998} PREDS {{258 0 0 0-1434 {}}} SUCCS {{772 0 0 0-1500 {}} {258 0 0 0-1544 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-128 LOC {3 0.0524399 4 0.0 4 0.0 4 0.182900125} PREDS {{258 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1543 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#1 TYPE MUX DELAY {0.53 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-129 LOC {4 0.094375 4 0.182900125 4 0.182900125 4 0.21615326762820514 4 0.21615326762820514} PREDS {{259 0 0 0-1542 {}} {258 0 0 0-1540 {}} {258 0 0 0-1538 {}} {130 0 0 0-1434 {}} {258 0 0 0-1478 {}} {258 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1544 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {12.54 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-130 LOC {4 0.1276282 4 0.21615332499999998 4 0.21615332499999998 4 0.9999999388496399 4 0.9999999388496399} PREDS {{259 0 0 0-1543 {}} {258 0 0 0-1541 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1545 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-131 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{259 0 0 0-1544 {}} {130 0 0 0-1434 {}} {128 0 0 0-1547 {}}} SUCCS {{258 0 0 0-1547 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-132 LOC {5 0.0 5 0.6009625 5 0.6009625 5 0.6009625} PREDS {{130 0 0 0-1434 {}} {128 0 0 0-1547 {}}} SUCCS {{259 0 0 0-1547 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-133 LOC {5 1.0 5 0.681 5 1.0 18 0.0064061875000001045 18 0.0064061875000001045} PREDS {{259 0 0 0-1546 {}} {258 0 0 0-1545 {}}} SUCCS {{128 0 0 0-1545 {}} {128 0 0 0-1546 {}} {259 0 0 0-1548 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-134 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.5525751} PREDS {{259 0 0 0-1547 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1549 {}} {258 0 0 0-1559 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-135 LOC {18 0.006406225 18 0.5525751 18 0.5525751 18 0.6009624573717949 18 0.6009624573717949} PREDS {{259 0 0 0-1548 {}} {130 0 0 0-1434 {}} {258 0 0 0-1495 {}}} SUCCS {{259 0 0 0-1550 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-136 LOC {18 0.054793625 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{259 0 0 0-1549 {}} {130 0 0 0-1434 {}} {128 0 0 0-1552 {}}} SUCCS {{258 0 0 0-1552 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-137 LOC {18 0.0 18 0.6009625 18 0.6009625 18 0.6009625} PREDS {{130 0 0 0-1434 {}} {128 0 0 0-1552 {}}} SUCCS {{259 0 0 0-1552 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-138 LOC {18 1.0 18 0.681 18 1.0 31 0.0064061875000001045 31 0.0064061875000001045} PREDS {{259 0 0 0-1551 {}} {258 0 0 0-1550 {}}} SUCCS {{128 0 0 0-1550 {}} {128 0 0 0-1551 {}} {259 0 0 0-1553 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-139 LOC {31 0.006406225 31 0.8779967999999999 31 0.8779967999999999 31 0.8779967999999999} PREDS {{259 0 0 0-1552 {}} {130 0 0 0-1434 {}}} SUCCS {{258 0 0.782 0-1557 {}} {258 0 0.782 0-1558 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-140 LOC {2 1.0 2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1555 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE {} NAME COMP_LOOP:slc(VEC_LOOP:j)(0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-141 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-1554 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1556 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE {} NAME COMP_LOOP:select#4 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-142 LOC {2 1.0 2 1.0 2 1.0 31 0.926875} PREDS {{259 0 0 0-1555 {}}} SUCCS {{131 0 0 0-1557 {}} {131 0 0 0-1558 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-143 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-1557 {}} {131 0 0 0-1556 {}} {258 0 0.782 0-1553 {}} {256 0 0 0-1538 {}} {130 0 0 0-1434 {}} {256 0 0 0-1491 {}} {258 0 0.782 0-1487 {}} {774 0 0 0-1661 {}} {774 0 0 0-1649 {}} {772 0 0 0-1630 {}} {772 0 0 0-1590 {}} {774 0 0 0-1568 {}}} SUCCS {{774 0 0.782 0-1491 {}} {774 0 0.782 0-1538 {}} {774 0 0 0-1557 {}} {258 0 0 0-1568 {}} {130 0 0 0-1580 {}} {258 0 0.782 0-1590 {}} {258 0 0.782 0-1630 {}} {258 0 0 0-1649 {}} {258 0 0 0-1661 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-144 LOC {31 1.0 31 0.9415 31 1.0 32 0.006249937500000025 32 0.006249937500000025} PREDS {{774 0 0 0-1558 {}} {131 0 0 0-1556 {}} {258 0 0.782 0-1553 {}} {256 0 0 0-1540 {}} {130 0 0 0-1434 {}} {256 0 0 0-1492 {}} {258 0 0.782 0-1487 {}} {774 0 0 0-1663 {}} {774 0 0 0-1651 {}} {772 0 0 0-1632 {}} {772 0 0 0-1592 {}} {774 0 0 0-1570 {}}} SUCCS {{774 0 0.782 0-1492 {}} {774 0 0.782 0-1540 {}} {774 0 0 0-1558 {}} {258 0 0 0-1570 {}} {130 0 0 0-1580 {}} {258 0 0.782 0-1592 {}} {258 0 0.782 0-1632 {}} {258 0 0 0-1651 {}} {258 0 0 0-1663 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-145 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 19 0.5525751} PREDS {{258 0 0 0-1548 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1560 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-1:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-146 LOC {18 0.006406225 18 0.9516125999999999 18 0.9516125999999999 18 0.9999999573717948 19 0.6009624573717949} PREDS {{259 0 0 0-1559 {}} {130 0 0 0-1434 {}} {258 0 0 0-1495 {}}} SUCCS {{259 0 0 0-1561 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-147 LOC {18 0.054793625 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{259 0 0 0-1560 {}} {130 0 0 0-1434 {}} {128 0 0 0-1563 {}}} SUCCS {{258 0 0 0-1563 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-148 LOC {18 0.0 19 0.6009625 19 0.6009625 19 0.6009625} PREDS {{130 0 0 0-1434 {}} {128 0 0 0-1563 {}}} SUCCS {{259 0 0 0-1563 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-1:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-149 LOC {18 1.0 19 0.681 19 1.0 32 0.0064061875000001045 32 0.0064061875000001045} PREDS {{259 0 0 0-1562 {}} {258 0 0 0-1561 {}}} SUCCS {{128 0 0 0-1561 {}} {128 0 0 0-1562 {}} {259 0 0 0-1564 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-150 LOC {31 0.006406225 32 0.8779967999999999 32 0.8779967999999999 32 0.8779967999999999} PREDS {{259 0 0 0-1563 {}} {130 0 0 0-1434 {}}} SUCCS {{258 0 0.782 0-1568 {}} {258 0 0.782 0-1570 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(0)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-151 LOC {3 0.0524399 3 0.8779967999999999 3 0.8779967999999999 32 0.8779967999999999} PREDS {{258 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1566 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME COMP_LOOP:select#5 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-152 LOC {3 0.0524399 3 1.0 3 1.0 32 0.8779967999999999} PREDS {{259 0 0 0-1565 {}}} SUCCS {{146 0 0 0-1567 {}} {130 0 0 0-1568 {}} {146 0 0 0-1569 {}} {130 0 0 0-1570 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-153 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8779967999999999} PREDS {{146 0 0 0-1566 {}} {258 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0.782 0-1568 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-154 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-1568 {}} {259 0 0.782 0-1567 {}} {130 0 0 0-1566 {}} {258 0 0.782 0-1564 {}} {258 0 0 0-1557 {}} {256 0 0 0-1538 {}} {130 0 0 0-1434 {}} {256 0 0 0-1491 {}} {774 0 0 0-1661 {}} {774 0 0 0-1649 {}} {772 0 0 0-1630 {}} {772 0 0 0-1590 {}}} SUCCS {{774 0 0.782 0-1491 {}} {774 0 0.782 0-1538 {}} {774 0 0 0-1557 {}} {774 0 0 0-1568 {}} {130 0 0 0-1580 {}} {258 0 0.782 0-1590 {}} {258 0 0.782 0-1630 {}} {258 0 0 0-1649 {}} {258 0 0 0-1661 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1)#1)(9-1)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-155 LOC {3 0.0524399 32 0.0 32 0.0 32 0.8779967999999999} PREDS {{146 0 0 0-1566 {}} {258 0 0 0-1534 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0.782 0-1570 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-156 LOC {32 1.0 32 0.9415 32 1.0 33 0.006249937500000025 33 0.006249937500000025} PREDS {{774 0 0 0-1570 {}} {259 0 0.782 0-1569 {}} {130 0 0 0-1566 {}} {258 0 0.782 0-1564 {}} {258 0 0 0-1558 {}} {256 0 0 0-1540 {}} {130 0 0 0-1434 {}} {256 0 0 0-1492 {}} {774 0 0 0-1663 {}} {774 0 0 0-1651 {}} {772 0 0 0-1632 {}} {772 0 0 0-1592 {}}} SUCCS {{774 0 0.782 0-1492 {}} {774 0 0.782 0-1540 {}} {774 0 0 0-1558 {}} {774 0 0 0-1570 {}} {130 0 0 0-1580 {}} {258 0 0.782 0-1592 {}} {258 0 0.782 0-1632 {}} {258 0 0 0-1651 {}} {258 0 0 0-1663 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-157 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1572 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-158 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-1571 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1573 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-159 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-1572 {}} {130 0 0 0-1434 {}}} SUCCS {{258 0 0 0-1577 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-160 LOC {2 1.0 3 0.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{130 0 0 0-1434 {}} {774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1575 {}} {130 0 0 0-1580 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#4 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-161 LOC {2 1.0 3 0.0 3 0.0 34 0.9651342249999999} PREDS {{259 0 0 0-1574 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1576 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-162 LOC {2 1.0 3 0.9651342249999999 3 0.9651342249999999 34 0.9651342249999999} PREDS {{259 0 0 0-1575 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1577 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-163 LOC {3 0.0 3 0.9651342249999999 3 0.9651342249999999 3 0.9999999477564101 34 0.9999999477564101} PREDS {{259 0 0 0-1576 {}} {258 0 0 0-1573 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1578 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-164 LOC {3 0.034865775 3 1.0 3 1.0 34 1.0} PREDS {{259 0 0 0-1577 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1579 {}} {130 0 0 0-1580 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-165 LOC {3 0.034865775 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-1578 {}} {130 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1580 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-166 LOC {33 0.0062499999999999995 33 1.0 33 1.0 34 1.0} PREDS {{259 0 0 0-1579 {}} {130 0 0 0-1578 {}} {130 0 0 0-1577 {}} {130 0 0 0-1576 {}} {130 0 0 0-1575 {}} {130 0 0 0-1574 {}} {130 0 0 0-1573 {}} {130 0 0 0-1572 {}} {130 0 0 0-1571 {}} {130 0 0 0-1570 {}} {130 0 0 0-1569 {}} {130 0 0 0-1568 {}} {130 0 0 0-1567 {}} {130 0 0 0-1565 {}} {130 0 0 0-1564 {}} {130 0 0 0-1562 {}} {130 0 0 0-1561 {}} {130 0 0 0-1560 {}} {130 0 0 0-1559 {}} {130 0 0 0-1558 {}} {130 0 0 0-1557 {}} {130 0 0 0-1555 {}} {130 0 0 0-1554 {}} {130 0 0 0-1553 {}} {130 0 0 0-1551 {}} {130 0 0 0-1550 {}} {130 0 0 0-1549 {}} {130 0 0 0-1548 {}} {130 0 0 0-1546 {}} {130 0 0 0-1545 {}} {130 0 0 0-1544 {}} {130 0 0 0-1543 {}} {130 0 0 0-1542 {}} {130 0 0 0-1541 {}} {130 0 0 0-1540 {}} {130 0 0 0-1539 {}} {130 0 0 0-1538 {}} {130 0 0 0-1537 {}} {130 0 0 0-1535 {}} {130 0 0 0-1534 {}} {130 0 0 0-1533 {}} {130 0 0 0-1532 {}} {130 0 0 0-1531 {}} {130 0 0 0-1530 {}} {130 0 0 0-1529 {}} {130 0 0 0-1528 {}} {130 0 0 0-1434 {}}} SUCCS {{128 0 0 0-1598 {}} {128 0 0 0-1599 {}} {128 0 0 0-1600 {}} {64 0 0 0-1435 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-167 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {} SUCCS {{259 0 0 0-1582 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-168 LOC {0 1.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {{259 0 0 0-1581 {}}} SUCCS {{258 0 0 0-1586 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-169 LOC {0 1.0 1 0.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {{774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1584 {}} {130 0 0 0-1435 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#5 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-170 LOC {0 1.0 1 0.0 1 0.0 33 0.8431310249999999} PREDS {{259 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1585 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE {} NAME COMP_LOOP:conc#7 TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-171 LOC {0 1.0 1 0.9651342249999999 1 0.9651342249999999 33 0.8431310249999999} PREDS {{259 0 0 0-1584 {}}} SUCCS {{259 0 0 0-1586 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,9,0,10) QUANTITY 2 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {0.56 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-172 LOC {1 0.0 1 0.9651342249999999 1 0.9651342249999999 1 0.9999999477564101 33 0.8779967477564101} PREDS {{259 0 0 0-1585 {}} {258 0 0 0-1582 {}}} SUCCS {{259 0 0 0-1587 {}} {258 0 0 0-1589 {}} {258 0 0 0-1591 {}} {258 0 0 0-1593 {}} {130 0 0 0-1435 {}} {258 0 0 0-1646 {}} {258 0 0 0-1648 {}} {258 0 0 0-1650 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(0)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-173 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8779967999999999} PREDS {{259 0 0 0-1586 {}}} SUCCS {{259 0 0 0-1588 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME COMP_LOOP:select#2 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-174 LOC {1 0.034865775 1 1.0 1 1.0 33 0.8779967999999999} PREDS {{259 0 0 0-1587 {}}} SUCCS {{146 0 0 0-1589 {}} {146 0 0 0-1590 {}} {146 0 0 0-1591 {}} {146 0 0 0-1592 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1)#2 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-175 LOC {1 0.034865775 33 0.8779967999999999 33 0.8779967999999999 33 0.8779967999999999} PREDS {{146 0 0 0-1588 {}} {258 0 0 0-1586 {}}} SUCCS {{259 0 0.782 0-1590 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-176 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 0.782 0-1589 {}} {146 0 0 0-1588 {}} {258 0 0.782 0-1568 {}} {258 0 0.782 0-1557 {}} {774 0 0.782 0-1661 {}} {774 0 0.782 0-1649 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1568 {}} {258 0 0 0-1594 {}} {130 0 0 0-1435 {}} {256 0 0 0-1649 {}} {256 0 0 0-1661 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-177 LOC {1 0.034865775 33 0.8779967999999999 33 0.8779967999999999 33 0.8779967999999999} PREDS {{146 0 0 0-1588 {}} {258 0 0 0-1586 {}}} SUCCS {{259 0 0.782 0-1592 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-178 LOC {33 1.0 33 0.9415 33 1.0 34 0.09437493750000003 34 0.09437493750000003} PREDS {{259 0 0.782 0-1591 {}} {146 0 0 0-1588 {}} {258 0 0.782 0-1570 {}} {258 0 0.782 0-1558 {}} {774 0 0.782 0-1663 {}} {774 0 0.782 0-1651 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1570 {}} {258 0 0 0-1594 {}} {130 0 0 0-1435 {}} {256 0 0 0-1651 {}} {256 0 0 0-1663 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-179 LOC {1 0.034865775 34 0.9667467999999999 34 0.9667467999999999 34 0.9667467999999999} PREDS {{258 0 0 0-1586 {}}} SUCCS {{259 0 0 0-1594 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#2 TYPE MUX DELAY {0.53 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-180 LOC {34 0.094375 34 0.9667467999999999 34 0.9667467999999999 34 0.999999942628205 34 0.999999942628205} PREDS {{259 0 0 0-1593 {}} {258 0 0 0-1592 {}} {258 0 0 0-1590 {}} {258 0 0 0-1476 {}} {258 0 0 0-1475 {}}} SUCCS {{130 0 0 0-1435 {}} {258 0 0 0-1641 {}} {258 0 0 0-1653 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-181 LOC {0 1.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1596 {}} {130 0 0 0-1435 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#6 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-182 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-1595 {}}} SUCCS {{259 0 0 0-1597 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-183 LOC {0 1.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-1596 {}}} SUCCS {{259 0 0 0-1598 {}} {130 0 0 0-1435 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-184 LOC {33 0.0 34 0.0 34 0.0 34 0.0 34 1.0} PREDS {{259 0 0 0-1597 {}} {128 0 0 0-1580 {}} {772 0 0 0-1435 {}}} SUCCS {{258 0 0 0-1435 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-185 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-1580 {}} {772 0 0 0-1633 {}} {772 0 0 0-1435 {}}} SUCCS {{258 0 0 0-1435 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-186 LOC {33 0.0 34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{128 0 0 0-1580 {}} {772 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1435 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-187 LOC {0 1.0 0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{774 0 0 0-1619 {}}} SUCCS {{259 0 0 0-1602 {}} {256 0 0 0-1619 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-188 LOC {0 1.0 0 1.0 0 1.0 15 1.0} PREDS {{259 0 0 0-1601 {}}} SUCCS {{128 0 0 0-1612 {}} {128 0 0 0-1613 {}} {128 0 0 0-1619 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-189 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {{774 0 0 0-1613 {}}} SUCCS {{258 0 0 0-1605 {}} {256 0 0 0-1613 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-190 LOC {0 1.0 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998 1 0.21615332499999998} PREDS {} SUCCS {{259 0 0 0-1605 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {12.54 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-191 LOC {1 0.0 1 0.21615332499999998 1 0.21615332499999998 1 0.9999999388496399 1 0.9999999388496399} PREDS {{259 0 0 0-1604 {}} {258 0 0 0-1603 {}}} SUCCS {{259 0 0 0-1606 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-192 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{259 0 0 0-1605 {}} {128 0 0 0-1608 {}}} SUCCS {{258 0 0 0-1608 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-193 LOC {2 0.0 2 0.6009625 2 0.6009625 2 0.6009625} PREDS {{128 0 0 0-1608 {}}} SUCCS {{259 0 0 0-1608 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-194 LOC {2 1.0 2 0.681 2 1.0 15 0.0064061875000001045 15 0.0064061875000001045} PREDS {{259 0 0 0-1607 {}} {258 0 0 0-1606 {}}} SUCCS {{128 0 0 0-1606 {}} {128 0 0 0-1607 {}} {259 0 0 0-1609 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-195 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0} PREDS {{259 0 0 0-1608 {}}} SUCCS {{258 0 0 0-1613 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-196 LOC {0 1.0 1 0.9029748 1 0.9029748 1 0.9029748 15 0.9029748} PREDS {{774 0 0 0-1612 {}}} SUCCS {{259 0 0 0-1611 {}} {256 0 0 0-1612 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,1,1,65) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {0.77 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-197 LOC {1 0.0 1 0.9029748 1 0.9029748 1 0.9513621573717949 15 0.9513621573717949} PREDS {{259 0 0 0-1610 {}}} SUCCS {{259 0 0 0-1612 {}} {258 0 0 0-1614 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-198 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9513621999999999 15 1.0} PREDS {{772 0 0 0-1612 {}} {259 0 0 0-1611 {}} {256 0 0 0-1610 {}} {128 0 0 0-1602 {}}} SUCCS {{774 0 0 0-1610 {}} {772 0 0 0-1612 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev#1:result.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-199 LOC {15 0.006406225 15 1.0 15 1.0 15 1.0 15 1.0} PREDS {{772 0 0 0-1613 {}} {258 0 0 0-1609 {}} {256 0 0 0-1603 {}} {128 0 0 0-1602 {}}} SUCCS {{774 0 0 0-1603 {}} {772 0 0 0-1613 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-200 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{258 0 0 0-1611 {}}} SUCCS {{259 0 0 0-1615 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-201 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 15 0.9513621999999999} PREDS {{259 0 0 0-1614 {}}} SUCCS {{259 0 0 0-1616 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {0.78 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-202 LOC {1 0.0483874 1 0.9513621999999999 1 0.9513621999999999 1 0.9999999580128205 15 0.9999999580128205} PREDS {{259 0 0 0-1615 {}}} SUCCS {{259 0 0 0-1617 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-203 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1616 {}}} SUCCS {{259 0 0 0-1618 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-204 LOC {1 0.09702519999999999 1 1.0 1 1.0 15 1.0} PREDS {{259 0 0 0-1617 {}}} SUCCS {{259 0 0 0-1619 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1435 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-205 LOC {1 0.09702519999999999 1 1.0 1 1.0 1 1.0 15 1.0} PREDS {{772 0 0 0-1619 {}} {259 0 0 0-1618 {}} {128 0 0 0-1602 {}} {256 0 0 0-1601 {}}} SUCCS {{774 0 0 0-1601 {}} {772 0 0 0-1619 {}}} CYCLES {}}
set a(0-1435) {CHI {0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 15 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {34695 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 15 TOTAL_CYCLES_IN 34695 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 34695 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {693920.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-206 LOC {34 1.0 34 1.0 34 1.0 34 1.0} PREDS {{259 0 0 0-1600 {}} {258 0 0 0-1599 {}} {258 0 0 0-1598 {}} {130 0 0 0-1597 {}} {130 0 0 0-1596 {}} {130 0 0 0-1595 {}} {130 0 0 0-1594 {}} {130 0 0 0-1593 {}} {130 0 0 0-1592 {}} {130 0 0 0-1591 {}} {130 0 0 0-1590 {}} {130 0 0 0-1589 {}} {130 0 0 0-1587 {}} {130 0 0 0-1586 {}} {130 0 0 0-1585 {}} {130 0 0 0-1584 {}} {130 0 0 0-1583 {}} {130 0 0 0-1582 {}} {130 0 0 0-1581 {}} {64 0 0 0-1580 {}} {64 0 0 0-1434 {}}} SUCCS {{772 0 0 0-1598 {}} {772 0 0 0-1599 {}} {772 0 0 0-1600 {}} {131 0 0 0-1620 {}} {130 0 0 0-1621 {}} {130 0 0 0-1622 {}} {130 0 0 0-1623 {}} {130 0 0 0-1624 {}} {130 0 0 0-1625 {}} {130 0 0 0-1626 {}} {130 0 0 0-1627 {}} {130 0 0 0-1629 {}} {130 0 0 0-1630 {}} {130 0 0 0-1631 {}} {130 0 0 0-1632 {}} {258 0 0 0-1633 {}} {130 0 0 0-1634 {}} {130 0 0 0-1635 {}} {130 0 0 0-1636 {}} {130 0 0 0-1637 {}} {130 0 0 0-1638 {}} {130 0 0 0-1640 {}} {130 0 0 0-1641 {}} {130 0 0 0-1642 {}} {130 0 0 0-1643 {}} {130 0 0 0-1645 {}} {130 0 0 0-1646 {}} {130 0 0 0-1648 {}} {130 0 0 0-1649 {}} {130 0 0 0-1650 {}} {130 0 0 0-1651 {}} {130 0 0 0-1652 {}} {130 0 0 0-1653 {}} {130 0 0 0-1654 {}} {130 0 0 0-1655 {}} {130 0 0 0-1657 {}} {130 0 0 0-1658 {}} {130 0 0 0-1660 {}} {130 0 0 0-1661 {}} {130 0 0 0-1662 {}} {130 0 0 0-1663 {}} {130 0 0 0-1664 {}} {130 0 0 0-1665 {}} {130 0 0 0-1666 {}} {130 0 0 0-1667 {}} {130 0 0 0-1668 {}} {130 0 0 0-1669 {}} {130 0 0 0-1670 {}} {130 0 0 0-1671 {}} {130 0 0 0-1672 {}} {130 0 0 0-1673 {}} {130 0 0 0-1674 {}} {130 0 0 0-1675 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-207 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{131 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1621 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE {} NAME COMP_LOOP-2:slc(VEC_LOOP:j)(10-0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-208 LOC {34 1.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{259 0 0 0-1620 {}} {130 0 0 0-1435 {}}} SUCCS {{258 0 0 0-1625 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-209 LOC {34 1.0 35 0.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{130 0 0 0-1435 {}} {774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1623 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#7 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-210 LOC {34 1.0 35 0.0 35 0.0 35 0.8255568999999999} PREDS {{259 0 0 0-1622 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1624 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE {} NAME COMP_LOOP:conc#9 TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-211 LOC {34 1.0 35 0.8255568999999999 35 0.8255568999999999 35 0.8255568999999999} PREDS {{259 0 0 0-1623 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1625 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add3(11,0,9,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc#10 TYPE ACCU DELAY {0.84 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-212 LOC {35 0.0 35 0.8255568999999999 35 0.8255568999999999 35 0.8779967413461538 35 0.8779967413461538} PREDS {{259 0 0 0-1624 {}} {258 0 0 0-1621 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1626 {}}} CYCLES {}}
set a(0-1626) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc#10)(10-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-213 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{259 0 0 0-1625 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1627 {}} {258 0 0 0-1629 {}} {258 0 0 0-1631 {}} {258 0 0 0-1634 {}} {258 0 0 0-1658 {}} {258 0 0 0-1660 {}} {258 0 0 0-1662 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(0)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-214 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{259 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1628 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE {} NAME COMP_LOOP:select#3 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-215 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{259 0 0 0-1627 {}}} SUCCS {{146 0 0 0-1629 {}} {146 0 0 0-1630 {}} {146 0 0 0-1631 {}} {146 0 0 0-1632 {}}} CYCLES {}}
set a(0-1629) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1)#2 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-216 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{146 0 0 0-1628 {}} {258 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0.782 0-1630 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-217 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 0.782 0-1629 {}} {146 0 0 0-1628 {}} {130 0 0 0-1435 {}} {258 0 0.782 0-1568 {}} {258 0 0.782 0-1557 {}} {774 0 0.782 0-1661 {}} {774 0 0.782 0-1649 {}}} SUCCS {{772 0 0 0-1557 {}} {772 0 0 0-1568 {}} {258 0 0 0-1635 {}} {256 0 0 0-1649 {}} {256 0 0 0-1661 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-218 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 35 0.8779967999999999} PREDS {{146 0 0 0-1628 {}} {258 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0.782 0-1632 {}}} CYCLES {}}
set a(0-1632) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {1.51 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-219 LOC {35 1.0 35 0.9415 35 1.0 36 0.09437493750000003 36 0.09437493750000003} PREDS {{259 0 0.782 0-1631 {}} {146 0 0 0-1628 {}} {130 0 0 0-1435 {}} {258 0 0.782 0-1570 {}} {258 0 0.782 0-1558 {}} {774 0 0.782 0-1663 {}} {774 0 0.782 0-1651 {}}} SUCCS {{772 0 0 0-1558 {}} {772 0 0 0-1570 {}} {258 0 0 0-1635 {}} {256 0 0 0-1651 {}} {256 0 0 0-1663 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE {} NAME COMP_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-220 LOC {34 1.0 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998 36 0.21615332499999998} PREDS {{258 0 0 0-1435 {}}} SUCCS {{772 0 0 0-1599 {}} {258 0 0 0-1636 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(0) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-221 LOC {35 0.0524399 36 0.0 36 0.0 36 0.182900125} PREDS {{258 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1635 {}}} CYCLES {}}
set a(0-1635) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mux(64,1,2) QUANTITY 4 NAME COMP_LOOP:mux#3 TYPE MUX DELAY {0.53 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-222 LOC {36 0.094375 36 0.182900125 36 0.182900125 36 0.21615326762820514 36 0.21615326762820514} PREDS {{259 0 0 0-1634 {}} {258 0 0 0-1632 {}} {258 0 0 0-1630 {}} {130 0 0 0-1435 {}} {258 0 0 0-1474 {}} {258 0 0 0-1473 {}}} SUCCS {{259 0 0 0-1636 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE 6670.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {12.54 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-223 LOC {36 0.1276282 36 0.21615332499999998 36 0.21615332499999998 36 0.9999999388496399 36 0.9999999388496399} PREDS {{259 0 0 0-1635 {}} {258 0 0 0-1633 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1637 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-224 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{259 0 0 0-1636 {}} {130 0 0 0-1435 {}} {128 0 0 0-1639 {}}} SUCCS {{258 0 0 0-1639 {}}} CYCLES {}}
set a(0-1638) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-225 LOC {37 0.0 37 0.6009625 37 0.6009625 37 0.6009625} PREDS {{130 0 0 0-1435 {}} {128 0 0 0-1639 {}}} SUCCS {{259 0 0 0-1639 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-226 LOC {37 1.0 37 0.681 37 1.0 50 0.0064061875000001045 50 0.0064061875000001045} PREDS {{259 0 0 0-1638 {}} {258 0 0 0-1637 {}}} SUCCS {{128 0 0 0-1637 {}} {128 0 0 0-1638 {}} {259 0 0 0-1640 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-227 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.5525751} PREDS {{259 0 0 0-1639 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1641 {}} {258 0 0 0-1652 {}}} CYCLES {}}
set a(0-1641) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {0.77 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-228 LOC {50 0.006406225 50 0.5525751 50 0.5525751 50 0.6009624573717949 50 0.6009624573717949} PREDS {{259 0 0 0-1640 {}} {130 0 0 0-1435 {}} {258 0 0 0-1594 {}}} SUCCS {{259 0 0 0-1642 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-229 LOC {50 0.054793625 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{259 0 0 0-1641 {}} {130 0 0 0-1435 {}} {128 0 0 0-1644 {}}} SUCCS {{258 0 0 0-1644 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-230 LOC {50 0.0 50 0.6009625 50 0.6009625 50 0.6009625} PREDS {{130 0 0 0-1435 {}} {128 0 0 0-1644 {}}} SUCCS {{259 0 0 0-1644 {}}} CYCLES {}}
set a(0-1644) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#3 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-231 LOC {50 1.0 50 0.681 50 1.0 63 0.0064061875000001045 63 0.0064061875000001045} PREDS {{259 0 0 0-1643 {}} {258 0 0 0-1642 {}}} SUCCS {{128 0 0 0-1642 {}} {128 0 0 0-1643 {}} {259 0 0 0-1645 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-232 LOC {63 0.006406225 63 0.8779967999999999 63 0.8779967999999999 63 0.8779967999999999} PREDS {{259 0 0 0-1644 {}} {130 0 0 0-1435 {}}} SUCCS {{258 0 0.782 0-1649 {}} {258 0 0.782 0-1651 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(0)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-233 LOC {34 1.0 34 1.0 34 1.0 63 0.8779967999999999} PREDS {{130 0 0 0-1435 {}} {258 0 0 0-1586 {}}} SUCCS {{259 0 0 0-1647 {}}} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME COMP_LOOP:select#6 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-234 LOC {34 1.0 34 1.0 34 1.0 63 0.8779967999999999} PREDS {{259 0 0 0-1646 {}}} SUCCS {{146 0 0 0-1648 {}} {130 0 0 0-1649 {}} {146 0 0 0-1650 {}} {130 0 0 0-1651 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-235 LOC {34 1.0 63 0.0 63 0.0 63 0.8779967999999999} PREDS {{146 0 0 0-1647 {}} {130 0 0 0-1435 {}} {258 0 0 0-1586 {}}} SUCCS {{259 0 0.782 0-1649 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-236 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1649 {}} {259 0 0.782 0-1648 {}} {130 0 0 0-1647 {}} {258 0 0.782 0-1645 {}} {256 0 0 0-1630 {}} {130 0 0 0-1435 {}} {256 0 0 0-1590 {}} {258 0 0 0-1568 {}} {258 0 0 0-1557 {}} {256 0 0 0-1538 {}} {256 0 0 0-1491 {}} {774 0 0 0-1661 {}}} SUCCS {{774 0 0.782 0-1491 {}} {774 0 0.782 0-1538 {}} {774 0 0 0-1557 {}} {774 0 0 0-1568 {}} {774 0 0.782 0-1590 {}} {774 0 0.782 0-1630 {}} {774 0 0 0-1649 {}} {258 0 0 0-1661 {}}} CYCLES {}}
set a(0-1650) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#1.cse)(9-1)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-237 LOC {34 1.0 63 0.0 63 0.0 63 0.8779967999999999} PREDS {{146 0 0 0-1647 {}} {130 0 0 0-1435 {}} {258 0 0 0-1586 {}}} SUCCS {{259 0 0.782 0-1651 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-238 LOC {63 1.0 63 0.9415 63 1.0 64 0.006249937500000025 64 0.006249937500000025} PREDS {{774 0 0 0-1651 {}} {259 0 0.782 0-1650 {}} {130 0 0 0-1647 {}} {258 0 0.782 0-1645 {}} {256 0 0 0-1632 {}} {130 0 0 0-1435 {}} {256 0 0 0-1592 {}} {258 0 0 0-1570 {}} {258 0 0 0-1558 {}} {256 0 0 0-1540 {}} {256 0 0 0-1492 {}} {774 0 0 0-1663 {}}} SUCCS {{774 0 0.782 0-1492 {}} {774 0 0.782 0-1540 {}} {774 0 0 0-1558 {}} {774 0 0 0-1570 {}} {774 0 0.782 0-1592 {}} {774 0 0.782 0-1632 {}} {774 0 0 0-1651 {}} {258 0 0 0-1663 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-239 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 51 0.5525751} PREDS {{258 0 0 0-1640 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1653 {}}} CYCLES {}}
set a(0-1653) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 4 NAME COMP_LOOP-2:acc#8 TYPE ACCU DELAY {0.77 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-240 LOC {50 0.006406225 50 0.9516125999999999 50 0.9516125999999999 50 0.9999999573717948 51 0.6009624573717949} PREDS {{259 0 0 0-1652 {}} {130 0 0 0-1435 {}} {258 0 0 0-1594 {}}} SUCCS {{259 0 0 0-1654 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#3 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-241 LOC {50 0.054793625 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{259 0 0 0-1653 {}} {130 0 0 0-1435 {}} {128 0 0 0-1656 {}}} SUCCS {{258 0 0 0-1656 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#3 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-242 LOC {50 0.0 51 0.6009625 51 0.6009625 51 0.6009625} PREDS {{130 0 0 0-1435 {}} {128 0 0 0-1656 {}}} SUCCS {{259 0 0 0-1656 {}}} CYCLES {}}
set a(0-1656) {AREA_SCORE 79388.96 LIBRARY cluster MODULE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() QUANTITY 1 MULTICYCLE modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() MINCLKPRD 14.34 NAME COMP_LOOP-2:modulo_dev()#4 TYPE C-CORE DELAY {12cy+0.10 ns} INPUT_DELAY {6.38 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-243 LOC {50 1.0 51 0.681 51 1.0 64 0.0064061875000001045 64 0.0064061875000001045} PREDS {{259 0 0 0-1655 {}} {258 0 0 0-1654 {}}} SUCCS {{128 0 0 0-1654 {}} {128 0 0 0-1655 {}} {259 0 0 0-1657 {}}} CYCLES {}}
set a(0-1657) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#3 TYPE {C-CORE PORT} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-244 LOC {63 0.006406225 64 0.8779967999999999 64 0.8779967999999999 64 0.8779967999999999} PREDS {{259 0 0 0-1656 {}} {130 0 0 0-1435 {}}} SUCCS {{258 0 0.782 0-1661 {}} {258 0 0.782 0-1663 {}}} CYCLES {}}
set a(0-1658) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(0)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-245 LOC {35 0.0524399 35 0.8779967999999999 35 0.8779967999999999 64 0.8779967999999999} PREDS {{258 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1659 {}}} CYCLES {}}
set a(0-1659) {AREA_SCORE {} NAME COMP_LOOP:select#7 TYPE SELECT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-246 LOC {35 0.0524399 35 1.0 35 1.0 64 0.8779967999999999} PREDS {{259 0 0 0-1658 {}}} SUCCS {{146 0 0 0-1660 {}} {130 0 0 0-1661 {}} {146 0 0 0-1662 {}} {130 0 0 0-1663 {}}} CYCLES {}}
set a(0-1660) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-247 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8779967999999999} PREDS {{146 0 0 0-1659 {}} {258 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0.782 0-1661 {}}} CYCLES {}}
set a(0-1661) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-248 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-1661 {}} {259 0 0.782 0-1660 {}} {130 0 0 0-1659 {}} {258 0 0.782 0-1657 {}} {258 0 0 0-1649 {}} {256 0 0 0-1630 {}} {130 0 0 0-1435 {}} {256 0 0 0-1590 {}} {258 0 0 0-1568 {}} {258 0 0 0-1557 {}} {256 0 0 0-1538 {}} {256 0 0 0-1491 {}}} SUCCS {{774 0 0.782 0-1491 {}} {774 0 0.782 0-1538 {}} {774 0 0 0-1557 {}} {774 0 0 0-1568 {}} {774 0 0.782 0-1590 {}} {774 0 0.782 0-1630 {}} {774 0 0 0-1649 {}} {774 0 0 0-1661 {}}} CYCLES {}}
set a(0-1662) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc#10.cse(10:1))(9-1)#1 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-249 LOC {35 0.0524399 64 0.0 64 0.0 64 0.8779967999999999} PREDS {{146 0 0 0-1659 {}} {258 0 0 0-1626 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0.782 0-1663 {}}} CYCLES {}}
set a(0-1663) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {1.17 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-250 LOC {64 1.0 64 0.9415 64 1.0 65 0.006249937500000025 65 0.006249937500000025} PREDS {{774 0 0 0-1663 {}} {259 0 0.782 0-1662 {}} {130 0 0 0-1659 {}} {258 0 0.782 0-1657 {}} {258 0 0 0-1651 {}} {256 0 0 0-1632 {}} {130 0 0 0-1435 {}} {256 0 0 0-1592 {}} {258 0 0 0-1570 {}} {258 0 0 0-1558 {}} {256 0 0 0-1540 {}} {256 0 0 0-1492 {}}} SUCCS {{774 0 0.782 0-1492 {}} {774 0 0.782 0-1540 {}} {774 0 0 0-1558 {}} {774 0 0 0-1570 {}} {774 0 0.782 0-1592 {}} {774 0 0.782 0-1632 {}} {774 0 0 0-1651 {}} {774 0 0 0-1663 {}}} CYCLES {}}
set a(0-1664) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-251 LOC {34 1.0 35 0.0 35 0.0 35 0.0 65 0.93076925} PREDS {{130 0 0 0-1435 {}} {774 0 0 0-1667 {}}} SUCCS {{259 0 0 0-1665 {}} {256 0 0 0-1667 {}}} CYCLES {}}
set a(0-1665) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:1))(7-0)#3 TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-252 LOC {34 1.0 35 0.0 35 0.0 65 0.93076925} PREDS {{259 0 0 0-1664 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1666 {}}} CYCLES {}}
set a(0-1666) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:slc(COMP_LOOP-2:COMP_LOOP:acc TYPE ACCU DELAY {0.55 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-253 LOC {35 0.0 35 0.93076925 35 0.93076925 35 0.965134171474359 65 0.965134171474359} PREDS {{259 0 0 0-1665 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1667 {}} {258 0 0 0-1668 {}}} CYCLES {}}
set a(0-1667) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:1).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-254 LOC {35 0.034364975 35 0.9651342249999999 35 0.9651342249999999 35 0.9651342249999999 65 1.0} PREDS {{772 0 0 0-1667 {}} {259 0 0 0-1666 {}} {256 0 0 0-1664 {}} {256 0 0 0-1622 {}} {130 0 0 0-1435 {}} {256 0 0 0-1595 {}} {256 0 0 0-1583 {}} {256 0 0 0-1574 {}} {256 0 0 0-1530 {}} {256 0 0 0-1501 {}} {256 0 0 0-1496 {}} {256 0 0 0-1485 {}}} SUCCS {{774 0 0 0-1485 {}} {774 0 0 0-1496 {}} {774 0 0 0-1501 {}} {774 0 0 0-1530 {}} {774 0 0 0-1574 {}} {774 0 0 0-1583 {}} {774 0 0 0-1595 {}} {774 0 0 0-1622 {}} {774 0 0 0-1664 {}} {772 0 0 0-1667 {}}} CYCLES {}}
set a(0-1668) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-255 LOC {35 0.034364975 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{258 0 0 0-1666 {}} {130 0 0 0-1435 {}}} SUCCS {{258 0 0 0-1672 {}}} CYCLES {}}
set a(0-1669) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(9-1) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-256 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1670 {}}} CYCLES {}}
set a(0-1670) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-257 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{259 0 0 0-1669 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1671 {}}} CYCLES {}}
set a(0-1671) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-258 LOC {34 1.0 35 0.9651342249999999 35 0.9651342249999999 65 0.9651342249999999} PREDS {{259 0 0 0-1670 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1672 {}}} CYCLES {}}
set a(0-1672) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {0.56 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-259 LOC {35 0.034364975 35 0.9651342249999999 35 0.9651342249999999 35 0.9999999477564101 65 0.9999999477564101} PREDS {{259 0 0 0-1671 {}} {258 0 0 0-1668 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1673 {}}} CYCLES {}}
set a(0-1673) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(9) TYPE READSLICE PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-260 LOC {35 0.06923075 35 1.0 35 1.0 65 1.0} PREDS {{259 0 0 0-1672 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1674 {}}} CYCLES {}}
set a(0-1674) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-261 LOC {35 0.06923075 35 1.0 35 1.0 65 1.0} PREDS {{259 0 0 0-1673 {}} {130 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1675 {}}} CYCLES {}}
set a(0-1675) {AREA_SCORE {} NAME COMP_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1433 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-262 LOC {35 0.06923075 35 1.0 35 1.0 35 1.0 65 1.0} PREDS {{772 0 0 0-1675 {}} {259 0 0 0-1674 {}} {130 0 0 0-1435 {}} {256 0 0 0-1481 {}}} SUCCS {{774 0 0 0-1481 {}} {772 0 0 0-1675 {}}} CYCLES {}}
set a(0-1433) {CHI {0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507 0-1508 0-1434 0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1435 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 65 UNROLL 2 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219735 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 16705 TOTAL_CYCLES_IN 150345 TOTAL_CYCLES_UNDER 69390 TOTAL_CYCLES 219735 NAME COMP_LOOP TYPE LOOP DELAY {4394720.00 ns} PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-263 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{259 0 0 0-1472 {}} {258 0 0 0-1471 {}} {774 0 0 0-1683 {}}} SUCCS {{772 0 0 0-1471 {}} {772 0 0 0-1472 {}} {131 0 0 0-1676 {}} {130 0 0 0-1677 {}} {130 0 0 0-1678 {}} {130 0 0 0-1679 {}} {130 0 0 0-1680 {}} {130 0 0 0-1681 {}} {130 0 0 0-1682 {}} {256 0 0 0-1683 {}}} CYCLES {}}
set a(0-1676) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-264 LOC {0 1.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999 1 0.9217548499999999} PREDS {{131 0 0 0-1433 {}} {774 0 0 0-1683 {}}} SUCCS {{259 0 0 0-1677 {}} {130 0 0 0-1682 {}} {256 0 0 0-1683 {}}} CYCLES {}}
set a(0-1677) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME VEC_LOOP:acc#1 TYPE ACCU DELAY {0.65 ns} PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-265 LOC {1 0.0 1 0.9217548499999999 1 0.9217548499999999 1 0.9621293868589743 1 0.9621293868589743} PREDS {{259 0 0 0-1676 {}} {130 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1678 {}} {130 0 0 0-1682 {}} {258 0 0 0-1683 {}}} CYCLES {}}
set a(0-1678) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-266 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425} PREDS {{259 0 0 0-1677 {}} {130 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1679 {}} {130 0 0 0-1682 {}}} CYCLES {}}
set a(0-1679) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {0.61 ns} PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-267 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.9999999554487179 1 0.9999999554487179} PREDS {{259 0 0 0-1678 {}} {130 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1680 {}} {130 0 0 0-1682 {}}} CYCLES {}}
set a(0-1680) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-268 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1679 {}} {130 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1681 {}} {130 0 0 0-1682 {}}} CYCLES {}}
set a(0-1681) {AREA_SCORE {} NAME VEC_LOOP:not TYPE NOT PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-269 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1680 {}} {130 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1682 {}}} CYCLES {}}
set a(0-1682) {AREA_SCORE {} NAME VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1432 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-270 LOC {1 0.07824515 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1681 {}} {130 0 0 0-1680 {}} {130 0 0 0-1679 {}} {130 0 0 0-1678 {}} {130 0 0 0-1677 {}} {130 0 0 0-1676 {}} {130 0 0 0-1433 {}}} SUCCS {{129 0 0 0-1683 {}}} CYCLES {}}
set a(0-1683) {AREA_SCORE {} NAME asn(VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1432 LOC {1 0.040374574999999996 1 0.962129425 1 0.962129425 1 0.962129425 1 1.0} PREDS {{772 0 0 0-1683 {}} {129 0 0 0-1682 {}} {258 0 0 0-1677 {}} {256 0 0 0-1676 {}} {256 0 0 0-1433 {}}} SUCCS {{774 0 0 0-1433 {}} {774 0 0 0-1676 {}} {772 0 0 0-1683 {}}} CYCLES {}}
set a(0-1432) {CHI {0-1471 0-1472 0-1433 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 1 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219744 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 9 TOTAL_CYCLES_UNDER 219735 TOTAL_CYCLES 219744 NAME VEC_LOOP TYPE LOOP DELAY {4394900.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-271 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1470 {}} {258 0 0 0-1431 {}} {258 0 0 0-1440 {}}} SUCCS {{772 0 0 0-1444 {}} {772 0 0 0-1470 {}} {131 0 0 0-1684 {}} {130 0 0 0-1685 {}} {130 0 0 0-1686 {}} {130 0 0 0-1687 {}} {130 0 0 0-1688 {}} {130 0 0 0-1689 {}} {130 0 0 0-1690 {}}} CYCLES {}}
set a(0-1684) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-272 LOC {4 1.0 5 0.96875 5 0.96875 5 0.96875 5 0.96875} PREDS {{131 0 0 0-1432 {}} {774 0 0 0-1691 {}}} SUCCS {{259 0 0 0-1685 {}} {130 0 0 0-1690 {}} {256 0 0 0-1691 {}}} CYCLES {}}
set a(0-1685) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.25 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-273 LOC {5 0.0 5 0.96875 5 0.96875 5 0.9843749375 5 0.9843749375} PREDS {{259 0 0 0-1684 {}} {130 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1686 {}} {130 0 0 0-1690 {}} {258 0 0 0-1691 {}}} CYCLES {}}
set a(0-1686) {AREA_SCORE {} NAME STAGE_LOOP:i:slc(STAGE_LOOP:i(3:0))(3-1) TYPE READSLICE PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-274 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375} PREDS {{259 0 0 0-1685 {}} {130 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1687 {}} {130 0 0 0-1690 {}}} CYCLES {}}
set a(0-1687) {AREA_SCORE 3.00 LIBRARY mgc_Xilinx-VIRTEX-uplus-3_beh MODULE mgc_add(3,0,3,0,3) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.25 ns} PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-275 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.9999999375 5 0.9999999375} PREDS {{259 0 0 0-1686 {}} {130 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1688 {}} {130 0 0 0-1690 {}}} CYCLES {}}
set a(0-1688) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(2) TYPE READSLICE PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-276 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1687 {}} {130 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1689 {}} {130 0 0 0-1690 {}}} CYCLES {}}
set a(0-1689) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-277 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1688 {}} {130 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1690 {}}} CYCLES {}}
set a(0-1690) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1430 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-278 LOC {5 0.03125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1689 {}} {130 0 0 0-1688 {}} {130 0 0 0-1687 {}} {130 0 0 0-1686 {}} {130 0 0 0-1685 {}} {130 0 0 0-1684 {}} {130 0 0 0-1432 {}}} SUCCS {{129 0 0 0-1691 {}}} CYCLES {}}
set a(0-1691) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1430 LOC {5 0.015625 5 0.984375 5 0.984375 5 0.984375 5 1.0} PREDS {{772 0 0 0-1691 {}} {129 0 0 0-1690 {}} {258 0 0 0-1685 {}} {256 0 0 0-1684 {}} {256 0 0 0-1439 {}}} SUCCS {{774 0 0 0-1439 {}} {774 0 0 0-1684 {}} {772 0 0 0-1691 {}}} CYCLES {}}
set a(0-1430) {CHI {0-1439 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1431 0-1470 0-1432 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691} ITERATIONS 9 RESET_LATENCY {0 ?} CSTEPS 5 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219924 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 45 TOTAL_CYCLES_IN 45 TOTAL_CYCLES_UNDER 219879 TOTAL_CYCLES 219924 NAME STAGE_LOOP TYPE LOOP DELAY {4398500.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-279 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1438 {}} {258 0 0 0-1437 {}} {258 0 0 0-1436 {}}} SUCCS {{772 0 0 0-1438 {}} {131 0 0 0-1692 {}} {130 0 0 0-1693 {}} {130 0 0 0-1694 {}} {130 0 0 0-1695 {}} {130 0 0 0-1696 {}} {130 0 0 0-1697 {}} {130 0 0 0-1698 {}} {130 0 0 0-1699 {}} {130 0 0 0-1700 {}} {130 0 0 0-1701 {}} {130 0 0 0-1702 {}} {130 0 0 0-1703 {}}} CYCLES {}}
set a(0-1692) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-280 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1430 {}} {128 0 0 0-1693 {}}} SUCCS {{259 0 0 0-1693 {}}} CYCLES {}}
set a(0-1693) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-281 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1693 {}} {259 0 0 0-1692 {}} {130 0 0 0-1430 {}} {256 0 0 0-1437 {}}} SUCCS {{774 0 0 0-1437 {}} {128 0 0 0-1692 {}} {772 0 0 0-1693 {}} {259 0 0 0-1694 {}}} CYCLES {}}
set a(0-1694) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-282 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1693 {}} {130 0 0 0-1430 {}}} SUCCS {} CYCLES {}}
set a(0-1695) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-283 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1430 {}} {128 0 0 0-1696 {}}} SUCCS {{259 0 0 0-1696 {}}} CYCLES {}}
set a(0-1696) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-284 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1696 {}} {259 0 0 0-1695 {}} {130 0 0 0-1430 {}} {256 0 0 0-1436 {}}} SUCCS {{774 0 0 0-1436 {}} {128 0 0 0-1695 {}} {772 0 0 0-1696 {}} {259 0 0 0-1697 {}}} CYCLES {}}
set a(0-1697) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-285 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1696 {}} {130 0 0 0-1430 {}}} SUCCS {} CYCLES {}}
set a(0-1698) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-286 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1430 {}} {128 0 0 0-1699 {}}} SUCCS {{259 0 0 0-1699 {}}} CYCLES {}}
set a(0-1699) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-287 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1699 {}} {259 0 0 0-1698 {}} {130 0 0 0-1430 {}}} SUCCS {{128 0 0 0-1698 {}} {772 0 0 0-1699 {}} {259 0 0 0-1700 {}}} CYCLES {}}
set a(0-1700) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-288 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1699 {}} {130 0 0 0-1430 {}}} SUCCS {} CYCLES {}}
set a(0-1701) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-289 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1430 {}} {128 0 0 0-1702 {}}} SUCCS {{259 0 0 0-1702 {}}} CYCLES {}}
set a(0-1702) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 4 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-290 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-1702 {}} {259 0 0 0-1701 {}} {130 0 0 0-1430 {}}} SUCCS {{128 0 0 0-1701 {}} {772 0 0 0-1702 {}} {259 0 0 0-1703 {}}} CYCLES {}}
set a(0-1703) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1429 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-291 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1702 {}} {130 0 0 0-1430 {}}} SUCCS {} CYCLES {}}
set a(0-1429) {CHI {0-1436 0-1437 0-1438 0-1430 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703} ITERATIONS Infinite LATENCY {219921 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219926 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 219924 TOTAL_CYCLES 219926 NAME main TYPE LOOP DELAY {4398540.00 ns} PAR 0-1428 XREFS 4efe94dd-6493-4938-b5e7-41590296c801-292 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1428) {CHI 0-1429 ITERATIONS Infinite LATENCY {219921 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {219926 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 219926 TOTAL_CYCLES 219926 NAME core:rlp TYPE LOOP DELAY {4398540.00 ns} PAR {} XREFS 4efe94dd-6493-4938-b5e7-41590296c801-293 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1428-TOTALCYCLES) {219926}
set a(0-1428-QMOD) {ccs_in(5,64) 0-1436 ccs_in(6,64) 0-1437 mgc_shift_l(1,0,4,10) 0-1440 mgc_add(64,0,1,1,65) {0-1441 0-1461 0-1519 0-1611} mgc_div(65,11,1) 0-1442 mgc_add(65,0,2,1,65) {0-1448 0-1466 0-1524 0-1616} mgc_mul(64,0,64,0,64) {0-1455 0-1513 0-1544 0-1605 0-1636} modulo_dev_bb61c76201db0c9669a47462bb7d006361ff() {0-1458 0-1516 0-1547 0-1552 0-1563 0-1608 0-1639 0-1644 0-1656} mgc_add(9,0,8,0,9) 0-1487 BLOCK_1R1W_RBW_rwport(8,9,64,512,512,64,1) {0-1491 0-1538 0-1557 0-1568 0-1590 0-1630 0-1649 0-1661} BLOCK_1R1W_RBW_rwport(9,9,64,512,512,64,1) {0-1492 0-1540 0-1558 0-1570 0-1592 0-1632 0-1651 0-1663} mgc_mux(64,1,2) {0-1495 0-1543 0-1594 0-1635} mgc_add(9,0,2,1,9) 0-1505 mgc_add3(11,0,9,0,10,0,11) {0-1533 0-1625} mgc_add(64,0,64,0,64) {0-1549 0-1560 0-1641 0-1653} mgc_add(10,0,9,0,10) {0-1577 0-1586} mgc_add(8,0,2,1,9) 0-1666 mgc_add(10,0,10,0,10) 0-1672 mgc_add(32,0,10,0,32) 0-1677 mgc_add(22,0,1,1,23) 0-1679 mgc_add(4,0,2,1,4) 0-1685 mgc_add(3,0,3,0,3) 0-1687 mgc_io_sync(0) {0-1693 0-1696 0-1699 0-1702}}
set a(0-1428-PROC_NAME) {core}
set a(0-1428-HIER_NAME) {/inPlaceNTT_DIT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1428}

