Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/Mem.v" in library work
Compiling verilog file "reg_32_bit.v" in library work
Module <Mem> compiled
Compiling verilog file "RegFiles.v" in library work
Module <reg_32_bit> compiled
Compiling verilog file "pc_reg.v" in library work
Module <RegFiles> compiled
Compiling verilog file "mux4_1.v" in library work
Module <pc_reg> compiled
Compiling verilog file "mux2_1.v" in library work
Module <mux4_1> compiled
Compiling verilog file "IR.v" in library work
Module <mux2_1> compiled
Compiling verilog file "CPUCtrl.v" in library work
Module <IR> compiled
Compiling verilog file "anti_jitter.v" in library work
Module <CPUCtrl> compiled
Compiling verilog file "ALUCtrl.v" in library work
Module <anti_jitter> compiled
Compiling verilog file "alu.v" in library work
Module <ALUCtrl> compiled
Compiling verilog file "top.v" in library work
Module <alu> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <anti_jitter> in library <work>.

Analyzing hierarchy for module <CPUCtrl> in library <work>.

Analyzing hierarchy for module <pc_reg> in library <work>.

Analyzing hierarchy for module <mux2_1> in library <work> with parameters.
	N = "00000000000000000000000000001001"

Analyzing hierarchy for module <IR> in library <work>.

Analyzing hierarchy for module <reg_32_bit> in library <work>.

Analyzing hierarchy for module <mux2_1> in library <work> with parameters.
	N = "00000000000000000000000000000101"

Analyzing hierarchy for module <mux2_1> in library <work> with parameters.
	N = "00000000000000000000000000100000"

Analyzing hierarchy for module <RegFiles> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work> with parameters.
	N = "00000000000000000000000000100000"

Analyzing hierarchy for module <ALUCtrl> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <mux4_1> in library <work> with parameters.
	N = "00000000000000000000000000001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
WARNING:Xst:905 - "top.v" line 108: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <R_data3>, <clk_count>, <type>, <cycle>, <pc_out>, <ALUB>
WARNING:Xst:905 - "top.v" line 119: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <display>, <code>
Module <top> is correct for synthesis.
 
Analyzing module <anti_jitter> in library <work>.
Module <anti_jitter> is correct for synthesis.
 
Analyzing module <CPUCtrl> in library <work>.
Module <CPUCtrl> is correct for synthesis.
 
Analyzing module <pc_reg> in library <work>.
Module <pc_reg> is correct for synthesis.
 
Analyzing module <mux2_1.1> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <mux2_1.1> is correct for synthesis.
 
Analyzing module <IR> in library <work>.
Module <IR> is correct for synthesis.
 
Analyzing module <reg_32_bit> in library <work>.
Module <reg_32_bit> is correct for synthesis.
 
Analyzing module <mux2_1.2> in library <work>.
	N = 32'sb00000000000000000000000000000101
Module <mux2_1.2> is correct for synthesis.
 
Analyzing module <mux2_1.3> in library <work>.
	N = 32'sb00000000000000000000000000100000
Module <mux2_1.3> is correct for synthesis.
 
Analyzing module <RegFiles> in library <work>.
Module <RegFiles> is correct for synthesis.
 
Analyzing module <mux4_1.1> in library <work>.
	N = 32'sb00000000000000000000000000100000
Module <mux4_1.1> is correct for synthesis.
 
Analyzing module <ALUCtrl> in library <work>.
Module <ALUCtrl> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
Module <alu> is correct for synthesis.
 
Analyzing module <mux4_1.2> in library <work>.
	N = 32'sb00000000000000000000000000001001
Module <mux4_1.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <anti_jitter>.
    Related source file is "anti_jitter.v".
    Found 4-bit register for signal <button_out>.
    Found 4-bit register for signal <btn_temp>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 30.
    Found 4-bit comparator not equal for signal <counter$cmp_ne0000> created at line 29.
    Summary:
	inferred   1 Counter(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <anti_jitter> synthesized.


Synthesizing Unit <CPUCtrl>.
    Related source file is "CPUCtrl.v".
    Found 5-bit register for signal <state>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <CPUCtrl> synthesized.


Synthesizing Unit <pc_reg>.
    Related source file is "pc_reg.v".
    Found 9-bit register for signal <pc_out>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <pc_reg> synthesized.


Synthesizing Unit <mux2_1_1>.
    Related source file is "mux2_1.v".
Unit <mux2_1_1> synthesized.


Synthesizing Unit <IR>.
    Related source file is "IR.v".
    Found 32-bit register for signal <i_o>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <IR> synthesized.


Synthesizing Unit <reg_32_bit>.
    Related source file is "reg_32_bit.v".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg_32_bit> synthesized.


Synthesizing Unit <mux2_1_2>.
    Related source file is "mux2_1.v".
Unit <mux2_1_2> synthesized.


Synthesizing Unit <mux2_1_3>.
    Related source file is "mux2_1.v".
Unit <mux2_1_3> synthesized.


Synthesizing Unit <RegFiles>.
    Related source file is "RegFiles.v".
    Found 32-bit 32-to-1 multiplexer for signal <o_op1>.
    Found 32-bit 32-to-1 multiplexer for signal <o_op2>.
    Found 32-bit 32-to-1 multiplexer for signal <o_op3>.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <RegFiles> synthesized.


Synthesizing Unit <mux4_1_1>.
    Related source file is "mux4_1.v".
    Found 32-bit 4-to-1 multiplexer for signal <S>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mux4_1_1> synthesized.


Synthesizing Unit <ALUCtrl>.
    Related source file is "ALUCtrl.v".
WARNING:Xst:737 - Found 2-bit latch for signal <ctrl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ALUCtrl> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
    Found 32-bit 4-to-1 multiplexer for signal <res>.
    Found 32-bit addsub for signal <res$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <mux4_1_2>.
    Related source file is "mux4_1.v".
    Found 9-bit 4-to-1 multiplexer for signal <S>.
    Summary:
	inferred   9 Multiplexer(s).
Unit <mux4_1_2> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
WARNING:Xst:646 - Signal <zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <button_out<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <alu_ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_in<8:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <PCWriteCond> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MemRead> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ALUOut<31:9>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ALUOut<8:0>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000.
    Found 16x8-bit ROM for signal <segment>.
WARNING:Xst:737 - Found 4-bit latch for signal <cycle>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-of-4 decoder for signal <anode>.
    Found 32-bit up counter for signal <clk_count>.
    Found 4-bit 4-to-1 multiplexer for signal <code>.
    Found 32-bit up counter for signal <count>.
    Found 16-bit 4-to-1 multiplexer for signal <display>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  20 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 40
 32-bit register                                       : 36
 4-bit register                                        : 2
 5-bit register                                        : 1
 9-bit register                                        : 1
# Latches                                              : 2
 2-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 32-bit comparator less                                : 1
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 23
 1-bit 4-to-1 multiplexer                              : 16
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Mem.ngc>.
Loading core <Mem> for timing and area information for instance <Memo>.
WARNING:Xst:1293 - FF/Latch <state_4> has a constant value of 0 in block <ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <button_out_1> of sequential type is unconnected in block <anti>.
WARNING:Xst:2677 - Node <button_out_2> of sequential type is unconnected in block <anti>.
WARNING:Xst:2677 - Node <button_out_3> of sequential type is unconnected in block <anti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 1174
 Flip-Flops                                            : 1174
# Latches                                              : 2
 2-bit latch                                           : 1
 4-bit latch                                           : 1
# Comparators                                          : 2
 32-bit comparator less                                : 1
 4-bit comparator not equal                            : 1
# Multiplexers                                         : 23
 1-bit 4-to-1 multiplexer                              : 16
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <state_4> has a constant value of 0 in block <CPUCtrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cycle_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_count_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clk_count_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <count_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <count_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <count_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <count_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <count_31> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <anti_jitter> ...

Optimizing unit <CPUCtrl> ...

Optimizing unit <pc_reg> ...

Optimizing unit <IR> ...

Optimizing unit <reg_32_bit> ...

Optimizing unit <RegFiles> ...

Optimizing unit <alu> ...

Optimizing unit <ALUCtrl> ...
WARNING:Xst:2677 - Node <anti/button_out_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <anti/button_out_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <anti/button_out_1> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 91.
FlipFlop ctrl/state_0 has been replicated 2 time(s)
FlipFlop ctrl/state_1 has been replicated 2 time(s)
FlipFlop ctrl/state_2 has been replicated 2 time(s)
FlipFlop ctrl/state_3 has been replicated 2 time(s)
FlipFlop instructionRegister/i_o_16 has been replicated 1 time(s)
FlipFlop instructionRegister/i_o_21 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1243
 Flip-Flops                                            : 1243

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 3833
#      BUF                         : 5
#      GND                         : 3
#      INV                         : 7
#      LUT1                        : 62
#      LUT2                        : 61
#      LUT3                        : 1714
#      LUT3_D                      : 3
#      LUT3_L                      : 3
#      LUT4                        : 237
#      LUT4_D                      : 6
#      LUT4_L                      : 3
#      MUXCY                       : 102
#      MUXF5                       : 846
#      MUXF6                       : 392
#      MUXF7                       : 196
#      MUXF8                       : 96
#      VCC                         : 2
#      XORCY                       : 95
# FlipFlops/Latches                : 1280
#      FD                          : 172
#      FDCE                        : 32
#      FDE                         : 1002
#      FDE_1                       : 34
#      FDR                         : 3
#      FDRE                        : 32
#      LD                          : 5
# RAMS                             : 128
#      RAM32X1S                    : 128
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 12
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     1759  out of   1920    91%  
 Number of Slice Flip Flops:           1280  out of   3840    33%  
 Number of 4 input LUTs:               2352  out of   3840    61%  
    Number used as logic:              2096
    Number used as RAMs:                256
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    173    18%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                              | Clock buffer(FF name)                                 | Load  |
------------------------------------------+-------------------------------------------------------+-------+
clk1(clk1:O)                              | BUFG(*)(Memo/BU2/U0/gen_sp_ram.spram_inst/Mram_ram127)| 1339  |
cycle_not0001(cycle_not00011:O)           | NONE(*)(cycle_0)                                      | 3     |
iclk                                      | BUFGP                                                 | 64    |
A_Ctrl/ctrl_not0001(A_Ctrl/ctrl_not0001:O)| NONE(*)(A_Ctrl/ctrl_1)                                | 2     |
------------------------------------------+-------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
ALUOut<0>(XST_GND:G)               | NONE(regFiles/mem_0_0) | 32    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 36.595ns (Maximum Frequency: 27.326MHz)
   Minimum input arrival time before clock: 7.090ns
   Maximum output required time after clock: 17.237ns
   Maximum combinational path delay: 20.918ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 36.595ns (frequency: 27.326MHz)
  Total number of paths / destination ports: 734763 / 3177
-------------------------------------------------------------------------
Delay:               18.297ns (Levels of Logic = 13)
  Source:            ctrl/state_0_1 (FF)
  Destination:       instructionRegister/i_o_31 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 falling

  Data Path: ctrl/state_0_1 to instructionRegister/i_o_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.720   1.260  ctrl/state_0_1 (ctrl/state_0_1)
     LUT4_D:I0->O          2   0.551   0.945  ctrl/ALUSrcA1_1 (ctrl/ALUSrcA1)
     LUT3:I2->O            2   0.551   0.903  aluasrc/S<1>1 (ALUA<1>)
     LUT4:I3->O            1   0.551   0.000  ALU_A/Maddsub_res_addsub0000_lut<1> (ALU_A/Maddsub_res_addsub0000_lut<1>)
     MUXCY:S->O            1   0.500   0.000  ALU_A/Maddsub_res_addsub0000_cy<1> (ALU_A/Maddsub_res_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  ALU_A/Maddsub_res_addsub0000_cy<2> (ALU_A/Maddsub_res_addsub0000_cy<2>)
     XORCY:CI->O           2   0.904   0.877  ALU_A/Maddsub_res_addsub0000_xor<3> (ALU_A/res_addsub0000<3>)
     MUXF5:S->O          257   0.621   3.142  pc_or_addr/S<3>1 (addr_in<3>)
     begin scope: 'Memo'
     begin scope: 'BU2'
     BUF:I->O            256   0.551   3.136  a(3)_1 (a(3)_1)
     RAM32X1S:A3->O        1   0.911   0.996  U0/gen_sp_ram.spram_inst/Mram_ram127 (U0/gen_sp_ram.spram_inst/N258)
     LUT3:I1->O            1   0.551   0.000  U0/gen_sp_ram.spram_inst/inst_LPM_MUX31_2_f5_G (N3)
     MUXF5:I1->O           3   0.360   0.000  U0/gen_sp_ram.spram_inst/inst_LPM_MUX31_2_f5 (spo(31))
     end scope: 'BU2'
     end scope: 'Memo'
     FDE_1:D                   0.203          instructionRegister/i_o_31
    ----------------------------------------
    Total                     18.297ns (7.038ns logic, 11.259ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iclk'
  Clock period: 7.749ns (frequency: 129.047MHz)
  Total number of paths / destination ports: 1929 / 124
-------------------------------------------------------------------------
Delay:               7.749ns (Levels of Logic = 13)
  Source:            anti/counter_5 (FF)
  Destination:       anti/counter_31 (FF)
  Source Clock:      iclk rising
  Destination Clock: iclk rising

  Data Path: anti/counter_5 to anti/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  anti/counter_5 (anti/counter_5)
     LUT1:I0->O            1   0.551   0.000  anti/Mcompar_counter_cmp_lt0000_cy<0>_rt (anti/Mcompar_counter_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  anti/Mcompar_counter_cmp_lt0000_cy<0> (anti/Mcompar_counter_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<1> (anti/Mcompar_counter_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<2> (anti/Mcompar_counter_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<3> (anti/Mcompar_counter_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<4> (anti/Mcompar_counter_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<5> (anti/Mcompar_counter_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<6> (anti/Mcompar_counter_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<7> (anti/Mcompar_counter_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<8> (anti/Mcompar_counter_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  anti/Mcompar_counter_cmp_lt0000_cy<9> (anti/Mcompar_counter_cmp_lt0000_cy<9>)
     MUXCY:CI->O           2   0.303   0.877  anti/Mcompar_counter_cmp_lt0000_cy<10> (anti/Mcompar_counter_cmp_lt0000_cy<10>)
     INV:I->O             32   0.551   1.853  anti/Mcompar_counter_cmp_lt0000_cy<10>_inv_INV_0 (anti/counter_cmp_lt0000)
     FDRE:CE                   0.602          anti/counter_0
    ----------------------------------------
    Total                      7.749ns (3.803ns logic, 3.946ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'iclk'
  Total number of paths / destination ports: 137 / 38
-------------------------------------------------------------------------
Offset:              7.090ns (Levels of Logic = 3)
  Source:            button<2> (PAD)
  Destination:       anti/counter_31 (FF)
  Destination Clock: iclk rising

  Data Path: button<2> to anti/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   1.072  button_2_IBUF (button_2_IBUF)
     LUT4:I1->O            2   0.551   1.216  anti/counter_not0001_inv32 (anti/counter_not0001_inv32)
     LUT2:I0->O           32   0.551   1.853  anti/counter_not0001_inv66 (anti/counter_not0001_inv)
     FDRE:R                    1.026          anti/counter_0
    ----------------------------------------
    Total                      7.090ns (2.949ns logic, 4.141ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1'
  Total number of paths / destination ports: 8287 / 12
-------------------------------------------------------------------------
Offset:              17.237ns (Levels of Logic = 8)
  Source:            ctrl/state_2 (FF)
  Destination:       segment<4> (PAD)
  Source Clock:      clk1 rising

  Data Path: ctrl/state_2 to segment<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              27   0.720   2.163  ctrl/state_2 (ctrl/state_2)
     LUT2:I0->O           53   0.551   1.999  alubsrc/Mmux_S1211 (N2)
     LUT4:I3->O            4   0.551   1.256  alubsrc/Mmux_S33 (ALUB<11>)
     LUT2:I0->O            1   0.551   0.000  Mmux_code_610 (Mmux_code_610)
     MUXF5:I1->O           1   0.360   0.000  Mmux_code_5_f5_5 (Mmux_code_5_f56)
     MUXF6:I0->O           1   0.342   0.000  Mmux_code_3_f6_2 (Mmux_code_3_f63)
     MUXF7:I1->O           7   0.342   1.405  Mmux_code_2_f7_2 (code<3>)
     LUT4:I0->O            1   0.551   0.801  Mrom_segment41 (segment_4_OBUF)
     OBUF:I->O                 5.644          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                     17.237ns (9.612ns logic, 7.625ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'iclk'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              11.282ns (Levels of Logic = 4)
  Source:            count_16 (FF)
  Destination:       segment<6> (PAD)
  Source Clock:      iclk rising

  Data Path: count_16 to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.720   1.170  count_16 (count_16)
     MUXF6:S->O            1   0.649   0.000  Mmux_code_3_f6 (Mmux_code_3_f6)
     MUXF7:I1->O           7   0.342   1.405  Mmux_code_2_f7 (code<0>)
     LUT4:I0->O            1   0.551   0.801  Mrom_segment111 (segment_1_OBUF)
     OBUF:I->O                 5.644          segment_1_OBUF (segment<1>)
    ----------------------------------------
    Total                     11.282ns (7.906ns logic, 3.376ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cycle_not0001'
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Offset:              11.625ns (Levels of Logic = 6)
  Source:            cycle_1 (LATCH)
  Destination:       segment<6> (PAD)
  Source Clock:      cycle_not0001 falling

  Data Path: cycle_1 to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.633   0.996  cycle_1 (cycle_1)
     LUT3:I1->O            1   0.551   0.000  Mmux_code_65 (Mmux_code_65)
     MUXF5:I1->O           1   0.360   0.000  Mmux_code_5_f5_2 (Mmux_code_5_f53)
     MUXF6:I1->O           1   0.342   0.000  Mmux_code_4_f6_0 (Mmux_code_4_f61)
     MUXF7:I0->O           7   0.342   1.405  Mmux_code_2_f7_0 (code<1>)
     LUT4:I0->O            1   0.551   0.801  Mrom_segment21 (segment_2_OBUF)
     OBUF:I->O                 5.644          segment_2_OBUF (segment<2>)
    ----------------------------------------
    Total                     11.625ns (8.423ns logic, 3.202ns route)
                                       (72.5% logic, 27.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7282 / 9
-------------------------------------------------------------------------
Delay:               20.918ns (Levels of Logic = 13)
  Source:            switch<0> (PAD)
  Destination:       segment<6> (PAD)

  Data Path: switch<0> to segment<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.821   3.136  switch_0_IBUF (switch_0_IBUF)
     BUF:I->O            257   0.551   3.481  switch_0_IBUF_1 (switch_0_IBUF_1)
     LUT3:I0->O            1   0.551   0.000  regFiles/Mmux_o_op3_99 (regFiles/Mmux_o_op3_99)
     MUXF5:I0->O           1   0.360   0.000  regFiles/Mmux_o_op3_7_f5_6 (regFiles/Mmux_o_op3_7_f57)
     MUXF6:I0->O           1   0.342   0.000  regFiles/Mmux_o_op3_5_f6_4 (regFiles/Mmux_o_op3_5_f65)
     MUXF7:I1->O           1   0.342   0.000  regFiles/Mmux_o_op3_4_f7_1 (regFiles/Mmux_o_op3_4_f72)
     MUXF8:I0->O           1   0.342   0.996  regFiles/Mmux_o_op3_2_f8_1 (R_data3<11>)
     LUT3:I1->O            1   0.551   0.000  Mmux_code_79 (Mmux_code_79)
     MUXF5:I0->O           1   0.360   0.000  Mmux_code_5_f5_5 (Mmux_code_5_f56)
     MUXF6:I0->O           1   0.342   0.000  Mmux_code_3_f6_2 (Mmux_code_3_f63)
     MUXF7:I1->O           7   0.342   1.405  Mmux_code_2_f7_2 (code<3>)
     LUT4:I0->O            1   0.551   0.801  Mrom_segment41 (segment_4_OBUF)
     OBUF:I->O                 5.644          segment_4_OBUF (segment<4>)
    ----------------------------------------
    Total                     20.918ns (11.099ns logic, 9.819ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.25 secs
 
--> 

Total memory usage is 212144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :    5 (   0 filtered)

