{
    "toplevelfile": "processor.sv",
    "ports": {
        "clk": {
            "type": "input",
            "range": "None"
        },
        "reset": {
            "type": "input",
            "range": "None"
        }
    },
    "parameter": {
        "WIDTH": "9"
    },
    "instr": {
        "range": " ",
        "type": "wire"
    },
    "prog_cnt": {
        "range": " ",
        "type": "wire"
    },
    "op1": {
        "range": " ",
        "type": "wire"
    },
    "op2": {
        "range": " ",
        "type": "wire"
    },
    "ctl1": {
        "range": " ",
        "type": "wire"
    },
    "ctl3": {
        "range": " ",
        "type": "wire"
    },
    "ctl2": {
        "range": " ",
        "type": "wire"
    },
    "reg_data_in": {
        "range": " ",
        "type": "wire"
    },
    "alu_out": {
        "range": " ",
        "type": "wire"
    },
    "dram_data_out": {
        "range": " ",
        "type": "wire"
    },
    "up_counter_inst": {
        "ports": {
            "clk": {
                "type": "input",
                "range": "None"
            },
            "reset": {
                "type": "input",
                "range": "None"
            },
            "en": {
                "type": "input",
                "range": "None"
            },
            "count_max": {
                "type": "input",
                "range": "[5:0]"
            },
            "clr": {
                "type": "output",
                "range": "None"
            },
            "count": {
                "type": "output",
                "range": "[5:0]"
            }
        }
    },
    "prg_mem_inst": {
        "ports": {
            "clock": {
                "type": "input",
                "range": "None"
            },
            "ram_enable": {
                "type": "input",
                "range": "None"
            },
            "write_enable": {
                "type": "input",
                "range": "None"
            },
            "address": {
                "type": "input",
                "range": "[8:0]"
            },
            "in_data": {
                "type": "input",
                "range": "[31:0]"
            },
            "out_data": {
                "type": "output",
                "range": "[31:0]"
            }
        }
    },
    "regfile_inst": {
        "ports": {
            "clk": {
                "type": "input",
                "range": "None"
            },
            "rd_addr1": {
                "type": "input",
                "range": "[4:0]"
            },
            "rd_addr2": {
                "type": "input",
                "range": "[4:0]"
            },
            "rd_data1": {
                "type": "output",
                "range": "[31:0]"
            },
            "rd_data2": {
                "type": "output",
                "range": "[31:0]"
            },
            "wr_addr": {
                "type": "input",
                "range": "[4:0]"
            },
            "wr_en": {
                "type": "input",
                "range": "None"
            },
            "wr_data": {
                "type": "input",
                "range": "[31:0]"
            }
        }
    },
    "ALU_inst": {
        "ports": {
            "clk": {
                "type": "input",
                "range": "None"
            },
            "opcode": {
                "type": "input",
                "range": "[1:0]"
            },
            "op1": {
                "type": "input",
                "range": "[31:0]"
            },
            "op2": {
                "type": "input",
                "range": "[31:0]"
            },
            "result": {
                "type": "output",
                "range": "[31:0]"
            }
        }
    },
    "Mux_inst": {
        "ports": {
            "s_l": {
                "type": "input",
                "range": "None"
            },
            "in0": {
                "type": "input",
                "range": "[31:0]"
            },
            "in1": {
                "type": "input",
                "range": "[31:0]"
            },
            "out": {
                "type": "output",
                "range": "[31:0]"
            }
        }
    },
    "data_mem_inst": {
        "ports": {
            "clock": {
                "type": "input",
                "range": "None"
            },
            "ram_enable": {
                "type": "input",
                "range": "None"
            },
            "write_enable": {
                "type": "input",
                "range": "None"
            },
            "address": {
                "type": "input",
                "range": "[8:0]"
            },
            "in_data": {
                "type": "input",
                "range": "[31:0]"
            },
            "out_data": {
                "type": "output",
                "range": "[31:0]"
            }
        }
    },
    "inst_not_gate": {
        "ports": {
            "in": {
                "type": "input",
                "range": "None"
            },
            "out": {
                "type": "output",
                "range": "None"
            }
        }
    },
    "inst_comparator": {
        "ports": {
            "in0": {
                "type": "input",
                "range": "[4:0]"
            },
            "in1": {
                "type": "input",
                "range": "[4:0]"
            },
            "out": {
                "type": "output",
                "range": "None"
            }
        }
    },
    "inst1_comparator": {
        "ports": {
            "in0": {
                "type": "input",
                "range": "[4:0]"
            },
            "in1": {
                "type": "input",
                "range": "[4:0]"
            },
            "out": {
                "type": "output",
                "range": "None"
            }
        }
    }
}