
SMART_FRIDGE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b030  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  0800b1d0  0800b1d0  0000c1d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5ec  0800b5ec  0000d1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5ec  0800b5ec  0000c5ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5f4  0800b5f4  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5f4  0800b5f4  0000c5f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5f8  0800b5f8  0000c5f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b5fc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e38  200001d8  0800b7d4  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005010  0800b7d4  0000e010  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eccd  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000042c7  00000000  00000000  0002bed5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001af0  00000000  00000000  000301a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001506  00000000  00000000  00031c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000199f3  00000000  00000000  00033196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f031  00000000  00000000  0004cb89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f554  00000000  00000000  0006bbba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b10e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008248  00000000  00000000  0010b154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  0011339c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b1b8 	.word	0x0800b1b8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800b1b8 	.word	0x0800b1b8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <dht11_init>:
#define DHT11_PORT GPIOA

volatile uint8_t dht11_data[5] = {0};

void dht11_init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    GPIOA->MODER |= (0x01 << (0 * 2));
 8000ee8:	4b06      	ldr	r3, [pc, #24]	@ (8000f04 <dht11_init+0x20>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a05      	ldr	r2, [pc, #20]	@ (8000f04 <dht11_init+0x20>)
 8000eee:	f043 0301 	orr.w	r3, r3, #1
 8000ef2:	6013      	str	r3, [r2, #0]
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	4802      	ldr	r0, [pc, #8]	@ (8000f04 <dht11_init+0x20>)
 8000efa:	f001 fbe1 	bl	80026c0 <HAL_GPIO_WritePin>
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40020000 	.word	0x40020000

08000f08 <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000f10:	1d39      	adds	r1, r7, #4
 8000f12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f16:	2201      	movs	r2, #1
 8000f18:	4803      	ldr	r0, [pc, #12]	@ (8000f28 <__io_putchar+0x20>)
 8000f1a:	f003 fde1 	bl	8004ae0 <HAL_UART_Transmit>

	return ch;
 8000f1e:	687b      	ldr	r3, [r7, #4]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000408 	.word	0x20000408

08000f2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f30:	f001 f874 	bl	800201c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f34:	f000 f858 	bl	8000fe8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f38:	f000 fab2 	bl	80014a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f3c:	f000 fa86 	bl	800144c <MX_USART2_UART_Init>
  MX_TIM11_Init();
 8000f40:	f000 fa36 	bl	80013b0 <MX_TIM11_Init>
  MX_TIM2_Init();
 8000f44:	f000 f91e 	bl	8001184 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000f48:	f000 f8b8 	bl	80010bc <MX_I2C1_Init>
  MX_TIM3_Init();
 8000f4c:	f000 f966 	bl	800121c <MX_TIM3_Init>
  MX_TIM5_Init();
 8000f50:	f000 f9d4 	bl	80012fc <MX_TIM5_Init>
  MX_SPI2_Init();
 8000f54:	f000 f8e0 	bl	8001118 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000f58:	f000 fa4e 	bl	80013f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("start\r\n");
 8000f5c:	4816      	ldr	r0, [pc, #88]	@ (8000fb8 <main+0x8c>)
 8000f5e:	f008 f95b 	bl	8009218 <puts>
	HAL_UART_Receive_IT(&huart2, &rx_data, 1);
 8000f62:	2201      	movs	r2, #1
 8000f64:	4915      	ldr	r1, [pc, #84]	@ (8000fbc <main+0x90>)
 8000f66:	4816      	ldr	r0, [pc, #88]	@ (8000fc0 <main+0x94>)
 8000f68:	f003 fe45 	bl	8004bf6 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim11);
 8000f6c:	4815      	ldr	r0, [pc, #84]	@ (8000fc4 <main+0x98>)
 8000f6e:	f002 faa7 	bl	80034c0 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);	// for make delay_us
 8000f72:	4815      	ldr	r0, [pc, #84]	@ (8000fc8 <main+0x9c>)
 8000f74:	f002 faa4 	bl	80034c0 <HAL_TIM_Base_Start_IT>


	// RESET MODULES
	//i2c_lcd_init();
	ultra_sonic_init();
 8000f78:	f000 ff8c 	bl	8001e94 <ultra_sonic_init>
	servo_motor_init();
 8000f7c:	f000 fb98 	bl	80016b0 <servo_motor_init>
	dht11_init();
 8000f80:	f7ff ffb0 	bl	8000ee4 <dht11_init>


	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000f84:	2104      	movs	r1, #4
 8000f86:	4811      	ldr	r0, [pc, #68]	@ (8000fcc <main+0xa0>)
 8000f88:	f002 fc56 	bl	8003838 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f8c:	f004 fe12 	bl	8005bb4 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f90:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd0 <main+0xa4>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	480f      	ldr	r0, [pc, #60]	@ (8000fd4 <main+0xa8>)
 8000f96:	f004 fe57 	bl	8005c48 <osThreadNew>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	4a0e      	ldr	r2, [pc, #56]	@ (8000fd8 <main+0xac>)
 8000f9e:	6013      	str	r3, [r2, #0]

  /* creation of UART */
  UARTHandle = osThreadNew(UARTTask, NULL, &UART_attributes);
 8000fa0:	4a0e      	ldr	r2, [pc, #56]	@ (8000fdc <main+0xb0>)
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	480e      	ldr	r0, [pc, #56]	@ (8000fe0 <main+0xb4>)
 8000fa6:	f004 fe4f 	bl	8005c48 <osThreadNew>
 8000faa:	4603      	mov	r3, r0
 8000fac:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe4 <main+0xb8>)
 8000fae:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fb0:	f004 fe24 	bl	8005bfc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <main+0x88>
 8000fb8:	0800b1e4 	.word	0x0800b1e4
 8000fbc:	20000458 	.word	0x20000458
 8000fc0:	20000408 	.word	0x20000408
 8000fc4:	20000378 	.word	0x20000378
 8000fc8:	200002a0 	.word	0x200002a0
 8000fcc:	200002e8 	.word	0x200002e8
 8000fd0:	0800b214 	.word	0x0800b214
 8000fd4:	080015c9 	.word	0x080015c9
 8000fd8:	20000450 	.word	0x20000450
 8000fdc:	0800b238 	.word	0x0800b238
 8000fe0:	08001609 	.word	0x08001609
 8000fe4:	20000454 	.word	0x20000454

08000fe8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b094      	sub	sp, #80	@ 0x50
 8000fec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fee:	f107 0320 	add.w	r3, r7, #32
 8000ff2:	2230      	movs	r2, #48	@ 0x30
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f008 f9ee 	bl	80093d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800100c:	2300      	movs	r3, #0
 800100e:	60bb      	str	r3, [r7, #8]
 8001010:	4b28      	ldr	r3, [pc, #160]	@ (80010b4 <SystemClock_Config+0xcc>)
 8001012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001014:	4a27      	ldr	r2, [pc, #156]	@ (80010b4 <SystemClock_Config+0xcc>)
 8001016:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800101a:	6413      	str	r3, [r2, #64]	@ 0x40
 800101c:	4b25      	ldr	r3, [pc, #148]	@ (80010b4 <SystemClock_Config+0xcc>)
 800101e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001020:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001028:	2300      	movs	r3, #0
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	4b22      	ldr	r3, [pc, #136]	@ (80010b8 <SystemClock_Config+0xd0>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a21      	ldr	r2, [pc, #132]	@ (80010b8 <SystemClock_Config+0xd0>)
 8001032:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001036:	6013      	str	r3, [r2, #0]
 8001038:	4b1f      	ldr	r3, [pc, #124]	@ (80010b8 <SystemClock_Config+0xd0>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001040:	607b      	str	r3, [r7, #4]
 8001042:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001044:	2302      	movs	r3, #2
 8001046:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001048:	2301      	movs	r3, #1
 800104a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800104c:	2310      	movs	r3, #16
 800104e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001050:	2302      	movs	r3, #2
 8001052:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001054:	2300      	movs	r3, #0
 8001056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001058:	2310      	movs	r3, #16
 800105a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800105c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001060:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001062:	2304      	movs	r3, #4
 8001064:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001066:	2304      	movs	r3, #4
 8001068:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106a:	f107 0320 	add.w	r3, r7, #32
 800106e:	4618      	mov	r0, r3
 8001070:	f001 fc84 	bl	800297c <HAL_RCC_OscConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800107a:	f000 fb13 	bl	80016a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107e:	230f      	movs	r3, #15
 8001080:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001082:	2302      	movs	r3, #2
 8001084:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800108a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	2102      	movs	r1, #2
 800109a:	4618      	mov	r0, r3
 800109c:	f001 fee6 	bl	8002e6c <HAL_RCC_ClockConfig>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010a6:	f000 fafd 	bl	80016a4 <Error_Handler>
  }
}
 80010aa:	bf00      	nop
 80010ac:	3750      	adds	r7, #80	@ 0x50
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	40023800 	.word	0x40023800
 80010b8:	40007000 	.word	0x40007000

080010bc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010c0:	4b12      	ldr	r3, [pc, #72]	@ (800110c <MX_I2C1_Init+0x50>)
 80010c2:	4a13      	ldr	r2, [pc, #76]	@ (8001110 <MX_I2C1_Init+0x54>)
 80010c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010c6:	4b11      	ldr	r3, [pc, #68]	@ (800110c <MX_I2C1_Init+0x50>)
 80010c8:	4a12      	ldr	r2, [pc, #72]	@ (8001114 <MX_I2C1_Init+0x58>)
 80010ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010cc:	4b0f      	ldr	r3, [pc, #60]	@ (800110c <MX_I2C1_Init+0x50>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010d2:	4b0e      	ldr	r3, [pc, #56]	@ (800110c <MX_I2C1_Init+0x50>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d8:	4b0c      	ldr	r3, [pc, #48]	@ (800110c <MX_I2C1_Init+0x50>)
 80010da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e0:	4b0a      	ldr	r3, [pc, #40]	@ (800110c <MX_I2C1_Init+0x50>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010e6:	4b09      	ldr	r3, [pc, #36]	@ (800110c <MX_I2C1_Init+0x50>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010ec:	4b07      	ldr	r3, [pc, #28]	@ (800110c <MX_I2C1_Init+0x50>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010f2:	4b06      	ldr	r3, [pc, #24]	@ (800110c <MX_I2C1_Init+0x50>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f8:	4804      	ldr	r0, [pc, #16]	@ (800110c <MX_I2C1_Init+0x50>)
 80010fa:	f001 fafb 	bl	80026f4 <HAL_I2C_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001104:	f000 face 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	200001f4 	.word	0x200001f4
 8001110:	40005400 	.word	0x40005400
 8001114:	000186a0 	.word	0x000186a0

08001118 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800111c:	4b17      	ldr	r3, [pc, #92]	@ (800117c <MX_SPI2_Init+0x64>)
 800111e:	4a18      	ldr	r2, [pc, #96]	@ (8001180 <MX_SPI2_Init+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001122:	4b16      	ldr	r3, [pc, #88]	@ (800117c <MX_SPI2_Init+0x64>)
 8001124:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001128:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800112a:	4b14      	ldr	r3, [pc, #80]	@ (800117c <MX_SPI2_Init+0x64>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001130:	4b12      	ldr	r3, [pc, #72]	@ (800117c <MX_SPI2_Init+0x64>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001136:	4b11      	ldr	r3, [pc, #68]	@ (800117c <MX_SPI2_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800113c:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <MX_SPI2_Init+0x64>)
 800113e:	2200      	movs	r2, #0
 8001140:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001142:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <MX_SPI2_Init+0x64>)
 8001144:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001148:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800114a:	4b0c      	ldr	r3, [pc, #48]	@ (800117c <MX_SPI2_Init+0x64>)
 800114c:	2200      	movs	r2, #0
 800114e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001150:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <MX_SPI2_Init+0x64>)
 8001152:	2200      	movs	r2, #0
 8001154:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001156:	4b09      	ldr	r3, [pc, #36]	@ (800117c <MX_SPI2_Init+0x64>)
 8001158:	2200      	movs	r2, #0
 800115a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800115c:	4b07      	ldr	r3, [pc, #28]	@ (800117c <MX_SPI2_Init+0x64>)
 800115e:	2200      	movs	r2, #0
 8001160:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001162:	4b06      	ldr	r3, [pc, #24]	@ (800117c <MX_SPI2_Init+0x64>)
 8001164:	220a      	movs	r2, #10
 8001166:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001168:	4804      	ldr	r0, [pc, #16]	@ (800117c <MX_SPI2_Init+0x64>)
 800116a:	f002 f8d1 	bl	8003310 <HAL_SPI_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001174:	f000 fa96 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001178:	bf00      	nop
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000248 	.word	0x20000248
 8001180:	40003800 	.word	0x40003800

08001184 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800118a:	f107 0308 	add.w	r3, r7, #8
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001198:	463b      	mov	r3, r7
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80011a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011aa:	2253      	movs	r2, #83	@ 0x53
 80011ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80011b4:	4b18      	ldr	r3, [pc, #96]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011b6:	f04f 32ff 	mov.w	r2, #4294967295
 80011ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011bc:	4b16      	ldr	r3, [pc, #88]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011c2:	4b15      	ldr	r3, [pc, #84]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011c8:	4813      	ldr	r0, [pc, #76]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011ca:	f002 f92a 	bl	8003422 <HAL_TIM_Base_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011d4:	f000 fa66 	bl	80016a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011de:	f107 0308 	add.w	r3, r7, #8
 80011e2:	4619      	mov	r1, r3
 80011e4:	480c      	ldr	r0, [pc, #48]	@ (8001218 <MX_TIM2_Init+0x94>)
 80011e6:	f002 fe8f 	bl	8003f08 <HAL_TIM_ConfigClockSource>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011f0:	f000 fa58 	bl	80016a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011fc:	463b      	mov	r3, r7
 80011fe:	4619      	mov	r1, r3
 8001200:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MX_TIM2_Init+0x94>)
 8001202:	f003 fb9b 	bl	800493c <HAL_TIMEx_MasterConfigSynchronization>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800120c:	f000 fa4a 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001210:	bf00      	nop
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	200002a0 	.word	0x200002a0

0800121c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	@ 0x28
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001222:	f107 0318 	add.w	r3, r7, #24
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001230:	f107 0310 	add.w	r3, r7, #16
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001246:	4b2b      	ldr	r3, [pc, #172]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 8001248:	4a2b      	ldr	r2, [pc, #172]	@ (80012f8 <MX_TIM3_Init+0xdc>)
 800124a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800124c:	4b29      	ldr	r3, [pc, #164]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 800124e:	2253      	movs	r2, #83	@ 0x53
 8001250:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001252:	4b28      	ldr	r3, [pc, #160]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001258:	4b26      	ldr	r3, [pc, #152]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 800125a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800125e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001260:	4b24      	ldr	r3, [pc, #144]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 8001262:	2200      	movs	r2, #0
 8001264:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001266:	4b23      	ldr	r3, [pc, #140]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800126c:	4821      	ldr	r0, [pc, #132]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 800126e:	f002 f8d8 	bl	8003422 <HAL_TIM_Base_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001278:	f000 fa14 	bl	80016a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001280:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001282:	f107 0318 	add.w	r3, r7, #24
 8001286:	4619      	mov	r1, r3
 8001288:	481a      	ldr	r0, [pc, #104]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 800128a:	f002 fe3d 	bl	8003f08 <HAL_TIM_ConfigClockSource>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001294:	f000 fa06 	bl	80016a4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001298:	4816      	ldr	r0, [pc, #88]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 800129a:	f002 fa73 	bl	8003784 <HAL_TIM_IC_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80012a4:	f000 f9fe 	bl	80016a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a8:	2300      	movs	r3, #0
 80012aa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ac:	2300      	movs	r3, #0
 80012ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012b0:	f107 0310 	add.w	r3, r7, #16
 80012b4:	4619      	mov	r1, r3
 80012b6:	480f      	ldr	r0, [pc, #60]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 80012b8:	f003 fb40 	bl	800493c <HAL_TIMEx_MasterConfigSynchronization>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80012c2:	f000 f9ef 	bl	80016a4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80012c6:	230a      	movs	r3, #10
 80012c8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012ca:	2301      	movs	r3, #1
 80012cc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80012d6:	463b      	mov	r3, r7
 80012d8:	2204      	movs	r2, #4
 80012da:	4619      	mov	r1, r3
 80012dc:	4805      	ldr	r0, [pc, #20]	@ (80012f4 <MX_TIM3_Init+0xd8>)
 80012de:	f002 fcb5 	bl	8003c4c <HAL_TIM_IC_ConfigChannel>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80012e8:	f000 f9dc 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	3728      	adds	r7, #40	@ 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	200002e8 	.word	0x200002e8
 80012f8:	40000400 	.word	0x40000400

080012fc <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	@ 0x28
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001302:	f107 0320 	add.w	r3, r7, #32
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]
 8001314:	609a      	str	r2, [r3, #8]
 8001316:	60da      	str	r2, [r3, #12]
 8001318:	611a      	str	r2, [r3, #16]
 800131a:	615a      	str	r2, [r3, #20]
 800131c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800131e:	4b22      	ldr	r3, [pc, #136]	@ (80013a8 <MX_TIM5_Init+0xac>)
 8001320:	4a22      	ldr	r2, [pc, #136]	@ (80013ac <MX_TIM5_Init+0xb0>)
 8001322:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1680-1;
 8001324:	4b20      	ldr	r3, [pc, #128]	@ (80013a8 <MX_TIM5_Init+0xac>)
 8001326:	f240 628f 	movw	r2, #1679	@ 0x68f
 800132a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132c:	4b1e      	ldr	r3, [pc, #120]	@ (80013a8 <MX_TIM5_Init+0xac>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8001332:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <MX_TIM5_Init+0xac>)
 8001334:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001338:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133a:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <MX_TIM5_Init+0xac>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001340:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <MX_TIM5_Init+0xac>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001346:	4818      	ldr	r0, [pc, #96]	@ (80013a8 <MX_TIM5_Init+0xac>)
 8001348:	f002 f91c 	bl	8003584 <HAL_TIM_PWM_Init>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001352:	f000 f9a7 	bl	80016a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135a:	2300      	movs	r3, #0
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800135e:	f107 0320 	add.w	r3, r7, #32
 8001362:	4619      	mov	r1, r3
 8001364:	4810      	ldr	r0, [pc, #64]	@ (80013a8 <MX_TIM5_Init+0xac>)
 8001366:	f003 fae9 	bl	800493c <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001370:	f000 f998 	bl	80016a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001374:	2360      	movs	r3, #96	@ 0x60
 8001376:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001378:	2300      	movs	r3, #0
 800137a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	2204      	movs	r2, #4
 8001388:	4619      	mov	r1, r3
 800138a:	4807      	ldr	r0, [pc, #28]	@ (80013a8 <MX_TIM5_Init+0xac>)
 800138c:	f002 fcfa 	bl	8003d84 <HAL_TIM_PWM_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001396:	f000 f985 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800139a:	4803      	ldr	r0, [pc, #12]	@ (80013a8 <MX_TIM5_Init+0xac>)
 800139c:	f000 faf2 	bl	8001984 <HAL_TIM_MspPostInit>

}
 80013a0:	bf00      	nop
 80013a2:	3728      	adds	r7, #40	@ 0x28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000330 	.word	0x20000330
 80013ac:	40000c00 	.word	0x40000c00

080013b0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80013b4:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013b6:	4a0f      	ldr	r2, [pc, #60]	@ (80013f4 <MX_TIM11_Init+0x44>)
 80013b8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 84-1;
 80013ba:	4b0d      	ldr	r3, [pc, #52]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013bc:	2253      	movs	r2, #83	@ 0x53
 80013be:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c0:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 80013c6:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013c8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013cc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_TIM11_Init+0x40>)
 80013dc:	f002 f821 	bl	8003422 <HAL_TIM_Base_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80013e6:	f000 f95d 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000378 	.word	0x20000378
 80013f4:	40014800 	.word	0x40014800

080013f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80013fc:	4b11      	ldr	r3, [pc, #68]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <MX_USART1_UART_Init+0x50>)
 8001400:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001402:	4b10      	ldr	r3, [pc, #64]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001404:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001408:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140a:	4b0e      	ldr	r3, [pc, #56]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 800140c:	2200      	movs	r2, #0
 800140e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001410:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001412:	2200      	movs	r2, #0
 8001414:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001416:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001418:	2200      	movs	r2, #0
 800141a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800141c:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 800141e:	220c      	movs	r2, #12
 8001420:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001422:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001428:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800142e:	4805      	ldr	r0, [pc, #20]	@ (8001444 <MX_USART1_UART_Init+0x4c>)
 8001430:	f003 fb06 	bl	8004a40 <HAL_UART_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800143a:	f000 f933 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200003c0 	.word	0x200003c0
 8001448:	40011000 	.word	0x40011000

0800144c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001450:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001452:	4a12      	ldr	r2, [pc, #72]	@ (800149c <MX_USART2_UART_Init+0x50>)
 8001454:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001456:	4b10      	ldr	r3, [pc, #64]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001458:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800145c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800145e:	4b0e      	ldr	r3, [pc, #56]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001464:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001466:	2200      	movs	r2, #0
 8001468:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 800146c:	2200      	movs	r2, #0
 800146e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001472:	220c      	movs	r2, #12
 8001474:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001476:	4b08      	ldr	r3, [pc, #32]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 800147e:	2200      	movs	r2, #0
 8001480:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001482:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_USART2_UART_Init+0x4c>)
 8001484:	f003 fadc 	bl	8004a40 <HAL_UART_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800148e:	f000 f909 	bl	80016a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	20000408 	.word	0x20000408
 800149c:	40004400 	.word	0x40004400

080014a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	@ 0x28
 80014a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	f107 0314 	add.w	r3, r7, #20
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
 80014ba:	4b3f      	ldr	r3, [pc, #252]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a3e      	ldr	r2, [pc, #248]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014c0:	f043 0304 	orr.w	r3, r3, #4
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b3c      	ldr	r3, [pc, #240]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0304 	and.w	r3, r3, #4
 80014ce:	613b      	str	r3, [r7, #16]
 80014d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	4b38      	ldr	r3, [pc, #224]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	4a37      	ldr	r2, [pc, #220]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e2:	4b35      	ldr	r3, [pc, #212]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ea:	60fb      	str	r3, [r7, #12]
 80014ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ee:	2300      	movs	r3, #0
 80014f0:	60bb      	str	r3, [r7, #8]
 80014f2:	4b31      	ldr	r3, [pc, #196]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	4a30      	ldr	r2, [pc, #192]	@ (80015b8 <MX_GPIO_Init+0x118>)
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fe:	4b2e      	ldr	r3, [pc, #184]	@ (80015b8 <MX_GPIO_Init+0x118>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	f003 0301 	and.w	r3, r3, #1
 8001506:	60bb      	str	r3, [r7, #8]
 8001508:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
 800150e:	4b2a      	ldr	r3, [pc, #168]	@ (80015b8 <MX_GPIO_Init+0x118>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	4a29      	ldr	r2, [pc, #164]	@ (80015b8 <MX_GPIO_Init+0x118>)
 8001514:	f043 0302 	orr.w	r3, r3, #2
 8001518:	6313      	str	r3, [r2, #48]	@ 0x30
 800151a:	4b27      	ldr	r3, [pc, #156]	@ (80015b8 <MX_GPIO_Init+0x118>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DHT11_Pin|TRIG_Pin|LD2_Pin|CE_DS1302_Pin
 8001526:	2200      	movs	r2, #0
 8001528:	f641 4131 	movw	r1, #7217	@ 0x1c31
 800152c:	4823      	ldr	r0, [pc, #140]	@ (80015bc <MX_GPIO_Init+0x11c>)
 800152e:	f001 f8c7 	bl	80026c0 <HAL_GPIO_WritePin>
                          |IO_DS1302_Pin|CLK_DS1302_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|LATCH_Pin, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	f242 0107 	movw	r1, #8199	@ 0x2007
 8001538:	4821      	ldr	r0, [pc, #132]	@ (80015c0 <MX_GPIO_Init+0x120>)
 800153a:	f001 f8c1 	bl	80026c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800153e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001544:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 0314 	add.w	r3, r7, #20
 8001552:	4619      	mov	r1, r3
 8001554:	481b      	ldr	r0, [pc, #108]	@ (80015c4 <MX_GPIO_Init+0x124>)
 8001556:	f000 ff17 	bl	8002388 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN0_Pin BTN1_Pin BTN2_Pin BTN3_Pin */
  GPIO_InitStruct.Pin = BTN0_Pin|BTN1_Pin|BTN2_Pin|BTN3_Pin;
 800155a:	230f      	movs	r3, #15
 800155c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155e:	2300      	movs	r3, #0
 8001560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001566:	f107 0314 	add.w	r3, r7, #20
 800156a:	4619      	mov	r1, r3
 800156c:	4815      	ldr	r0, [pc, #84]	@ (80015c4 <MX_GPIO_Init+0x124>)
 800156e:	f000 ff0b 	bl	8002388 <HAL_GPIO_Init>

  /*Configure GPIO pins : DHT11_Pin TRIG_Pin LD2_Pin CE_DS1302_Pin
                           IO_DS1302_Pin CLK_DS1302_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin|TRIG_Pin|LD2_Pin|CE_DS1302_Pin
 8001572:	f641 4331 	movw	r3, #7217	@ 0x1c31
 8001576:	617b      	str	r3, [r7, #20]
                          |IO_DS1302_Pin|CLK_DS1302_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001578:	2301      	movs	r3, #1
 800157a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001580:	2300      	movs	r3, #0
 8001582:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001584:	f107 0314 	add.w	r3, r7, #20
 8001588:	4619      	mov	r1, r3
 800158a:	480c      	ldr	r0, [pc, #48]	@ (80015bc <MX_GPIO_Init+0x11c>)
 800158c:	f000 fefc 	bl	8002388 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 LATCH_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|LATCH_Pin;
 8001590:	f242 0307 	movw	r3, #8199	@ 0x2007
 8001594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001596:	2301      	movs	r3, #1
 8001598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a2:	f107 0314 	add.w	r3, r7, #20
 80015a6:	4619      	mov	r1, r3
 80015a8:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <MX_GPIO_Init+0x120>)
 80015aa:	f000 feed 	bl	8002388 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ae:	bf00      	nop
 80015b0:	3728      	adds	r7, #40	@ 0x28
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40023800 	.word	0x40023800
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40020800 	.word	0x40020800

080015c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
      if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 80015d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015d4:	480b      	ldr	r0, [pc, #44]	@ (8001604 <StartDefaultTask+0x3c>)
 80015d6:	f001 f85b 	bl	8002690 <HAL_GPIO_ReadPin>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d10d      	bne.n	80015fc <StartDefaultTask+0x34>
      {
    	  osDelay(100); // 
 80015e0:	2064      	movs	r0, #100	@ 0x64
 80015e2:	f004 fbc3 	bl	8005d6c <osDelay>
          if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 80015e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015ea:	4806      	ldr	r0, [pc, #24]	@ (8001604 <StartDefaultTask+0x3c>)
 80015ec:	f001 f850 	bl	8002690 <HAL_GPIO_ReadPin>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d102      	bne.n	80015fc <StartDefaultTask+0x34>
          {
        	  set_event(1);
 80015f6:	2001      	movs	r0, #1
 80015f8:	f000 fc30 	bl	8001e5c <set_event>
          }
      }

      osDelay(1);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f004 fbb5 	bl	8005d6c <osDelay>
      if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 8001602:	e7e5      	b.n	80015d0 <StartDefaultTask+0x8>
 8001604:	40020800 	.word	0x40020800

08001608 <UARTTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_UARTTask */
void UARTTask(void *argument)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN UARTTask */
  /* Infinite loop */

  char* message = "detect\r\n";
 8001610:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <UARTTask+0x44>)
 8001612:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	if(get_event()) {
 8001614:	f000 fc32 	bl	8001e7c <get_event>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d011      	beq.n	8001642 <UARTTask+0x3a>

		set_event(0);
 800161e:	2000      	movs	r0, #0
 8001620:	f000 fc1c 	bl	8001e5c <set_event>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8001624:	68f8      	ldr	r0, [r7, #12]
 8001626:	f7fe fe2b 	bl	8000280 <strlen>
 800162a:	4603      	mov	r3, r0
 800162c:	b29a      	uxth	r2, r3
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
 8001632:	68f9      	ldr	r1, [r7, #12]
 8001634:	4806      	ldr	r0, [pc, #24]	@ (8001650 <UARTTask+0x48>)
 8001636:	f003 fa53 	bl	8004ae0 <HAL_UART_Transmit>

		printf("%s", message);
 800163a:	68f9      	ldr	r1, [r7, #12]
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <UARTTask+0x4c>)
 800163e:	f007 fd83 	bl	8009148 <iprintf>
	}

    osDelay(1);
 8001642:	2001      	movs	r0, #1
 8001644:	f004 fb92 	bl	8005d6c <osDelay>
	if(get_event()) {
 8001648:	e7e4      	b.n	8001614 <UARTTask+0xc>
 800164a:	bf00      	nop
 800164c:	0800b1ec 	.word	0x0800b1ec
 8001650:	200003c0 	.word	0x200003c0
 8001654:	0800b1f8 	.word	0x0800b1f8

08001658 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a0b      	ldr	r2, [pc, #44]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d101      	bne.n	800166e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800166a:	f000 fcf9 	bl	8002060 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	// Timer 11
	if (htim->Instance == TIM11)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a09      	ldr	r2, [pc, #36]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d109      	bne.n	800168c <HAL_TIM_PeriodElapsedCallback+0x34>
	{
		TIM11_1ms_counter++;
 8001678:	4b08      	ldr	r3, [pc, #32]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x44>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	3301      	adds	r3, #1
 800167e:	4a07      	ldr	r2, [pc, #28]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001680:	6013      	str	r3, [r2, #0]
		TIM11_sec_counter++;
 8001682:	4b07      	ldr	r3, [pc, #28]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	3301      	adds	r3, #1
 8001688:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800168a:	6013      	str	r3, [r2, #0]
	}
  /* USER CODE END Callback 1 */
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40014400 	.word	0x40014400
 8001698:	40014800 	.word	0x40014800
 800169c:	2000045c 	.word	0x2000045c
 80016a0:	20000460 	.word	0x20000460

080016a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a8:	b672      	cpsid	i
}
 80016aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80016ac:	bf00      	nop
 80016ae:	e7fd      	b.n	80016ac <Error_Handler+0x8>

080016b0 <servo_motor_init>:

static int state = 0;
static uint32_t detect_timer = 0, lost_timer = 0;

void servo_motor_init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_2);
 80016b4:	2104      	movs	r1, #4
 80016b6:	4802      	ldr	r0, [pc, #8]	@ (80016c0 <servo_motor_init+0x10>)
 80016b8:	f001 ffb4 	bl	8003624 <HAL_TIM_PWM_Start>
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000330 	.word	0x20000330

080016c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	607b      	str	r3, [r7, #4]
 80016ce:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <HAL_MspInit+0x54>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	4a11      	ldr	r2, [pc, #68]	@ (8001718 <HAL_MspInit+0x54>)
 80016d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016da:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <HAL_MspInit+0x54>)
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	603b      	str	r3, [r7, #0]
 80016ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <HAL_MspInit+0x54>)
 80016ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <HAL_MspInit+0x54>)
 80016f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f6:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_MspInit+0x54>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fe:	603b      	str	r3, [r7, #0]
 8001700:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	210f      	movs	r1, #15
 8001706:	f06f 0001 	mvn.w	r0, #1
 800170a:	f000 fd81 	bl	8002210 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40023800 	.word	0x40023800

0800171c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08a      	sub	sp, #40	@ 0x28
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 0314 	add.w	r3, r7, #20
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a19      	ldr	r2, [pc, #100]	@ (80017a0 <HAL_I2C_MspInit+0x84>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d12c      	bne.n	8001798 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	2300      	movs	r3, #0
 8001740:	613b      	str	r3, [r7, #16]
 8001742:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <HAL_I2C_MspInit+0x88>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a17      	ldr	r2, [pc, #92]	@ (80017a4 <HAL_I2C_MspInit+0x88>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <HAL_I2C_MspInit+0x88>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800175a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800175e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001760:	2312      	movs	r3, #18
 8001762:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001768:	2303      	movs	r3, #3
 800176a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800176c:	2304      	movs	r3, #4
 800176e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4619      	mov	r1, r3
 8001776:	480c      	ldr	r0, [pc, #48]	@ (80017a8 <HAL_I2C_MspInit+0x8c>)
 8001778:	f000 fe06 	bl	8002388 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	4b08      	ldr	r3, [pc, #32]	@ (80017a4 <HAL_I2C_MspInit+0x88>)
 8001782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001784:	4a07      	ldr	r2, [pc, #28]	@ (80017a4 <HAL_I2C_MspInit+0x88>)
 8001786:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800178a:	6413      	str	r3, [r2, #64]	@ 0x40
 800178c:	4b05      	ldr	r3, [pc, #20]	@ (80017a4 <HAL_I2C_MspInit+0x88>)
 800178e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001790:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001798:	bf00      	nop
 800179a:	3728      	adds	r7, #40	@ 0x28
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40005400 	.word	0x40005400
 80017a4:	40023800 	.word	0x40023800
 80017a8:	40020400 	.word	0x40020400

080017ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b08a      	sub	sp, #40	@ 0x28
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a19      	ldr	r2, [pc, #100]	@ (8001830 <HAL_SPI_MspInit+0x84>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d12c      	bne.n	8001828 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <HAL_SPI_MspInit+0x88>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	4a17      	ldr	r2, [pc, #92]	@ (8001834 <HAL_SPI_MspInit+0x88>)
 80017d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017de:	4b15      	ldr	r3, [pc, #84]	@ (8001834 <HAL_SPI_MspInit+0x88>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <HAL_SPI_MspInit+0x88>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a10      	ldr	r2, [pc, #64]	@ (8001834 <HAL_SPI_MspInit+0x88>)
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <HAL_SPI_MspInit+0x88>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8001806:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 800180a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180c:	2302      	movs	r3, #2
 800180e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001810:	2300      	movs	r3, #0
 8001812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001814:	2303      	movs	r3, #3
 8001816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001818:	2305      	movs	r3, #5
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	f107 0314 	add.w	r3, r7, #20
 8001820:	4619      	mov	r1, r3
 8001822:	4805      	ldr	r0, [pc, #20]	@ (8001838 <HAL_SPI_MspInit+0x8c>)
 8001824:	f000 fdb0 	bl	8002388 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001828:	bf00      	nop
 800182a:	3728      	adds	r7, #40	@ 0x28
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40003800 	.word	0x40003800
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400

0800183c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08c      	sub	sp, #48	@ 0x30
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 031c 	add.w	r3, r7, #28
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800185c:	d10e      	bne.n	800187c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
 8001862:	4b33      	ldr	r3, [pc, #204]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001866:	4a32      	ldr	r2, [pc, #200]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001868:	f043 0301 	orr.w	r3, r3, #1
 800186c:	6413      	str	r3, [r2, #64]	@ 0x40
 800186e:	4b30      	ldr	r3, [pc, #192]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	61bb      	str	r3, [r7, #24]
 8001878:	69bb      	ldr	r3, [r7, #24]
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 800187a:	e054      	b.n	8001926 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM3)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a2c      	ldr	r2, [pc, #176]	@ (8001934 <HAL_TIM_Base_MspInit+0xf8>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d134      	bne.n	80018f0 <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	4b29      	ldr	r3, [pc, #164]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 800188c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188e:	4a28      	ldr	r2, [pc, #160]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001890:	f043 0302 	orr.w	r3, r3, #2
 8001894:	6413      	str	r3, [r2, #64]	@ 0x40
 8001896:	4b26      	ldr	r3, [pc, #152]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189a:	f003 0302 	and.w	r3, r3, #2
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	4b22      	ldr	r3, [pc, #136]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018aa:	4a21      	ldr	r2, [pc, #132]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_Pin;
 80018be:	2380      	movs	r3, #128	@ 0x80
 80018c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c2:	2302      	movs	r3, #2
 80018c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80018ce:	2302      	movs	r3, #2
 80018d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80018d2:	f107 031c 	add.w	r3, r7, #28
 80018d6:	4619      	mov	r1, r3
 80018d8:	4817      	ldr	r0, [pc, #92]	@ (8001938 <HAL_TIM_Base_MspInit+0xfc>)
 80018da:	f000 fd55 	bl	8002388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 80018de:	2200      	movs	r2, #0
 80018e0:	2105      	movs	r1, #5
 80018e2:	201d      	movs	r0, #29
 80018e4:	f000 fc94 	bl	8002210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80018e8:	201d      	movs	r0, #29
 80018ea:	f000 fcad 	bl	8002248 <HAL_NVIC_EnableIRQ>
}
 80018ee:	e01a      	b.n	8001926 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM11)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a11      	ldr	r2, [pc, #68]	@ (800193c <HAL_TIM_Base_MspInit+0x100>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d115      	bne.n	8001926 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001902:	4a0b      	ldr	r2, [pc, #44]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 8001904:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001908:	6453      	str	r3, [r2, #68]	@ 0x44
 800190a:	4b09      	ldr	r3, [pc, #36]	@ (8001930 <HAL_TIM_Base_MspInit+0xf4>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2105      	movs	r1, #5
 800191a:	201a      	movs	r0, #26
 800191c:	f000 fc78 	bl	8002210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001920:	201a      	movs	r0, #26
 8001922:	f000 fc91 	bl	8002248 <HAL_NVIC_EnableIRQ>
}
 8001926:	bf00      	nop
 8001928:	3730      	adds	r7, #48	@ 0x30
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	40000400 	.word	0x40000400
 8001938:	40020000 	.word	0x40020000
 800193c:	40014800 	.word	0x40014800

08001940 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001940:	b480      	push	{r7}
 8001942:	b085      	sub	sp, #20
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a0b      	ldr	r2, [pc, #44]	@ (800197c <HAL_TIM_PWM_MspInit+0x3c>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d10d      	bne.n	800196e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	60fb      	str	r3, [r7, #12]
 8001956:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <HAL_TIM_PWM_MspInit+0x40>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	4a09      	ldr	r2, [pc, #36]	@ (8001980 <HAL_TIM_PWM_MspInit+0x40>)
 800195c:	f043 0308 	orr.w	r3, r3, #8
 8001960:	6413      	str	r3, [r2, #64]	@ 0x40
 8001962:	4b07      	ldr	r3, [pc, #28]	@ (8001980 <HAL_TIM_PWM_MspInit+0x40>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	f003 0308 	and.w	r3, r3, #8
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 800196e:	bf00      	nop
 8001970:	3714      	adds	r7, #20
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	40000c00 	.word	0x40000c00
 8001980:	40023800 	.word	0x40023800

08001984 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b088      	sub	sp, #32
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198c:	f107 030c 	add.w	r3, r7, #12
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a12      	ldr	r2, [pc, #72]	@ (80019ec <HAL_TIM_MspPostInit+0x68>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d11d      	bne.n	80019e2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	4b11      	ldr	r3, [pc, #68]	@ (80019f0 <HAL_TIM_MspPostInit+0x6c>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a10      	ldr	r2, [pc, #64]	@ (80019f0 <HAL_TIM_MspPostInit+0x6c>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b0e      	ldr	r3, [pc, #56]	@ (80019f0 <HAL_TIM_MspPostInit+0x6c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 80019c2:	2302      	movs	r3, #2
 80019c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80019d2:	2302      	movs	r3, #2
 80019d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 80019d6:	f107 030c 	add.w	r3, r7, #12
 80019da:	4619      	mov	r1, r3
 80019dc:	4805      	ldr	r0, [pc, #20]	@ (80019f4 <HAL_TIM_MspPostInit+0x70>)
 80019de:	f000 fcd3 	bl	8002388 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80019e2:	bf00      	nop
 80019e4:	3720      	adds	r7, #32
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40000c00 	.word	0x40000c00
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000

080019f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	@ 0x30
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a45      	ldr	r2, [pc, #276]	@ (8001b2c <HAL_UART_MspInit+0x134>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d14b      	bne.n	8001ab2 <HAL_UART_MspInit+0xba>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
 8001a1e:	4b44      	ldr	r3, [pc, #272]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a22:	4a43      	ldr	r2, [pc, #268]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a24:	f043 0310 	orr.w	r3, r3, #16
 8001a28:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2a:	4b41      	ldr	r3, [pc, #260]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a2e:	f003 0310 	and.w	r3, r3, #16
 8001a32:	61bb      	str	r3, [r7, #24]
 8001a34:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a3c      	ldr	r2, [pc, #240]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a40:	f043 0301 	orr.w	r3, r3, #1
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	4b3a      	ldr	r3, [pc, #232]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	4b36      	ldr	r3, [pc, #216]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	4a35      	ldr	r2, [pc, #212]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a5c:	f043 0302 	orr.w	r3, r3, #2
 8001a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a62:	4b33      	ldr	r3, [pc, #204]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a74:	2302      	movs	r3, #2
 8001a76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a80:	2307      	movs	r3, #7
 8001a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	4619      	mov	r1, r3
 8001a8a:	482a      	ldr	r0, [pc, #168]	@ (8001b34 <HAL_UART_MspInit+0x13c>)
 8001a8c:	f000 fc7c 	bl	8002388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a90:	2308      	movs	r3, #8
 8001a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a94:	2302      	movs	r3, #2
 8001a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001aa0:	2307      	movs	r3, #7
 8001aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4823      	ldr	r0, [pc, #140]	@ (8001b38 <HAL_UART_MspInit+0x140>)
 8001aac:	f000 fc6c 	bl	8002388 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ab0:	e038      	b.n	8001b24 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART2)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	@ (8001b3c <HAL_UART_MspInit+0x144>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d133      	bne.n	8001b24 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	4a1a      	ldr	r2, [pc, #104]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001ac6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aca:	6413      	str	r3, [r2, #64]	@ 0x40
 8001acc:	4b18      	ldr	r3, [pc, #96]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad4:	60fb      	str	r3, [r7, #12]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	4b14      	ldr	r3, [pc, #80]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001ade:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae0:	4a13      	ldr	r2, [pc, #76]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001ae2:	f043 0301 	orr.w	r3, r3, #1
 8001ae6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae8:	4b11      	ldr	r3, [pc, #68]	@ (8001b30 <HAL_UART_MspInit+0x138>)
 8001aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	60bb      	str	r3, [r7, #8]
 8001af2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001af4:	230c      	movs	r3, #12
 8001af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b00:	2303      	movs	r3, #3
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b04:	2307      	movs	r3, #7
 8001b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b08:	f107 031c 	add.w	r3, r7, #28
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4809      	ldr	r0, [pc, #36]	@ (8001b34 <HAL_UART_MspInit+0x13c>)
 8001b10:	f000 fc3a 	bl	8002388 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2105      	movs	r1, #5
 8001b18:	2026      	movs	r0, #38	@ 0x26
 8001b1a:	f000 fb79 	bl	8002210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b1e:	2026      	movs	r0, #38	@ 0x26
 8001b20:	f000 fb92 	bl	8002248 <HAL_NVIC_EnableIRQ>
}
 8001b24:	bf00      	nop
 8001b26:	3730      	adds	r7, #48	@ 0x30
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40011000 	.word	0x40011000
 8001b30:	40023800 	.word	0x40023800
 8001b34:	40020000 	.word	0x40020000
 8001b38:	40020400 	.word	0x40020400
 8001b3c:	40004400 	.word	0x40004400

08001b40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	@ 0x30
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8001b50:	2300      	movs	r3, #0
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	4b2e      	ldr	r3, [pc, #184]	@ (8001c10 <HAL_InitTick+0xd0>)
 8001b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b58:	4a2d      	ldr	r2, [pc, #180]	@ (8001c10 <HAL_InitTick+0xd0>)
 8001b5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b60:	4b2b      	ldr	r3, [pc, #172]	@ (8001c10 <HAL_InitTick+0xd0>)
 8001b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b68:	60bb      	str	r3, [r7, #8]
 8001b6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b6c:	f107 020c 	add.w	r2, r7, #12
 8001b70:	f107 0310 	add.w	r3, r7, #16
 8001b74:	4611      	mov	r1, r2
 8001b76:	4618      	mov	r0, r3
 8001b78:	f001 fb98 	bl	80032ac <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b7c:	f001 fb82 	bl	8003284 <HAL_RCC_GetPCLK2Freq>
 8001b80:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b84:	4a23      	ldr	r2, [pc, #140]	@ (8001c14 <HAL_InitTick+0xd4>)
 8001b86:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8a:	0c9b      	lsrs	r3, r3, #18
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8001b90:	4b21      	ldr	r3, [pc, #132]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001b92:	4a22      	ldr	r2, [pc, #136]	@ (8001c1c <HAL_InitTick+0xdc>)
 8001b94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8001b96:	4b20      	ldr	r3, [pc, #128]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001b98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b9c:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8001b9e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba2:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8001ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001baa:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb0:	4b19      	ldr	r3, [pc, #100]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8001bb6:	4818      	ldr	r0, [pc, #96]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001bb8:	f001 fc33 	bl	8003422 <HAL_TIM_Base_Init>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001bc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d11b      	bne.n	8001c02 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8001bca:	4813      	ldr	r0, [pc, #76]	@ (8001c18 <HAL_InitTick+0xd8>)
 8001bcc:	f001 fc78 	bl	80034c0 <HAL_TIM_Base_Start_IT>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001bd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d111      	bne.n	8001c02 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001bde:	2019      	movs	r0, #25
 8001be0:	f000 fb32 	bl	8002248 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b0f      	cmp	r3, #15
 8001be8:	d808      	bhi.n	8001bfc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001bea:	2200      	movs	r2, #0
 8001bec:	6879      	ldr	r1, [r7, #4]
 8001bee:	2019      	movs	r0, #25
 8001bf0:	f000 fb0e 	bl	8002210 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bf4:	4a0a      	ldr	r2, [pc, #40]	@ (8001c20 <HAL_InitTick+0xe0>)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6013      	str	r3, [r2, #0]
 8001bfa:	e002      	b.n	8001c02 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001c02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3730      	adds	r7, #48	@ 0x30
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	431bde83 	.word	0x431bde83
 8001c18:	20000468 	.word	0x20000468
 8001c1c:	40014400 	.word	0x40014400
 8001c20:	20000004 	.word	0x20000004

08001c24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c28:	bf00      	nop
 8001c2a:	e7fd      	b.n	8001c28 <NMI_Handler+0x4>

08001c2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c30:	bf00      	nop
 8001c32:	e7fd      	b.n	8001c30 <HardFault_Handler+0x4>

08001c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <MemManage_Handler+0x4>

08001c3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <BusFault_Handler+0x4>

08001c44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <UsageFault_Handler+0x4>

08001c4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c50:	bf00      	nop
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
	...

08001c5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001c60:	4802      	ldr	r0, [pc, #8]	@ (8001c6c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001c62:	f001 ff03 	bl	8003a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000468 	.word	0x20000468

08001c70 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001c74:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001c76:	f001 fef9 	bl	8003a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000378 	.word	0x20000378

08001c84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c88:	4802      	ldr	r0, [pc, #8]	@ (8001c94 <TIM3_IRQHandler+0x10>)
 8001c8a:	f001 feef 	bl	8003a6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200002e8 	.word	0x200002e8

08001c98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001c9c:	4802      	ldr	r0, [pc, #8]	@ (8001ca8 <USART2_IRQHandler+0x10>)
 8001c9e:	f002 ffcf 	bl	8004c40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000408 	.word	0x20000408

08001cac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
	return 1;
 8001cb0:	2301      	movs	r3, #1
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <_kill>:

int _kill(int pid, int sig)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001cc6:	f007 fc37 	bl	8009538 <__errno>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2216      	movs	r2, #22
 8001cce:	601a      	str	r2, [r3, #0]
	return -1;
 8001cd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}

08001cdc <_exit>:

void _exit (int status)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ce4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff ffe7 	bl	8001cbc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001cee:	bf00      	nop
 8001cf0:	e7fd      	b.n	8001cee <_exit+0x12>

08001cf2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b086      	sub	sp, #24
 8001cf6:	af00      	add	r7, sp, #0
 8001cf8:	60f8      	str	r0, [r7, #12]
 8001cfa:	60b9      	str	r1, [r7, #8]
 8001cfc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
 8001d02:	e00a      	b.n	8001d1a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d04:	f3af 8000 	nop.w
 8001d08:	4601      	mov	r1, r0
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	1c5a      	adds	r2, r3, #1
 8001d0e:	60ba      	str	r2, [r7, #8]
 8001d10:	b2ca      	uxtb	r2, r1
 8001d12:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	3301      	adds	r3, #1
 8001d18:	617b      	str	r3, [r7, #20]
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	dbf0      	blt.n	8001d04 <_read+0x12>
	}

return len;
 8001d22:	687b      	ldr	r3, [r7, #4]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	e009      	b.n	8001d52 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	60ba      	str	r2, [r7, #8]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7ff f8de 	bl	8000f08 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	617b      	str	r3, [r7, #20]
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	429a      	cmp	r2, r3
 8001d58:	dbf1      	blt.n	8001d3e <_write+0x12>
	}
	return len;
 8001d5a:	687b      	ldr	r3, [r7, #4]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <_close>:

int _close(int file)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
	return -1;
 8001d6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d8c:	605a      	str	r2, [r3, #4]
	return 0;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <_isatty>:

int _isatty(int file)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
	return 1;
 8001da4:	2301      	movs	r3, #1
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	370c      	adds	r7, #12
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr

08001db2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001db2:	b480      	push	{r7}
 8001db4:	b085      	sub	sp, #20
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	60f8      	str	r0, [r7, #12]
 8001dba:	60b9      	str	r1, [r7, #8]
 8001dbc:	607a      	str	r2, [r7, #4]
	return 0;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dca:	4770      	bx	lr

08001dcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dd4:	4a14      	ldr	r2, [pc, #80]	@ (8001e28 <_sbrk+0x5c>)
 8001dd6:	4b15      	ldr	r3, [pc, #84]	@ (8001e2c <_sbrk+0x60>)
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001de0:	4b13      	ldr	r3, [pc, #76]	@ (8001e30 <_sbrk+0x64>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d102      	bne.n	8001dee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001de8:	4b11      	ldr	r3, [pc, #68]	@ (8001e30 <_sbrk+0x64>)
 8001dea:	4a12      	ldr	r2, [pc, #72]	@ (8001e34 <_sbrk+0x68>)
 8001dec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dee:	4b10      	ldr	r3, [pc, #64]	@ (8001e30 <_sbrk+0x64>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d207      	bcs.n	8001e0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dfc:	f007 fb9c 	bl	8009538 <__errno>
 8001e00:	4603      	mov	r3, r0
 8001e02:	220c      	movs	r2, #12
 8001e04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	e009      	b.n	8001e20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e0c:	4b08      	ldr	r3, [pc, #32]	@ (8001e30 <_sbrk+0x64>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e12:	4b07      	ldr	r3, [pc, #28]	@ (8001e30 <_sbrk+0x64>)
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	4a05      	ldr	r2, [pc, #20]	@ (8001e30 <_sbrk+0x64>)
 8001e1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3718      	adds	r7, #24
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20020000 	.word	0x20020000
 8001e2c:	00000400 	.word	0x00000400
 8001e30:	200004b0 	.word	0x200004b0
 8001e34:	20005010 	.word	0x20005010

08001e38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e3c:	4b06      	ldr	r3, [pc, #24]	@ (8001e58 <SystemInit+0x20>)
 8001e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e42:	4a05      	ldr	r2, [pc, #20]	@ (8001e58 <SystemInit+0x20>)
 8001e44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000ed00 	.word	0xe000ed00

08001e5c <set_event>:

#include <stdio.h>

volatile int event;

void set_event(int _event) {
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]

	event = _event;
 8001e64:	4a04      	ldr	r2, [pc, #16]	@ (8001e78 <set_event+0x1c>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6013      	str	r3, [r2, #0]
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	200004b4 	.word	0x200004b4

08001e7c <get_event>:

int get_event() {
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

	return event;
 8001e80:	4b03      	ldr	r3, [pc, #12]	@ (8001e90 <get_event+0x14>)
 8001e82:	681b      	ldr	r3, [r3, #0]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	200004b4 	.word	0x200004b4

08001e94 <ultra_sonic_init>:
static int index=0;
extern volatile float distance;
extern TIM_HandleTypeDef htim3;

void ultra_sonic_init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8001e98:	2104      	movs	r1, #4
 8001e9a:	4802      	ldr	r0, [pc, #8]	@ (8001ea4 <ultra_sonic_init+0x10>)
 8001e9c:	f001 fccc 	bl	8003838 <HAL_TIM_IC_Start_IT>
}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	200002e8 	.word	0x200002e8

08001ea8 <HAL_TIM_IC_CaptureCallback>:
    delay_us(10);
    HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
    static uint32_t ic_rising = 0, ic_falling = 0;
    if(htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a3c      	ldr	r2, [pc, #240]	@ (8001fa8 <HAL_TIM_IC_CaptureCallback+0x100>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d171      	bne.n	8001f9e <HAL_TIM_IC_CaptureCallback+0xf6>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	7f1b      	ldrb	r3, [r3, #28]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d16d      	bne.n	8001f9e <HAL_TIM_IC_CaptureCallback+0xf6>
    {
        if(HAL_GPIO_ReadPin(ECHO_GPIO_Port, ECHO_Pin) == GPIO_PIN_SET)
 8001ec2:	2180      	movs	r1, #128	@ 0x80
 8001ec4:	4839      	ldr	r0, [pc, #228]	@ (8001fac <HAL_TIM_IC_CaptureCallback+0x104>)
 8001ec6:	f000 fbe3 	bl	8002690 <HAL_GPIO_ReadPin>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d107      	bne.n	8001ee0 <HAL_TIM_IC_CaptureCallback+0x38>
            ic_rising = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001ed0:	2104      	movs	r1, #4
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f002 f8e0 	bl	8004098 <HAL_TIM_ReadCapturedValue>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4a35      	ldr	r2, [pc, #212]	@ (8001fb0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001edc:	6013      	str	r3, [r2, #0]
            float sum = 0;
            for(int i=0; i<FILTER_SIZE; i++) sum += buffer[i];
            distance = sum / FILTER_SIZE;
        }
    }
}
 8001ede:	e05e      	b.n	8001f9e <HAL_TIM_IC_CaptureCallback+0xf6>
            ic_falling = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001ee0:	2104      	movs	r1, #4
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f002 f8d8 	bl	8004098 <HAL_TIM_ReadCapturedValue>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	4a32      	ldr	r2, [pc, #200]	@ (8001fb4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001eec:	6013      	str	r3, [r2, #0]
            uint32_t pulse = (ic_falling >= ic_rising) ? (ic_falling - ic_rising) : (htim->Instance->ARR - ic_rising + ic_falling + 1);
 8001eee:	4b31      	ldr	r3, [pc, #196]	@ (8001fb4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	4b2f      	ldr	r3, [pc, #188]	@ (8001fb0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d305      	bcc.n	8001f06 <HAL_TIM_IC_CaptureCallback+0x5e>
 8001efa:	4b2e      	ldr	r3, [pc, #184]	@ (8001fb4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	4b2c      	ldr	r3, [pc, #176]	@ (8001fb0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	e009      	b.n	8001f1a <HAL_TIM_IC_CaptureCallback+0x72>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f0c:	4b28      	ldr	r3, [pc, #160]	@ (8001fb0 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	1ad2      	subs	r2, r2, r3
 8001f12:	4b28      	ldr	r3, [pc, #160]	@ (8001fb4 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4413      	add	r3, r2
 8001f18:	3301      	adds	r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
            float d = (pulse * 0.0343f) / 2.0f;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	ee07 3a90 	vmov	s15, r3
 8001f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f26:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001fb8 <HAL_TIM_IC_CaptureCallback+0x110>
 8001f2a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f2e:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001f32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f36:	edc7 7a02 	vstr	s15, [r7, #8]
            buffer[index++] = d;
 8001f3a:	4b20      	ldr	r3, [pc, #128]	@ (8001fbc <HAL_TIM_IC_CaptureCallback+0x114>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	1c5a      	adds	r2, r3, #1
 8001f40:	491e      	ldr	r1, [pc, #120]	@ (8001fbc <HAL_TIM_IC_CaptureCallback+0x114>)
 8001f42:	600a      	str	r2, [r1, #0]
 8001f44:	4a1e      	ldr	r2, [pc, #120]	@ (8001fc0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	601a      	str	r2, [r3, #0]
            if(index >= FILTER_SIZE) index = 0;
 8001f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fbc <HAL_TIM_IC_CaptureCallback+0x114>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	2b04      	cmp	r3, #4
 8001f54:	dd02      	ble.n	8001f5c <HAL_TIM_IC_CaptureCallback+0xb4>
 8001f56:	4b19      	ldr	r3, [pc, #100]	@ (8001fbc <HAL_TIM_IC_CaptureCallback+0x114>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]
            float sum = 0;
 8001f5c:	f04f 0300 	mov.w	r3, #0
 8001f60:	617b      	str	r3, [r7, #20]
            for(int i=0; i<FILTER_SIZE; i++) sum += buffer[i];
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	e00e      	b.n	8001f86 <HAL_TIM_IC_CaptureCallback+0xde>
 8001f68:	4a15      	ldr	r2, [pc, #84]	@ (8001fc0 <HAL_TIM_IC_CaptureCallback+0x118>)
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	edd3 7a00 	vldr	s15, [r3]
 8001f74:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f7c:	edc7 7a05 	vstr	s15, [r7, #20]
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	3301      	adds	r3, #1
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	2b04      	cmp	r3, #4
 8001f8a:	dded      	ble.n	8001f68 <HAL_TIM_IC_CaptureCallback+0xc0>
            distance = sum / FILTER_SIZE;
 8001f8c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f90:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001f94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f98:	4b0a      	ldr	r3, [pc, #40]	@ (8001fc4 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8001f9a:	edc3 7a00 	vstr	s15, [r3]
}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40000400 	.word	0x40000400
 8001fac:	40020000 	.word	0x40020000
 8001fb0:	200004d0 	.word	0x200004d0
 8001fb4:	200004d4 	.word	0x200004d4
 8001fb8:	3d0c7e28 	.word	0x3d0c7e28
 8001fbc:	200004cc 	.word	0x200004cc
 8001fc0:	200004b8 	.word	0x200004b8
 8001fc4:	20000464 	.word	0x20000464

08001fc8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fc8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002000 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fcc:	480d      	ldr	r0, [pc, #52]	@ (8002004 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fce:	490e      	ldr	r1, [pc, #56]	@ (8002008 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fd0:	4a0e      	ldr	r2, [pc, #56]	@ (800200c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fd4:	e002      	b.n	8001fdc <LoopCopyDataInit>

08001fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fda:	3304      	adds	r3, #4

08001fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe0:	d3f9      	bcc.n	8001fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fe2:	4a0b      	ldr	r2, [pc, #44]	@ (8002010 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fe4:	4c0b      	ldr	r4, [pc, #44]	@ (8002014 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fe8:	e001      	b.n	8001fee <LoopFillZerobss>

08001fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fec:	3204      	adds	r2, #4

08001fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff0:	d3fb      	bcc.n	8001fea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ff2:	f7ff ff21 	bl	8001e38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ff6:	f007 faa5 	bl	8009544 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ffa:	f7fe ff97 	bl	8000f2c <main>
  bx  lr    
 8001ffe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002000:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002004:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002008:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800200c:	0800b5fc 	.word	0x0800b5fc
  ldr r2, =_sbss
 8002010:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002014:	20005010 	.word	0x20005010

08002018 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002018:	e7fe      	b.n	8002018 <ADC_IRQHandler>
	...

0800201c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002020:	4b0e      	ldr	r3, [pc, #56]	@ (800205c <HAL_Init+0x40>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0d      	ldr	r2, [pc, #52]	@ (800205c <HAL_Init+0x40>)
 8002026:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800202a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800202c:	4b0b      	ldr	r3, [pc, #44]	@ (800205c <HAL_Init+0x40>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a0a      	ldr	r2, [pc, #40]	@ (800205c <HAL_Init+0x40>)
 8002032:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002036:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002038:	4b08      	ldr	r3, [pc, #32]	@ (800205c <HAL_Init+0x40>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a07      	ldr	r2, [pc, #28]	@ (800205c <HAL_Init+0x40>)
 800203e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002042:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002044:	2003      	movs	r0, #3
 8002046:	f000 f8d8 	bl	80021fa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800204a:	200f      	movs	r0, #15
 800204c:	f7ff fd78 	bl	8001b40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002050:	f7ff fb38 	bl	80016c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	40023c00 	.word	0x40023c00

08002060 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002064:	4b06      	ldr	r3, [pc, #24]	@ (8002080 <HAL_IncTick+0x20>)
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b06      	ldr	r3, [pc, #24]	@ (8002084 <HAL_IncTick+0x24>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4413      	add	r3, r2
 8002070:	4a04      	ldr	r2, [pc, #16]	@ (8002084 <HAL_IncTick+0x24>)
 8002072:	6013      	str	r3, [r2, #0]
}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop
 8002080:	20000008 	.word	0x20000008
 8002084:	200004d8 	.word	0x200004d8

08002088 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return uwTick;
 800208c:	4b03      	ldr	r3, [pc, #12]	@ (800209c <HAL_GetTick+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	200004d8 	.word	0x200004d8

080020a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b085      	sub	sp, #20
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b0:	4b0c      	ldr	r3, [pc, #48]	@ (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020bc:	4013      	ands	r3, r2
 80020be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020d2:	4a04      	ldr	r2, [pc, #16]	@ (80020e4 <__NVIC_SetPriorityGrouping+0x44>)
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	60d3      	str	r3, [r2, #12]
}
 80020d8:	bf00      	nop
 80020da:	3714      	adds	r7, #20
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020ec:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <__NVIC_GetPriorityGrouping+0x18>)
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	0a1b      	lsrs	r3, r3, #8
 80020f2:	f003 0307 	and.w	r3, r3, #7
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800210e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002112:	2b00      	cmp	r3, #0
 8002114:	db0b      	blt.n	800212e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002116:	79fb      	ldrb	r3, [r7, #7]
 8002118:	f003 021f 	and.w	r2, r3, #31
 800211c:	4907      	ldr	r1, [pc, #28]	@ (800213c <__NVIC_EnableIRQ+0x38>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	095b      	lsrs	r3, r3, #5
 8002124:	2001      	movs	r0, #1
 8002126:	fa00 f202 	lsl.w	r2, r0, r2
 800212a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800212e:	bf00      	nop
 8002130:	370c      	adds	r7, #12
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	e000e100 	.word	0xe000e100

08002140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	b2da      	uxtb	r2, r3
 8002158:	490c      	ldr	r1, [pc, #48]	@ (800218c <__NVIC_SetPriority+0x4c>)
 800215a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215e:	0112      	lsls	r2, r2, #4
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	b2da      	uxtb	r2, r3
 800216e:	4908      	ldr	r1, [pc, #32]	@ (8002190 <__NVIC_SetPriority+0x50>)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	f003 030f 	and.w	r3, r3, #15
 8002176:	3b04      	subs	r3, #4
 8002178:	0112      	lsls	r2, r2, #4
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
}
 8002180:	bf00      	nop
 8002182:	370c      	adds	r7, #12
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	@ 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	bf28      	it	cs
 80021b2:	2304      	movcs	r3, #4
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3304      	adds	r3, #4
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b03      	subs	r3, #3
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	f04f 32ff 	mov.w	r2, #4294967295
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43da      	mvns	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	401a      	ands	r2, r3
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	43d9      	mvns	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021ec:	4313      	orrs	r3, r2
         );
}
 80021ee:	4618      	mov	r0, r3
 80021f0:	3724      	adds	r7, #36	@ 0x24
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr

080021fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff ff4c 	bl	80020a0 <__NVIC_SetPriorityGrouping>
}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002222:	f7ff ff61 	bl	80020e8 <__NVIC_GetPriorityGrouping>
 8002226:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	68b9      	ldr	r1, [r7, #8]
 800222c:	6978      	ldr	r0, [r7, #20]
 800222e:	f7ff ffb1 	bl	8002194 <NVIC_EncodePriority>
 8002232:	4602      	mov	r2, r0
 8002234:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002238:	4611      	mov	r1, r2
 800223a:	4618      	mov	r0, r3
 800223c:	f7ff ff80 	bl	8002140 <__NVIC_SetPriority>
}
 8002240:	bf00      	nop
 8002242:	3718      	adds	r7, #24
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff ff54 	bl	8002104 <__NVIC_EnableIRQ>
}
 800225c:	bf00      	nop
 800225e:	3708      	adds	r7, #8
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002270:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002272:	f7ff ff09 	bl	8002088 <HAL_GetTick>
 8002276:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800227e:	b2db      	uxtb	r3, r3
 8002280:	2b02      	cmp	r3, #2
 8002282:	d008      	beq.n	8002296 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2280      	movs	r2, #128	@ 0x80
 8002288:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e052      	b.n	800233c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f022 0216 	bic.w	r2, r2, #22
 80022a4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	695a      	ldr	r2, [r3, #20]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022b4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d103      	bne.n	80022c6 <HAL_DMA_Abort+0x62>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0208 	bic.w	r2, r2, #8
 80022d4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0201 	bic.w	r2, r2, #1
 80022e4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022e6:	e013      	b.n	8002310 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022e8:	f7ff fece 	bl	8002088 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b05      	cmp	r3, #5
 80022f4:	d90c      	bls.n	8002310 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2220      	movs	r2, #32
 80022fa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2203      	movs	r2, #3
 8002300:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e015      	b.n	800233c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1e4      	bne.n	80022e8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002322:	223f      	movs	r2, #63	@ 0x3f
 8002324:	409a      	lsls	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2201      	movs	r2, #1
 800232e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d004      	beq.n	8002362 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2280      	movs	r2, #128	@ 0x80
 800235c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e00c      	b.n	800237c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2205      	movs	r2, #5
 8002366:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 0201 	bic.w	r2, r2, #1
 8002378:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800237a:	2300      	movs	r3, #0
}
 800237c:	4618      	mov	r0, r3
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002388:	b480      	push	{r7}
 800238a:	b089      	sub	sp, #36	@ 0x24
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002392:	2300      	movs	r3, #0
 8002394:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800239a:	2300      	movs	r3, #0
 800239c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800239e:	2300      	movs	r3, #0
 80023a0:	61fb      	str	r3, [r7, #28]
 80023a2:	e159      	b.n	8002658 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023a4:	2201      	movs	r2, #1
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	697a      	ldr	r2, [r7, #20]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	429a      	cmp	r2, r3
 80023be:	f040 8148 	bne.w	8002652 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d005      	beq.n	80023da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d130      	bne.n	800243c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	2203      	movs	r2, #3
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43db      	mvns	r3, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	68da      	ldr	r2, [r3, #12]
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	4313      	orrs	r3, r2
 8002402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	69ba      	ldr	r2, [r7, #24]
 8002408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002410:	2201      	movs	r2, #1
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	fa02 f303 	lsl.w	r3, r2, r3
 8002418:	43db      	mvns	r3, r3
 800241a:	69ba      	ldr	r2, [r7, #24]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	091b      	lsrs	r3, r3, #4
 8002426:	f003 0201 	and.w	r2, r3, #1
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	69ba      	ldr	r2, [r7, #24]
 8002432:	4313      	orrs	r3, r2
 8002434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 0303 	and.w	r3, r3, #3
 8002444:	2b03      	cmp	r3, #3
 8002446:	d017      	beq.n	8002478 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	2203      	movs	r2, #3
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	689a      	ldr	r2, [r3, #8]
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b02      	cmp	r3, #2
 8002482:	d123      	bne.n	80024cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	08da      	lsrs	r2, r3, #3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3208      	adds	r2, #8
 800248c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002490:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	f003 0307 	and.w	r3, r3, #7
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	220f      	movs	r2, #15
 800249c:	fa02 f303 	lsl.w	r3, r2, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	4013      	ands	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	fa02 f303 	lsl.w	r3, r2, r3
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	08da      	lsrs	r2, r3, #3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3208      	adds	r2, #8
 80024c6:	69b9      	ldr	r1, [r7, #24]
 80024c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	2203      	movs	r2, #3
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	69ba      	ldr	r2, [r7, #24]
 80024e0:	4013      	ands	r3, r2
 80024e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 0203 	and.w	r2, r3, #3
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	005b      	lsls	r3, r3, #1
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002508:	2b00      	cmp	r3, #0
 800250a:	f000 80a2 	beq.w	8002652 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	4b57      	ldr	r3, [pc, #348]	@ (8002670 <HAL_GPIO_Init+0x2e8>)
 8002514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002516:	4a56      	ldr	r2, [pc, #344]	@ (8002670 <HAL_GPIO_Init+0x2e8>)
 8002518:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800251c:	6453      	str	r3, [r2, #68]	@ 0x44
 800251e:	4b54      	ldr	r3, [pc, #336]	@ (8002670 <HAL_GPIO_Init+0x2e8>)
 8002520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800252a:	4a52      	ldr	r2, [pc, #328]	@ (8002674 <HAL_GPIO_Init+0x2ec>)
 800252c:	69fb      	ldr	r3, [r7, #28]
 800252e:	089b      	lsrs	r3, r3, #2
 8002530:	3302      	adds	r3, #2
 8002532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002536:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f003 0303 	and.w	r3, r3, #3
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	220f      	movs	r2, #15
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43db      	mvns	r3, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4013      	ands	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a49      	ldr	r2, [pc, #292]	@ (8002678 <HAL_GPIO_Init+0x2f0>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d019      	beq.n	800258a <HAL_GPIO_Init+0x202>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a48      	ldr	r2, [pc, #288]	@ (800267c <HAL_GPIO_Init+0x2f4>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d013      	beq.n	8002586 <HAL_GPIO_Init+0x1fe>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a47      	ldr	r2, [pc, #284]	@ (8002680 <HAL_GPIO_Init+0x2f8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d00d      	beq.n	8002582 <HAL_GPIO_Init+0x1fa>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a46      	ldr	r2, [pc, #280]	@ (8002684 <HAL_GPIO_Init+0x2fc>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d007      	beq.n	800257e <HAL_GPIO_Init+0x1f6>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a45      	ldr	r2, [pc, #276]	@ (8002688 <HAL_GPIO_Init+0x300>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d101      	bne.n	800257a <HAL_GPIO_Init+0x1f2>
 8002576:	2304      	movs	r3, #4
 8002578:	e008      	b.n	800258c <HAL_GPIO_Init+0x204>
 800257a:	2307      	movs	r3, #7
 800257c:	e006      	b.n	800258c <HAL_GPIO_Init+0x204>
 800257e:	2303      	movs	r3, #3
 8002580:	e004      	b.n	800258c <HAL_GPIO_Init+0x204>
 8002582:	2302      	movs	r3, #2
 8002584:	e002      	b.n	800258c <HAL_GPIO_Init+0x204>
 8002586:	2301      	movs	r3, #1
 8002588:	e000      	b.n	800258c <HAL_GPIO_Init+0x204>
 800258a:	2300      	movs	r3, #0
 800258c:	69fa      	ldr	r2, [r7, #28]
 800258e:	f002 0203 	and.w	r2, r2, #3
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	4093      	lsls	r3, r2
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4313      	orrs	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800259c:	4935      	ldr	r1, [pc, #212]	@ (8002674 <HAL_GPIO_Init+0x2ec>)
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	089b      	lsrs	r3, r3, #2
 80025a2:	3302      	adds	r3, #2
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025aa:	4b38      	ldr	r3, [pc, #224]	@ (800268c <HAL_GPIO_Init+0x304>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80025c6:	69ba      	ldr	r2, [r7, #24]
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025ce:	4a2f      	ldr	r2, [pc, #188]	@ (800268c <HAL_GPIO_Init+0x304>)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025d4:	4b2d      	ldr	r3, [pc, #180]	@ (800268c <HAL_GPIO_Init+0x304>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	43db      	mvns	r3, r3
 80025de:	69ba      	ldr	r2, [r7, #24]
 80025e0:	4013      	ands	r3, r2
 80025e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025f8:	4a24      	ldr	r2, [pc, #144]	@ (800268c <HAL_GPIO_Init+0x304>)
 80025fa:	69bb      	ldr	r3, [r7, #24]
 80025fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025fe:	4b23      	ldr	r3, [pc, #140]	@ (800268c <HAL_GPIO_Init+0x304>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4313      	orrs	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002622:	4a1a      	ldr	r2, [pc, #104]	@ (800268c <HAL_GPIO_Init+0x304>)
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002628:	4b18      	ldr	r3, [pc, #96]	@ (800268c <HAL_GPIO_Init+0x304>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800264c:	4a0f      	ldr	r2, [pc, #60]	@ (800268c <HAL_GPIO_Init+0x304>)
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3301      	adds	r3, #1
 8002656:	61fb      	str	r3, [r7, #28]
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	2b0f      	cmp	r3, #15
 800265c:	f67f aea2 	bls.w	80023a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002660:	bf00      	nop
 8002662:	bf00      	nop
 8002664:	3724      	adds	r7, #36	@ 0x24
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40023800 	.word	0x40023800
 8002674:	40013800 	.word	0x40013800
 8002678:	40020000 	.word	0x40020000
 800267c:	40020400 	.word	0x40020400
 8002680:	40020800 	.word	0x40020800
 8002684:	40020c00 	.word	0x40020c00
 8002688:	40021000 	.word	0x40021000
 800268c:	40013c00 	.word	0x40013c00

08002690 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	460b      	mov	r3, r1
 800269a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	691a      	ldr	r2, [r3, #16]
 80026a0:	887b      	ldrh	r3, [r7, #2]
 80026a2:	4013      	ands	r3, r2
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d002      	beq.n	80026ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80026a8:	2301      	movs	r3, #1
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	e001      	b.n	80026b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80026ae:	2300      	movs	r3, #0
 80026b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80026b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	460b      	mov	r3, r1
 80026ca:	807b      	strh	r3, [r7, #2]
 80026cc:	4613      	mov	r3, r2
 80026ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026d0:	787b      	ldrb	r3, [r7, #1]
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026d6:	887a      	ldrh	r2, [r7, #2]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026dc:	e003      	b.n	80026e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026de:	887b      	ldrh	r3, [r7, #2]
 80026e0:	041a      	lsls	r2, r3, #16
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	619a      	str	r2, [r3, #24]
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d101      	bne.n	8002706 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
 8002704:	e12b      	b.n	800295e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe fffe 	bl	800171c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2224      	movs	r2, #36	@ 0x24
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0201 	bic.w	r2, r2, #1
 8002736:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002746:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002756:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002758:	f000 fd80 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 800275c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	4a81      	ldr	r2, [pc, #516]	@ (8002968 <HAL_I2C_Init+0x274>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d807      	bhi.n	8002778 <HAL_I2C_Init+0x84>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4a80      	ldr	r2, [pc, #512]	@ (800296c <HAL_I2C_Init+0x278>)
 800276c:	4293      	cmp	r3, r2
 800276e:	bf94      	ite	ls
 8002770:	2301      	movls	r3, #1
 8002772:	2300      	movhi	r3, #0
 8002774:	b2db      	uxtb	r3, r3
 8002776:	e006      	b.n	8002786 <HAL_I2C_Init+0x92>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4a7d      	ldr	r2, [pc, #500]	@ (8002970 <HAL_I2C_Init+0x27c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	bf94      	ite	ls
 8002780:	2301      	movls	r3, #1
 8002782:	2300      	movhi	r3, #0
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e0e7      	b.n	800295e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	4a78      	ldr	r2, [pc, #480]	@ (8002974 <HAL_I2C_Init+0x280>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	0c9b      	lsrs	r3, r3, #18
 8002798:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	68ba      	ldr	r2, [r7, #8]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	6a1b      	ldr	r3, [r3, #32]
 80027b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002968 <HAL_I2C_Init+0x274>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d802      	bhi.n	80027c8 <HAL_I2C_Init+0xd4>
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	3301      	adds	r3, #1
 80027c6:	e009      	b.n	80027dc <HAL_I2C_Init+0xe8>
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027ce:	fb02 f303 	mul.w	r3, r2, r3
 80027d2:	4a69      	ldr	r2, [pc, #420]	@ (8002978 <HAL_I2C_Init+0x284>)
 80027d4:	fba2 2303 	umull	r2, r3, r2, r3
 80027d8:	099b      	lsrs	r3, r3, #6
 80027da:	3301      	adds	r3, #1
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	430b      	orrs	r3, r1
 80027e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80027ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	495c      	ldr	r1, [pc, #368]	@ (8002968 <HAL_I2C_Init+0x274>)
 80027f8:	428b      	cmp	r3, r1
 80027fa:	d819      	bhi.n	8002830 <HAL_I2C_Init+0x13c>
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	1e59      	subs	r1, r3, #1
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fbb1 f3f3 	udiv	r3, r1, r3
 800280a:	1c59      	adds	r1, r3, #1
 800280c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002810:	400b      	ands	r3, r1
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00a      	beq.n	800282c <HAL_I2C_Init+0x138>
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	1e59      	subs	r1, r3, #1
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	fbb1 f3f3 	udiv	r3, r1, r3
 8002824:	3301      	adds	r3, #1
 8002826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800282a:	e051      	b.n	80028d0 <HAL_I2C_Init+0x1dc>
 800282c:	2304      	movs	r3, #4
 800282e:	e04f      	b.n	80028d0 <HAL_I2C_Init+0x1dc>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d111      	bne.n	800285c <HAL_I2C_Init+0x168>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	1e58      	subs	r0, r3, #1
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6859      	ldr	r1, [r3, #4]
 8002840:	460b      	mov	r3, r1
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	440b      	add	r3, r1
 8002846:	fbb0 f3f3 	udiv	r3, r0, r3
 800284a:	3301      	adds	r3, #1
 800284c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002850:	2b00      	cmp	r3, #0
 8002852:	bf0c      	ite	eq
 8002854:	2301      	moveq	r3, #1
 8002856:	2300      	movne	r3, #0
 8002858:	b2db      	uxtb	r3, r3
 800285a:	e012      	b.n	8002882 <HAL_I2C_Init+0x18e>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	1e58      	subs	r0, r3, #1
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6859      	ldr	r1, [r3, #4]
 8002864:	460b      	mov	r3, r1
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	0099      	lsls	r1, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002872:	3301      	adds	r3, #1
 8002874:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002878:	2b00      	cmp	r3, #0
 800287a:	bf0c      	ite	eq
 800287c:	2301      	moveq	r3, #1
 800287e:	2300      	movne	r3, #0
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <HAL_I2C_Init+0x196>
 8002886:	2301      	movs	r3, #1
 8002888:	e022      	b.n	80028d0 <HAL_I2C_Init+0x1dc>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d10e      	bne.n	80028b0 <HAL_I2C_Init+0x1bc>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	1e58      	subs	r0, r3, #1
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6859      	ldr	r1, [r3, #4]
 800289a:	460b      	mov	r3, r1
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	440b      	add	r3, r1
 80028a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80028a4:	3301      	adds	r3, #1
 80028a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028ae:	e00f      	b.n	80028d0 <HAL_I2C_Init+0x1dc>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	1e58      	subs	r0, r3, #1
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6859      	ldr	r1, [r3, #4]
 80028b8:	460b      	mov	r3, r1
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	440b      	add	r3, r1
 80028be:	0099      	lsls	r1, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80028c6:	3301      	adds	r3, #1
 80028c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028d0:	6879      	ldr	r1, [r7, #4]
 80028d2:	6809      	ldr	r1, [r1, #0]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69da      	ldr	r2, [r3, #28]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	431a      	orrs	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	6911      	ldr	r1, [r2, #16]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	68d2      	ldr	r2, [r2, #12]
 800290a:	4311      	orrs	r1, r2
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	430b      	orrs	r3, r1
 8002912:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	695a      	ldr	r2, [r3, #20]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	699b      	ldr	r3, [r3, #24]
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	430a      	orrs	r2, r1
 800292e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2220      	movs	r2, #32
 800294a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2200      	movs	r2, #0
 8002952:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	3710      	adds	r7, #16
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	000186a0 	.word	0x000186a0
 800296c:	001e847f 	.word	0x001e847f
 8002970:	003d08ff 	.word	0x003d08ff
 8002974:	431bde83 	.word	0x431bde83
 8002978:	10624dd3 	.word	0x10624dd3

0800297c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d101      	bne.n	800298e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e267      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	2b00      	cmp	r3, #0
 8002998:	d075      	beq.n	8002a86 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800299a:	4b88      	ldr	r3, [pc, #544]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 030c 	and.w	r3, r3, #12
 80029a2:	2b04      	cmp	r3, #4
 80029a4:	d00c      	beq.n	80029c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029a6:	4b85      	ldr	r3, [pc, #532]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029ae:	2b08      	cmp	r3, #8
 80029b0:	d112      	bne.n	80029d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029b2:	4b82      	ldr	r3, [pc, #520]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029be:	d10b      	bne.n	80029d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c0:	4b7e      	ldr	r3, [pc, #504]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d05b      	beq.n	8002a84 <HAL_RCC_OscConfig+0x108>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d157      	bne.n	8002a84 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e242      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029e0:	d106      	bne.n	80029f0 <HAL_RCC_OscConfig+0x74>
 80029e2:	4b76      	ldr	r3, [pc, #472]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a75      	ldr	r2, [pc, #468]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 80029e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029ec:	6013      	str	r3, [r2, #0]
 80029ee:	e01d      	b.n	8002a2c <HAL_RCC_OscConfig+0xb0>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029f8:	d10c      	bne.n	8002a14 <HAL_RCC_OscConfig+0x98>
 80029fa:	4b70      	ldr	r3, [pc, #448]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a6f      	ldr	r2, [pc, #444]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	4b6d      	ldr	r3, [pc, #436]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a6c      	ldr	r2, [pc, #432]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a10:	6013      	str	r3, [r2, #0]
 8002a12:	e00b      	b.n	8002a2c <HAL_RCC_OscConfig+0xb0>
 8002a14:	4b69      	ldr	r3, [pc, #420]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a68      	ldr	r2, [pc, #416]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a1e:	6013      	str	r3, [r2, #0]
 8002a20:	4b66      	ldr	r3, [pc, #408]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a65      	ldr	r2, [pc, #404]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d013      	beq.n	8002a5c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a34:	f7ff fb28 	bl	8002088 <HAL_GetTick>
 8002a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a3c:	f7ff fb24 	bl	8002088 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b64      	cmp	r3, #100	@ 0x64
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e207      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a4e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0f0      	beq.n	8002a3c <HAL_RCC_OscConfig+0xc0>
 8002a5a:	e014      	b.n	8002a86 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a5c:	f7ff fb14 	bl	8002088 <HAL_GetTick>
 8002a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a62:	e008      	b.n	8002a76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a64:	f7ff fb10 	bl	8002088 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	2b64      	cmp	r3, #100	@ 0x64
 8002a70:	d901      	bls.n	8002a76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a72:	2303      	movs	r3, #3
 8002a74:	e1f3      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a76:	4b51      	ldr	r3, [pc, #324]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1f0      	bne.n	8002a64 <HAL_RCC_OscConfig+0xe8>
 8002a82:	e000      	b.n	8002a86 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d063      	beq.n	8002b5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a92:	4b4a      	ldr	r3, [pc, #296]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f003 030c 	and.w	r3, r3, #12
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d00b      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a9e:	4b47      	ldr	r3, [pc, #284]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d11c      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002aaa:	4b44      	ldr	r3, [pc, #272]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d116      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab6:	4b41      	ldr	r3, [pc, #260]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0302 	and.w	r3, r3, #2
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d005      	beq.n	8002ace <HAL_RCC_OscConfig+0x152>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d001      	beq.n	8002ace <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e1c7      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ace:	4b3b      	ldr	r3, [pc, #236]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	4937      	ldr	r1, [pc, #220]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ae2:	e03a      	b.n	8002b5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d020      	beq.n	8002b2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aec:	4b34      	ldr	r3, [pc, #208]	@ (8002bc0 <HAL_RCC_OscConfig+0x244>)
 8002aee:	2201      	movs	r2, #1
 8002af0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af2:	f7ff fac9 	bl	8002088 <HAL_GetTick>
 8002af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002af8:	e008      	b.n	8002b0c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002afa:	f7ff fac5 	bl	8002088 <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d901      	bls.n	8002b0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e1a8      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b0c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d0f0      	beq.n	8002afa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b18:	4b28      	ldr	r3, [pc, #160]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	00db      	lsls	r3, r3, #3
 8002b26:	4925      	ldr	r1, [pc, #148]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	600b      	str	r3, [r1, #0]
 8002b2c:	e015      	b.n	8002b5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b2e:	4b24      	ldr	r3, [pc, #144]	@ (8002bc0 <HAL_RCC_OscConfig+0x244>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b34:	f7ff faa8 	bl	8002088 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b3c:	f7ff faa4 	bl	8002088 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e187      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f0      	bne.n	8002b3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0308 	and.w	r3, r3, #8
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d036      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d016      	beq.n	8002b9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b6e:	4b15      	ldr	r3, [pc, #84]	@ (8002bc4 <HAL_RCC_OscConfig+0x248>)
 8002b70:	2201      	movs	r2, #1
 8002b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b74:	f7ff fa88 	bl	8002088 <HAL_GetTick>
 8002b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b7c:	f7ff fa84 	bl	8002088 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e167      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002bbc <HAL_RCC_OscConfig+0x240>)
 8002b90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0f0      	beq.n	8002b7c <HAL_RCC_OscConfig+0x200>
 8002b9a:	e01b      	b.n	8002bd4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b9c:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <HAL_RCC_OscConfig+0x248>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ba2:	f7ff fa71 	bl	8002088 <HAL_GetTick>
 8002ba6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba8:	e00e      	b.n	8002bc8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002baa:	f7ff fa6d 	bl	8002088 <HAL_GetTick>
 8002bae:	4602      	mov	r2, r0
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d907      	bls.n	8002bc8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e150      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	42470000 	.word	0x42470000
 8002bc4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bc8:	4b88      	ldr	r3, [pc, #544]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002bca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1ea      	bne.n	8002baa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f000 8097 	beq.w	8002d10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002be2:	2300      	movs	r3, #0
 8002be4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002be6:	4b81      	ldr	r3, [pc, #516]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10f      	bne.n	8002c12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60bb      	str	r3, [r7, #8]
 8002bf6:	4b7d      	ldr	r3, [pc, #500]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	4a7c      	ldr	r2, [pc, #496]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002bfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c02:	4b7a      	ldr	r3, [pc, #488]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c0a:	60bb      	str	r3, [r7, #8]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c12:	4b77      	ldr	r3, [pc, #476]	@ (8002df0 <HAL_RCC_OscConfig+0x474>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d118      	bne.n	8002c50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c1e:	4b74      	ldr	r3, [pc, #464]	@ (8002df0 <HAL_RCC_OscConfig+0x474>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a73      	ldr	r2, [pc, #460]	@ (8002df0 <HAL_RCC_OscConfig+0x474>)
 8002c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c2a:	f7ff fa2d 	bl	8002088 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c30:	e008      	b.n	8002c44 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c32:	f7ff fa29 	bl	8002088 <HAL_GetTick>
 8002c36:	4602      	mov	r2, r0
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d901      	bls.n	8002c44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e10c      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c44:	4b6a      	ldr	r3, [pc, #424]	@ (8002df0 <HAL_RCC_OscConfig+0x474>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d0f0      	beq.n	8002c32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d106      	bne.n	8002c66 <HAL_RCC_OscConfig+0x2ea>
 8002c58:	4b64      	ldr	r3, [pc, #400]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5c:	4a63      	ldr	r2, [pc, #396]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c5e:	f043 0301 	orr.w	r3, r3, #1
 8002c62:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c64:	e01c      	b.n	8002ca0 <HAL_RCC_OscConfig+0x324>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b05      	cmp	r3, #5
 8002c6c:	d10c      	bne.n	8002c88 <HAL_RCC_OscConfig+0x30c>
 8002c6e:	4b5f      	ldr	r3, [pc, #380]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c72:	4a5e      	ldr	r2, [pc, #376]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c74:	f043 0304 	orr.w	r3, r3, #4
 8002c78:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c7a:	4b5c      	ldr	r3, [pc, #368]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c7e:	4a5b      	ldr	r2, [pc, #364]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c80:	f043 0301 	orr.w	r3, r3, #1
 8002c84:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c86:	e00b      	b.n	8002ca0 <HAL_RCC_OscConfig+0x324>
 8002c88:	4b58      	ldr	r3, [pc, #352]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8c:	4a57      	ldr	r2, [pc, #348]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c8e:	f023 0301 	bic.w	r3, r3, #1
 8002c92:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c94:	4b55      	ldr	r3, [pc, #340]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c98:	4a54      	ldr	r2, [pc, #336]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002c9a:	f023 0304 	bic.w	r3, r3, #4
 8002c9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d015      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca8:	f7ff f9ee 	bl	8002088 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb0:	f7ff f9ea 	bl	8002088 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e0cb      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc6:	4b49      	ldr	r3, [pc, #292]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002cc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0ee      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x334>
 8002cd2:	e014      	b.n	8002cfe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd4:	f7ff f9d8 	bl	8002088 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cda:	e00a      	b.n	8002cf2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cdc:	f7ff f9d4 	bl	8002088 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e0b5      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf2:	4b3e      	ldr	r3, [pc, #248]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d1ee      	bne.n	8002cdc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cfe:	7dfb      	ldrb	r3, [r7, #23]
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d105      	bne.n	8002d10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d04:	4b39      	ldr	r3, [pc, #228]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d08:	4a38      	ldr	r2, [pc, #224]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002d0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d0e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699b      	ldr	r3, [r3, #24]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	f000 80a1 	beq.w	8002e5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d1a:	4b34      	ldr	r3, [pc, #208]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 030c 	and.w	r3, r3, #12
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	d05c      	beq.n	8002de0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	699b      	ldr	r3, [r3, #24]
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d141      	bne.n	8002db2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d2e:	4b31      	ldr	r3, [pc, #196]	@ (8002df4 <HAL_RCC_OscConfig+0x478>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d34:	f7ff f9a8 	bl	8002088 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d3c:	f7ff f9a4 	bl	8002088 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e087      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d4e:	4b27      	ldr	r3, [pc, #156]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69da      	ldr	r2, [r3, #28]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d68:	019b      	lsls	r3, r3, #6
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d70:	085b      	lsrs	r3, r3, #1
 8002d72:	3b01      	subs	r3, #1
 8002d74:	041b      	lsls	r3, r3, #16
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7c:	061b      	lsls	r3, r3, #24
 8002d7e:	491b      	ldr	r1, [pc, #108]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d84:	4b1b      	ldr	r3, [pc, #108]	@ (8002df4 <HAL_RCC_OscConfig+0x478>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8a:	f7ff f97d 	bl	8002088 <HAL_GetTick>
 8002d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d92:	f7ff f979 	bl	8002088 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e05c      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da4:	4b11      	ldr	r3, [pc, #68]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d0f0      	beq.n	8002d92 <HAL_RCC_OscConfig+0x416>
 8002db0:	e054      	b.n	8002e5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db2:	4b10      	ldr	r3, [pc, #64]	@ (8002df4 <HAL_RCC_OscConfig+0x478>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db8:	f7ff f966 	bl	8002088 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7ff f962 	bl	8002088 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e045      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd2:	4b06      	ldr	r3, [pc, #24]	@ (8002dec <HAL_RCC_OscConfig+0x470>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x444>
 8002dde:	e03d      	b.n	8002e5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d107      	bne.n	8002df8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e038      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
 8002dec:	40023800 	.word	0x40023800
 8002df0:	40007000 	.word	0x40007000
 8002df4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002df8:	4b1b      	ldr	r3, [pc, #108]	@ (8002e68 <HAL_RCC_OscConfig+0x4ec>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d028      	beq.n	8002e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d121      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d11a      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e22:	68fa      	ldr	r2, [r7, #12]
 8002e24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e28:	4013      	ands	r3, r2
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d111      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3e:	085b      	lsrs	r3, r3, #1
 8002e40:	3b01      	subs	r3, #1
 8002e42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d107      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d001      	beq.n	8002e5c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e000      	b.n	8002e5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3718      	adds	r7, #24
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40023800 	.word	0x40023800

08002e6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d101      	bne.n	8002e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0cc      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e80:	4b68      	ldr	r3, [pc, #416]	@ (8003024 <HAL_RCC_ClockConfig+0x1b8>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d90c      	bls.n	8002ea8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e8e:	4b65      	ldr	r3, [pc, #404]	@ (8003024 <HAL_RCC_ClockConfig+0x1b8>)
 8002e90:	683a      	ldr	r2, [r7, #0]
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e96:	4b63      	ldr	r3, [pc, #396]	@ (8003024 <HAL_RCC_ClockConfig+0x1b8>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0307 	and.w	r3, r3, #7
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d001      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0b8      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d020      	beq.n	8002ef6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ec0:	4b59      	ldr	r3, [pc, #356]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	4a58      	ldr	r2, [pc, #352]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002eca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0308 	and.w	r3, r3, #8
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ed8:	4b53      	ldr	r3, [pc, #332]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	4a52      	ldr	r2, [pc, #328]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002ede:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ee2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee4:	4b50      	ldr	r3, [pc, #320]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	494d      	ldr	r1, [pc, #308]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d044      	beq.n	8002f8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d107      	bne.n	8002f1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f0a:	4b47      	ldr	r3, [pc, #284]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d119      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e07f      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d003      	beq.n	8002f2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f26:	2b03      	cmp	r3, #3
 8002f28:	d107      	bne.n	8002f3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f2a:	4b3f      	ldr	r3, [pc, #252]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d109      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e06f      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f3a:	4b3b      	ldr	r3, [pc, #236]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e067      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f4a:	4b37      	ldr	r3, [pc, #220]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f023 0203 	bic.w	r2, r3, #3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	4934      	ldr	r1, [pc, #208]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f5c:	f7ff f894 	bl	8002088 <HAL_GetTick>
 8002f60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f62:	e00a      	b.n	8002f7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f64:	f7ff f890 	bl	8002088 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e04f      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f7a:	4b2b      	ldr	r3, [pc, #172]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f003 020c 	and.w	r2, r3, #12
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d1eb      	bne.n	8002f64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f8c:	4b25      	ldr	r3, [pc, #148]	@ (8003024 <HAL_RCC_ClockConfig+0x1b8>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0307 	and.w	r3, r3, #7
 8002f94:	683a      	ldr	r2, [r7, #0]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d20c      	bcs.n	8002fb4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f9a:	4b22      	ldr	r3, [pc, #136]	@ (8003024 <HAL_RCC_ClockConfig+0x1b8>)
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	b2d2      	uxtb	r2, r2
 8002fa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fa2:	4b20      	ldr	r3, [pc, #128]	@ (8003024 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d001      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	e032      	b.n	800301a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0304 	and.w	r3, r3, #4
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d008      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fc0:	4b19      	ldr	r3, [pc, #100]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	4916      	ldr	r1, [pc, #88]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0308 	and.w	r3, r3, #8
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d009      	beq.n	8002ff2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fde:	4b12      	ldr	r3, [pc, #72]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	00db      	lsls	r3, r3, #3
 8002fec:	490e      	ldr	r1, [pc, #56]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ff2:	f000 f821 	bl	8003038 <HAL_RCC_GetSysClockFreq>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	4b0b      	ldr	r3, [pc, #44]	@ (8003028 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	091b      	lsrs	r3, r3, #4
 8002ffe:	f003 030f 	and.w	r3, r3, #15
 8003002:	490a      	ldr	r1, [pc, #40]	@ (800302c <HAL_RCC_ClockConfig+0x1c0>)
 8003004:	5ccb      	ldrb	r3, [r1, r3]
 8003006:	fa22 f303 	lsr.w	r3, r2, r3
 800300a:	4a09      	ldr	r2, [pc, #36]	@ (8003030 <HAL_RCC_ClockConfig+0x1c4>)
 800300c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800300e:	4b09      	ldr	r3, [pc, #36]	@ (8003034 <HAL_RCC_ClockConfig+0x1c8>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4618      	mov	r0, r3
 8003014:	f7fe fd94 	bl	8001b40 <HAL_InitTick>

  return HAL_OK;
 8003018:	2300      	movs	r3, #0
}
 800301a:	4618      	mov	r0, r3
 800301c:	3710      	adds	r7, #16
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40023c00 	.word	0x40023c00
 8003028:	40023800 	.word	0x40023800
 800302c:	0800b25c 	.word	0x0800b25c
 8003030:	20000000 	.word	0x20000000
 8003034:	20000004 	.word	0x20000004

08003038 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003038:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800303c:	b094      	sub	sp, #80	@ 0x50
 800303e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003050:	4b79      	ldr	r3, [pc, #484]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x200>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 030c 	and.w	r3, r3, #12
 8003058:	2b08      	cmp	r3, #8
 800305a:	d00d      	beq.n	8003078 <HAL_RCC_GetSysClockFreq+0x40>
 800305c:	2b08      	cmp	r3, #8
 800305e:	f200 80e1 	bhi.w	8003224 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003062:	2b00      	cmp	r3, #0
 8003064:	d002      	beq.n	800306c <HAL_RCC_GetSysClockFreq+0x34>
 8003066:	2b04      	cmp	r3, #4
 8003068:	d003      	beq.n	8003072 <HAL_RCC_GetSysClockFreq+0x3a>
 800306a:	e0db      	b.n	8003224 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800306c:	4b73      	ldr	r3, [pc, #460]	@ (800323c <HAL_RCC_GetSysClockFreq+0x204>)
 800306e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003070:	e0db      	b.n	800322a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003072:	4b73      	ldr	r3, [pc, #460]	@ (8003240 <HAL_RCC_GetSysClockFreq+0x208>)
 8003074:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003076:	e0d8      	b.n	800322a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003078:	4b6f      	ldr	r3, [pc, #444]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x200>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003080:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003082:	4b6d      	ldr	r3, [pc, #436]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x200>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d063      	beq.n	8003156 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800308e:	4b6a      	ldr	r3, [pc, #424]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x200>)
 8003090:	685b      	ldr	r3, [r3, #4]
 8003092:	099b      	lsrs	r3, r3, #6
 8003094:	2200      	movs	r2, #0
 8003096:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003098:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800309a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800309c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80030a2:	2300      	movs	r3, #0
 80030a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80030a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80030aa:	4622      	mov	r2, r4
 80030ac:	462b      	mov	r3, r5
 80030ae:	f04f 0000 	mov.w	r0, #0
 80030b2:	f04f 0100 	mov.w	r1, #0
 80030b6:	0159      	lsls	r1, r3, #5
 80030b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030bc:	0150      	lsls	r0, r2, #5
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4621      	mov	r1, r4
 80030c4:	1a51      	subs	r1, r2, r1
 80030c6:	6139      	str	r1, [r7, #16]
 80030c8:	4629      	mov	r1, r5
 80030ca:	eb63 0301 	sbc.w	r3, r3, r1
 80030ce:	617b      	str	r3, [r7, #20]
 80030d0:	f04f 0200 	mov.w	r2, #0
 80030d4:	f04f 0300 	mov.w	r3, #0
 80030d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030dc:	4659      	mov	r1, fp
 80030de:	018b      	lsls	r3, r1, #6
 80030e0:	4651      	mov	r1, sl
 80030e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030e6:	4651      	mov	r1, sl
 80030e8:	018a      	lsls	r2, r1, #6
 80030ea:	4651      	mov	r1, sl
 80030ec:	ebb2 0801 	subs.w	r8, r2, r1
 80030f0:	4659      	mov	r1, fp
 80030f2:	eb63 0901 	sbc.w	r9, r3, r1
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	f04f 0300 	mov.w	r3, #0
 80030fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003102:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003106:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800310a:	4690      	mov	r8, r2
 800310c:	4699      	mov	r9, r3
 800310e:	4623      	mov	r3, r4
 8003110:	eb18 0303 	adds.w	r3, r8, r3
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	462b      	mov	r3, r5
 8003118:	eb49 0303 	adc.w	r3, r9, r3
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	f04f 0200 	mov.w	r2, #0
 8003122:	f04f 0300 	mov.w	r3, #0
 8003126:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800312a:	4629      	mov	r1, r5
 800312c:	024b      	lsls	r3, r1, #9
 800312e:	4621      	mov	r1, r4
 8003130:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003134:	4621      	mov	r1, r4
 8003136:	024a      	lsls	r2, r1, #9
 8003138:	4610      	mov	r0, r2
 800313a:	4619      	mov	r1, r3
 800313c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800313e:	2200      	movs	r2, #0
 8003140:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003142:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003144:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003148:	f7fd fd36 	bl	8000bb8 <__aeabi_uldivmod>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4613      	mov	r3, r2
 8003152:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003154:	e058      	b.n	8003208 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003156:	4b38      	ldr	r3, [pc, #224]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x200>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	099b      	lsrs	r3, r3, #6
 800315c:	2200      	movs	r2, #0
 800315e:	4618      	mov	r0, r3
 8003160:	4611      	mov	r1, r2
 8003162:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003166:	623b      	str	r3, [r7, #32]
 8003168:	2300      	movs	r3, #0
 800316a:	627b      	str	r3, [r7, #36]	@ 0x24
 800316c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003170:	4642      	mov	r2, r8
 8003172:	464b      	mov	r3, r9
 8003174:	f04f 0000 	mov.w	r0, #0
 8003178:	f04f 0100 	mov.w	r1, #0
 800317c:	0159      	lsls	r1, r3, #5
 800317e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003182:	0150      	lsls	r0, r2, #5
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4641      	mov	r1, r8
 800318a:	ebb2 0a01 	subs.w	sl, r2, r1
 800318e:	4649      	mov	r1, r9
 8003190:	eb63 0b01 	sbc.w	fp, r3, r1
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031a8:	ebb2 040a 	subs.w	r4, r2, sl
 80031ac:	eb63 050b 	sbc.w	r5, r3, fp
 80031b0:	f04f 0200 	mov.w	r2, #0
 80031b4:	f04f 0300 	mov.w	r3, #0
 80031b8:	00eb      	lsls	r3, r5, #3
 80031ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031be:	00e2      	lsls	r2, r4, #3
 80031c0:	4614      	mov	r4, r2
 80031c2:	461d      	mov	r5, r3
 80031c4:	4643      	mov	r3, r8
 80031c6:	18e3      	adds	r3, r4, r3
 80031c8:	603b      	str	r3, [r7, #0]
 80031ca:	464b      	mov	r3, r9
 80031cc:	eb45 0303 	adc.w	r3, r5, r3
 80031d0:	607b      	str	r3, [r7, #4]
 80031d2:	f04f 0200 	mov.w	r2, #0
 80031d6:	f04f 0300 	mov.w	r3, #0
 80031da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031de:	4629      	mov	r1, r5
 80031e0:	028b      	lsls	r3, r1, #10
 80031e2:	4621      	mov	r1, r4
 80031e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031e8:	4621      	mov	r1, r4
 80031ea:	028a      	lsls	r2, r1, #10
 80031ec:	4610      	mov	r0, r2
 80031ee:	4619      	mov	r1, r3
 80031f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031f2:	2200      	movs	r2, #0
 80031f4:	61bb      	str	r3, [r7, #24]
 80031f6:	61fa      	str	r2, [r7, #28]
 80031f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031fc:	f7fd fcdc 	bl	8000bb8 <__aeabi_uldivmod>
 8003200:	4602      	mov	r2, r0
 8003202:	460b      	mov	r3, r1
 8003204:	4613      	mov	r3, r2
 8003206:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003208:	4b0b      	ldr	r3, [pc, #44]	@ (8003238 <HAL_RCC_GetSysClockFreq+0x200>)
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	0c1b      	lsrs	r3, r3, #16
 800320e:	f003 0303 	and.w	r3, r3, #3
 8003212:	3301      	adds	r3, #1
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003218:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800321a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800321c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003220:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003222:	e002      	b.n	800322a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003224:	4b05      	ldr	r3, [pc, #20]	@ (800323c <HAL_RCC_GetSysClockFreq+0x204>)
 8003226:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003228:	bf00      	nop
    }
  }
  return sysclockfreq;
 800322a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800322c:	4618      	mov	r0, r3
 800322e:	3750      	adds	r7, #80	@ 0x50
 8003230:	46bd      	mov	sp, r7
 8003232:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800
 800323c:	00f42400 	.word	0x00f42400
 8003240:	007a1200 	.word	0x007a1200

08003244 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003244:	b480      	push	{r7}
 8003246:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003248:	4b03      	ldr	r3, [pc, #12]	@ (8003258 <HAL_RCC_GetHCLKFreq+0x14>)
 800324a:	681b      	ldr	r3, [r3, #0]
}
 800324c:	4618      	mov	r0, r3
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	20000000 	.word	0x20000000

0800325c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003260:	f7ff fff0 	bl	8003244 <HAL_RCC_GetHCLKFreq>
 8003264:	4602      	mov	r2, r0
 8003266:	4b05      	ldr	r3, [pc, #20]	@ (800327c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	0a9b      	lsrs	r3, r3, #10
 800326c:	f003 0307 	and.w	r3, r3, #7
 8003270:	4903      	ldr	r1, [pc, #12]	@ (8003280 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003272:	5ccb      	ldrb	r3, [r1, r3]
 8003274:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003278:	4618      	mov	r0, r3
 800327a:	bd80      	pop	{r7, pc}
 800327c:	40023800 	.word	0x40023800
 8003280:	0800b26c 	.word	0x0800b26c

08003284 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003288:	f7ff ffdc 	bl	8003244 <HAL_RCC_GetHCLKFreq>
 800328c:	4602      	mov	r2, r0
 800328e:	4b05      	ldr	r3, [pc, #20]	@ (80032a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	0b5b      	lsrs	r3, r3, #13
 8003294:	f003 0307 	and.w	r3, r3, #7
 8003298:	4903      	ldr	r1, [pc, #12]	@ (80032a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800329a:	5ccb      	ldrb	r3, [r1, r3]
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40023800 	.word	0x40023800
 80032a8:	0800b26c 	.word	0x0800b26c

080032ac <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	220f      	movs	r2, #15
 80032ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032bc:	4b12      	ldr	r3, [pc, #72]	@ (8003308 <HAL_RCC_GetClockConfig+0x5c>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f003 0203 	and.w	r2, r3, #3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003308 <HAL_RCC_GetClockConfig+0x5c>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003308 <HAL_RCC_GetClockConfig+0x5c>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80032e0:	4b09      	ldr	r3, [pc, #36]	@ (8003308 <HAL_RCC_GetClockConfig+0x5c>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	08db      	lsrs	r3, r3, #3
 80032e6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80032ee:	4b07      	ldr	r3, [pc, #28]	@ (800330c <HAL_RCC_GetClockConfig+0x60>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0207 	and.w	r2, r3, #7
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	601a      	str	r2, [r3, #0]
}
 80032fa:	bf00      	nop
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	40023800 	.word	0x40023800
 800330c:	40023c00 	.word	0x40023c00

08003310 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e07b      	b.n	800341a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d108      	bne.n	800333c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003332:	d009      	beq.n	8003348 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	61da      	str	r2, [r3, #28]
 800333a:	e005      	b.n	8003348 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d106      	bne.n	8003368 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe fa22 	bl	80017ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800337e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003390:	431a      	orrs	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	691b      	ldr	r3, [r3, #16]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	431a      	orrs	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	431a      	orrs	r2, r3
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b8:	431a      	orrs	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033cc:	ea42 0103 	orr.w	r1, r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	0c1b      	lsrs	r3, r3, #16
 80033e6:	f003 0104 	and.w	r1, r3, #4
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	f003 0210 	and.w	r2, r3, #16
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	69da      	ldr	r2, [r3, #28]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003408:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2200      	movs	r2, #0
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2201      	movs	r2, #1
 8003414:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003418:	2300      	movs	r3, #0
}
 800341a:	4618      	mov	r0, r3
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e041      	b.n	80034b8 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d106      	bne.n	800344e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fe f9f7 	bl	800183c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2202      	movs	r2, #2
 8003452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3304      	adds	r3, #4
 800345e:	4619      	mov	r1, r3
 8003460:	4610      	mov	r0, r2
 8003462:	f000 fe7b 	bl	800415c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2201      	movs	r2, #1
 8003472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2201      	movs	r2, #1
 800348a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2201      	movs	r2, #1
 8003492:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2201      	movs	r2, #1
 80034aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034b6:	2300      	movs	r3, #0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d001      	beq.n	80034d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e044      	b.n	8003562 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2202      	movs	r2, #2
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003570 <HAL_TIM_Base_Start_IT+0xb0>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d018      	beq.n	800352c <HAL_TIM_Base_Start_IT+0x6c>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003502:	d013      	beq.n	800352c <HAL_TIM_Base_Start_IT+0x6c>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a1a      	ldr	r2, [pc, #104]	@ (8003574 <HAL_TIM_Base_Start_IT+0xb4>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d00e      	beq.n	800352c <HAL_TIM_Base_Start_IT+0x6c>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a19      	ldr	r2, [pc, #100]	@ (8003578 <HAL_TIM_Base_Start_IT+0xb8>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d009      	beq.n	800352c <HAL_TIM_Base_Start_IT+0x6c>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a17      	ldr	r2, [pc, #92]	@ (800357c <HAL_TIM_Base_Start_IT+0xbc>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d004      	beq.n	800352c <HAL_TIM_Base_Start_IT+0x6c>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a16      	ldr	r2, [pc, #88]	@ (8003580 <HAL_TIM_Base_Start_IT+0xc0>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d111      	bne.n	8003550 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	689b      	ldr	r3, [r3, #8]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b06      	cmp	r3, #6
 800353c:	d010      	beq.n	8003560 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f042 0201 	orr.w	r2, r2, #1
 800354c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800354e:	e007      	b.n	8003560 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3714      	adds	r7, #20
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	40010000 	.word	0x40010000
 8003574:	40000400 	.word	0x40000400
 8003578:	40000800 	.word	0x40000800
 800357c:	40000c00 	.word	0x40000c00
 8003580:	40014000 	.word	0x40014000

08003584 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d101      	bne.n	8003596 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e041      	b.n	800361a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800359c:	b2db      	uxtb	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d106      	bne.n	80035b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f7fe f9c8 	bl	8001940 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2202      	movs	r2, #2
 80035b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3304      	adds	r3, #4
 80035c0:	4619      	mov	r1, r3
 80035c2:	4610      	mov	r0, r2
 80035c4:	f000 fdca 	bl	800415c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d109      	bne.n	8003648 <HAL_TIM_PWM_Start+0x24>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b01      	cmp	r3, #1
 800363e:	bf14      	ite	ne
 8003640:	2301      	movne	r3, #1
 8003642:	2300      	moveq	r3, #0
 8003644:	b2db      	uxtb	r3, r3
 8003646:	e022      	b.n	800368e <HAL_TIM_PWM_Start+0x6a>
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	2b04      	cmp	r3, #4
 800364c:	d109      	bne.n	8003662 <HAL_TIM_PWM_Start+0x3e>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b01      	cmp	r3, #1
 8003658:	bf14      	ite	ne
 800365a:	2301      	movne	r3, #1
 800365c:	2300      	moveq	r3, #0
 800365e:	b2db      	uxtb	r3, r3
 8003660:	e015      	b.n	800368e <HAL_TIM_PWM_Start+0x6a>
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	2b08      	cmp	r3, #8
 8003666:	d109      	bne.n	800367c <HAL_TIM_PWM_Start+0x58>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b01      	cmp	r3, #1
 8003672:	bf14      	ite	ne
 8003674:	2301      	movne	r3, #1
 8003676:	2300      	moveq	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e008      	b.n	800368e <HAL_TIM_PWM_Start+0x6a>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b01      	cmp	r3, #1
 8003686:	bf14      	ite	ne
 8003688:	2301      	movne	r3, #1
 800368a:	2300      	moveq	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e068      	b.n	8003768 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d104      	bne.n	80036a6 <HAL_TIM_PWM_Start+0x82>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2202      	movs	r2, #2
 80036a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80036a4:	e013      	b.n	80036ce <HAL_TIM_PWM_Start+0xaa>
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d104      	bne.n	80036b6 <HAL_TIM_PWM_Start+0x92>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2202      	movs	r2, #2
 80036b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80036b4:	e00b      	b.n	80036ce <HAL_TIM_PWM_Start+0xaa>
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d104      	bne.n	80036c6 <HAL_TIM_PWM_Start+0xa2>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2202      	movs	r2, #2
 80036c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80036c4:	e003      	b.n	80036ce <HAL_TIM_PWM_Start+0xaa>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2202      	movs	r2, #2
 80036ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2201      	movs	r2, #1
 80036d4:	6839      	ldr	r1, [r7, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f001 f90a 	bl	80048f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a23      	ldr	r2, [pc, #140]	@ (8003770 <HAL_TIM_PWM_Start+0x14c>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d107      	bne.n	80036f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003770 <HAL_TIM_PWM_Start+0x14c>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d018      	beq.n	8003732 <HAL_TIM_PWM_Start+0x10e>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003708:	d013      	beq.n	8003732 <HAL_TIM_PWM_Start+0x10e>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a19      	ldr	r2, [pc, #100]	@ (8003774 <HAL_TIM_PWM_Start+0x150>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d00e      	beq.n	8003732 <HAL_TIM_PWM_Start+0x10e>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a17      	ldr	r2, [pc, #92]	@ (8003778 <HAL_TIM_PWM_Start+0x154>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d009      	beq.n	8003732 <HAL_TIM_PWM_Start+0x10e>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a16      	ldr	r2, [pc, #88]	@ (800377c <HAL_TIM_PWM_Start+0x158>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d004      	beq.n	8003732 <HAL_TIM_PWM_Start+0x10e>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a14      	ldr	r2, [pc, #80]	@ (8003780 <HAL_TIM_PWM_Start+0x15c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d111      	bne.n	8003756 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b06      	cmp	r3, #6
 8003742:	d010      	beq.n	8003766 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f042 0201 	orr.w	r2, r2, #1
 8003752:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003754:	e007      	b.n	8003766 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f042 0201 	orr.w	r2, r2, #1
 8003764:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3710      	adds	r7, #16
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40010000 	.word	0x40010000
 8003774:	40000400 	.word	0x40000400
 8003778:	40000800 	.word	0x40000800
 800377c:	40000c00 	.word	0x40000c00
 8003780:	40014000 	.word	0x40014000

08003784 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d101      	bne.n	8003796 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e041      	b.n	800381a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d106      	bne.n	80037b0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80037aa:	6878      	ldr	r0, [r7, #4]
 80037ac:	f000 f839 	bl	8003822 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2202      	movs	r2, #2
 80037b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3304      	adds	r3, #4
 80037c0:	4619      	mov	r1, r3
 80037c2:	4610      	mov	r0, r2
 80037c4:	f000 fcca 	bl	800415c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2201      	movs	r2, #1
 80037f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2201      	movs	r2, #1
 80037fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2201      	movs	r2, #1
 800380c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003818:	2300      	movs	r3, #0
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}

08003822 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
	...

08003838 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003842:	2300      	movs	r3, #0
 8003844:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d104      	bne.n	8003856 <HAL_TIM_IC_Start_IT+0x1e>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003852:	b2db      	uxtb	r3, r3
 8003854:	e013      	b.n	800387e <HAL_TIM_IC_Start_IT+0x46>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	2b04      	cmp	r3, #4
 800385a:	d104      	bne.n	8003866 <HAL_TIM_IC_Start_IT+0x2e>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003862:	b2db      	uxtb	r3, r3
 8003864:	e00b      	b.n	800387e <HAL_TIM_IC_Start_IT+0x46>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	2b08      	cmp	r3, #8
 800386a:	d104      	bne.n	8003876 <HAL_TIM_IC_Start_IT+0x3e>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003872:	b2db      	uxtb	r3, r3
 8003874:	e003      	b.n	800387e <HAL_TIM_IC_Start_IT+0x46>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800387c:	b2db      	uxtb	r3, r3
 800387e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d104      	bne.n	8003890 <HAL_TIM_IC_Start_IT+0x58>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800388c:	b2db      	uxtb	r3, r3
 800388e:	e013      	b.n	80038b8 <HAL_TIM_IC_Start_IT+0x80>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	2b04      	cmp	r3, #4
 8003894:	d104      	bne.n	80038a0 <HAL_TIM_IC_Start_IT+0x68>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800389c:	b2db      	uxtb	r3, r3
 800389e:	e00b      	b.n	80038b8 <HAL_TIM_IC_Start_IT+0x80>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d104      	bne.n	80038b0 <HAL_TIM_IC_Start_IT+0x78>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	e003      	b.n	80038b8 <HAL_TIM_IC_Start_IT+0x80>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80038ba:	7bbb      	ldrb	r3, [r7, #14]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d102      	bne.n	80038c6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80038c0:	7b7b      	ldrb	r3, [r7, #13]
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d001      	beq.n	80038ca <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e0c2      	b.n	8003a50 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d104      	bne.n	80038da <HAL_TIM_IC_Start_IT+0xa2>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2202      	movs	r2, #2
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038d8:	e013      	b.n	8003902 <HAL_TIM_IC_Start_IT+0xca>
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	2b04      	cmp	r3, #4
 80038de:	d104      	bne.n	80038ea <HAL_TIM_IC_Start_IT+0xb2>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2202      	movs	r2, #2
 80038e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038e8:	e00b      	b.n	8003902 <HAL_TIM_IC_Start_IT+0xca>
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	2b08      	cmp	r3, #8
 80038ee:	d104      	bne.n	80038fa <HAL_TIM_IC_Start_IT+0xc2>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2202      	movs	r2, #2
 80038f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038f8:	e003      	b.n	8003902 <HAL_TIM_IC_Start_IT+0xca>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2202      	movs	r2, #2
 80038fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d104      	bne.n	8003912 <HAL_TIM_IC_Start_IT+0xda>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2202      	movs	r2, #2
 800390c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003910:	e013      	b.n	800393a <HAL_TIM_IC_Start_IT+0x102>
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	2b04      	cmp	r3, #4
 8003916:	d104      	bne.n	8003922 <HAL_TIM_IC_Start_IT+0xea>
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003920:	e00b      	b.n	800393a <HAL_TIM_IC_Start_IT+0x102>
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d104      	bne.n	8003932 <HAL_TIM_IC_Start_IT+0xfa>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003930:	e003      	b.n	800393a <HAL_TIM_IC_Start_IT+0x102>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2202      	movs	r2, #2
 8003936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2b0c      	cmp	r3, #12
 800393e:	d841      	bhi.n	80039c4 <HAL_TIM_IC_Start_IT+0x18c>
 8003940:	a201      	add	r2, pc, #4	@ (adr r2, 8003948 <HAL_TIM_IC_Start_IT+0x110>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	0800397d 	.word	0x0800397d
 800394c:	080039c5 	.word	0x080039c5
 8003950:	080039c5 	.word	0x080039c5
 8003954:	080039c5 	.word	0x080039c5
 8003958:	0800398f 	.word	0x0800398f
 800395c:	080039c5 	.word	0x080039c5
 8003960:	080039c5 	.word	0x080039c5
 8003964:	080039c5 	.word	0x080039c5
 8003968:	080039a1 	.word	0x080039a1
 800396c:	080039c5 	.word	0x080039c5
 8003970:	080039c5 	.word	0x080039c5
 8003974:	080039c5 	.word	0x080039c5
 8003978:	080039b3 	.word	0x080039b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68da      	ldr	r2, [r3, #12]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f042 0202 	orr.w	r2, r2, #2
 800398a:	60da      	str	r2, [r3, #12]
      break;
 800398c:	e01d      	b.n	80039ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f042 0204 	orr.w	r2, r2, #4
 800399c:	60da      	str	r2, [r3, #12]
      break;
 800399e:	e014      	b.n	80039ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	68da      	ldr	r2, [r3, #12]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0208 	orr.w	r2, r2, #8
 80039ae:	60da      	str	r2, [r3, #12]
      break;
 80039b0:	e00b      	b.n	80039ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68da      	ldr	r2, [r3, #12]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0210 	orr.w	r2, r2, #16
 80039c0:	60da      	str	r2, [r3, #12]
      break;
 80039c2:	e002      	b.n	80039ca <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	73fb      	strb	r3, [r7, #15]
      break;
 80039c8:	bf00      	nop
  }

  if (status == HAL_OK)
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d13e      	bne.n	8003a4e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2201      	movs	r2, #1
 80039d6:	6839      	ldr	r1, [r7, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 ff89 	bl	80048f0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a58 <HAL_TIM_IC_Start_IT+0x220>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d018      	beq.n	8003a1a <HAL_TIM_IC_Start_IT+0x1e2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039f0:	d013      	beq.n	8003a1a <HAL_TIM_IC_Start_IT+0x1e2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a19      	ldr	r2, [pc, #100]	@ (8003a5c <HAL_TIM_IC_Start_IT+0x224>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00e      	beq.n	8003a1a <HAL_TIM_IC_Start_IT+0x1e2>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a17      	ldr	r2, [pc, #92]	@ (8003a60 <HAL_TIM_IC_Start_IT+0x228>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d009      	beq.n	8003a1a <HAL_TIM_IC_Start_IT+0x1e2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a16      	ldr	r2, [pc, #88]	@ (8003a64 <HAL_TIM_IC_Start_IT+0x22c>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d004      	beq.n	8003a1a <HAL_TIM_IC_Start_IT+0x1e2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a14      	ldr	r2, [pc, #80]	@ (8003a68 <HAL_TIM_IC_Start_IT+0x230>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d111      	bne.n	8003a3e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	2b06      	cmp	r3, #6
 8003a2a:	d010      	beq.n	8003a4e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3c:	e007      	b.n	8003a4e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0201 	orr.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	40000400 	.word	0x40000400
 8003a60:	40000800 	.word	0x40000800
 8003a64:	40000c00 	.word	0x40000c00
 8003a68:	40014000 	.word	0x40014000

08003a6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b084      	sub	sp, #16
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d020      	beq.n	8003ad0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	f003 0302 	and.w	r3, r3, #2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d01b      	beq.n	8003ad0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f06f 0202 	mvn.w	r2, #2
 8003aa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	f003 0303 	and.w	r3, r3, #3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe f9f6 	bl	8001ea8 <HAL_TIM_IC_CaptureCallback>
 8003abc:	e005      	b.n	8003aca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 fb2e 	bl	8004120 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 fb35 	bl	8004134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d020      	beq.n	8003b1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d01b      	beq.n	8003b1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f06f 0204 	mvn.w	r2, #4
 8003aec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2202      	movs	r2, #2
 8003af2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7fe f9d0 	bl	8001ea8 <HAL_TIM_IC_CaptureCallback>
 8003b08:	e005      	b.n	8003b16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 fb08 	bl	8004120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 fb0f 	bl	8004134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d020      	beq.n	8003b68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d01b      	beq.n	8003b68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f06f 0208 	mvn.w	r2, #8
 8003b38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2204      	movs	r2, #4
 8003b3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	69db      	ldr	r3, [r3, #28]
 8003b46:	f003 0303 	and.w	r3, r3, #3
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f7fe f9aa 	bl	8001ea8 <HAL_TIM_IC_CaptureCallback>
 8003b54:	e005      	b.n	8003b62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 fae2 	bl	8004120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f000 fae9 	bl	8004134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	f003 0310 	and.w	r3, r3, #16
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d020      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f003 0310 	and.w	r3, r3, #16
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d01b      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0210 	mvn.w	r2, #16
 8003b84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2208      	movs	r2, #8
 8003b8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f7fe f984 	bl	8001ea8 <HAL_TIM_IC_CaptureCallback>
 8003ba0:	e005      	b.n	8003bae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 fabc 	bl	8004120 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 fac3 	bl	8004134 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d00c      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f003 0301 	and.w	r3, r3, #1
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d007      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f06f 0201 	mvn.w	r2, #1
 8003bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f7fd fd40 	bl	8001658 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00c      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d007      	beq.n	8003bfc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003bf4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 ff18 	bl	8004a2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00c      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d007      	beq.n	8003c20 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c1a:	6878      	ldr	r0, [r7, #4]
 8003c1c:	f000 fa94 	bl	8004148 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	f003 0320 	and.w	r3, r3, #32
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d00c      	beq.n	8003c44 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f003 0320 	and.w	r3, r3, #32
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d007      	beq.n	8003c44 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f06f 0220 	mvn.w	r2, #32
 8003c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 feea 	bl	8004a18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c44:	bf00      	nop
 8003c46:	3710      	adds	r7, #16
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}

08003c4c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	60f8      	str	r0, [r7, #12]
 8003c54:	60b9      	str	r1, [r7, #8]
 8003c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d101      	bne.n	8003c6a <HAL_TIM_IC_ConfigChannel+0x1e>
 8003c66:	2302      	movs	r3, #2
 8003c68:	e088      	b.n	8003d7c <HAL_TIM_IC_ConfigChannel+0x130>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d11b      	bne.n	8003cb0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003c88:	f000 fc7a 	bl	8004580 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	699a      	ldr	r2, [r3, #24]
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 020c 	bic.w	r2, r2, #12
 8003c9a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	6999      	ldr	r1, [r3, #24]
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	619a      	str	r2, [r3, #24]
 8003cae:	e060      	b.n	8003d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2b04      	cmp	r3, #4
 8003cb4:	d11c      	bne.n	8003cf0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003cc6:	f000 fcf2 	bl	80046ae <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	699a      	ldr	r2, [r3, #24]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003cd8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6999      	ldr	r1, [r3, #24]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	021a      	lsls	r2, r3, #8
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	619a      	str	r2, [r3, #24]
 8003cee:	e040      	b.n	8003d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b08      	cmp	r3, #8
 8003cf4:	d11b      	bne.n	8003d2e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003d06:	f000 fd3f 	bl	8004788 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 020c 	bic.w	r2, r2, #12
 8003d18:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69d9      	ldr	r1, [r3, #28]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	61da      	str	r2, [r3, #28]
 8003d2c:	e021      	b.n	8003d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2b0c      	cmp	r3, #12
 8003d32:	d11c      	bne.n	8003d6e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003d44:	f000 fd5c 	bl	8004800 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	69da      	ldr	r2, [r3, #28]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003d56:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	69d9      	ldr	r1, [r3, #28]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	021a      	lsls	r2, r3, #8
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	61da      	str	r2, [r3, #28]
 8003d6c:	e001      	b.n	8003d72 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3718      	adds	r7, #24
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e0ae      	b.n	8003f00 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2b0c      	cmp	r3, #12
 8003dae:	f200 809f 	bhi.w	8003ef0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003db2:	a201      	add	r2, pc, #4	@ (adr r2, 8003db8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db8:	08003ded 	.word	0x08003ded
 8003dbc:	08003ef1 	.word	0x08003ef1
 8003dc0:	08003ef1 	.word	0x08003ef1
 8003dc4:	08003ef1 	.word	0x08003ef1
 8003dc8:	08003e2d 	.word	0x08003e2d
 8003dcc:	08003ef1 	.word	0x08003ef1
 8003dd0:	08003ef1 	.word	0x08003ef1
 8003dd4:	08003ef1 	.word	0x08003ef1
 8003dd8:	08003e6f 	.word	0x08003e6f
 8003ddc:	08003ef1 	.word	0x08003ef1
 8003de0:	08003ef1 	.word	0x08003ef1
 8003de4:	08003ef1 	.word	0x08003ef1
 8003de8:	08003eaf 	.word	0x08003eaf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68b9      	ldr	r1, [r7, #8]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 fa38 	bl	8004268 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	699a      	ldr	r2, [r3, #24]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f042 0208 	orr.w	r2, r2, #8
 8003e06:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	699a      	ldr	r2, [r3, #24]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f022 0204 	bic.w	r2, r2, #4
 8003e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6999      	ldr	r1, [r3, #24]
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	691a      	ldr	r2, [r3, #16]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	430a      	orrs	r2, r1
 8003e28:	619a      	str	r2, [r3, #24]
      break;
 8003e2a:	e064      	b.n	8003ef6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	68b9      	ldr	r1, [r7, #8]
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fa7e 	bl	8004334 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699a      	ldr	r2, [r3, #24]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6999      	ldr	r1, [r3, #24]
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	021a      	lsls	r2, r3, #8
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	619a      	str	r2, [r3, #24]
      break;
 8003e6c:	e043      	b.n	8003ef6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68b9      	ldr	r1, [r7, #8]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f000 fac9 	bl	800440c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	69da      	ldr	r2, [r3, #28]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f042 0208 	orr.w	r2, r2, #8
 8003e88:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	69da      	ldr	r2, [r3, #28]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f022 0204 	bic.w	r2, r2, #4
 8003e98:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69d9      	ldr	r1, [r3, #28]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	691a      	ldr	r2, [r3, #16]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	61da      	str	r2, [r3, #28]
      break;
 8003eac:	e023      	b.n	8003ef6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68b9      	ldr	r1, [r7, #8]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 fb13 	bl	80044e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69da      	ldr	r2, [r3, #28]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ec8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ed8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69d9      	ldr	r1, [r3, #28]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	021a      	lsls	r2, r3, #8
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	430a      	orrs	r2, r1
 8003eec:	61da      	str	r2, [r3, #28]
      break;
 8003eee:	e002      	b.n	8003ef6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ef4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3718      	adds	r7, #24
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}

08003f08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d101      	bne.n	8003f24 <HAL_TIM_ConfigClockSource+0x1c>
 8003f20:	2302      	movs	r3, #2
 8003f22:	e0b4      	b.n	800408e <HAL_TIM_ConfigClockSource+0x186>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2202      	movs	r2, #2
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003f42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f4a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68ba      	ldr	r2, [r7, #8]
 8003f52:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f5c:	d03e      	beq.n	8003fdc <HAL_TIM_ConfigClockSource+0xd4>
 8003f5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f62:	f200 8087 	bhi.w	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f6a:	f000 8086 	beq.w	800407a <HAL_TIM_ConfigClockSource+0x172>
 8003f6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f72:	d87f      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f74:	2b70      	cmp	r3, #112	@ 0x70
 8003f76:	d01a      	beq.n	8003fae <HAL_TIM_ConfigClockSource+0xa6>
 8003f78:	2b70      	cmp	r3, #112	@ 0x70
 8003f7a:	d87b      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f7c:	2b60      	cmp	r3, #96	@ 0x60
 8003f7e:	d050      	beq.n	8004022 <HAL_TIM_ConfigClockSource+0x11a>
 8003f80:	2b60      	cmp	r3, #96	@ 0x60
 8003f82:	d877      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f84:	2b50      	cmp	r3, #80	@ 0x50
 8003f86:	d03c      	beq.n	8004002 <HAL_TIM_ConfigClockSource+0xfa>
 8003f88:	2b50      	cmp	r3, #80	@ 0x50
 8003f8a:	d873      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f8c:	2b40      	cmp	r3, #64	@ 0x40
 8003f8e:	d058      	beq.n	8004042 <HAL_TIM_ConfigClockSource+0x13a>
 8003f90:	2b40      	cmp	r3, #64	@ 0x40
 8003f92:	d86f      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f94:	2b30      	cmp	r3, #48	@ 0x30
 8003f96:	d064      	beq.n	8004062 <HAL_TIM_ConfigClockSource+0x15a>
 8003f98:	2b30      	cmp	r3, #48	@ 0x30
 8003f9a:	d86b      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003f9c:	2b20      	cmp	r3, #32
 8003f9e:	d060      	beq.n	8004062 <HAL_TIM_ConfigClockSource+0x15a>
 8003fa0:	2b20      	cmp	r3, #32
 8003fa2:	d867      	bhi.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d05c      	beq.n	8004062 <HAL_TIM_ConfigClockSource+0x15a>
 8003fa8:	2b10      	cmp	r3, #16
 8003faa:	d05a      	beq.n	8004062 <HAL_TIM_ConfigClockSource+0x15a>
 8003fac:	e062      	b.n	8004074 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fbe:	f000 fc77 	bl	80048b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003fd0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	609a      	str	r2, [r3, #8]
      break;
 8003fda:	e04f      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003fec:	f000 fc60 	bl	80048b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	689a      	ldr	r2, [r3, #8]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ffe:	609a      	str	r2, [r3, #8]
      break;
 8004000:	e03c      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800400e:	461a      	mov	r2, r3
 8004010:	f000 fb1e 	bl	8004650 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2150      	movs	r1, #80	@ 0x50
 800401a:	4618      	mov	r0, r3
 800401c:	f000 fc2d 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 8004020:	e02c      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800402e:	461a      	mov	r2, r3
 8004030:	f000 fb7a 	bl	8004728 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2160      	movs	r1, #96	@ 0x60
 800403a:	4618      	mov	r0, r3
 800403c:	f000 fc1d 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 8004040:	e01c      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800404e:	461a      	mov	r2, r3
 8004050:	f000 fafe 	bl	8004650 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2140      	movs	r1, #64	@ 0x40
 800405a:	4618      	mov	r0, r3
 800405c:	f000 fc0d 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 8004060:	e00c      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4619      	mov	r1, r3
 800406c:	4610      	mov	r0, r2
 800406e:	f000 fc04 	bl	800487a <TIM_ITRx_SetConfig>
      break;
 8004072:	e003      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	73fb      	strb	r3, [r7, #15]
      break;
 8004078:	e000      	b.n	800407c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800407a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800408c:	7bfb      	ldrb	r3, [r7, #15]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
	...

08004098 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80040a2:	2300      	movs	r3, #0
 80040a4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	2b0c      	cmp	r3, #12
 80040aa:	d831      	bhi.n	8004110 <HAL_TIM_ReadCapturedValue+0x78>
 80040ac:	a201      	add	r2, pc, #4	@ (adr r2, 80040b4 <HAL_TIM_ReadCapturedValue+0x1c>)
 80040ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b2:	bf00      	nop
 80040b4:	080040e9 	.word	0x080040e9
 80040b8:	08004111 	.word	0x08004111
 80040bc:	08004111 	.word	0x08004111
 80040c0:	08004111 	.word	0x08004111
 80040c4:	080040f3 	.word	0x080040f3
 80040c8:	08004111 	.word	0x08004111
 80040cc:	08004111 	.word	0x08004111
 80040d0:	08004111 	.word	0x08004111
 80040d4:	080040fd 	.word	0x080040fd
 80040d8:	08004111 	.word	0x08004111
 80040dc:	08004111 	.word	0x08004111
 80040e0:	08004111 	.word	0x08004111
 80040e4:	08004107 	.word	0x08004107
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ee:	60fb      	str	r3, [r7, #12]

      break;
 80040f0:	e00f      	b.n	8004112 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f8:	60fb      	str	r3, [r7, #12]

      break;
 80040fa:	e00a      	b.n	8004112 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004102:	60fb      	str	r3, [r7, #12]

      break;
 8004104:	e005      	b.n	8004112 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	60fb      	str	r3, [r7, #12]

      break;
 800410e:	e000      	b.n	8004112 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004110:	bf00      	nop
  }

  return tmpreg;
 8004112:	68fb      	ldr	r3, [r7, #12]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004128:	bf00      	nop
 800412a:	370c      	adds	r7, #12
 800412c:	46bd      	mov	sp, r7
 800412e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004132:	4770      	bx	lr

08004134 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr

08004148 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800415c:	b480      	push	{r7}
 800415e:	b085      	sub	sp, #20
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a37      	ldr	r2, [pc, #220]	@ (800424c <TIM_Base_SetConfig+0xf0>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d00f      	beq.n	8004194 <TIM_Base_SetConfig+0x38>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800417a:	d00b      	beq.n	8004194 <TIM_Base_SetConfig+0x38>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	4a34      	ldr	r2, [pc, #208]	@ (8004250 <TIM_Base_SetConfig+0xf4>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d007      	beq.n	8004194 <TIM_Base_SetConfig+0x38>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	4a33      	ldr	r2, [pc, #204]	@ (8004254 <TIM_Base_SetConfig+0xf8>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d003      	beq.n	8004194 <TIM_Base_SetConfig+0x38>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a32      	ldr	r2, [pc, #200]	@ (8004258 <TIM_Base_SetConfig+0xfc>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d108      	bne.n	80041a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800419a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	68fa      	ldr	r2, [r7, #12]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a28      	ldr	r2, [pc, #160]	@ (800424c <TIM_Base_SetConfig+0xf0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d01b      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041b4:	d017      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a25      	ldr	r2, [pc, #148]	@ (8004250 <TIM_Base_SetConfig+0xf4>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d013      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a24      	ldr	r2, [pc, #144]	@ (8004254 <TIM_Base_SetConfig+0xf8>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d00f      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a23      	ldr	r2, [pc, #140]	@ (8004258 <TIM_Base_SetConfig+0xfc>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d00b      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a22      	ldr	r2, [pc, #136]	@ (800425c <TIM_Base_SetConfig+0x100>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d007      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a21      	ldr	r2, [pc, #132]	@ (8004260 <TIM_Base_SetConfig+0x104>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d003      	beq.n	80041e6 <TIM_Base_SetConfig+0x8a>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a20      	ldr	r2, [pc, #128]	@ (8004264 <TIM_Base_SetConfig+0x108>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d108      	bne.n	80041f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	4313      	orrs	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a0c      	ldr	r2, [pc, #48]	@ (800424c <TIM_Base_SetConfig+0xf0>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d103      	bne.n	8004226 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	691a      	ldr	r2, [r3, #16]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f043 0204 	orr.w	r2, r3, #4
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2201      	movs	r2, #1
 8004236:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	601a      	str	r2, [r3, #0]
}
 800423e:	bf00      	nop
 8004240:	3714      	adds	r7, #20
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
 800424a:	bf00      	nop
 800424c:	40010000 	.word	0x40010000
 8004250:	40000400 	.word	0x40000400
 8004254:	40000800 	.word	0x40000800
 8004258:	40000c00 	.word	0x40000c00
 800425c:	40014000 	.word	0x40014000
 8004260:	40014400 	.word	0x40014400
 8004264:	40014800 	.word	0x40014800

08004268 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004268:	b480      	push	{r7}
 800426a:	b087      	sub	sp, #28
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f023 0201 	bic.w	r2, r3, #1
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0303 	bic.w	r3, r3, #3
 800429e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	68fa      	ldr	r2, [r7, #12]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f023 0302 	bic.w	r3, r3, #2
 80042b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	4313      	orrs	r3, r2
 80042ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a1c      	ldr	r2, [pc, #112]	@ (8004330 <TIM_OC1_SetConfig+0xc8>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d10c      	bne.n	80042de <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f023 0308 	bic.w	r3, r3, #8
 80042ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f023 0304 	bic.w	r3, r3, #4
 80042dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a13      	ldr	r2, [pc, #76]	@ (8004330 <TIM_OC1_SetConfig+0xc8>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d111      	bne.n	800430a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	695b      	ldr	r3, [r3, #20]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	4313      	orrs	r3, r2
 8004308:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	693a      	ldr	r2, [r7, #16]
 800430e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	621a      	str	r2, [r3, #32]
}
 8004324:	bf00      	nop
 8004326:	371c      	adds	r7, #28
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr
 8004330:	40010000 	.word	0x40010000

08004334 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004334:	b480      	push	{r7}
 8004336:	b087      	sub	sp, #28
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	f023 0210 	bic.w	r2, r3, #16
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004362:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800436a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	021b      	lsls	r3, r3, #8
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4313      	orrs	r3, r2
 8004376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	f023 0320 	bic.w	r3, r3, #32
 800437e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	4313      	orrs	r3, r2
 800438a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a1e      	ldr	r2, [pc, #120]	@ (8004408 <TIM_OC2_SetConfig+0xd4>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d10d      	bne.n	80043b0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800439a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	697a      	ldr	r2, [r7, #20]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a15      	ldr	r2, [pc, #84]	@ (8004408 <TIM_OC2_SetConfig+0xd4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d113      	bne.n	80043e0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	695b      	ldr	r3, [r3, #20]
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	697a      	ldr	r2, [r7, #20]
 80043f8:	621a      	str	r2, [r3, #32]
}
 80043fa:	bf00      	nop
 80043fc:	371c      	adds	r7, #28
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	40010000 	.word	0x40010000

0800440c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800440c:	b480      	push	{r7}
 800440e:	b087      	sub	sp, #28
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
 8004414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a1b      	ldr	r3, [r3, #32]
 800441a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a1b      	ldr	r3, [r3, #32]
 8004420:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800443a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f023 0303 	bic.w	r3, r3, #3
 8004442:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68fa      	ldr	r2, [r7, #12]
 800444a:	4313      	orrs	r3, r2
 800444c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004454:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	021b      	lsls	r3, r3, #8
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a1d      	ldr	r2, [pc, #116]	@ (80044dc <TIM_OC3_SetConfig+0xd0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d10d      	bne.n	8004486 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004470:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	021b      	lsls	r3, r3, #8
 8004478:	697a      	ldr	r2, [r7, #20]
 800447a:	4313      	orrs	r3, r2
 800447c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004484:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a14      	ldr	r2, [pc, #80]	@ (80044dc <TIM_OC3_SetConfig+0xd0>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d113      	bne.n	80044b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004494:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800449c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	011b      	lsls	r3, r3, #4
 80044a4:	693a      	ldr	r2, [r7, #16]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	011b      	lsls	r3, r3, #4
 80044b0:	693a      	ldr	r2, [r7, #16]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	68fa      	ldr	r2, [r7, #12]
 80044c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685a      	ldr	r2, [r3, #4]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	697a      	ldr	r2, [r7, #20]
 80044ce:	621a      	str	r2, [r3, #32]
}
 80044d0:	bf00      	nop
 80044d2:	371c      	adds	r7, #28
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr
 80044dc:	40010000 	.word	0x40010000

080044e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a1b      	ldr	r3, [r3, #32]
 80044f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800450e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	021b      	lsls	r3, r3, #8
 800451e:	68fa      	ldr	r2, [r7, #12]
 8004520:	4313      	orrs	r3, r2
 8004522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800452a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	031b      	lsls	r3, r3, #12
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a10      	ldr	r2, [pc, #64]	@ (800457c <TIM_OC4_SetConfig+0x9c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d109      	bne.n	8004554 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004546:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	019b      	lsls	r3, r3, #6
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	4313      	orrs	r3, r2
 8004552:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68fa      	ldr	r2, [r7, #12]
 800455e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	685a      	ldr	r2, [r3, #4]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	621a      	str	r2, [r3, #32]
}
 800456e:	bf00      	nop
 8004570:	371c      	adds	r7, #28
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	40010000 	.word	0x40010000

08004580 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004580:	b480      	push	{r7}
 8004582:	b087      	sub	sp, #28
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
 800458c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6a1b      	ldr	r3, [r3, #32]
 8004592:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	f023 0201 	bic.w	r2, r3, #1
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	4a24      	ldr	r2, [pc, #144]	@ (800463c <TIM_TI1_SetConfig+0xbc>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d013      	beq.n	80045d6 <TIM_TI1_SetConfig+0x56>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045b4:	d00f      	beq.n	80045d6 <TIM_TI1_SetConfig+0x56>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4a21      	ldr	r2, [pc, #132]	@ (8004640 <TIM_TI1_SetConfig+0xc0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d00b      	beq.n	80045d6 <TIM_TI1_SetConfig+0x56>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4a20      	ldr	r2, [pc, #128]	@ (8004644 <TIM_TI1_SetConfig+0xc4>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d007      	beq.n	80045d6 <TIM_TI1_SetConfig+0x56>
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	4a1f      	ldr	r2, [pc, #124]	@ (8004648 <TIM_TI1_SetConfig+0xc8>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d003      	beq.n	80045d6 <TIM_TI1_SetConfig+0x56>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	4a1e      	ldr	r2, [pc, #120]	@ (800464c <TIM_TI1_SetConfig+0xcc>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d101      	bne.n	80045da <TIM_TI1_SetConfig+0x5a>
 80045d6:	2301      	movs	r3, #1
 80045d8:	e000      	b.n	80045dc <TIM_TI1_SetConfig+0x5c>
 80045da:	2300      	movs	r3, #0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d008      	beq.n	80045f2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	f023 0303 	bic.w	r3, r3, #3
 80045e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	e003      	b.n	80045fa <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004600:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	011b      	lsls	r3, r3, #4
 8004606:	b2db      	uxtb	r3, r3
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4313      	orrs	r3, r2
 800460c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	f023 030a 	bic.w	r3, r3, #10
 8004614:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	f003 030a 	and.w	r3, r3, #10
 800461c:	693a      	ldr	r2, [r7, #16]
 800461e:	4313      	orrs	r3, r2
 8004620:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	693a      	ldr	r2, [r7, #16]
 800462c:	621a      	str	r2, [r3, #32]
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	40010000 	.word	0x40010000
 8004640:	40000400 	.word	0x40000400
 8004644:	40000800 	.word	0x40000800
 8004648:	40000c00 	.word	0x40000c00
 800464c:	40014000 	.word	0x40014000

08004650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004650:	b480      	push	{r7}
 8004652:	b087      	sub	sp, #28
 8004654:	af00      	add	r7, sp, #0
 8004656:	60f8      	str	r0, [r7, #12]
 8004658:	60b9      	str	r1, [r7, #8]
 800465a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a1b      	ldr	r3, [r3, #32]
 8004660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	f023 0201 	bic.w	r2, r3, #1
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	699b      	ldr	r3, [r3, #24]
 8004672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800467a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	011b      	lsls	r3, r3, #4
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4313      	orrs	r3, r2
 8004684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	f023 030a 	bic.w	r3, r3, #10
 800468c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800468e:	697a      	ldr	r2, [r7, #20]
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4313      	orrs	r3, r2
 8004694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	697a      	ldr	r2, [r7, #20]
 80046a0:	621a      	str	r2, [r3, #32]
}
 80046a2:	bf00      	nop
 80046a4:	371c      	adds	r7, #28
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b087      	sub	sp, #28
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	60f8      	str	r0, [r7, #12]
 80046b6:	60b9      	str	r1, [r7, #8]
 80046b8:	607a      	str	r2, [r7, #4]
 80046ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	6a1b      	ldr	r3, [r3, #32]
 80046c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	f023 0210 	bic.w	r2, r3, #16
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	021b      	lsls	r3, r3, #8
 80046e0:	693a      	ldr	r2, [r7, #16]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80046ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	031b      	lsls	r3, r3, #12
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004700:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	011b      	lsls	r3, r3, #4
 8004706:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	697a      	ldr	r2, [r7, #20]
 800471a:	621a      	str	r2, [r3, #32]
}
 800471c:	bf00      	nop
 800471e:	371c      	adds	r7, #28
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004728:	b480      	push	{r7}
 800472a:	b087      	sub	sp, #28
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	6a1b      	ldr	r3, [r3, #32]
 8004738:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6a1b      	ldr	r3, [r3, #32]
 800473e:	f023 0210 	bic.w	r2, r3, #16
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	031b      	lsls	r3, r3, #12
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	4313      	orrs	r3, r2
 800475c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004764:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	011b      	lsls	r3, r3, #4
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	4313      	orrs	r3, r2
 800476e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	693a      	ldr	r2, [r7, #16]
 8004774:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	621a      	str	r2, [r3, #32]
}
 800477c:	bf00      	nop
 800477e:	371c      	adds	r7, #28
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004788:	b480      	push	{r7}
 800478a:	b087      	sub	sp, #28
 800478c:	af00      	add	r7, sp, #0
 800478e:	60f8      	str	r0, [r7, #12]
 8004790:	60b9      	str	r1, [r7, #8]
 8004792:	607a      	str	r2, [r7, #4]
 8004794:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	69db      	ldr	r3, [r3, #28]
 80047ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	f023 0303 	bic.w	r3, r3, #3
 80047b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80047b6:	693a      	ldr	r2, [r7, #16]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80047d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	021b      	lsls	r3, r3, #8
 80047de:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	693a      	ldr	r2, [r7, #16]
 80047ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	621a      	str	r2, [r3, #32]
}
 80047f4:	bf00      	nop
 80047f6:	371c      	adds	r7, #28
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6a1b      	ldr	r3, [r3, #32]
 8004812:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a1b      	ldr	r3, [r3, #32]
 8004818:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	69db      	ldr	r3, [r3, #28]
 8004824:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800482c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	021b      	lsls	r3, r3, #8
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	4313      	orrs	r3, r2
 8004836:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800483e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	031b      	lsls	r3, r3, #12
 8004844:	b29b      	uxth	r3, r3
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4313      	orrs	r3, r2
 800484a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004852:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	031b      	lsls	r3, r3, #12
 8004858:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	4313      	orrs	r3, r2
 8004860:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	621a      	str	r2, [r3, #32]
}
 800486e:	bf00      	nop
 8004870:	371c      	adds	r7, #28
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr

0800487a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800487a:	b480      	push	{r7}
 800487c:	b085      	sub	sp, #20
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
 8004882:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004890:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004892:	683a      	ldr	r2, [r7, #0]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	4313      	orrs	r3, r2
 8004898:	f043 0307 	orr.w	r3, r3, #7
 800489c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	609a      	str	r2, [r3, #8]
}
 80048a4:	bf00      	nop
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b087      	sub	sp, #28
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
 80048bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	021a      	lsls	r2, r3, #8
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	697a      	ldr	r2, [r7, #20]
 80048da:	4313      	orrs	r3, r2
 80048dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	609a      	str	r2, [r3, #8]
}
 80048e4:	bf00      	nop
 80048e6:	371c      	adds	r7, #28
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f003 031f 	and.w	r3, r3, #31
 8004902:	2201      	movs	r2, #1
 8004904:	fa02 f303 	lsl.w	r3, r2, r3
 8004908:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a1a      	ldr	r2, [r3, #32]
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	43db      	mvns	r3, r3
 8004912:	401a      	ands	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	6a1a      	ldr	r2, [r3, #32]
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	f003 031f 	and.w	r3, r3, #31
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	fa01 f303 	lsl.w	r3, r1, r3
 8004928:	431a      	orrs	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	621a      	str	r2, [r3, #32]
}
 800492e:	bf00      	nop
 8004930:	371c      	adds	r7, #28
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800494c:	2b01      	cmp	r3, #1
 800494e:	d101      	bne.n	8004954 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004950:	2302      	movs	r3, #2
 8004952:	e050      	b.n	80049f6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2202      	movs	r2, #2
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800497a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a1c      	ldr	r2, [pc, #112]	@ (8004a04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004994:	4293      	cmp	r3, r2
 8004996:	d018      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049a0:	d013      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a18      	ldr	r2, [pc, #96]	@ (8004a08 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d00e      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a16      	ldr	r2, [pc, #88]	@ (8004a0c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d009      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a15      	ldr	r2, [pc, #84]	@ (8004a10 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d004      	beq.n	80049ca <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a13      	ldr	r2, [pc, #76]	@ (8004a14 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d10c      	bne.n	80049e4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	68ba      	ldr	r2, [r7, #8]
 80049d8:	4313      	orrs	r3, r2
 80049da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40010000 	.word	0x40010000
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800
 8004a10:	40000c00 	.word	0x40000c00
 8004a14:	40014000 	.word	0x40014000

08004a18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a34:	bf00      	nop
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d101      	bne.n	8004a52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	e042      	b.n	8004ad8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a58:	b2db      	uxtb	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d106      	bne.n	8004a6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fc ffc6 	bl	80019f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2224      	movs	r2, #36	@ 0x24
 8004a70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	68da      	ldr	r2, [r3, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 fddd 	bl	8005644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004a98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	695a      	ldr	r2, [r3, #20]
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004aa8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68da      	ldr	r2, [r3, #12]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004ab8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2200      	movs	r2, #0
 8004abe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004ad6:	2300      	movs	r3, #0
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3708      	adds	r7, #8
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}

08004ae0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	@ 0x28
 8004ae4:	af02      	add	r7, sp, #8
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	603b      	str	r3, [r7, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004af0:	2300      	movs	r3, #0
 8004af2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d175      	bne.n	8004bec <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <HAL_UART_Transmit+0x2c>
 8004b06:	88fb      	ldrh	r3, [r7, #6]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e06e      	b.n	8004bee <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2221      	movs	r2, #33	@ 0x21
 8004b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b1e:	f7fd fab3 	bl	8002088 <HAL_GetTick>
 8004b22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	88fa      	ldrh	r2, [r7, #6]
 8004b28:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	88fa      	ldrh	r2, [r7, #6]
 8004b2e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b38:	d108      	bne.n	8004b4c <HAL_UART_Transmit+0x6c>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	691b      	ldr	r3, [r3, #16]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d104      	bne.n	8004b4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b42:	2300      	movs	r3, #0
 8004b44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	61bb      	str	r3, [r7, #24]
 8004b4a:	e003      	b.n	8004b54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b50:	2300      	movs	r3, #0
 8004b52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b54:	e02e      	b.n	8004bb4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	9300      	str	r3, [sp, #0]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	2180      	movs	r1, #128	@ 0x80
 8004b60:	68f8      	ldr	r0, [r7, #12]
 8004b62:	f000 fb41 	bl	80051e8 <UART_WaitOnFlagUntilTimeout>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d005      	beq.n	8004b78 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2220      	movs	r2, #32
 8004b70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e03a      	b.n	8004bee <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d10b      	bne.n	8004b96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b7e:	69bb      	ldr	r3, [r7, #24]
 8004b80:	881b      	ldrh	r3, [r3, #0]
 8004b82:	461a      	mov	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b8c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	3302      	adds	r3, #2
 8004b92:	61bb      	str	r3, [r7, #24]
 8004b94:	e007      	b.n	8004ba6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	781a      	ldrb	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	3301      	adds	r3, #1
 8004ba4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	3b01      	subs	r3, #1
 8004bae:	b29a      	uxth	r2, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d1cb      	bne.n	8004b56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	2140      	movs	r1, #64	@ 0x40
 8004bc8:	68f8      	ldr	r0, [r7, #12]
 8004bca:	f000 fb0d 	bl	80051e8 <UART_WaitOnFlagUntilTimeout>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d005      	beq.n	8004be0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004bdc:	2303      	movs	r3, #3
 8004bde:	e006      	b.n	8004bee <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004be8:	2300      	movs	r3, #0
 8004bea:	e000      	b.n	8004bee <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004bec:	2302      	movs	r3, #2
  }
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3720      	adds	r7, #32
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}

08004bf6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b084      	sub	sp, #16
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	60f8      	str	r0, [r7, #12]
 8004bfe:	60b9      	str	r1, [r7, #8]
 8004c00:	4613      	mov	r3, r2
 8004c02:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	2b20      	cmp	r3, #32
 8004c0e:	d112      	bne.n	8004c36 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d002      	beq.n	8004c1c <HAL_UART_Receive_IT+0x26>
 8004c16:	88fb      	ldrh	r3, [r7, #6]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d101      	bne.n	8004c20 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e00b      	b.n	8004c38 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	68b9      	ldr	r1, [r7, #8]
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	f000 fb34 	bl	800529a <UART_Start_Receive_IT>
 8004c32:	4603      	mov	r3, r0
 8004c34:	e000      	b.n	8004c38 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004c36:	2302      	movs	r3, #2
  }
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b0ba      	sub	sp, #232	@ 0xe8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004c66:	2300      	movs	r3, #0
 8004c68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c76:	f003 030f 	and.w	r3, r3, #15
 8004c7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004c7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d10f      	bne.n	8004ca6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d009      	beq.n	8004ca6 <HAL_UART_IRQHandler+0x66>
 8004c92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fc11 	bl	80054c6 <UART_Receive_IT>
      return;
 8004ca4:	e273      	b.n	800518e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ca6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	f000 80de 	beq.w	8004e6c <HAL_UART_IRQHandler+0x22c>
 8004cb0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d106      	bne.n	8004cca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cc0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f000 80d1 	beq.w	8004e6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00b      	beq.n	8004cee <HAL_UART_IRQHandler+0xae>
 8004cd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d005      	beq.n	8004cee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ce6:	f043 0201 	orr.w	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00b      	beq.n	8004d12 <HAL_UART_IRQHandler+0xd2>
 8004cfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cfe:	f003 0301 	and.w	r3, r3, #1
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d005      	beq.n	8004d12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d0a:	f043 0202 	orr.w	r2, r3, #2
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00b      	beq.n	8004d36 <HAL_UART_IRQHandler+0xf6>
 8004d1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d2e:	f043 0204 	orr.w	r2, r3, #4
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d011      	beq.n	8004d66 <HAL_UART_IRQHandler+0x126>
 8004d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d46:	f003 0320 	and.w	r3, r3, #32
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d105      	bne.n	8004d5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d005      	beq.n	8004d66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d5e:	f043 0208 	orr.w	r2, r3, #8
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f000 820a 	beq.w	8005184 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d74:	f003 0320 	and.w	r3, r3, #32
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d008      	beq.n	8004d8e <HAL_UART_IRQHandler+0x14e>
 8004d7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d80:	f003 0320 	and.w	r3, r3, #32
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 fb9c 	bl	80054c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	695b      	ldr	r3, [r3, #20]
 8004d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d98:	2b40      	cmp	r3, #64	@ 0x40
 8004d9a:	bf0c      	ite	eq
 8004d9c:	2301      	moveq	r3, #1
 8004d9e:	2300      	movne	r3, #0
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d103      	bne.n	8004dba <HAL_UART_IRQHandler+0x17a>
 8004db2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d04f      	beq.n	8004e5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 faa7 	bl	800530e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dca:	2b40      	cmp	r3, #64	@ 0x40
 8004dcc:	d141      	bne.n	8004e52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	3314      	adds	r3, #20
 8004dd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ddc:	e853 3f00 	ldrex	r3, [r3]
 8004de0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004de4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004de8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004dec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	3314      	adds	r3, #20
 8004df6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004dfa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004dfe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004e06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004e0a:	e841 2300 	strex	r3, r2, [r1]
 8004e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004e12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d1d9      	bne.n	8004dce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d013      	beq.n	8004e4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e26:	4a8a      	ldr	r2, [pc, #552]	@ (8005050 <HAL_UART_IRQHandler+0x410>)
 8004e28:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fd fa88 	bl	8002344 <HAL_DMA_Abort_IT>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d016      	beq.n	8004e68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004e44:	4610      	mov	r0, r2
 8004e46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e48:	e00e      	b.n	8004e68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f9b6 	bl	80051bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e50:	e00a      	b.n	8004e68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 f9b2 	bl	80051bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e58:	e006      	b.n	8004e68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f000 f9ae 	bl	80051bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004e66:	e18d      	b.n	8005184 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e68:	bf00      	nop
    return;
 8004e6a:	e18b      	b.n	8005184 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	f040 8167 	bne.w	8005144 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e7a:	f003 0310 	and.w	r3, r3, #16
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	f000 8160 	beq.w	8005144 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e88:	f003 0310 	and.w	r3, r3, #16
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 8159 	beq.w	8005144 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e92:	2300      	movs	r3, #0
 8004e94:	60bb      	str	r3, [r7, #8]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	60bb      	str	r3, [r7, #8]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	60bb      	str	r3, [r7, #8]
 8004ea6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb2:	2b40      	cmp	r3, #64	@ 0x40
 8004eb4:	f040 80ce 	bne.w	8005054 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004ec4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	f000 80a9 	beq.w	8005020 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ed2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	f080 80a2 	bcs.w	8005020 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ee2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eee:	f000 8088 	beq.w	8005002 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	330c      	adds	r3, #12
 8004ef8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f00:	e853 3f00 	ldrex	r3, [r3]
 8004f04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004f08:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f10:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	330c      	adds	r3, #12
 8004f1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004f1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f26:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004f2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f2e:	e841 2300 	strex	r3, r2, [r1]
 8004f32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004f36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1d9      	bne.n	8004ef2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	3314      	adds	r3, #20
 8004f44:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f48:	e853 3f00 	ldrex	r3, [r3]
 8004f4c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f50:	f023 0301 	bic.w	r3, r3, #1
 8004f54:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	3314      	adds	r3, #20
 8004f5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004f62:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004f66:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004f6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004f6e:	e841 2300 	strex	r3, r2, [r1]
 8004f72:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004f74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1e1      	bne.n	8004f3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	3314      	adds	r3, #20
 8004f80:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f84:	e853 3f00 	ldrex	r3, [r3]
 8004f88:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004f8a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004f8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	3314      	adds	r3, #20
 8004f9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004f9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004fa0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004fa4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004fa6:	e841 2300 	strex	r3, r2, [r1]
 8004faa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004fac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1e3      	bne.n	8004f7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	330c      	adds	r3, #12
 8004fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fca:	e853 3f00 	ldrex	r3, [r3]
 8004fce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004fd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fd2:	f023 0310 	bic.w	r3, r3, #16
 8004fd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	330c      	adds	r3, #12
 8004fe0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004fe4:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004fe6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004fea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004fec:	e841 2300 	strex	r3, r2, [r1]
 8004ff0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ff2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1e3      	bne.n	8004fc0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f7fd f931 	bl	8002264 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2202      	movs	r2, #2
 8005006:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005010:	b29b      	uxth	r3, r3
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	b29b      	uxth	r3, r3
 8005016:	4619      	mov	r1, r3
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f000 f8d9 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800501e:	e0b3      	b.n	8005188 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005024:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005028:	429a      	cmp	r2, r3
 800502a:	f040 80ad 	bne.w	8005188 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005032:	69db      	ldr	r3, [r3, #28]
 8005034:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005038:	f040 80a6 	bne.w	8005188 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2202      	movs	r2, #2
 8005040:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005046:	4619      	mov	r1, r3
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 f8c1 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
      return;
 800504e:	e09b      	b.n	8005188 <HAL_UART_IRQHandler+0x548>
 8005050:	080053d5 	.word	0x080053d5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800505c:	b29b      	uxth	r3, r3
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005068:	b29b      	uxth	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	f000 808e 	beq.w	800518c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005070:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 8089 	beq.w	800518c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	330c      	adds	r3, #12
 8005080:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005084:	e853 3f00 	ldrex	r3, [r3]
 8005088:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800508a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800508c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005090:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	330c      	adds	r3, #12
 800509a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800509e:	647a      	str	r2, [r7, #68]	@ 0x44
 80050a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050a6:	e841 2300 	strex	r3, r2, [r1]
 80050aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d1e3      	bne.n	800507a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	3314      	adds	r3, #20
 80050b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	e853 3f00 	ldrex	r3, [r3]
 80050c0:	623b      	str	r3, [r7, #32]
   return(result);
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	f023 0301 	bic.w	r3, r3, #1
 80050c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	3314      	adds	r3, #20
 80050d2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80050d6:	633a      	str	r2, [r7, #48]	@ 0x30
 80050d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050de:	e841 2300 	strex	r3, r2, [r1]
 80050e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1e3      	bne.n	80050b2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2220      	movs	r2, #32
 80050ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	2200      	movs	r2, #0
 80050f6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	330c      	adds	r3, #12
 80050fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	e853 3f00 	ldrex	r3, [r3]
 8005106:	60fb      	str	r3, [r7, #12]
   return(result);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	f023 0310 	bic.w	r3, r3, #16
 800510e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	330c      	adds	r3, #12
 8005118:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800511c:	61fa      	str	r2, [r7, #28]
 800511e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005120:	69b9      	ldr	r1, [r7, #24]
 8005122:	69fa      	ldr	r2, [r7, #28]
 8005124:	e841 2300 	strex	r3, r2, [r1]
 8005128:	617b      	str	r3, [r7, #20]
   return(result);
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d1e3      	bne.n	80050f8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005136:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800513a:	4619      	mov	r1, r3
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f847 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005142:	e023      	b.n	800518c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005148:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800514c:	2b00      	cmp	r3, #0
 800514e:	d009      	beq.n	8005164 <HAL_UART_IRQHandler+0x524>
 8005150:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005154:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005158:	2b00      	cmp	r3, #0
 800515a:	d003      	beq.n	8005164 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800515c:	6878      	ldr	r0, [r7, #4]
 800515e:	f000 f94a 	bl	80053f6 <UART_Transmit_IT>
    return;
 8005162:	e014      	b.n	800518e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005164:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00e      	beq.n	800518e <HAL_UART_IRQHandler+0x54e>
 8005170:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005178:	2b00      	cmp	r3, #0
 800517a:	d008      	beq.n	800518e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800517c:	6878      	ldr	r0, [r7, #4]
 800517e:	f000 f98a 	bl	8005496 <UART_EndTransmit_IT>
    return;
 8005182:	e004      	b.n	800518e <HAL_UART_IRQHandler+0x54e>
    return;
 8005184:	bf00      	nop
 8005186:	e002      	b.n	800518e <HAL_UART_IRQHandler+0x54e>
      return;
 8005188:	bf00      	nop
 800518a:	e000      	b.n	800518e <HAL_UART_IRQHandler+0x54e>
      return;
 800518c:	bf00      	nop
  }
}
 800518e:	37e8      	adds	r7, #232	@ 0xe8
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800519c:	bf00      	nop
 800519e:	370c      	adds	r7, #12
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b083      	sub	sp, #12
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80051b0:	bf00      	nop
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051c4:	bf00      	nop
 80051c6:	370c      	adds	r7, #12
 80051c8:	46bd      	mov	sp, r7
 80051ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ce:	4770      	bx	lr

080051d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	460b      	mov	r3, r1
 80051da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr

080051e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	603b      	str	r3, [r7, #0]
 80051f4:	4613      	mov	r3, r2
 80051f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051f8:	e03b      	b.n	8005272 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051fa:	6a3b      	ldr	r3, [r7, #32]
 80051fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005200:	d037      	beq.n	8005272 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005202:	f7fc ff41 	bl	8002088 <HAL_GetTick>
 8005206:	4602      	mov	r2, r0
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	1ad3      	subs	r3, r2, r3
 800520c:	6a3a      	ldr	r2, [r7, #32]
 800520e:	429a      	cmp	r2, r3
 8005210:	d302      	bcc.n	8005218 <UART_WaitOnFlagUntilTimeout+0x30>
 8005212:	6a3b      	ldr	r3, [r7, #32]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005218:	2303      	movs	r3, #3
 800521a:	e03a      	b.n	8005292 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f003 0304 	and.w	r3, r3, #4
 8005226:	2b00      	cmp	r3, #0
 8005228:	d023      	beq.n	8005272 <UART_WaitOnFlagUntilTimeout+0x8a>
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2b80      	cmp	r3, #128	@ 0x80
 800522e:	d020      	beq.n	8005272 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	2b40      	cmp	r3, #64	@ 0x40
 8005234:	d01d      	beq.n	8005272 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0308 	and.w	r3, r3, #8
 8005240:	2b08      	cmp	r3, #8
 8005242:	d116      	bne.n	8005272 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	617b      	str	r3, [r7, #20]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f857 	bl	800530e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2208      	movs	r2, #8
 8005264:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e00f      	b.n	8005292 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	4013      	ands	r3, r2
 800527c:	68ba      	ldr	r2, [r7, #8]
 800527e:	429a      	cmp	r2, r3
 8005280:	bf0c      	ite	eq
 8005282:	2301      	moveq	r3, #1
 8005284:	2300      	movne	r3, #0
 8005286:	b2db      	uxtb	r3, r3
 8005288:	461a      	mov	r2, r3
 800528a:	79fb      	ldrb	r3, [r7, #7]
 800528c:	429a      	cmp	r2, r3
 800528e:	d0b4      	beq.n	80051fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3718      	adds	r7, #24
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}

0800529a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800529a:	b480      	push	{r7}
 800529c:	b085      	sub	sp, #20
 800529e:	af00      	add	r7, sp, #0
 80052a0:	60f8      	str	r0, [r7, #12]
 80052a2:	60b9      	str	r1, [r7, #8]
 80052a4:	4613      	mov	r3, r2
 80052a6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	88fa      	ldrh	r2, [r7, #6]
 80052b2:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2222      	movs	r2, #34	@ 0x22
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	691b      	ldr	r3, [r3, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d007      	beq.n	80052e0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052de:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	695a      	ldr	r2, [r3, #20]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0201 	orr.w	r2, r2, #1
 80052ee:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0220 	orr.w	r2, r2, #32
 80052fe:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005300:	2300      	movs	r3, #0
}
 8005302:	4618      	mov	r0, r3
 8005304:	3714      	adds	r7, #20
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800530e:	b480      	push	{r7}
 8005310:	b095      	sub	sp, #84	@ 0x54
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	330c      	adds	r3, #12
 800531c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005320:	e853 3f00 	ldrex	r3, [r3]
 8005324:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005328:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800532c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	330c      	adds	r3, #12
 8005334:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005336:	643a      	str	r2, [r7, #64]	@ 0x40
 8005338:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800533a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800533c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800533e:	e841 2300 	strex	r3, r2, [r1]
 8005342:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1e5      	bne.n	8005316 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	3314      	adds	r3, #20
 8005350:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005352:	6a3b      	ldr	r3, [r7, #32]
 8005354:	e853 3f00 	ldrex	r3, [r3]
 8005358:	61fb      	str	r3, [r7, #28]
   return(result);
 800535a:	69fb      	ldr	r3, [r7, #28]
 800535c:	f023 0301 	bic.w	r3, r3, #1
 8005360:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	3314      	adds	r3, #20
 8005368:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800536a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800536c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005370:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005372:	e841 2300 	strex	r3, r2, [r1]
 8005376:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005378:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537a:	2b00      	cmp	r3, #0
 800537c:	d1e5      	bne.n	800534a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005382:	2b01      	cmp	r3, #1
 8005384:	d119      	bne.n	80053ba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	330c      	adds	r3, #12
 800538c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	e853 3f00 	ldrex	r3, [r3]
 8005394:	60bb      	str	r3, [r7, #8]
   return(result);
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f023 0310 	bic.w	r3, r3, #16
 800539c:	647b      	str	r3, [r7, #68]	@ 0x44
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	330c      	adds	r3, #12
 80053a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053a6:	61ba      	str	r2, [r7, #24]
 80053a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053aa:	6979      	ldr	r1, [r7, #20]
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	e841 2300 	strex	r3, r2, [r1]
 80053b2:	613b      	str	r3, [r7, #16]
   return(result);
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1e5      	bne.n	8005386 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2220      	movs	r2, #32
 80053be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80053c8:	bf00      	nop
 80053ca:	3754      	adds	r7, #84	@ 0x54
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f7ff fee7 	bl	80051bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80053ee:	bf00      	nop
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b085      	sub	sp, #20
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b21      	cmp	r3, #33	@ 0x21
 8005408:	d13e      	bne.n	8005488 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005412:	d114      	bne.n	800543e <UART_Transmit_IT+0x48>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d110      	bne.n	800543e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a1b      	ldr	r3, [r3, #32]
 8005420:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	881b      	ldrh	r3, [r3, #0]
 8005426:	461a      	mov	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005430:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a1b      	ldr	r3, [r3, #32]
 8005436:	1c9a      	adds	r2, r3, #2
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	621a      	str	r2, [r3, #32]
 800543c:	e008      	b.n	8005450 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a1b      	ldr	r3, [r3, #32]
 8005442:	1c59      	adds	r1, r3, #1
 8005444:	687a      	ldr	r2, [r7, #4]
 8005446:	6211      	str	r1, [r2, #32]
 8005448:	781a      	ldrb	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005454:	b29b      	uxth	r3, r3
 8005456:	3b01      	subs	r3, #1
 8005458:	b29b      	uxth	r3, r3
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	4619      	mov	r1, r3
 800545e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005460:	2b00      	cmp	r3, #0
 8005462:	d10f      	bne.n	8005484 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	68da      	ldr	r2, [r3, #12]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005472:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005482:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005484:	2300      	movs	r3, #0
 8005486:	e000      	b.n	800548a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005488:	2302      	movs	r3, #2
  }
}
 800548a:	4618      	mov	r0, r3
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr

08005496 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b082      	sub	sp, #8
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80054b6:	6878      	ldr	r0, [r7, #4]
 80054b8:	f7ff fe6c 	bl	8005194 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b08c      	sub	sp, #48	@ 0x30
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80054ce:	2300      	movs	r3, #0
 80054d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80054d2:	2300      	movs	r3, #0
 80054d4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2b22      	cmp	r3, #34	@ 0x22
 80054e0:	f040 80aa 	bne.w	8005638 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ec:	d115      	bne.n	800551a <UART_Receive_IT+0x54>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d111      	bne.n	800551a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	b29b      	uxth	r3, r3
 8005504:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005508:	b29a      	uxth	r2, r3
 800550a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005512:	1c9a      	adds	r2, r3, #2
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	629a      	str	r2, [r3, #40]	@ 0x28
 8005518:	e024      	b.n	8005564 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800551e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005528:	d007      	beq.n	800553a <UART_Receive_IT+0x74>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10a      	bne.n	8005548 <UART_Receive_IT+0x82>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	b2da      	uxtb	r2, r3
 8005542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005544:	701a      	strb	r2, [r3, #0]
 8005546:	e008      	b.n	800555a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	b2db      	uxtb	r3, r3
 8005550:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005554:	b2da      	uxtb	r2, r3
 8005556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005558:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005568:	b29b      	uxth	r3, r3
 800556a:	3b01      	subs	r3, #1
 800556c:	b29b      	uxth	r3, r3
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	4619      	mov	r1, r3
 8005572:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005574:	2b00      	cmp	r3, #0
 8005576:	d15d      	bne.n	8005634 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68da      	ldr	r2, [r3, #12]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 0220 	bic.w	r2, r2, #32
 8005586:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005596:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	695a      	ldr	r2, [r3, #20]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0201 	bic.w	r2, r2, #1
 80055a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2220      	movs	r2, #32
 80055ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ba:	2b01      	cmp	r3, #1
 80055bc:	d135      	bne.n	800562a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2200      	movs	r2, #0
 80055c2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	330c      	adds	r3, #12
 80055ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	e853 3f00 	ldrex	r3, [r3]
 80055d2:	613b      	str	r3, [r7, #16]
   return(result);
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	f023 0310 	bic.w	r3, r3, #16
 80055da:	627b      	str	r3, [r7, #36]	@ 0x24
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	330c      	adds	r3, #12
 80055e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055e4:	623a      	str	r2, [r7, #32]
 80055e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055e8:	69f9      	ldr	r1, [r7, #28]
 80055ea:	6a3a      	ldr	r2, [r7, #32]
 80055ec:	e841 2300 	strex	r3, r2, [r1]
 80055f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d1e5      	bne.n	80055c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0310 	and.w	r3, r3, #16
 8005602:	2b10      	cmp	r3, #16
 8005604:	d10a      	bne.n	800561c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005606:	2300      	movs	r3, #0
 8005608:	60fb      	str	r3, [r7, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	60fb      	str	r3, [r7, #12]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	60fb      	str	r3, [r7, #12]
 800561a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005620:	4619      	mov	r1, r3
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7ff fdd4 	bl	80051d0 <HAL_UARTEx_RxEventCallback>
 8005628:	e002      	b.n	8005630 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f7ff fdbc 	bl	80051a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005630:	2300      	movs	r3, #0
 8005632:	e002      	b.n	800563a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005634:	2300      	movs	r3, #0
 8005636:	e000      	b.n	800563a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005638:	2302      	movs	r3, #2
  }
}
 800563a:	4618      	mov	r0, r3
 800563c:	3730      	adds	r7, #48	@ 0x30
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
	...

08005644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005648:	b0c0      	sub	sp, #256	@ 0x100
 800564a:	af00      	add	r7, sp, #0
 800564c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	691b      	ldr	r3, [r3, #16]
 8005658:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800565c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005660:	68d9      	ldr	r1, [r3, #12]
 8005662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	ea40 0301 	orr.w	r3, r0, r1
 800566c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800566e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	431a      	orrs	r2, r3
 800567c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	431a      	orrs	r2, r3
 8005684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005688:	69db      	ldr	r3, [r3, #28]
 800568a:	4313      	orrs	r3, r2
 800568c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800569c:	f021 010c 	bic.w	r1, r1, #12
 80056a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80056aa:	430b      	orrs	r3, r1
 80056ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80056ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056be:	6999      	ldr	r1, [r3, #24]
 80056c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	ea40 0301 	orr.w	r3, r0, r1
 80056ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	4b8f      	ldr	r3, [pc, #572]	@ (8005910 <UART_SetConfig+0x2cc>)
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d005      	beq.n	80056e4 <UART_SetConfig+0xa0>
 80056d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	4b8d      	ldr	r3, [pc, #564]	@ (8005914 <UART_SetConfig+0x2d0>)
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d104      	bne.n	80056ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056e4:	f7fd fdce 	bl	8003284 <HAL_RCC_GetPCLK2Freq>
 80056e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056ec:	e003      	b.n	80056f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056ee:	f7fd fdb5 	bl	800325c <HAL_RCC_GetPCLK1Freq>
 80056f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005700:	f040 810c 	bne.w	800591c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005708:	2200      	movs	r2, #0
 800570a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800570e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005712:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005716:	4622      	mov	r2, r4
 8005718:	462b      	mov	r3, r5
 800571a:	1891      	adds	r1, r2, r2
 800571c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800571e:	415b      	adcs	r3, r3
 8005720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005722:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005726:	4621      	mov	r1, r4
 8005728:	eb12 0801 	adds.w	r8, r2, r1
 800572c:	4629      	mov	r1, r5
 800572e:	eb43 0901 	adc.w	r9, r3, r1
 8005732:	f04f 0200 	mov.w	r2, #0
 8005736:	f04f 0300 	mov.w	r3, #0
 800573a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800573e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005746:	4690      	mov	r8, r2
 8005748:	4699      	mov	r9, r3
 800574a:	4623      	mov	r3, r4
 800574c:	eb18 0303 	adds.w	r3, r8, r3
 8005750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005754:	462b      	mov	r3, r5
 8005756:	eb49 0303 	adc.w	r3, r9, r3
 800575a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800575e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800576a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800576e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005772:	460b      	mov	r3, r1
 8005774:	18db      	adds	r3, r3, r3
 8005776:	653b      	str	r3, [r7, #80]	@ 0x50
 8005778:	4613      	mov	r3, r2
 800577a:	eb42 0303 	adc.w	r3, r2, r3
 800577e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005780:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005784:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005788:	f7fb fa16 	bl	8000bb8 <__aeabi_uldivmod>
 800578c:	4602      	mov	r2, r0
 800578e:	460b      	mov	r3, r1
 8005790:	4b61      	ldr	r3, [pc, #388]	@ (8005918 <UART_SetConfig+0x2d4>)
 8005792:	fba3 2302 	umull	r2, r3, r3, r2
 8005796:	095b      	lsrs	r3, r3, #5
 8005798:	011c      	lsls	r4, r3, #4
 800579a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800579e:	2200      	movs	r2, #0
 80057a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80057a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80057a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80057ac:	4642      	mov	r2, r8
 80057ae:	464b      	mov	r3, r9
 80057b0:	1891      	adds	r1, r2, r2
 80057b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80057b4:	415b      	adcs	r3, r3
 80057b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80057bc:	4641      	mov	r1, r8
 80057be:	eb12 0a01 	adds.w	sl, r2, r1
 80057c2:	4649      	mov	r1, r9
 80057c4:	eb43 0b01 	adc.w	fp, r3, r1
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057dc:	4692      	mov	sl, r2
 80057de:	469b      	mov	fp, r3
 80057e0:	4643      	mov	r3, r8
 80057e2:	eb1a 0303 	adds.w	r3, sl, r3
 80057e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057ea:	464b      	mov	r3, r9
 80057ec:	eb4b 0303 	adc.w	r3, fp, r3
 80057f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005800:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005804:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005808:	460b      	mov	r3, r1
 800580a:	18db      	adds	r3, r3, r3
 800580c:	643b      	str	r3, [r7, #64]	@ 0x40
 800580e:	4613      	mov	r3, r2
 8005810:	eb42 0303 	adc.w	r3, r2, r3
 8005814:	647b      	str	r3, [r7, #68]	@ 0x44
 8005816:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800581a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800581e:	f7fb f9cb 	bl	8000bb8 <__aeabi_uldivmod>
 8005822:	4602      	mov	r2, r0
 8005824:	460b      	mov	r3, r1
 8005826:	4611      	mov	r1, r2
 8005828:	4b3b      	ldr	r3, [pc, #236]	@ (8005918 <UART_SetConfig+0x2d4>)
 800582a:	fba3 2301 	umull	r2, r3, r3, r1
 800582e:	095b      	lsrs	r3, r3, #5
 8005830:	2264      	movs	r2, #100	@ 0x64
 8005832:	fb02 f303 	mul.w	r3, r2, r3
 8005836:	1acb      	subs	r3, r1, r3
 8005838:	00db      	lsls	r3, r3, #3
 800583a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800583e:	4b36      	ldr	r3, [pc, #216]	@ (8005918 <UART_SetConfig+0x2d4>)
 8005840:	fba3 2302 	umull	r2, r3, r3, r2
 8005844:	095b      	lsrs	r3, r3, #5
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800584c:	441c      	add	r4, r3
 800584e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005852:	2200      	movs	r2, #0
 8005854:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005858:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800585c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005860:	4642      	mov	r2, r8
 8005862:	464b      	mov	r3, r9
 8005864:	1891      	adds	r1, r2, r2
 8005866:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005868:	415b      	adcs	r3, r3
 800586a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800586c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005870:	4641      	mov	r1, r8
 8005872:	1851      	adds	r1, r2, r1
 8005874:	6339      	str	r1, [r7, #48]	@ 0x30
 8005876:	4649      	mov	r1, r9
 8005878:	414b      	adcs	r3, r1
 800587a:	637b      	str	r3, [r7, #52]	@ 0x34
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005888:	4659      	mov	r1, fp
 800588a:	00cb      	lsls	r3, r1, #3
 800588c:	4651      	mov	r1, sl
 800588e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005892:	4651      	mov	r1, sl
 8005894:	00ca      	lsls	r2, r1, #3
 8005896:	4610      	mov	r0, r2
 8005898:	4619      	mov	r1, r3
 800589a:	4603      	mov	r3, r0
 800589c:	4642      	mov	r2, r8
 800589e:	189b      	adds	r3, r3, r2
 80058a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058a4:	464b      	mov	r3, r9
 80058a6:	460a      	mov	r2, r1
 80058a8:	eb42 0303 	adc.w	r3, r2, r3
 80058ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b4:	685b      	ldr	r3, [r3, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80058bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80058c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80058c4:	460b      	mov	r3, r1
 80058c6:	18db      	adds	r3, r3, r3
 80058c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058ca:	4613      	mov	r3, r2
 80058cc:	eb42 0303 	adc.w	r3, r2, r3
 80058d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058da:	f7fb f96d 	bl	8000bb8 <__aeabi_uldivmod>
 80058de:	4602      	mov	r2, r0
 80058e0:	460b      	mov	r3, r1
 80058e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005918 <UART_SetConfig+0x2d4>)
 80058e4:	fba3 1302 	umull	r1, r3, r3, r2
 80058e8:	095b      	lsrs	r3, r3, #5
 80058ea:	2164      	movs	r1, #100	@ 0x64
 80058ec:	fb01 f303 	mul.w	r3, r1, r3
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	00db      	lsls	r3, r3, #3
 80058f4:	3332      	adds	r3, #50	@ 0x32
 80058f6:	4a08      	ldr	r2, [pc, #32]	@ (8005918 <UART_SetConfig+0x2d4>)
 80058f8:	fba2 2303 	umull	r2, r3, r2, r3
 80058fc:	095b      	lsrs	r3, r3, #5
 80058fe:	f003 0207 	and.w	r2, r3, #7
 8005902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4422      	add	r2, r4
 800590a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800590c:	e106      	b.n	8005b1c <UART_SetConfig+0x4d8>
 800590e:	bf00      	nop
 8005910:	40011000 	.word	0x40011000
 8005914:	40011400 	.word	0x40011400
 8005918:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800591c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005920:	2200      	movs	r2, #0
 8005922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005926:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800592a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800592e:	4642      	mov	r2, r8
 8005930:	464b      	mov	r3, r9
 8005932:	1891      	adds	r1, r2, r2
 8005934:	6239      	str	r1, [r7, #32]
 8005936:	415b      	adcs	r3, r3
 8005938:	627b      	str	r3, [r7, #36]	@ 0x24
 800593a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800593e:	4641      	mov	r1, r8
 8005940:	1854      	adds	r4, r2, r1
 8005942:	4649      	mov	r1, r9
 8005944:	eb43 0501 	adc.w	r5, r3, r1
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	f04f 0300 	mov.w	r3, #0
 8005950:	00eb      	lsls	r3, r5, #3
 8005952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005956:	00e2      	lsls	r2, r4, #3
 8005958:	4614      	mov	r4, r2
 800595a:	461d      	mov	r5, r3
 800595c:	4643      	mov	r3, r8
 800595e:	18e3      	adds	r3, r4, r3
 8005960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005964:	464b      	mov	r3, r9
 8005966:	eb45 0303 	adc.w	r3, r5, r3
 800596a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800596e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800597a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800597e:	f04f 0200 	mov.w	r2, #0
 8005982:	f04f 0300 	mov.w	r3, #0
 8005986:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800598a:	4629      	mov	r1, r5
 800598c:	008b      	lsls	r3, r1, #2
 800598e:	4621      	mov	r1, r4
 8005990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005994:	4621      	mov	r1, r4
 8005996:	008a      	lsls	r2, r1, #2
 8005998:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800599c:	f7fb f90c 	bl	8000bb8 <__aeabi_uldivmod>
 80059a0:	4602      	mov	r2, r0
 80059a2:	460b      	mov	r3, r1
 80059a4:	4b60      	ldr	r3, [pc, #384]	@ (8005b28 <UART_SetConfig+0x4e4>)
 80059a6:	fba3 2302 	umull	r2, r3, r3, r2
 80059aa:	095b      	lsrs	r3, r3, #5
 80059ac:	011c      	lsls	r4, r3, #4
 80059ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059b2:	2200      	movs	r2, #0
 80059b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80059b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80059bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80059c0:	4642      	mov	r2, r8
 80059c2:	464b      	mov	r3, r9
 80059c4:	1891      	adds	r1, r2, r2
 80059c6:	61b9      	str	r1, [r7, #24]
 80059c8:	415b      	adcs	r3, r3
 80059ca:	61fb      	str	r3, [r7, #28]
 80059cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059d0:	4641      	mov	r1, r8
 80059d2:	1851      	adds	r1, r2, r1
 80059d4:	6139      	str	r1, [r7, #16]
 80059d6:	4649      	mov	r1, r9
 80059d8:	414b      	adcs	r3, r1
 80059da:	617b      	str	r3, [r7, #20]
 80059dc:	f04f 0200 	mov.w	r2, #0
 80059e0:	f04f 0300 	mov.w	r3, #0
 80059e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059e8:	4659      	mov	r1, fp
 80059ea:	00cb      	lsls	r3, r1, #3
 80059ec:	4651      	mov	r1, sl
 80059ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059f2:	4651      	mov	r1, sl
 80059f4:	00ca      	lsls	r2, r1, #3
 80059f6:	4610      	mov	r0, r2
 80059f8:	4619      	mov	r1, r3
 80059fa:	4603      	mov	r3, r0
 80059fc:	4642      	mov	r2, r8
 80059fe:	189b      	adds	r3, r3, r2
 8005a00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a04:	464b      	mov	r3, r9
 8005a06:	460a      	mov	r2, r1
 8005a08:	eb42 0303 	adc.w	r3, r2, r3
 8005a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005a1c:	f04f 0200 	mov.w	r2, #0
 8005a20:	f04f 0300 	mov.w	r3, #0
 8005a24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005a28:	4649      	mov	r1, r9
 8005a2a:	008b      	lsls	r3, r1, #2
 8005a2c:	4641      	mov	r1, r8
 8005a2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a32:	4641      	mov	r1, r8
 8005a34:	008a      	lsls	r2, r1, #2
 8005a36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a3a:	f7fb f8bd 	bl	8000bb8 <__aeabi_uldivmod>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4611      	mov	r1, r2
 8005a44:	4b38      	ldr	r3, [pc, #224]	@ (8005b28 <UART_SetConfig+0x4e4>)
 8005a46:	fba3 2301 	umull	r2, r3, r3, r1
 8005a4a:	095b      	lsrs	r3, r3, #5
 8005a4c:	2264      	movs	r2, #100	@ 0x64
 8005a4e:	fb02 f303 	mul.w	r3, r2, r3
 8005a52:	1acb      	subs	r3, r1, r3
 8005a54:	011b      	lsls	r3, r3, #4
 8005a56:	3332      	adds	r3, #50	@ 0x32
 8005a58:	4a33      	ldr	r2, [pc, #204]	@ (8005b28 <UART_SetConfig+0x4e4>)
 8005a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a64:	441c      	add	r4, r3
 8005a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a74:	4642      	mov	r2, r8
 8005a76:	464b      	mov	r3, r9
 8005a78:	1891      	adds	r1, r2, r2
 8005a7a:	60b9      	str	r1, [r7, #8]
 8005a7c:	415b      	adcs	r3, r3
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a84:	4641      	mov	r1, r8
 8005a86:	1851      	adds	r1, r2, r1
 8005a88:	6039      	str	r1, [r7, #0]
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	414b      	adcs	r3, r1
 8005a8e:	607b      	str	r3, [r7, #4]
 8005a90:	f04f 0200 	mov.w	r2, #0
 8005a94:	f04f 0300 	mov.w	r3, #0
 8005a98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a9c:	4659      	mov	r1, fp
 8005a9e:	00cb      	lsls	r3, r1, #3
 8005aa0:	4651      	mov	r1, sl
 8005aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005aa6:	4651      	mov	r1, sl
 8005aa8:	00ca      	lsls	r2, r1, #3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	4619      	mov	r1, r3
 8005aae:	4603      	mov	r3, r0
 8005ab0:	4642      	mov	r2, r8
 8005ab2:	189b      	adds	r3, r3, r2
 8005ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ab6:	464b      	mov	r3, r9
 8005ab8:	460a      	mov	r2, r1
 8005aba:	eb42 0303 	adc.w	r3, r2, r3
 8005abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005aca:	667a      	str	r2, [r7, #100]	@ 0x64
 8005acc:	f04f 0200 	mov.w	r2, #0
 8005ad0:	f04f 0300 	mov.w	r3, #0
 8005ad4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ad8:	4649      	mov	r1, r9
 8005ada:	008b      	lsls	r3, r1, #2
 8005adc:	4641      	mov	r1, r8
 8005ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ae2:	4641      	mov	r1, r8
 8005ae4:	008a      	lsls	r2, r1, #2
 8005ae6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005aea:	f7fb f865 	bl	8000bb8 <__aeabi_uldivmod>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b28 <UART_SetConfig+0x4e4>)
 8005af4:	fba3 1302 	umull	r1, r3, r3, r2
 8005af8:	095b      	lsrs	r3, r3, #5
 8005afa:	2164      	movs	r1, #100	@ 0x64
 8005afc:	fb01 f303 	mul.w	r3, r1, r3
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	011b      	lsls	r3, r3, #4
 8005b04:	3332      	adds	r3, #50	@ 0x32
 8005b06:	4a08      	ldr	r2, [pc, #32]	@ (8005b28 <UART_SetConfig+0x4e4>)
 8005b08:	fba2 2303 	umull	r2, r3, r2, r3
 8005b0c:	095b      	lsrs	r3, r3, #5
 8005b0e:	f003 020f 	and.w	r2, r3, #15
 8005b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	4422      	add	r2, r4
 8005b1a:	609a      	str	r2, [r3, #8]
}
 8005b1c:	bf00      	nop
 8005b1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005b22:	46bd      	mov	sp, r7
 8005b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b28:	51eb851f 	.word	0x51eb851f

08005b2c <__NVIC_SetPriority>:
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	4603      	mov	r3, r0
 8005b34:	6039      	str	r1, [r7, #0]
 8005b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	db0a      	blt.n	8005b56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	b2da      	uxtb	r2, r3
 8005b44:	490c      	ldr	r1, [pc, #48]	@ (8005b78 <__NVIC_SetPriority+0x4c>)
 8005b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b4a:	0112      	lsls	r2, r2, #4
 8005b4c:	b2d2      	uxtb	r2, r2
 8005b4e:	440b      	add	r3, r1
 8005b50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005b54:	e00a      	b.n	8005b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	b2da      	uxtb	r2, r3
 8005b5a:	4908      	ldr	r1, [pc, #32]	@ (8005b7c <__NVIC_SetPriority+0x50>)
 8005b5c:	79fb      	ldrb	r3, [r7, #7]
 8005b5e:	f003 030f 	and.w	r3, r3, #15
 8005b62:	3b04      	subs	r3, #4
 8005b64:	0112      	lsls	r2, r2, #4
 8005b66:	b2d2      	uxtb	r2, r2
 8005b68:	440b      	add	r3, r1
 8005b6a:	761a      	strb	r2, [r3, #24]
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	e000e100 	.word	0xe000e100
 8005b7c:	e000ed00 	.word	0xe000ed00

08005b80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005b80:	b580      	push	{r7, lr}
 8005b82:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005b84:	4b05      	ldr	r3, [pc, #20]	@ (8005b9c <SysTick_Handler+0x1c>)
 8005b86:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005b88:	f001 fd46 	bl	8007618 <xTaskGetSchedulerState>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d001      	beq.n	8005b96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005b92:	f002 fb41 	bl	8008218 <xPortSysTickHandler>
  }
}
 8005b96:	bf00      	nop
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	e000e010 	.word	0xe000e010

08005ba0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	f06f 0004 	mvn.w	r0, #4
 8005baa:	f7ff ffbf 	bl	8005b2c <__NVIC_SetPriority>
#endif
}
 8005bae:	bf00      	nop
 8005bb0:	bd80      	pop	{r7, pc}
	...

08005bb4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005bb4:	b480      	push	{r7}
 8005bb6:	b083      	sub	sp, #12
 8005bb8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bba:	f3ef 8305 	mrs	r3, IPSR
 8005bbe:	603b      	str	r3, [r7, #0]
  return(result);
 8005bc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005bc6:	f06f 0305 	mvn.w	r3, #5
 8005bca:	607b      	str	r3, [r7, #4]
 8005bcc:	e00c      	b.n	8005be8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005bce:	4b0a      	ldr	r3, [pc, #40]	@ (8005bf8 <osKernelInitialize+0x44>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d105      	bne.n	8005be2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005bd6:	4b08      	ldr	r3, [pc, #32]	@ (8005bf8 <osKernelInitialize+0x44>)
 8005bd8:	2201      	movs	r2, #1
 8005bda:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	607b      	str	r3, [r7, #4]
 8005be0:	e002      	b.n	8005be8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005be2:	f04f 33ff 	mov.w	r3, #4294967295
 8005be6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005be8:	687b      	ldr	r3, [r7, #4]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	200004dc 	.word	0x200004dc

08005bfc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c02:	f3ef 8305 	mrs	r3, IPSR
 8005c06:	603b      	str	r3, [r7, #0]
  return(result);
 8005c08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005c0e:	f06f 0305 	mvn.w	r3, #5
 8005c12:	607b      	str	r3, [r7, #4]
 8005c14:	e010      	b.n	8005c38 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005c16:	4b0b      	ldr	r3, [pc, #44]	@ (8005c44 <osKernelStart+0x48>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2b01      	cmp	r3, #1
 8005c1c:	d109      	bne.n	8005c32 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005c1e:	f7ff ffbf 	bl	8005ba0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005c22:	4b08      	ldr	r3, [pc, #32]	@ (8005c44 <osKernelStart+0x48>)
 8005c24:	2202      	movs	r2, #2
 8005c26:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005c28:	f001 f892 	bl	8006d50 <vTaskStartScheduler>
      stat = osOK;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	607b      	str	r3, [r7, #4]
 8005c30:	e002      	b.n	8005c38 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005c32:	f04f 33ff 	mov.w	r3, #4294967295
 8005c36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c38:	687b      	ldr	r3, [r7, #4]
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	200004dc 	.word	0x200004dc

08005c48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b08e      	sub	sp, #56	@ 0x38
 8005c4c:	af04      	add	r7, sp, #16
 8005c4e:	60f8      	str	r0, [r7, #12]
 8005c50:	60b9      	str	r1, [r7, #8]
 8005c52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005c54:	2300      	movs	r3, #0
 8005c56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c58:	f3ef 8305 	mrs	r3, IPSR
 8005c5c:	617b      	str	r3, [r7, #20]
  return(result);
 8005c5e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d17e      	bne.n	8005d62 <osThreadNew+0x11a>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d07b      	beq.n	8005d62 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005c6a:	2380      	movs	r3, #128	@ 0x80
 8005c6c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005c6e:	2318      	movs	r3, #24
 8005c70:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005c72:	2300      	movs	r3, #0
 8005c74:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005c76:	f04f 33ff 	mov.w	r3, #4294967295
 8005c7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d045      	beq.n	8005d0e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d002      	beq.n	8005c90 <osThreadNew+0x48>
        name = attr->name;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	699b      	ldr	r3, [r3, #24]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d002      	beq.n	8005c9e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d008      	beq.n	8005cb6 <osThreadNew+0x6e>
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	2b38      	cmp	r3, #56	@ 0x38
 8005ca8:	d805      	bhi.n	8005cb6 <osThreadNew+0x6e>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d001      	beq.n	8005cba <osThreadNew+0x72>
        return (NULL);
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e054      	b.n	8005d64 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	089b      	lsrs	r3, r3, #2
 8005cc8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00e      	beq.n	8005cf0 <osThreadNew+0xa8>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	2ba7      	cmp	r3, #167	@ 0xa7
 8005cd8:	d90a      	bls.n	8005cf0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d006      	beq.n	8005cf0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d002      	beq.n	8005cf0 <osThreadNew+0xa8>
        mem = 1;
 8005cea:	2301      	movs	r3, #1
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	e010      	b.n	8005d12 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d10c      	bne.n	8005d12 <osThreadNew+0xca>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d108      	bne.n	8005d12 <osThreadNew+0xca>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	691b      	ldr	r3, [r3, #16]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d104      	bne.n	8005d12 <osThreadNew+0xca>
          mem = 0;
 8005d08:	2300      	movs	r3, #0
 8005d0a:	61bb      	str	r3, [r7, #24]
 8005d0c:	e001      	b.n	8005d12 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d110      	bne.n	8005d3a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d20:	9202      	str	r2, [sp, #8]
 8005d22:	9301      	str	r3, [sp, #4]
 8005d24:	69fb      	ldr	r3, [r7, #28]
 8005d26:	9300      	str	r3, [sp, #0]
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	6a3a      	ldr	r2, [r7, #32]
 8005d2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 fe1a 	bl	8006968 <xTaskCreateStatic>
 8005d34:	4603      	mov	r3, r0
 8005d36:	613b      	str	r3, [r7, #16]
 8005d38:	e013      	b.n	8005d62 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d110      	bne.n	8005d62 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005d40:	6a3b      	ldr	r3, [r7, #32]
 8005d42:	b29a      	uxth	r2, r3
 8005d44:	f107 0310 	add.w	r3, r7, #16
 8005d48:	9301      	str	r3, [sp, #4]
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 fe68 	bl	8006a28 <xTaskCreate>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d001      	beq.n	8005d62 <osThreadNew+0x11a>
            hTask = NULL;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005d62:	693b      	ldr	r3, [r7, #16]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3728      	adds	r7, #40	@ 0x28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d74:	f3ef 8305 	mrs	r3, IPSR
 8005d78:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d7a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <osDelay+0x1c>
    stat = osErrorISR;
 8005d80:	f06f 0305 	mvn.w	r3, #5
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	e007      	b.n	8005d98 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d002      	beq.n	8005d98 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 ffa6 	bl	8006ce4 <vTaskDelay>
    }
  }

  return (stat);
 8005d98:	68fb      	ldr	r3, [r7, #12]
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
	...

08005da4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005da4:	b480      	push	{r7}
 8005da6:	b085      	sub	sp, #20
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	4a07      	ldr	r2, [pc, #28]	@ (8005dd0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005db4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	4a06      	ldr	r2, [pc, #24]	@ (8005dd4 <vApplicationGetIdleTaskMemory+0x30>)
 8005dba:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2280      	movs	r2, #128	@ 0x80
 8005dc0:	601a      	str	r2, [r3, #0]
}
 8005dc2:	bf00      	nop
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	200004e0 	.word	0x200004e0
 8005dd4:	20000588 	.word	0x20000588

08005dd8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	60f8      	str	r0, [r7, #12]
 8005de0:	60b9      	str	r1, [r7, #8]
 8005de2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	4a07      	ldr	r2, [pc, #28]	@ (8005e04 <vApplicationGetTimerTaskMemory+0x2c>)
 8005de8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	4a06      	ldr	r2, [pc, #24]	@ (8005e08 <vApplicationGetTimerTaskMemory+0x30>)
 8005dee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005df6:	601a      	str	r2, [r3, #0]
}
 8005df8:	bf00      	nop
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	20000788 	.word	0x20000788
 8005e08:	20000830 	.word	0x20000830

08005e0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f103 0208 	add.w	r2, r3, #8
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f04f 32ff 	mov.w	r2, #4294967295
 8005e24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f103 0208 	add.w	r2, r3, #8
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f103 0208 	add.w	r2, r3, #8
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e40:	bf00      	nop
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e5a:	bf00      	nop
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e66:	b480      	push	{r7}
 8005e68:	b085      	sub	sp, #20
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689a      	ldr	r2, [r3, #8]
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	1c5a      	adds	r2, r3, #1
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	601a      	str	r2, [r3, #0]
}
 8005ea2:	bf00      	nop
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b085      	sub	sp, #20
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
 8005eb6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec4:	d103      	bne.n	8005ece <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	e00c      	b.n	8005ee8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	3308      	adds	r3, #8
 8005ed2:	60fb      	str	r3, [r7, #12]
 8005ed4:	e002      	b.n	8005edc <vListInsert+0x2e>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	60fb      	str	r3, [r7, #12]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d2f6      	bcs.n	8005ed6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	685a      	ldr	r2, [r3, #4]
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	683a      	ldr	r2, [r7, #0]
 8005ef6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	1c5a      	adds	r2, r3, #1
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	601a      	str	r2, [r3, #0]
}
 8005f14:	bf00      	nop
 8005f16:	3714      	adds	r7, #20
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	6892      	ldr	r2, [r2, #8]
 8005f36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	6852      	ldr	r2, [r2, #4]
 8005f40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d103      	bne.n	8005f54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	689a      	ldr	r2, [r3, #8]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	1e5a      	subs	r2, r3, #1
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3714      	adds	r7, #20
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d10b      	bne.n	8005fa0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8c:	f383 8811 	msr	BASEPRI, r3
 8005f90:	f3bf 8f6f 	isb	sy
 8005f94:	f3bf 8f4f 	dsb	sy
 8005f98:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005f9a:	bf00      	nop
 8005f9c:	bf00      	nop
 8005f9e:	e7fd      	b.n	8005f9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005fa0:	f002 f8aa 	bl	80080f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fac:	68f9      	ldr	r1, [r7, #12]
 8005fae:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005fb0:	fb01 f303 	mul.w	r3, r1, r3
 8005fb4:	441a      	add	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	68f9      	ldr	r1, [r7, #12]
 8005fd4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005fd6:	fb01 f303 	mul.w	r3, r1, r3
 8005fda:	441a      	add	r2, r3
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	22ff      	movs	r2, #255	@ 0xff
 8005fe4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	22ff      	movs	r2, #255	@ 0xff
 8005fec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d114      	bne.n	8006020 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d01a      	beq.n	8006034 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	3310      	adds	r3, #16
 8006002:	4618      	mov	r0, r3
 8006004:	f001 f942 	bl	800728c <xTaskRemoveFromEventList>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d012      	beq.n	8006034 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800600e:	4b0d      	ldr	r3, [pc, #52]	@ (8006044 <xQueueGenericReset+0xd0>)
 8006010:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006014:	601a      	str	r2, [r3, #0]
 8006016:	f3bf 8f4f 	dsb	sy
 800601a:	f3bf 8f6f 	isb	sy
 800601e:	e009      	b.n	8006034 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	3310      	adds	r3, #16
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff fef1 	bl	8005e0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	3324      	adds	r3, #36	@ 0x24
 800602e:	4618      	mov	r0, r3
 8006030:	f7ff feec 	bl	8005e0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006034:	f002 f892 	bl	800815c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006038:	2301      	movs	r3, #1
}
 800603a:	4618      	mov	r0, r3
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	e000ed04 	.word	0xe000ed04

08006048 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08e      	sub	sp, #56	@ 0x38
 800604c:	af02      	add	r7, sp, #8
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d10b      	bne.n	8006074 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800605c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006060:	f383 8811 	msr	BASEPRI, r3
 8006064:	f3bf 8f6f 	isb	sy
 8006068:	f3bf 8f4f 	dsb	sy
 800606c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800606e:	bf00      	nop
 8006070:	bf00      	nop
 8006072:	e7fd      	b.n	8006070 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d10b      	bne.n	8006092 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800607a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607e:	f383 8811 	msr	BASEPRI, r3
 8006082:	f3bf 8f6f 	isb	sy
 8006086:	f3bf 8f4f 	dsb	sy
 800608a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800608c:	bf00      	nop
 800608e:	bf00      	nop
 8006090:	e7fd      	b.n	800608e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d002      	beq.n	800609e <xQueueGenericCreateStatic+0x56>
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <xQueueGenericCreateStatic+0x5a>
 800609e:	2301      	movs	r3, #1
 80060a0:	e000      	b.n	80060a4 <xQueueGenericCreateStatic+0x5c>
 80060a2:	2300      	movs	r3, #0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10b      	bne.n	80060c0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	623b      	str	r3, [r7, #32]
}
 80060ba:	bf00      	nop
 80060bc:	bf00      	nop
 80060be:	e7fd      	b.n	80060bc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d102      	bne.n	80060cc <xQueueGenericCreateStatic+0x84>
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d101      	bne.n	80060d0 <xQueueGenericCreateStatic+0x88>
 80060cc:	2301      	movs	r3, #1
 80060ce:	e000      	b.n	80060d2 <xQueueGenericCreateStatic+0x8a>
 80060d0:	2300      	movs	r3, #0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10b      	bne.n	80060ee <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80060d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060da:	f383 8811 	msr	BASEPRI, r3
 80060de:	f3bf 8f6f 	isb	sy
 80060e2:	f3bf 8f4f 	dsb	sy
 80060e6:	61fb      	str	r3, [r7, #28]
}
 80060e8:	bf00      	nop
 80060ea:	bf00      	nop
 80060ec:	e7fd      	b.n	80060ea <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80060ee:	2350      	movs	r3, #80	@ 0x50
 80060f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2b50      	cmp	r3, #80	@ 0x50
 80060f6:	d00b      	beq.n	8006110 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80060f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fc:	f383 8811 	msr	BASEPRI, r3
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	f3bf 8f4f 	dsb	sy
 8006108:	61bb      	str	r3, [r7, #24]
}
 800610a:	bf00      	nop
 800610c:	bf00      	nop
 800610e:	e7fd      	b.n	800610c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006110:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00d      	beq.n	8006138 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800611c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006124:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	4613      	mov	r3, r2
 800612e:	687a      	ldr	r2, [r7, #4]
 8006130:	68b9      	ldr	r1, [r7, #8]
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 f805 	bl	8006142 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800613a:	4618      	mov	r0, r3
 800613c:	3730      	adds	r7, #48	@ 0x30
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}

08006142 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006142:	b580      	push	{r7, lr}
 8006144:	b084      	sub	sp, #16
 8006146:	af00      	add	r7, sp, #0
 8006148:	60f8      	str	r0, [r7, #12]
 800614a:	60b9      	str	r1, [r7, #8]
 800614c:	607a      	str	r2, [r7, #4]
 800614e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d103      	bne.n	800615e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006156:	69bb      	ldr	r3, [r7, #24]
 8006158:	69ba      	ldr	r2, [r7, #24]
 800615a:	601a      	str	r2, [r3, #0]
 800615c:	e002      	b.n	8006164 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006164:	69bb      	ldr	r3, [r7, #24]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	68ba      	ldr	r2, [r7, #8]
 800616e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006170:	2101      	movs	r1, #1
 8006172:	69b8      	ldr	r0, [r7, #24]
 8006174:	f7ff fefe 	bl	8005f74 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	78fa      	ldrb	r2, [r7, #3]
 800617c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006180:	bf00      	nop
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b08e      	sub	sp, #56	@ 0x38
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]
 8006194:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006196:	2300      	movs	r3, #0
 8006198:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800619e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10b      	bne.n	80061bc <xQueueGenericSend+0x34>
	__asm volatile
 80061a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061a8:	f383 8811 	msr	BASEPRI, r3
 80061ac:	f3bf 8f6f 	isb	sy
 80061b0:	f3bf 8f4f 	dsb	sy
 80061b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80061b6:	bf00      	nop
 80061b8:	bf00      	nop
 80061ba:	e7fd      	b.n	80061b8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d103      	bne.n	80061ca <xQueueGenericSend+0x42>
 80061c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d101      	bne.n	80061ce <xQueueGenericSend+0x46>
 80061ca:	2301      	movs	r3, #1
 80061cc:	e000      	b.n	80061d0 <xQueueGenericSend+0x48>
 80061ce:	2300      	movs	r3, #0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10b      	bne.n	80061ec <xQueueGenericSend+0x64>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80061e6:	bf00      	nop
 80061e8:	bf00      	nop
 80061ea:	e7fd      	b.n	80061e8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	2b02      	cmp	r3, #2
 80061f0:	d103      	bne.n	80061fa <xQueueGenericSend+0x72>
 80061f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d101      	bne.n	80061fe <xQueueGenericSend+0x76>
 80061fa:	2301      	movs	r3, #1
 80061fc:	e000      	b.n	8006200 <xQueueGenericSend+0x78>
 80061fe:	2300      	movs	r3, #0
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <xQueueGenericSend+0x94>
	__asm volatile
 8006204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006208:	f383 8811 	msr	BASEPRI, r3
 800620c:	f3bf 8f6f 	isb	sy
 8006210:	f3bf 8f4f 	dsb	sy
 8006214:	623b      	str	r3, [r7, #32]
}
 8006216:	bf00      	nop
 8006218:	bf00      	nop
 800621a:	e7fd      	b.n	8006218 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800621c:	f001 f9fc 	bl	8007618 <xTaskGetSchedulerState>
 8006220:	4603      	mov	r3, r0
 8006222:	2b00      	cmp	r3, #0
 8006224:	d102      	bne.n	800622c <xQueueGenericSend+0xa4>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d101      	bne.n	8006230 <xQueueGenericSend+0xa8>
 800622c:	2301      	movs	r3, #1
 800622e:	e000      	b.n	8006232 <xQueueGenericSend+0xaa>
 8006230:	2300      	movs	r3, #0
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10b      	bne.n	800624e <xQueueGenericSend+0xc6>
	__asm volatile
 8006236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	61fb      	str	r3, [r7, #28]
}
 8006248:	bf00      	nop
 800624a:	bf00      	nop
 800624c:	e7fd      	b.n	800624a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800624e:	f001 ff53 	bl	80080f8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006254:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800625a:	429a      	cmp	r2, r3
 800625c:	d302      	bcc.n	8006264 <xQueueGenericSend+0xdc>
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b02      	cmp	r3, #2
 8006262:	d129      	bne.n	80062b8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	68b9      	ldr	r1, [r7, #8]
 8006268:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800626a:	f000 fa0f 	bl	800668c <prvCopyDataToQueue>
 800626e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006274:	2b00      	cmp	r3, #0
 8006276:	d010      	beq.n	800629a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627a:	3324      	adds	r3, #36	@ 0x24
 800627c:	4618      	mov	r0, r3
 800627e:	f001 f805 	bl	800728c <xTaskRemoveFromEventList>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d013      	beq.n	80062b0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006288:	4b3f      	ldr	r3, [pc, #252]	@ (8006388 <xQueueGenericSend+0x200>)
 800628a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800628e:	601a      	str	r2, [r3, #0]
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	e00a      	b.n	80062b0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800629a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800629c:	2b00      	cmp	r3, #0
 800629e:	d007      	beq.n	80062b0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062a0:	4b39      	ldr	r3, [pc, #228]	@ (8006388 <xQueueGenericSend+0x200>)
 80062a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062a6:	601a      	str	r2, [r3, #0]
 80062a8:	f3bf 8f4f 	dsb	sy
 80062ac:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062b0:	f001 ff54 	bl	800815c <vPortExitCritical>
				return pdPASS;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e063      	b.n	8006380 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d103      	bne.n	80062c6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062be:	f001 ff4d 	bl	800815c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062c2:	2300      	movs	r3, #0
 80062c4:	e05c      	b.n	8006380 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d106      	bne.n	80062da <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062cc:	f107 0314 	add.w	r3, r7, #20
 80062d0:	4618      	mov	r0, r3
 80062d2:	f001 f83f 	bl	8007354 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062d6:	2301      	movs	r3, #1
 80062d8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062da:	f001 ff3f 	bl	800815c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062de:	f000 fda7 	bl	8006e30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062e2:	f001 ff09 	bl	80080f8 <vPortEnterCritical>
 80062e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062ec:	b25b      	sxtb	r3, r3
 80062ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f2:	d103      	bne.n	80062fc <xQueueGenericSend+0x174>
 80062f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006302:	b25b      	sxtb	r3, r3
 8006304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006308:	d103      	bne.n	8006312 <xQueueGenericSend+0x18a>
 800630a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006312:	f001 ff23 	bl	800815c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006316:	1d3a      	adds	r2, r7, #4
 8006318:	f107 0314 	add.w	r3, r7, #20
 800631c:	4611      	mov	r1, r2
 800631e:	4618      	mov	r0, r3
 8006320:	f001 f82e 	bl	8007380 <xTaskCheckForTimeOut>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d124      	bne.n	8006374 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800632a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800632c:	f000 faa6 	bl	800687c <prvIsQueueFull>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d018      	beq.n	8006368 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006338:	3310      	adds	r3, #16
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	4611      	mov	r1, r2
 800633e:	4618      	mov	r0, r3
 8006340:	f000 ff52 	bl	80071e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006344:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006346:	f000 fa31 	bl	80067ac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800634a:	f000 fd7f 	bl	8006e4c <xTaskResumeAll>
 800634e:	4603      	mov	r3, r0
 8006350:	2b00      	cmp	r3, #0
 8006352:	f47f af7c 	bne.w	800624e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006356:	4b0c      	ldr	r3, [pc, #48]	@ (8006388 <xQueueGenericSend+0x200>)
 8006358:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800635c:	601a      	str	r2, [r3, #0]
 800635e:	f3bf 8f4f 	dsb	sy
 8006362:	f3bf 8f6f 	isb	sy
 8006366:	e772      	b.n	800624e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006368:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800636a:	f000 fa1f 	bl	80067ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800636e:	f000 fd6d 	bl	8006e4c <xTaskResumeAll>
 8006372:	e76c      	b.n	800624e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006374:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006376:	f000 fa19 	bl	80067ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800637a:	f000 fd67 	bl	8006e4c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800637e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006380:	4618      	mov	r0, r3
 8006382:	3738      	adds	r7, #56	@ 0x38
 8006384:	46bd      	mov	sp, r7
 8006386:	bd80      	pop	{r7, pc}
 8006388:	e000ed04 	.word	0xe000ed04

0800638c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b090      	sub	sp, #64	@ 0x40
 8006390:	af00      	add	r7, sp, #0
 8006392:	60f8      	str	r0, [r7, #12]
 8006394:	60b9      	str	r1, [r7, #8]
 8006396:	607a      	str	r2, [r7, #4]
 8006398:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800639e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10b      	bne.n	80063bc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80063a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a8:	f383 8811 	msr	BASEPRI, r3
 80063ac:	f3bf 8f6f 	isb	sy
 80063b0:	f3bf 8f4f 	dsb	sy
 80063b4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80063b6:	bf00      	nop
 80063b8:	bf00      	nop
 80063ba:	e7fd      	b.n	80063b8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d103      	bne.n	80063ca <xQueueGenericSendFromISR+0x3e>
 80063c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <xQueueGenericSendFromISR+0x42>
 80063ca:	2301      	movs	r3, #1
 80063cc:	e000      	b.n	80063d0 <xQueueGenericSendFromISR+0x44>
 80063ce:	2300      	movs	r3, #0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d10b      	bne.n	80063ec <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80063d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d8:	f383 8811 	msr	BASEPRI, r3
 80063dc:	f3bf 8f6f 	isb	sy
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80063e6:	bf00      	nop
 80063e8:	bf00      	nop
 80063ea:	e7fd      	b.n	80063e8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	2b02      	cmp	r3, #2
 80063f0:	d103      	bne.n	80063fa <xQueueGenericSendFromISR+0x6e>
 80063f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <xQueueGenericSendFromISR+0x72>
 80063fa:	2301      	movs	r3, #1
 80063fc:	e000      	b.n	8006400 <xQueueGenericSendFromISR+0x74>
 80063fe:	2300      	movs	r3, #0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d10b      	bne.n	800641c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006408:	f383 8811 	msr	BASEPRI, r3
 800640c:	f3bf 8f6f 	isb	sy
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	623b      	str	r3, [r7, #32]
}
 8006416:	bf00      	nop
 8006418:	bf00      	nop
 800641a:	e7fd      	b.n	8006418 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800641c:	f001 ff4c 	bl	80082b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006420:	f3ef 8211 	mrs	r2, BASEPRI
 8006424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006428:	f383 8811 	msr	BASEPRI, r3
 800642c:	f3bf 8f6f 	isb	sy
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	61fa      	str	r2, [r7, #28]
 8006436:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006438:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800643a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800643c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800643e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006444:	429a      	cmp	r2, r3
 8006446:	d302      	bcc.n	800644e <xQueueGenericSendFromISR+0xc2>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	2b02      	cmp	r3, #2
 800644c:	d12f      	bne.n	80064ae <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800644e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006450:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006454:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800645a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800645c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800645e:	683a      	ldr	r2, [r7, #0]
 8006460:	68b9      	ldr	r1, [r7, #8]
 8006462:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006464:	f000 f912 	bl	800668c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006468:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800646c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006470:	d112      	bne.n	8006498 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006472:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006476:	2b00      	cmp	r3, #0
 8006478:	d016      	beq.n	80064a8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800647a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800647c:	3324      	adds	r3, #36	@ 0x24
 800647e:	4618      	mov	r0, r3
 8006480:	f000 ff04 	bl	800728c <xTaskRemoveFromEventList>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00e      	beq.n	80064a8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d00b      	beq.n	80064a8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	e007      	b.n	80064a8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006498:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800649c:	3301      	adds	r3, #1
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	b25a      	sxtb	r2, r3
 80064a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80064a8:	2301      	movs	r3, #1
 80064aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80064ac:	e001      	b.n	80064b2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064ae:	2300      	movs	r3, #0
 80064b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3740      	adds	r7, #64	@ 0x40
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b08c      	sub	sp, #48	@ 0x30
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	60f8      	str	r0, [r7, #12]
 80064d0:	60b9      	str	r1, [r7, #8]
 80064d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064d4:	2300      	movs	r3, #0
 80064d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10b      	bne.n	80064fa <xQueueReceive+0x32>
	__asm volatile
 80064e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e6:	f383 8811 	msr	BASEPRI, r3
 80064ea:	f3bf 8f6f 	isb	sy
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	623b      	str	r3, [r7, #32]
}
 80064f4:	bf00      	nop
 80064f6:	bf00      	nop
 80064f8:	e7fd      	b.n	80064f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d103      	bne.n	8006508 <xQueueReceive+0x40>
 8006500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006504:	2b00      	cmp	r3, #0
 8006506:	d101      	bne.n	800650c <xQueueReceive+0x44>
 8006508:	2301      	movs	r3, #1
 800650a:	e000      	b.n	800650e <xQueueReceive+0x46>
 800650c:	2300      	movs	r3, #0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d10b      	bne.n	800652a <xQueueReceive+0x62>
	__asm volatile
 8006512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006516:	f383 8811 	msr	BASEPRI, r3
 800651a:	f3bf 8f6f 	isb	sy
 800651e:	f3bf 8f4f 	dsb	sy
 8006522:	61fb      	str	r3, [r7, #28]
}
 8006524:	bf00      	nop
 8006526:	bf00      	nop
 8006528:	e7fd      	b.n	8006526 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800652a:	f001 f875 	bl	8007618 <xTaskGetSchedulerState>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d102      	bne.n	800653a <xQueueReceive+0x72>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d101      	bne.n	800653e <xQueueReceive+0x76>
 800653a:	2301      	movs	r3, #1
 800653c:	e000      	b.n	8006540 <xQueueReceive+0x78>
 800653e:	2300      	movs	r3, #0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10b      	bne.n	800655c <xQueueReceive+0x94>
	__asm volatile
 8006544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006548:	f383 8811 	msr	BASEPRI, r3
 800654c:	f3bf 8f6f 	isb	sy
 8006550:	f3bf 8f4f 	dsb	sy
 8006554:	61bb      	str	r3, [r7, #24]
}
 8006556:	bf00      	nop
 8006558:	bf00      	nop
 800655a:	e7fd      	b.n	8006558 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800655c:	f001 fdcc 	bl	80080f8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006564:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006568:	2b00      	cmp	r3, #0
 800656a:	d01f      	beq.n	80065ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800656c:	68b9      	ldr	r1, [r7, #8]
 800656e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006570:	f000 f8f6 	bl	8006760 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006576:	1e5a      	subs	r2, r3, #1
 8006578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800657c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657e:	691b      	ldr	r3, [r3, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d00f      	beq.n	80065a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006586:	3310      	adds	r3, #16
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fe7f 	bl	800728c <xTaskRemoveFromEventList>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d007      	beq.n	80065a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006594:	4b3c      	ldr	r3, [pc, #240]	@ (8006688 <xQueueReceive+0x1c0>)
 8006596:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800659a:	601a      	str	r2, [r3, #0]
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80065a4:	f001 fdda 	bl	800815c <vPortExitCritical>
				return pdPASS;
 80065a8:	2301      	movs	r3, #1
 80065aa:	e069      	b.n	8006680 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065b2:	f001 fdd3 	bl	800815c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065b6:	2300      	movs	r3, #0
 80065b8:	e062      	b.n	8006680 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d106      	bne.n	80065ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065c0:	f107 0310 	add.w	r3, r7, #16
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fec5 	bl	8007354 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065ca:	2301      	movs	r3, #1
 80065cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065ce:	f001 fdc5 	bl	800815c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065d2:	f000 fc2d 	bl	8006e30 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065d6:	f001 fd8f 	bl	80080f8 <vPortEnterCritical>
 80065da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065dc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065e0:	b25b      	sxtb	r3, r3
 80065e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065e6:	d103      	bne.n	80065f0 <xQueueReceive+0x128>
 80065e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065f6:	b25b      	sxtb	r3, r3
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d103      	bne.n	8006606 <xQueueReceive+0x13e>
 80065fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006606:	f001 fda9 	bl	800815c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800660a:	1d3a      	adds	r2, r7, #4
 800660c:	f107 0310 	add.w	r3, r7, #16
 8006610:	4611      	mov	r1, r2
 8006612:	4618      	mov	r0, r3
 8006614:	f000 feb4 	bl	8007380 <xTaskCheckForTimeOut>
 8006618:	4603      	mov	r3, r0
 800661a:	2b00      	cmp	r3, #0
 800661c:	d123      	bne.n	8006666 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800661e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006620:	f000 f916 	bl	8006850 <prvIsQueueEmpty>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d017      	beq.n	800665a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	3324      	adds	r3, #36	@ 0x24
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	4611      	mov	r1, r2
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fdd8 	bl	80071e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006638:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800663a:	f000 f8b7 	bl	80067ac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800663e:	f000 fc05 	bl	8006e4c <xTaskResumeAll>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d189      	bne.n	800655c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006648:	4b0f      	ldr	r3, [pc, #60]	@ (8006688 <xQueueReceive+0x1c0>)
 800664a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800664e:	601a      	str	r2, [r3, #0]
 8006650:	f3bf 8f4f 	dsb	sy
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	e780      	b.n	800655c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800665a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800665c:	f000 f8a6 	bl	80067ac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006660:	f000 fbf4 	bl	8006e4c <xTaskResumeAll>
 8006664:	e77a      	b.n	800655c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006666:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006668:	f000 f8a0 	bl	80067ac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800666c:	f000 fbee 	bl	8006e4c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006670:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006672:	f000 f8ed 	bl	8006850 <prvIsQueueEmpty>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	f43f af6f 	beq.w	800655c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800667e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006680:	4618      	mov	r0, r3
 8006682:	3730      	adds	r7, #48	@ 0x30
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	e000ed04 	.word	0xe000ed04

0800668c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006698:	2300      	movs	r3, #0
 800669a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10d      	bne.n	80066c6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d14d      	bne.n	800674e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f000 ffcc 	bl	8007654 <xTaskPriorityDisinherit>
 80066bc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2200      	movs	r2, #0
 80066c2:	609a      	str	r2, [r3, #8]
 80066c4:	e043      	b.n	800674e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d119      	bne.n	8006700 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6858      	ldr	r0, [r3, #4]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d4:	461a      	mov	r2, r3
 80066d6:	68b9      	ldr	r1, [r7, #8]
 80066d8:	f002 ff5b 	bl	8009592 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	685a      	ldr	r2, [r3, #4]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e4:	441a      	add	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	429a      	cmp	r2, r3
 80066f4:	d32b      	bcc.n	800674e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	605a      	str	r2, [r3, #4]
 80066fe:	e026      	b.n	800674e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	68d8      	ldr	r0, [r3, #12]
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006708:	461a      	mov	r2, r3
 800670a:	68b9      	ldr	r1, [r7, #8]
 800670c:	f002 ff41 	bl	8009592 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	68da      	ldr	r2, [r3, #12]
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006718:	425b      	negs	r3, r3
 800671a:	441a      	add	r2, r3
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	429a      	cmp	r2, r3
 800672a:	d207      	bcs.n	800673c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	689a      	ldr	r2, [r3, #8]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006734:	425b      	negs	r3, r3
 8006736:	441a      	add	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b02      	cmp	r3, #2
 8006740:	d105      	bne.n	800674e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d002      	beq.n	800674e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	3b01      	subs	r3, #1
 800674c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	1c5a      	adds	r2, r3, #1
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006756:	697b      	ldr	r3, [r7, #20]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800676e:	2b00      	cmp	r3, #0
 8006770:	d018      	beq.n	80067a4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68da      	ldr	r2, [r3, #12]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800677a:	441a      	add	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	68da      	ldr	r2, [r3, #12]
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	429a      	cmp	r2, r3
 800678a:	d303      	bcc.n	8006794 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68d9      	ldr	r1, [r3, #12]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679c:	461a      	mov	r2, r3
 800679e:	6838      	ldr	r0, [r7, #0]
 80067a0:	f002 fef7 	bl	8009592 <memcpy>
	}
}
 80067a4:	bf00      	nop
 80067a6:	3708      	adds	r7, #8
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b084      	sub	sp, #16
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067b4:	f001 fca0 	bl	80080f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067be:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067c0:	e011      	b.n	80067e6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d012      	beq.n	80067f0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	3324      	adds	r3, #36	@ 0x24
 80067ce:	4618      	mov	r0, r3
 80067d0:	f000 fd5c 	bl	800728c <xTaskRemoveFromEventList>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067da:	f000 fe35 	bl	8007448 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067de:	7bfb      	ldrb	r3, [r7, #15]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	dce9      	bgt.n	80067c2 <prvUnlockQueue+0x16>
 80067ee:	e000      	b.n	80067f2 <prvUnlockQueue+0x46>
					break;
 80067f0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	22ff      	movs	r2, #255	@ 0xff
 80067f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80067fa:	f001 fcaf 	bl	800815c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80067fe:	f001 fc7b 	bl	80080f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006808:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800680a:	e011      	b.n	8006830 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d012      	beq.n	800683a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	3310      	adds	r3, #16
 8006818:	4618      	mov	r0, r3
 800681a:	f000 fd37 	bl	800728c <xTaskRemoveFromEventList>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006824:	f000 fe10 	bl	8007448 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006828:	7bbb      	ldrb	r3, [r7, #14]
 800682a:	3b01      	subs	r3, #1
 800682c:	b2db      	uxtb	r3, r3
 800682e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006830:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006834:	2b00      	cmp	r3, #0
 8006836:	dce9      	bgt.n	800680c <prvUnlockQueue+0x60>
 8006838:	e000      	b.n	800683c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800683a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	22ff      	movs	r2, #255	@ 0xff
 8006840:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006844:	f001 fc8a 	bl	800815c <vPortExitCritical>
}
 8006848:	bf00      	nop
 800684a:	3710      	adds	r7, #16
 800684c:	46bd      	mov	sp, r7
 800684e:	bd80      	pop	{r7, pc}

08006850 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006858:	f001 fc4e 	bl	80080f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006860:	2b00      	cmp	r3, #0
 8006862:	d102      	bne.n	800686a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006864:	2301      	movs	r3, #1
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	e001      	b.n	800686e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800686a:	2300      	movs	r3, #0
 800686c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800686e:	f001 fc75 	bl	800815c <vPortExitCritical>

	return xReturn;
 8006872:	68fb      	ldr	r3, [r7, #12]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006884:	f001 fc38 	bl	80080f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006890:	429a      	cmp	r2, r3
 8006892:	d102      	bne.n	800689a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006894:	2301      	movs	r3, #1
 8006896:	60fb      	str	r3, [r7, #12]
 8006898:	e001      	b.n	800689e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800689a:	2300      	movs	r3, #0
 800689c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800689e:	f001 fc5d 	bl	800815c <vPortExitCritical>

	return xReturn;
 80068a2:	68fb      	ldr	r3, [r7, #12]
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068ac:	b480      	push	{r7}
 80068ae:	b085      	sub	sp, #20
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068b6:	2300      	movs	r3, #0
 80068b8:	60fb      	str	r3, [r7, #12]
 80068ba:	e014      	b.n	80068e6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80068bc:	4a0f      	ldr	r2, [pc, #60]	@ (80068fc <vQueueAddToRegistry+0x50>)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10b      	bne.n	80068e0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068c8:	490c      	ldr	r1, [pc, #48]	@ (80068fc <vQueueAddToRegistry+0x50>)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	683a      	ldr	r2, [r7, #0]
 80068ce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80068d2:	4a0a      	ldr	r2, [pc, #40]	@ (80068fc <vQueueAddToRegistry+0x50>)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	4413      	add	r3, r2
 80068da:	687a      	ldr	r2, [r7, #4]
 80068dc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80068de:	e006      	b.n	80068ee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	3301      	adds	r3, #1
 80068e4:	60fb      	str	r3, [r7, #12]
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2b07      	cmp	r3, #7
 80068ea:	d9e7      	bls.n	80068bc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80068ec:	bf00      	nop
 80068ee:	bf00      	nop
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	20000c30 	.word	0x20000c30

08006900 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006910:	f001 fbf2 	bl	80080f8 <vPortEnterCritical>
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800691a:	b25b      	sxtb	r3, r3
 800691c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006920:	d103      	bne.n	800692a <vQueueWaitForMessageRestricted+0x2a>
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006930:	b25b      	sxtb	r3, r3
 8006932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006936:	d103      	bne.n	8006940 <vQueueWaitForMessageRestricted+0x40>
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006940:	f001 fc0c 	bl	800815c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	2b00      	cmp	r3, #0
 800694a:	d106      	bne.n	800695a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	3324      	adds	r3, #36	@ 0x24
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	68b9      	ldr	r1, [r7, #8]
 8006954:	4618      	mov	r0, r3
 8006956:	f000 fc6d 	bl	8007234 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800695a:	6978      	ldr	r0, [r7, #20]
 800695c:	f7ff ff26 	bl	80067ac <prvUnlockQueue>
	}
 8006960:	bf00      	nop
 8006962:	3718      	adds	r7, #24
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006968:	b580      	push	{r7, lr}
 800696a:	b08e      	sub	sp, #56	@ 0x38
 800696c:	af04      	add	r7, sp, #16
 800696e:	60f8      	str	r0, [r7, #12]
 8006970:	60b9      	str	r1, [r7, #8]
 8006972:	607a      	str	r2, [r7, #4]
 8006974:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10b      	bne.n	8006994 <xTaskCreateStatic+0x2c>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	623b      	str	r3, [r7, #32]
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006996:	2b00      	cmp	r3, #0
 8006998:	d10b      	bne.n	80069b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800699a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699e:	f383 8811 	msr	BASEPRI, r3
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	f3bf 8f4f 	dsb	sy
 80069aa:	61fb      	str	r3, [r7, #28]
}
 80069ac:	bf00      	nop
 80069ae:	bf00      	nop
 80069b0:	e7fd      	b.n	80069ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069b2:	23a8      	movs	r3, #168	@ 0xa8
 80069b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	2ba8      	cmp	r3, #168	@ 0xa8
 80069ba:	d00b      	beq.n	80069d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80069bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c0:	f383 8811 	msr	BASEPRI, r3
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	f3bf 8f4f 	dsb	sy
 80069cc:	61bb      	str	r3, [r7, #24]
}
 80069ce:	bf00      	nop
 80069d0:	bf00      	nop
 80069d2:	e7fd      	b.n	80069d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80069d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80069d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d01e      	beq.n	8006a1a <xTaskCreateStatic+0xb2>
 80069dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d01b      	beq.n	8006a1a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80069ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ee:	2202      	movs	r2, #2
 80069f0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069f4:	2300      	movs	r3, #0
 80069f6:	9303      	str	r3, [sp, #12]
 80069f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069fa:	9302      	str	r3, [sp, #8]
 80069fc:	f107 0314 	add.w	r3, r7, #20
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	687a      	ldr	r2, [r7, #4]
 8006a0a:	68b9      	ldr	r1, [r7, #8]
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 f851 	bl	8006ab4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a12:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006a14:	f000 f8f6 	bl	8006c04 <prvAddNewTaskToReadyList>
 8006a18:	e001      	b.n	8006a1e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a1e:	697b      	ldr	r3, [r7, #20]
	}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3728      	adds	r7, #40	@ 0x28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b08c      	sub	sp, #48	@ 0x30
 8006a2c:	af04      	add	r7, sp, #16
 8006a2e:	60f8      	str	r0, [r7, #12]
 8006a30:	60b9      	str	r1, [r7, #8]
 8006a32:	603b      	str	r3, [r7, #0]
 8006a34:	4613      	mov	r3, r2
 8006a36:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006a38:	88fb      	ldrh	r3, [r7, #6]
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f001 fc7d 	bl	800833c <pvPortMalloc>
 8006a42:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00e      	beq.n	8006a68 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006a4a:	20a8      	movs	r0, #168	@ 0xa8
 8006a4c:	f001 fc76 	bl	800833c <pvPortMalloc>
 8006a50:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a52:	69fb      	ldr	r3, [r7, #28]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d003      	beq.n	8006a60 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a5e:	e005      	b.n	8006a6c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a60:	6978      	ldr	r0, [r7, #20]
 8006a62:	f001 fd39 	bl	80084d8 <vPortFree>
 8006a66:	e001      	b.n	8006a6c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d017      	beq.n	8006aa2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	2200      	movs	r2, #0
 8006a76:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a7a:	88fa      	ldrh	r2, [r7, #6]
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	9303      	str	r3, [sp, #12]
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	9302      	str	r3, [sp, #8]
 8006a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a86:	9301      	str	r3, [sp, #4]
 8006a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	68b9      	ldr	r1, [r7, #8]
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f000 f80f 	bl	8006ab4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a96:	69f8      	ldr	r0, [r7, #28]
 8006a98:	f000 f8b4 	bl	8006c04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	61bb      	str	r3, [r7, #24]
 8006aa0:	e002      	b.n	8006aa8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8006aa6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006aa8:	69bb      	ldr	r3, [r7, #24]
	}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3720      	adds	r7, #32
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
	...

08006ab4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b088      	sub	sp, #32
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	607a      	str	r2, [r7, #4]
 8006ac0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ac4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	461a      	mov	r2, r3
 8006acc:	21a5      	movs	r1, #165	@ 0xa5
 8006ace:	f002 fc83 	bl	80093d8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006adc:	3b01      	subs	r3, #1
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	4413      	add	r3, r2
 8006ae2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006ae4:	69bb      	ldr	r3, [r7, #24]
 8006ae6:	f023 0307 	bic.w	r3, r3, #7
 8006aea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006aec:	69bb      	ldr	r3, [r7, #24]
 8006aee:	f003 0307 	and.w	r3, r3, #7
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00b      	beq.n	8006b0e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	617b      	str	r3, [r7, #20]
}
 8006b08:	bf00      	nop
 8006b0a:	bf00      	nop
 8006b0c:	e7fd      	b.n	8006b0a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d01f      	beq.n	8006b54 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b14:	2300      	movs	r3, #0
 8006b16:	61fb      	str	r3, [r7, #28]
 8006b18:	e012      	b.n	8006b40 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	4413      	add	r3, r2
 8006b20:	7819      	ldrb	r1, [r3, #0]
 8006b22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	4413      	add	r3, r2
 8006b28:	3334      	adds	r3, #52	@ 0x34
 8006b2a:	460a      	mov	r2, r1
 8006b2c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	4413      	add	r3, r2
 8006b34:	781b      	ldrb	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d006      	beq.n	8006b48 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b3a:	69fb      	ldr	r3, [r7, #28]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	61fb      	str	r3, [r7, #28]
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	2b0f      	cmp	r3, #15
 8006b44:	d9e9      	bls.n	8006b1a <prvInitialiseNewTask+0x66>
 8006b46:	e000      	b.n	8006b4a <prvInitialiseNewTask+0x96>
			{
				break;
 8006b48:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006b52:	e003      	b.n	8006b5c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b56:	2200      	movs	r2, #0
 8006b58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5e:	2b37      	cmp	r3, #55	@ 0x37
 8006b60:	d901      	bls.n	8006b66 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b62:	2337      	movs	r3, #55	@ 0x37
 8006b64:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b6a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b70:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	2200      	movs	r2, #0
 8006b76:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7a:	3304      	adds	r3, #4
 8006b7c:	4618      	mov	r0, r3
 8006b7e:	f7ff f965 	bl	8005e4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b84:	3318      	adds	r3, #24
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff f960 	bl	8005e4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b90:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b94:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb4:	3354      	adds	r3, #84	@ 0x54
 8006bb6:	224c      	movs	r2, #76	@ 0x4c
 8006bb8:	2100      	movs	r1, #0
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f002 fc0c 	bl	80093d8 <memset>
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8006bf8 <prvInitialiseNewTask+0x144>)
 8006bc4:	659a      	str	r2, [r3, #88]	@ 0x58
 8006bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bc8:	4a0c      	ldr	r2, [pc, #48]	@ (8006bfc <prvInitialiseNewTask+0x148>)
 8006bca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bce:	4a0c      	ldr	r2, [pc, #48]	@ (8006c00 <prvInitialiseNewTask+0x14c>)
 8006bd0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006bd2:	683a      	ldr	r2, [r7, #0]
 8006bd4:	68f9      	ldr	r1, [r7, #12]
 8006bd6:	69b8      	ldr	r0, [r7, #24]
 8006bd8:	f001 f95a 	bl	8007e90 <pxPortInitialiseStack>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d002      	beq.n	8006bee <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bec:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006bee:	bf00      	nop
 8006bf0:	3720      	adds	r7, #32
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20004ec4 	.word	0x20004ec4
 8006bfc:	20004f2c 	.word	0x20004f2c
 8006c00:	20004f94 	.word	0x20004f94

08006c04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c0c:	f001 fa74 	bl	80080f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c10:	4b2d      	ldr	r3, [pc, #180]	@ (8006cc8 <prvAddNewTaskToReadyList+0xc4>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3301      	adds	r3, #1
 8006c16:	4a2c      	ldr	r2, [pc, #176]	@ (8006cc8 <prvAddNewTaskToReadyList+0xc4>)
 8006c18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c1a:	4b2c      	ldr	r3, [pc, #176]	@ (8006ccc <prvAddNewTaskToReadyList+0xc8>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d109      	bne.n	8006c36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c22:	4a2a      	ldr	r2, [pc, #168]	@ (8006ccc <prvAddNewTaskToReadyList+0xc8>)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c28:	4b27      	ldr	r3, [pc, #156]	@ (8006cc8 <prvAddNewTaskToReadyList+0xc4>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2b01      	cmp	r3, #1
 8006c2e:	d110      	bne.n	8006c52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c30:	f000 fc2e 	bl	8007490 <prvInitialiseTaskLists>
 8006c34:	e00d      	b.n	8006c52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c36:	4b26      	ldr	r3, [pc, #152]	@ (8006cd0 <prvAddNewTaskToReadyList+0xcc>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d109      	bne.n	8006c52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c3e:	4b23      	ldr	r3, [pc, #140]	@ (8006ccc <prvAddNewTaskToReadyList+0xc8>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d802      	bhi.n	8006c52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8006ccc <prvAddNewTaskToReadyList+0xc8>)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c52:	4b20      	ldr	r3, [pc, #128]	@ (8006cd4 <prvAddNewTaskToReadyList+0xd0>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	3301      	adds	r3, #1
 8006c58:	4a1e      	ldr	r2, [pc, #120]	@ (8006cd4 <prvAddNewTaskToReadyList+0xd0>)
 8006c5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c5c:	4b1d      	ldr	r3, [pc, #116]	@ (8006cd4 <prvAddNewTaskToReadyList+0xd0>)
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c68:	4b1b      	ldr	r3, [pc, #108]	@ (8006cd8 <prvAddNewTaskToReadyList+0xd4>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	429a      	cmp	r2, r3
 8006c6e:	d903      	bls.n	8006c78 <prvAddNewTaskToReadyList+0x74>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c74:	4a18      	ldr	r2, [pc, #96]	@ (8006cd8 <prvAddNewTaskToReadyList+0xd4>)
 8006c76:	6013      	str	r3, [r2, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c7c:	4613      	mov	r3, r2
 8006c7e:	009b      	lsls	r3, r3, #2
 8006c80:	4413      	add	r3, r2
 8006c82:	009b      	lsls	r3, r3, #2
 8006c84:	4a15      	ldr	r2, [pc, #84]	@ (8006cdc <prvAddNewTaskToReadyList+0xd8>)
 8006c86:	441a      	add	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	3304      	adds	r3, #4
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	4610      	mov	r0, r2
 8006c90:	f7ff f8e9 	bl	8005e66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c94:	f001 fa62 	bl	800815c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c98:	4b0d      	ldr	r3, [pc, #52]	@ (8006cd0 <prvAddNewTaskToReadyList+0xcc>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d00e      	beq.n	8006cbe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8006ccc <prvAddNewTaskToReadyList+0xc8>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d207      	bcs.n	8006cbe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006cae:	4b0c      	ldr	r3, [pc, #48]	@ (8006ce0 <prvAddNewTaskToReadyList+0xdc>)
 8006cb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	f3bf 8f4f 	dsb	sy
 8006cba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cbe:	bf00      	nop
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	20001144 	.word	0x20001144
 8006ccc:	20000c70 	.word	0x20000c70
 8006cd0:	20001150 	.word	0x20001150
 8006cd4:	20001160 	.word	0x20001160
 8006cd8:	2000114c 	.word	0x2000114c
 8006cdc:	20000c74 	.word	0x20000c74
 8006ce0:	e000ed04 	.word	0xe000ed04

08006ce4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006cec:	2300      	movs	r3, #0
 8006cee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d018      	beq.n	8006d28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006cf6:	4b14      	ldr	r3, [pc, #80]	@ (8006d48 <vTaskDelay+0x64>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00b      	beq.n	8006d16 <vTaskDelay+0x32>
	__asm volatile
 8006cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d02:	f383 8811 	msr	BASEPRI, r3
 8006d06:	f3bf 8f6f 	isb	sy
 8006d0a:	f3bf 8f4f 	dsb	sy
 8006d0e:	60bb      	str	r3, [r7, #8]
}
 8006d10:	bf00      	nop
 8006d12:	bf00      	nop
 8006d14:	e7fd      	b.n	8006d12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006d16:	f000 f88b 	bl	8006e30 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006d1a:	2100      	movs	r1, #0
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fd09 	bl	8007734 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006d22:	f000 f893 	bl	8006e4c <xTaskResumeAll>
 8006d26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d107      	bne.n	8006d3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006d2e:	4b07      	ldr	r3, [pc, #28]	@ (8006d4c <vTaskDelay+0x68>)
 8006d30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d34:	601a      	str	r2, [r3, #0]
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d3e:	bf00      	nop
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	2000116c 	.word	0x2000116c
 8006d4c:	e000ed04 	.word	0xe000ed04

08006d50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b08a      	sub	sp, #40	@ 0x28
 8006d54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006d56:	2300      	movs	r3, #0
 8006d58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006d5e:	463a      	mov	r2, r7
 8006d60:	1d39      	adds	r1, r7, #4
 8006d62:	f107 0308 	add.w	r3, r7, #8
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7ff f81c 	bl	8005da4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006d6c:	6839      	ldr	r1, [r7, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	9202      	str	r2, [sp, #8]
 8006d74:	9301      	str	r3, [sp, #4]
 8006d76:	2300      	movs	r3, #0
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	460a      	mov	r2, r1
 8006d7e:	4924      	ldr	r1, [pc, #144]	@ (8006e10 <vTaskStartScheduler+0xc0>)
 8006d80:	4824      	ldr	r0, [pc, #144]	@ (8006e14 <vTaskStartScheduler+0xc4>)
 8006d82:	f7ff fdf1 	bl	8006968 <xTaskCreateStatic>
 8006d86:	4603      	mov	r3, r0
 8006d88:	4a23      	ldr	r2, [pc, #140]	@ (8006e18 <vTaskStartScheduler+0xc8>)
 8006d8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d8c:	4b22      	ldr	r3, [pc, #136]	@ (8006e18 <vTaskStartScheduler+0xc8>)
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d94:	2301      	movs	r3, #1
 8006d96:	617b      	str	r3, [r7, #20]
 8006d98:	e001      	b.n	8006d9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d102      	bne.n	8006daa <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006da4:	f000 fd1a 	bl	80077dc <xTimerCreateTimerTask>
 8006da8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d11b      	bne.n	8006de8 <vTaskStartScheduler+0x98>
	__asm volatile
 8006db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db4:	f383 8811 	msr	BASEPRI, r3
 8006db8:	f3bf 8f6f 	isb	sy
 8006dbc:	f3bf 8f4f 	dsb	sy
 8006dc0:	613b      	str	r3, [r7, #16]
}
 8006dc2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006dc4:	4b15      	ldr	r3, [pc, #84]	@ (8006e1c <vTaskStartScheduler+0xcc>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	3354      	adds	r3, #84	@ 0x54
 8006dca:	4a15      	ldr	r2, [pc, #84]	@ (8006e20 <vTaskStartScheduler+0xd0>)
 8006dcc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006dce:	4b15      	ldr	r3, [pc, #84]	@ (8006e24 <vTaskStartScheduler+0xd4>)
 8006dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006dd4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006dd6:	4b14      	ldr	r3, [pc, #80]	@ (8006e28 <vTaskStartScheduler+0xd8>)
 8006dd8:	2201      	movs	r2, #1
 8006dda:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ddc:	4b13      	ldr	r3, [pc, #76]	@ (8006e2c <vTaskStartScheduler+0xdc>)
 8006dde:	2200      	movs	r2, #0
 8006de0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006de2:	f001 f8e5 	bl	8007fb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006de6:	e00f      	b.n	8006e08 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dee:	d10b      	bne.n	8006e08 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df4:	f383 8811 	msr	BASEPRI, r3
 8006df8:	f3bf 8f6f 	isb	sy
 8006dfc:	f3bf 8f4f 	dsb	sy
 8006e00:	60fb      	str	r3, [r7, #12]
}
 8006e02:	bf00      	nop
 8006e04:	bf00      	nop
 8006e06:	e7fd      	b.n	8006e04 <vTaskStartScheduler+0xb4>
}
 8006e08:	bf00      	nop
 8006e0a:	3718      	adds	r7, #24
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}
 8006e10:	0800b1fc 	.word	0x0800b1fc
 8006e14:	08007461 	.word	0x08007461
 8006e18:	20001168 	.word	0x20001168
 8006e1c:	20000c70 	.word	0x20000c70
 8006e20:	2000001c 	.word	0x2000001c
 8006e24:	20001164 	.word	0x20001164
 8006e28:	20001150 	.word	0x20001150
 8006e2c:	20001148 	.word	0x20001148

08006e30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006e30:	b480      	push	{r7}
 8006e32:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006e34:	4b04      	ldr	r3, [pc, #16]	@ (8006e48 <vTaskSuspendAll+0x18>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	3301      	adds	r3, #1
 8006e3a:	4a03      	ldr	r2, [pc, #12]	@ (8006e48 <vTaskSuspendAll+0x18>)
 8006e3c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006e3e:	bf00      	nop
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr
 8006e48:	2000116c 	.word	0x2000116c

08006e4c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006e52:	2300      	movs	r3, #0
 8006e54:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006e56:	2300      	movs	r3, #0
 8006e58:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006e5a:	4b42      	ldr	r3, [pc, #264]	@ (8006f64 <xTaskResumeAll+0x118>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10b      	bne.n	8006e7a <xTaskResumeAll+0x2e>
	__asm volatile
 8006e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e66:	f383 8811 	msr	BASEPRI, r3
 8006e6a:	f3bf 8f6f 	isb	sy
 8006e6e:	f3bf 8f4f 	dsb	sy
 8006e72:	603b      	str	r3, [r7, #0]
}
 8006e74:	bf00      	nop
 8006e76:	bf00      	nop
 8006e78:	e7fd      	b.n	8006e76 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006e7a:	f001 f93d 	bl	80080f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006e7e:	4b39      	ldr	r3, [pc, #228]	@ (8006f64 <xTaskResumeAll+0x118>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3b01      	subs	r3, #1
 8006e84:	4a37      	ldr	r2, [pc, #220]	@ (8006f64 <xTaskResumeAll+0x118>)
 8006e86:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e88:	4b36      	ldr	r3, [pc, #216]	@ (8006f64 <xTaskResumeAll+0x118>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d162      	bne.n	8006f56 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006e90:	4b35      	ldr	r3, [pc, #212]	@ (8006f68 <xTaskResumeAll+0x11c>)
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d05e      	beq.n	8006f56 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e98:	e02f      	b.n	8006efa <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e9a:	4b34      	ldr	r3, [pc, #208]	@ (8006f6c <xTaskResumeAll+0x120>)
 8006e9c:	68db      	ldr	r3, [r3, #12]
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	3318      	adds	r3, #24
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7ff f83a 	bl	8005f20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	3304      	adds	r3, #4
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	f7ff f835 	bl	8005f20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eba:	4b2d      	ldr	r3, [pc, #180]	@ (8006f70 <xTaskResumeAll+0x124>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d903      	bls.n	8006eca <xTaskResumeAll+0x7e>
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8006f70 <xTaskResumeAll+0x124>)
 8006ec8:	6013      	str	r3, [r2, #0]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ece:	4613      	mov	r3, r2
 8006ed0:	009b      	lsls	r3, r3, #2
 8006ed2:	4413      	add	r3, r2
 8006ed4:	009b      	lsls	r3, r3, #2
 8006ed6:	4a27      	ldr	r2, [pc, #156]	@ (8006f74 <xTaskResumeAll+0x128>)
 8006ed8:	441a      	add	r2, r3
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	3304      	adds	r3, #4
 8006ede:	4619      	mov	r1, r3
 8006ee0:	4610      	mov	r0, r2
 8006ee2:	f7fe ffc0 	bl	8005e66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	4b23      	ldr	r3, [pc, #140]	@ (8006f78 <xTaskResumeAll+0x12c>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d302      	bcc.n	8006efa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006ef4:	4b21      	ldr	r3, [pc, #132]	@ (8006f7c <xTaskResumeAll+0x130>)
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006efa:	4b1c      	ldr	r3, [pc, #112]	@ (8006f6c <xTaskResumeAll+0x120>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d1cb      	bne.n	8006e9a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d001      	beq.n	8006f0c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006f08:	f000 fb66 	bl	80075d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8006f80 <xTaskResumeAll+0x134>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d010      	beq.n	8006f3a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006f18:	f000 f846 	bl	8006fa8 <xTaskIncrementTick>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d002      	beq.n	8006f28 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006f22:	4b16      	ldr	r3, [pc, #88]	@ (8006f7c <xTaskResumeAll+0x130>)
 8006f24:	2201      	movs	r2, #1
 8006f26:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	3b01      	subs	r3, #1
 8006f2c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d1f1      	bne.n	8006f18 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006f34:	4b12      	ldr	r3, [pc, #72]	@ (8006f80 <xTaskResumeAll+0x134>)
 8006f36:	2200      	movs	r2, #0
 8006f38:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006f3a:	4b10      	ldr	r3, [pc, #64]	@ (8006f7c <xTaskResumeAll+0x130>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d009      	beq.n	8006f56 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006f42:	2301      	movs	r3, #1
 8006f44:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006f46:	4b0f      	ldr	r3, [pc, #60]	@ (8006f84 <xTaskResumeAll+0x138>)
 8006f48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f4c:	601a      	str	r2, [r3, #0]
 8006f4e:	f3bf 8f4f 	dsb	sy
 8006f52:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f56:	f001 f901 	bl	800815c <vPortExitCritical>

	return xAlreadyYielded;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	2000116c 	.word	0x2000116c
 8006f68:	20001144 	.word	0x20001144
 8006f6c:	20001104 	.word	0x20001104
 8006f70:	2000114c 	.word	0x2000114c
 8006f74:	20000c74 	.word	0x20000c74
 8006f78:	20000c70 	.word	0x20000c70
 8006f7c:	20001158 	.word	0x20001158
 8006f80:	20001154 	.word	0x20001154
 8006f84:	e000ed04 	.word	0xe000ed04

08006f88 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006f8e:	4b05      	ldr	r3, [pc, #20]	@ (8006fa4 <xTaskGetTickCount+0x1c>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006f94:	687b      	ldr	r3, [r7, #4]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	370c      	adds	r7, #12
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr
 8006fa2:	bf00      	nop
 8006fa4:	20001148 	.word	0x20001148

08006fa8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fb2:	4b4f      	ldr	r3, [pc, #316]	@ (80070f0 <xTaskIncrementTick+0x148>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	f040 8090 	bne.w	80070dc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006fbc:	4b4d      	ldr	r3, [pc, #308]	@ (80070f4 <xTaskIncrementTick+0x14c>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006fc4:	4a4b      	ldr	r2, [pc, #300]	@ (80070f4 <xTaskIncrementTick+0x14c>)
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d121      	bne.n	8007014 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006fd0:	4b49      	ldr	r3, [pc, #292]	@ (80070f8 <xTaskIncrementTick+0x150>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d00b      	beq.n	8006ff2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fde:	f383 8811 	msr	BASEPRI, r3
 8006fe2:	f3bf 8f6f 	isb	sy
 8006fe6:	f3bf 8f4f 	dsb	sy
 8006fea:	603b      	str	r3, [r7, #0]
}
 8006fec:	bf00      	nop
 8006fee:	bf00      	nop
 8006ff0:	e7fd      	b.n	8006fee <xTaskIncrementTick+0x46>
 8006ff2:	4b41      	ldr	r3, [pc, #260]	@ (80070f8 <xTaskIncrementTick+0x150>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	60fb      	str	r3, [r7, #12]
 8006ff8:	4b40      	ldr	r3, [pc, #256]	@ (80070fc <xTaskIncrementTick+0x154>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a3e      	ldr	r2, [pc, #248]	@ (80070f8 <xTaskIncrementTick+0x150>)
 8006ffe:	6013      	str	r3, [r2, #0]
 8007000:	4a3e      	ldr	r2, [pc, #248]	@ (80070fc <xTaskIncrementTick+0x154>)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6013      	str	r3, [r2, #0]
 8007006:	4b3e      	ldr	r3, [pc, #248]	@ (8007100 <xTaskIncrementTick+0x158>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	3301      	adds	r3, #1
 800700c:	4a3c      	ldr	r2, [pc, #240]	@ (8007100 <xTaskIncrementTick+0x158>)
 800700e:	6013      	str	r3, [r2, #0]
 8007010:	f000 fae2 	bl	80075d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007014:	4b3b      	ldr	r3, [pc, #236]	@ (8007104 <xTaskIncrementTick+0x15c>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	429a      	cmp	r2, r3
 800701c:	d349      	bcc.n	80070b2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800701e:	4b36      	ldr	r3, [pc, #216]	@ (80070f8 <xTaskIncrementTick+0x150>)
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d104      	bne.n	8007032 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007028:	4b36      	ldr	r3, [pc, #216]	@ (8007104 <xTaskIncrementTick+0x15c>)
 800702a:	f04f 32ff 	mov.w	r2, #4294967295
 800702e:	601a      	str	r2, [r3, #0]
					break;
 8007030:	e03f      	b.n	80070b2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007032:	4b31      	ldr	r3, [pc, #196]	@ (80070f8 <xTaskIncrementTick+0x150>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	429a      	cmp	r2, r3
 8007048:	d203      	bcs.n	8007052 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800704a:	4a2e      	ldr	r2, [pc, #184]	@ (8007104 <xTaskIncrementTick+0x15c>)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007050:	e02f      	b.n	80070b2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	3304      	adds	r3, #4
 8007056:	4618      	mov	r0, r3
 8007058:	f7fe ff62 	bl	8005f20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007060:	2b00      	cmp	r3, #0
 8007062:	d004      	beq.n	800706e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	3318      	adds	r3, #24
 8007068:	4618      	mov	r0, r3
 800706a:	f7fe ff59 	bl	8005f20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007072:	4b25      	ldr	r3, [pc, #148]	@ (8007108 <xTaskIncrementTick+0x160>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	429a      	cmp	r2, r3
 8007078:	d903      	bls.n	8007082 <xTaskIncrementTick+0xda>
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800707e:	4a22      	ldr	r2, [pc, #136]	@ (8007108 <xTaskIncrementTick+0x160>)
 8007080:	6013      	str	r3, [r2, #0]
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007086:	4613      	mov	r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	4413      	add	r3, r2
 800708c:	009b      	lsls	r3, r3, #2
 800708e:	4a1f      	ldr	r2, [pc, #124]	@ (800710c <xTaskIncrementTick+0x164>)
 8007090:	441a      	add	r2, r3
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	3304      	adds	r3, #4
 8007096:	4619      	mov	r1, r3
 8007098:	4610      	mov	r0, r2
 800709a:	f7fe fee4 	bl	8005e66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070a2:	4b1b      	ldr	r3, [pc, #108]	@ (8007110 <xTaskIncrementTick+0x168>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d3b8      	bcc.n	800701e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80070ac:	2301      	movs	r3, #1
 80070ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070b0:	e7b5      	b.n	800701e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80070b2:	4b17      	ldr	r3, [pc, #92]	@ (8007110 <xTaskIncrementTick+0x168>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070b8:	4914      	ldr	r1, [pc, #80]	@ (800710c <xTaskIncrementTick+0x164>)
 80070ba:	4613      	mov	r3, r2
 80070bc:	009b      	lsls	r3, r3, #2
 80070be:	4413      	add	r3, r2
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	440b      	add	r3, r1
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d901      	bls.n	80070ce <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80070ca:	2301      	movs	r3, #1
 80070cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80070ce:	4b11      	ldr	r3, [pc, #68]	@ (8007114 <xTaskIncrementTick+0x16c>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d007      	beq.n	80070e6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80070d6:	2301      	movs	r3, #1
 80070d8:	617b      	str	r3, [r7, #20]
 80070da:	e004      	b.n	80070e6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80070dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007118 <xTaskIncrementTick+0x170>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	3301      	adds	r3, #1
 80070e2:	4a0d      	ldr	r2, [pc, #52]	@ (8007118 <xTaskIncrementTick+0x170>)
 80070e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80070e6:	697b      	ldr	r3, [r7, #20]
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3718      	adds	r7, #24
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}
 80070f0:	2000116c 	.word	0x2000116c
 80070f4:	20001148 	.word	0x20001148
 80070f8:	200010fc 	.word	0x200010fc
 80070fc:	20001100 	.word	0x20001100
 8007100:	2000115c 	.word	0x2000115c
 8007104:	20001164 	.word	0x20001164
 8007108:	2000114c 	.word	0x2000114c
 800710c:	20000c74 	.word	0x20000c74
 8007110:	20000c70 	.word	0x20000c70
 8007114:	20001158 	.word	0x20001158
 8007118:	20001154 	.word	0x20001154

0800711c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007122:	4b2b      	ldr	r3, [pc, #172]	@ (80071d0 <vTaskSwitchContext+0xb4>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d003      	beq.n	8007132 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800712a:	4b2a      	ldr	r3, [pc, #168]	@ (80071d4 <vTaskSwitchContext+0xb8>)
 800712c:	2201      	movs	r2, #1
 800712e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007130:	e047      	b.n	80071c2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007132:	4b28      	ldr	r3, [pc, #160]	@ (80071d4 <vTaskSwitchContext+0xb8>)
 8007134:	2200      	movs	r2, #0
 8007136:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007138:	4b27      	ldr	r3, [pc, #156]	@ (80071d8 <vTaskSwitchContext+0xbc>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	60fb      	str	r3, [r7, #12]
 800713e:	e011      	b.n	8007164 <vTaskSwitchContext+0x48>
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10b      	bne.n	800715e <vTaskSwitchContext+0x42>
	__asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	607b      	str	r3, [r7, #4]
}
 8007158:	bf00      	nop
 800715a:	bf00      	nop
 800715c:	e7fd      	b.n	800715a <vTaskSwitchContext+0x3e>
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	3b01      	subs	r3, #1
 8007162:	60fb      	str	r3, [r7, #12]
 8007164:	491d      	ldr	r1, [pc, #116]	@ (80071dc <vTaskSwitchContext+0xc0>)
 8007166:	68fa      	ldr	r2, [r7, #12]
 8007168:	4613      	mov	r3, r2
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	4413      	add	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	440b      	add	r3, r1
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d0e3      	beq.n	8007140 <vTaskSwitchContext+0x24>
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	4613      	mov	r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4413      	add	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	4a16      	ldr	r2, [pc, #88]	@ (80071dc <vTaskSwitchContext+0xc0>)
 8007184:	4413      	add	r3, r2
 8007186:	60bb      	str	r3, [r7, #8]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	685a      	ldr	r2, [r3, #4]
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	605a      	str	r2, [r3, #4]
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	685a      	ldr	r2, [r3, #4]
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	3308      	adds	r3, #8
 800719a:	429a      	cmp	r2, r3
 800719c:	d104      	bne.n	80071a8 <vTaskSwitchContext+0x8c>
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	605a      	str	r2, [r3, #4]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	4a0c      	ldr	r2, [pc, #48]	@ (80071e0 <vTaskSwitchContext+0xc4>)
 80071b0:	6013      	str	r3, [r2, #0]
 80071b2:	4a09      	ldr	r2, [pc, #36]	@ (80071d8 <vTaskSwitchContext+0xbc>)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80071b8:	4b09      	ldr	r3, [pc, #36]	@ (80071e0 <vTaskSwitchContext+0xc4>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3354      	adds	r3, #84	@ 0x54
 80071be:	4a09      	ldr	r2, [pc, #36]	@ (80071e4 <vTaskSwitchContext+0xc8>)
 80071c0:	6013      	str	r3, [r2, #0]
}
 80071c2:	bf00      	nop
 80071c4:	3714      	adds	r7, #20
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop
 80071d0:	2000116c 	.word	0x2000116c
 80071d4:	20001158 	.word	0x20001158
 80071d8:	2000114c 	.word	0x2000114c
 80071dc:	20000c74 	.word	0x20000c74
 80071e0:	20000c70 	.word	0x20000c70
 80071e4:	2000001c 	.word	0x2000001c

080071e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b084      	sub	sp, #16
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d10b      	bne.n	8007210 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80071f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fc:	f383 8811 	msr	BASEPRI, r3
 8007200:	f3bf 8f6f 	isb	sy
 8007204:	f3bf 8f4f 	dsb	sy
 8007208:	60fb      	str	r3, [r7, #12]
}
 800720a:	bf00      	nop
 800720c:	bf00      	nop
 800720e:	e7fd      	b.n	800720c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007210:	4b07      	ldr	r3, [pc, #28]	@ (8007230 <vTaskPlaceOnEventList+0x48>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	3318      	adds	r3, #24
 8007216:	4619      	mov	r1, r3
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f7fe fe48 	bl	8005eae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800721e:	2101      	movs	r1, #1
 8007220:	6838      	ldr	r0, [r7, #0]
 8007222:	f000 fa87 	bl	8007734 <prvAddCurrentTaskToDelayedList>
}
 8007226:	bf00      	nop
 8007228:	3710      	adds	r7, #16
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	20000c70 	.word	0x20000c70

08007234 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d10b      	bne.n	800725e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800724a:	f383 8811 	msr	BASEPRI, r3
 800724e:	f3bf 8f6f 	isb	sy
 8007252:	f3bf 8f4f 	dsb	sy
 8007256:	617b      	str	r3, [r7, #20]
}
 8007258:	bf00      	nop
 800725a:	bf00      	nop
 800725c:	e7fd      	b.n	800725a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800725e:	4b0a      	ldr	r3, [pc, #40]	@ (8007288 <vTaskPlaceOnEventListRestricted+0x54>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3318      	adds	r3, #24
 8007264:	4619      	mov	r1, r3
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f7fe fdfd 	bl	8005e66 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d002      	beq.n	8007278 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007272:	f04f 33ff 	mov.w	r3, #4294967295
 8007276:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007278:	6879      	ldr	r1, [r7, #4]
 800727a:	68b8      	ldr	r0, [r7, #8]
 800727c:	f000 fa5a 	bl	8007734 <prvAddCurrentTaskToDelayedList>
	}
 8007280:	bf00      	nop
 8007282:	3718      	adds	r7, #24
 8007284:	46bd      	mov	sp, r7
 8007286:	bd80      	pop	{r7, pc}
 8007288:	20000c70 	.word	0x20000c70

0800728c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b086      	sub	sp, #24
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d10b      	bne.n	80072ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80072a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072a6:	f383 8811 	msr	BASEPRI, r3
 80072aa:	f3bf 8f6f 	isb	sy
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	60fb      	str	r3, [r7, #12]
}
 80072b4:	bf00      	nop
 80072b6:	bf00      	nop
 80072b8:	e7fd      	b.n	80072b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	3318      	adds	r3, #24
 80072be:	4618      	mov	r0, r3
 80072c0:	f7fe fe2e 	bl	8005f20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072c4:	4b1d      	ldr	r3, [pc, #116]	@ (800733c <xTaskRemoveFromEventList+0xb0>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d11d      	bne.n	8007308 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	3304      	adds	r3, #4
 80072d0:	4618      	mov	r0, r3
 80072d2:	f7fe fe25 	bl	8005f20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072da:	4b19      	ldr	r3, [pc, #100]	@ (8007340 <xTaskRemoveFromEventList+0xb4>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	429a      	cmp	r2, r3
 80072e0:	d903      	bls.n	80072ea <xTaskRemoveFromEventList+0x5e>
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e6:	4a16      	ldr	r2, [pc, #88]	@ (8007340 <xTaskRemoveFromEventList+0xb4>)
 80072e8:	6013      	str	r3, [r2, #0]
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ee:	4613      	mov	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	4413      	add	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4a13      	ldr	r2, [pc, #76]	@ (8007344 <xTaskRemoveFromEventList+0xb8>)
 80072f8:	441a      	add	r2, r3
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	3304      	adds	r3, #4
 80072fe:	4619      	mov	r1, r3
 8007300:	4610      	mov	r0, r2
 8007302:	f7fe fdb0 	bl	8005e66 <vListInsertEnd>
 8007306:	e005      	b.n	8007314 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	3318      	adds	r3, #24
 800730c:	4619      	mov	r1, r3
 800730e:	480e      	ldr	r0, [pc, #56]	@ (8007348 <xTaskRemoveFromEventList+0xbc>)
 8007310:	f7fe fda9 	bl	8005e66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007318:	4b0c      	ldr	r3, [pc, #48]	@ (800734c <xTaskRemoveFromEventList+0xc0>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731e:	429a      	cmp	r2, r3
 8007320:	d905      	bls.n	800732e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007322:	2301      	movs	r3, #1
 8007324:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007326:	4b0a      	ldr	r3, [pc, #40]	@ (8007350 <xTaskRemoveFromEventList+0xc4>)
 8007328:	2201      	movs	r2, #1
 800732a:	601a      	str	r2, [r3, #0]
 800732c:	e001      	b.n	8007332 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800732e:	2300      	movs	r3, #0
 8007330:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007332:	697b      	ldr	r3, [r7, #20]
}
 8007334:	4618      	mov	r0, r3
 8007336:	3718      	adds	r7, #24
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	2000116c 	.word	0x2000116c
 8007340:	2000114c 	.word	0x2000114c
 8007344:	20000c74 	.word	0x20000c74
 8007348:	20001104 	.word	0x20001104
 800734c:	20000c70 	.word	0x20000c70
 8007350:	20001158 	.word	0x20001158

08007354 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800735c:	4b06      	ldr	r3, [pc, #24]	@ (8007378 <vTaskInternalSetTimeOutState+0x24>)
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007364:	4b05      	ldr	r3, [pc, #20]	@ (800737c <vTaskInternalSetTimeOutState+0x28>)
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	605a      	str	r2, [r3, #4]
}
 800736c:	bf00      	nop
 800736e:	370c      	adds	r7, #12
 8007370:	46bd      	mov	sp, r7
 8007372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007376:	4770      	bx	lr
 8007378:	2000115c 	.word	0x2000115c
 800737c:	20001148 	.word	0x20001148

08007380 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b088      	sub	sp, #32
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d10b      	bne.n	80073a8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007394:	f383 8811 	msr	BASEPRI, r3
 8007398:	f3bf 8f6f 	isb	sy
 800739c:	f3bf 8f4f 	dsb	sy
 80073a0:	613b      	str	r3, [r7, #16]
}
 80073a2:	bf00      	nop
 80073a4:	bf00      	nop
 80073a6:	e7fd      	b.n	80073a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10b      	bne.n	80073c6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80073ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b2:	f383 8811 	msr	BASEPRI, r3
 80073b6:	f3bf 8f6f 	isb	sy
 80073ba:	f3bf 8f4f 	dsb	sy
 80073be:	60fb      	str	r3, [r7, #12]
}
 80073c0:	bf00      	nop
 80073c2:	bf00      	nop
 80073c4:	e7fd      	b.n	80073c2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80073c6:	f000 fe97 	bl	80080f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80073ca:	4b1d      	ldr	r3, [pc, #116]	@ (8007440 <xTaskCheckForTimeOut+0xc0>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e2:	d102      	bne.n	80073ea <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80073e4:	2300      	movs	r3, #0
 80073e6:	61fb      	str	r3, [r7, #28]
 80073e8:	e023      	b.n	8007432 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	4b15      	ldr	r3, [pc, #84]	@ (8007444 <xTaskCheckForTimeOut+0xc4>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	429a      	cmp	r2, r3
 80073f4:	d007      	beq.n	8007406 <xTaskCheckForTimeOut+0x86>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	69ba      	ldr	r2, [r7, #24]
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d302      	bcc.n	8007406 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007400:	2301      	movs	r3, #1
 8007402:	61fb      	str	r3, [r7, #28]
 8007404:	e015      	b.n	8007432 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	429a      	cmp	r2, r3
 800740e:	d20b      	bcs.n	8007428 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	1ad2      	subs	r2, r2, r3
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f7ff ff99 	bl	8007354 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007422:	2300      	movs	r3, #0
 8007424:	61fb      	str	r3, [r7, #28]
 8007426:	e004      	b.n	8007432 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	2200      	movs	r2, #0
 800742c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800742e:	2301      	movs	r3, #1
 8007430:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007432:	f000 fe93 	bl	800815c <vPortExitCritical>

	return xReturn;
 8007436:	69fb      	ldr	r3, [r7, #28]
}
 8007438:	4618      	mov	r0, r3
 800743a:	3720      	adds	r7, #32
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	20001148 	.word	0x20001148
 8007444:	2000115c 	.word	0x2000115c

08007448 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007448:	b480      	push	{r7}
 800744a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800744c:	4b03      	ldr	r3, [pc, #12]	@ (800745c <vTaskMissedYield+0x14>)
 800744e:	2201      	movs	r2, #1
 8007450:	601a      	str	r2, [r3, #0]
}
 8007452:	bf00      	nop
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr
 800745c:	20001158 	.word	0x20001158

08007460 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b082      	sub	sp, #8
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007468:	f000 f852 	bl	8007510 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800746c:	4b06      	ldr	r3, [pc, #24]	@ (8007488 <prvIdleTask+0x28>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2b01      	cmp	r3, #1
 8007472:	d9f9      	bls.n	8007468 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007474:	4b05      	ldr	r3, [pc, #20]	@ (800748c <prvIdleTask+0x2c>)
 8007476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800747a:	601a      	str	r2, [r3, #0]
 800747c:	f3bf 8f4f 	dsb	sy
 8007480:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007484:	e7f0      	b.n	8007468 <prvIdleTask+0x8>
 8007486:	bf00      	nop
 8007488:	20000c74 	.word	0x20000c74
 800748c:	e000ed04 	.word	0xe000ed04

08007490 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b082      	sub	sp, #8
 8007494:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007496:	2300      	movs	r3, #0
 8007498:	607b      	str	r3, [r7, #4]
 800749a:	e00c      	b.n	80074b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	4613      	mov	r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	4413      	add	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	4a12      	ldr	r2, [pc, #72]	@ (80074f0 <prvInitialiseTaskLists+0x60>)
 80074a8:	4413      	add	r3, r2
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7fe fcae 	bl	8005e0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	3301      	adds	r3, #1
 80074b4:	607b      	str	r3, [r7, #4]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2b37      	cmp	r3, #55	@ 0x37
 80074ba:	d9ef      	bls.n	800749c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80074bc:	480d      	ldr	r0, [pc, #52]	@ (80074f4 <prvInitialiseTaskLists+0x64>)
 80074be:	f7fe fca5 	bl	8005e0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80074c2:	480d      	ldr	r0, [pc, #52]	@ (80074f8 <prvInitialiseTaskLists+0x68>)
 80074c4:	f7fe fca2 	bl	8005e0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80074c8:	480c      	ldr	r0, [pc, #48]	@ (80074fc <prvInitialiseTaskLists+0x6c>)
 80074ca:	f7fe fc9f 	bl	8005e0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80074ce:	480c      	ldr	r0, [pc, #48]	@ (8007500 <prvInitialiseTaskLists+0x70>)
 80074d0:	f7fe fc9c 	bl	8005e0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80074d4:	480b      	ldr	r0, [pc, #44]	@ (8007504 <prvInitialiseTaskLists+0x74>)
 80074d6:	f7fe fc99 	bl	8005e0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80074da:	4b0b      	ldr	r3, [pc, #44]	@ (8007508 <prvInitialiseTaskLists+0x78>)
 80074dc:	4a05      	ldr	r2, [pc, #20]	@ (80074f4 <prvInitialiseTaskLists+0x64>)
 80074de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80074e0:	4b0a      	ldr	r3, [pc, #40]	@ (800750c <prvInitialiseTaskLists+0x7c>)
 80074e2:	4a05      	ldr	r2, [pc, #20]	@ (80074f8 <prvInitialiseTaskLists+0x68>)
 80074e4:	601a      	str	r2, [r3, #0]
}
 80074e6:	bf00      	nop
 80074e8:	3708      	adds	r7, #8
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	20000c74 	.word	0x20000c74
 80074f4:	200010d4 	.word	0x200010d4
 80074f8:	200010e8 	.word	0x200010e8
 80074fc:	20001104 	.word	0x20001104
 8007500:	20001118 	.word	0x20001118
 8007504:	20001130 	.word	0x20001130
 8007508:	200010fc 	.word	0x200010fc
 800750c:	20001100 	.word	0x20001100

08007510 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007516:	e019      	b.n	800754c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007518:	f000 fdee 	bl	80080f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800751c:	4b10      	ldr	r3, [pc, #64]	@ (8007560 <prvCheckTasksWaitingTermination+0x50>)
 800751e:	68db      	ldr	r3, [r3, #12]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	3304      	adds	r3, #4
 8007528:	4618      	mov	r0, r3
 800752a:	f7fe fcf9 	bl	8005f20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800752e:	4b0d      	ldr	r3, [pc, #52]	@ (8007564 <prvCheckTasksWaitingTermination+0x54>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3b01      	subs	r3, #1
 8007534:	4a0b      	ldr	r2, [pc, #44]	@ (8007564 <prvCheckTasksWaitingTermination+0x54>)
 8007536:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007538:	4b0b      	ldr	r3, [pc, #44]	@ (8007568 <prvCheckTasksWaitingTermination+0x58>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3b01      	subs	r3, #1
 800753e:	4a0a      	ldr	r2, [pc, #40]	@ (8007568 <prvCheckTasksWaitingTermination+0x58>)
 8007540:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007542:	f000 fe0b 	bl	800815c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f810 	bl	800756c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800754c:	4b06      	ldr	r3, [pc, #24]	@ (8007568 <prvCheckTasksWaitingTermination+0x58>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e1      	bne.n	8007518 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007554:	bf00      	nop
 8007556:	bf00      	nop
 8007558:	3708      	adds	r7, #8
 800755a:	46bd      	mov	sp, r7
 800755c:	bd80      	pop	{r7, pc}
 800755e:	bf00      	nop
 8007560:	20001118 	.word	0x20001118
 8007564:	20001144 	.word	0x20001144
 8007568:	2000112c 	.word	0x2000112c

0800756c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	3354      	adds	r3, #84	@ 0x54
 8007578:	4618      	mov	r0, r3
 800757a:	f001 ff49 	bl	8009410 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007584:	2b00      	cmp	r3, #0
 8007586:	d108      	bne.n	800759a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800758c:	4618      	mov	r0, r3
 800758e:	f000 ffa3 	bl	80084d8 <vPortFree>
				vPortFree( pxTCB );
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 ffa0 	bl	80084d8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007598:	e019      	b.n	80075ce <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d103      	bne.n	80075ac <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 ff97 	bl	80084d8 <vPortFree>
	}
 80075aa:	e010      	b.n	80075ce <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80075b2:	2b02      	cmp	r3, #2
 80075b4:	d00b      	beq.n	80075ce <prvDeleteTCB+0x62>
	__asm volatile
 80075b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ba:	f383 8811 	msr	BASEPRI, r3
 80075be:	f3bf 8f6f 	isb	sy
 80075c2:	f3bf 8f4f 	dsb	sy
 80075c6:	60fb      	str	r3, [r7, #12]
}
 80075c8:	bf00      	nop
 80075ca:	bf00      	nop
 80075cc:	e7fd      	b.n	80075ca <prvDeleteTCB+0x5e>
	}
 80075ce:	bf00      	nop
 80075d0:	3710      	adds	r7, #16
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
	...

080075d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075de:	4b0c      	ldr	r3, [pc, #48]	@ (8007610 <prvResetNextTaskUnblockTime+0x38>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d104      	bne.n	80075f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80075e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007614 <prvResetNextTaskUnblockTime+0x3c>)
 80075ea:	f04f 32ff 	mov.w	r2, #4294967295
 80075ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80075f0:	e008      	b.n	8007604 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075f2:	4b07      	ldr	r3, [pc, #28]	@ (8007610 <prvResetNextTaskUnblockTime+0x38>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	4a04      	ldr	r2, [pc, #16]	@ (8007614 <prvResetNextTaskUnblockTime+0x3c>)
 8007602:	6013      	str	r3, [r2, #0]
}
 8007604:	bf00      	nop
 8007606:	370c      	adds	r7, #12
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	200010fc 	.word	0x200010fc
 8007614:	20001164 	.word	0x20001164

08007618 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800761e:	4b0b      	ldr	r3, [pc, #44]	@ (800764c <xTaskGetSchedulerState+0x34>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d102      	bne.n	800762c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007626:	2301      	movs	r3, #1
 8007628:	607b      	str	r3, [r7, #4]
 800762a:	e008      	b.n	800763e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800762c:	4b08      	ldr	r3, [pc, #32]	@ (8007650 <xTaskGetSchedulerState+0x38>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d102      	bne.n	800763a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007634:	2302      	movs	r3, #2
 8007636:	607b      	str	r3, [r7, #4]
 8007638:	e001      	b.n	800763e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800763a:	2300      	movs	r3, #0
 800763c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800763e:	687b      	ldr	r3, [r7, #4]
	}
 8007640:	4618      	mov	r0, r3
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	20001150 	.word	0x20001150
 8007650:	2000116c 	.word	0x2000116c

08007654 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007654:	b580      	push	{r7, lr}
 8007656:	b086      	sub	sp, #24
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007660:	2300      	movs	r3, #0
 8007662:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d058      	beq.n	800771c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800766a:	4b2f      	ldr	r3, [pc, #188]	@ (8007728 <xTaskPriorityDisinherit+0xd4>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	693a      	ldr	r2, [r7, #16]
 8007670:	429a      	cmp	r2, r3
 8007672:	d00b      	beq.n	800768c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007678:	f383 8811 	msr	BASEPRI, r3
 800767c:	f3bf 8f6f 	isb	sy
 8007680:	f3bf 8f4f 	dsb	sy
 8007684:	60fb      	str	r3, [r7, #12]
}
 8007686:	bf00      	nop
 8007688:	bf00      	nop
 800768a:	e7fd      	b.n	8007688 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007690:	2b00      	cmp	r3, #0
 8007692:	d10b      	bne.n	80076ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007698:	f383 8811 	msr	BASEPRI, r3
 800769c:	f3bf 8f6f 	isb	sy
 80076a0:	f3bf 8f4f 	dsb	sy
 80076a4:	60bb      	str	r3, [r7, #8]
}
 80076a6:	bf00      	nop
 80076a8:	bf00      	nop
 80076aa:	e7fd      	b.n	80076a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b0:	1e5a      	subs	r2, r3, #1
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076be:	429a      	cmp	r2, r3
 80076c0:	d02c      	beq.n	800771c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d128      	bne.n	800771c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	3304      	adds	r3, #4
 80076ce:	4618      	mov	r0, r3
 80076d0:	f7fe fc26 	bl	8005f20 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80076d4:	693b      	ldr	r3, [r7, #16]
 80076d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076ec:	4b0f      	ldr	r3, [pc, #60]	@ (800772c <xTaskPriorityDisinherit+0xd8>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d903      	bls.n	80076fc <xTaskPriorityDisinherit+0xa8>
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f8:	4a0c      	ldr	r2, [pc, #48]	@ (800772c <xTaskPriorityDisinherit+0xd8>)
 80076fa:	6013      	str	r3, [r2, #0]
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007700:	4613      	mov	r3, r2
 8007702:	009b      	lsls	r3, r3, #2
 8007704:	4413      	add	r3, r2
 8007706:	009b      	lsls	r3, r3, #2
 8007708:	4a09      	ldr	r2, [pc, #36]	@ (8007730 <xTaskPriorityDisinherit+0xdc>)
 800770a:	441a      	add	r2, r3
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	3304      	adds	r3, #4
 8007710:	4619      	mov	r1, r3
 8007712:	4610      	mov	r0, r2
 8007714:	f7fe fba7 	bl	8005e66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007718:	2301      	movs	r3, #1
 800771a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800771c:	697b      	ldr	r3, [r7, #20]
	}
 800771e:	4618      	mov	r0, r3
 8007720:	3718      	adds	r7, #24
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	20000c70 	.word	0x20000c70
 800772c:	2000114c 	.word	0x2000114c
 8007730:	20000c74 	.word	0x20000c74

08007734 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800773e:	4b21      	ldr	r3, [pc, #132]	@ (80077c4 <prvAddCurrentTaskToDelayedList+0x90>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007744:	4b20      	ldr	r3, [pc, #128]	@ (80077c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3304      	adds	r3, #4
 800774a:	4618      	mov	r0, r3
 800774c:	f7fe fbe8 	bl	8005f20 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007756:	d10a      	bne.n	800776e <prvAddCurrentTaskToDelayedList+0x3a>
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d007      	beq.n	800776e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800775e:	4b1a      	ldr	r3, [pc, #104]	@ (80077c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3304      	adds	r3, #4
 8007764:	4619      	mov	r1, r3
 8007766:	4819      	ldr	r0, [pc, #100]	@ (80077cc <prvAddCurrentTaskToDelayedList+0x98>)
 8007768:	f7fe fb7d 	bl	8005e66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800776c:	e026      	b.n	80077bc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4413      	add	r3, r2
 8007774:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007776:	4b14      	ldr	r3, [pc, #80]	@ (80077c8 <prvAddCurrentTaskToDelayedList+0x94>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68ba      	ldr	r2, [r7, #8]
 800777c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	429a      	cmp	r2, r3
 8007784:	d209      	bcs.n	800779a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007786:	4b12      	ldr	r3, [pc, #72]	@ (80077d0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	4b0f      	ldr	r3, [pc, #60]	@ (80077c8 <prvAddCurrentTaskToDelayedList+0x94>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	3304      	adds	r3, #4
 8007790:	4619      	mov	r1, r3
 8007792:	4610      	mov	r0, r2
 8007794:	f7fe fb8b 	bl	8005eae <vListInsert>
}
 8007798:	e010      	b.n	80077bc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800779a:	4b0e      	ldr	r3, [pc, #56]	@ (80077d4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800779c:	681a      	ldr	r2, [r3, #0]
 800779e:	4b0a      	ldr	r3, [pc, #40]	@ (80077c8 <prvAddCurrentTaskToDelayedList+0x94>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	3304      	adds	r3, #4
 80077a4:	4619      	mov	r1, r3
 80077a6:	4610      	mov	r0, r2
 80077a8:	f7fe fb81 	bl	8005eae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80077ac:	4b0a      	ldr	r3, [pc, #40]	@ (80077d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68ba      	ldr	r2, [r7, #8]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d202      	bcs.n	80077bc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80077b6:	4a08      	ldr	r2, [pc, #32]	@ (80077d8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	6013      	str	r3, [r2, #0]
}
 80077bc:	bf00      	nop
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	20001148 	.word	0x20001148
 80077c8:	20000c70 	.word	0x20000c70
 80077cc:	20001130 	.word	0x20001130
 80077d0:	20001100 	.word	0x20001100
 80077d4:	200010fc 	.word	0x200010fc
 80077d8:	20001164 	.word	0x20001164

080077dc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80077dc:	b580      	push	{r7, lr}
 80077de:	b08a      	sub	sp, #40	@ 0x28
 80077e0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80077e2:	2300      	movs	r3, #0
 80077e4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80077e6:	f000 fb13 	bl	8007e10 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80077ea:	4b1d      	ldr	r3, [pc, #116]	@ (8007860 <xTimerCreateTimerTask+0x84>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d021      	beq.n	8007836 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80077f2:	2300      	movs	r3, #0
 80077f4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80077f6:	2300      	movs	r3, #0
 80077f8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80077fa:	1d3a      	adds	r2, r7, #4
 80077fc:	f107 0108 	add.w	r1, r7, #8
 8007800:	f107 030c 	add.w	r3, r7, #12
 8007804:	4618      	mov	r0, r3
 8007806:	f7fe fae7 	bl	8005dd8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800780a:	6879      	ldr	r1, [r7, #4]
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	9202      	str	r2, [sp, #8]
 8007812:	9301      	str	r3, [sp, #4]
 8007814:	2302      	movs	r3, #2
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	2300      	movs	r3, #0
 800781a:	460a      	mov	r2, r1
 800781c:	4911      	ldr	r1, [pc, #68]	@ (8007864 <xTimerCreateTimerTask+0x88>)
 800781e:	4812      	ldr	r0, [pc, #72]	@ (8007868 <xTimerCreateTimerTask+0x8c>)
 8007820:	f7ff f8a2 	bl	8006968 <xTaskCreateStatic>
 8007824:	4603      	mov	r3, r0
 8007826:	4a11      	ldr	r2, [pc, #68]	@ (800786c <xTimerCreateTimerTask+0x90>)
 8007828:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800782a:	4b10      	ldr	r3, [pc, #64]	@ (800786c <xTimerCreateTimerTask+0x90>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d001      	beq.n	8007836 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007832:	2301      	movs	r3, #1
 8007834:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d10b      	bne.n	8007854 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800783c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007840:	f383 8811 	msr	BASEPRI, r3
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	f3bf 8f4f 	dsb	sy
 800784c:	613b      	str	r3, [r7, #16]
}
 800784e:	bf00      	nop
 8007850:	bf00      	nop
 8007852:	e7fd      	b.n	8007850 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007854:	697b      	ldr	r3, [r7, #20]
}
 8007856:	4618      	mov	r0, r3
 8007858:	3718      	adds	r7, #24
 800785a:	46bd      	mov	sp, r7
 800785c:	bd80      	pop	{r7, pc}
 800785e:	bf00      	nop
 8007860:	200011a0 	.word	0x200011a0
 8007864:	0800b204 	.word	0x0800b204
 8007868:	080079a9 	.word	0x080079a9
 800786c:	200011a4 	.word	0x200011a4

08007870 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b08a      	sub	sp, #40	@ 0x28
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
 800787c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800787e:	2300      	movs	r3, #0
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d10b      	bne.n	80078a0 <xTimerGenericCommand+0x30>
	__asm volatile
 8007888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788c:	f383 8811 	msr	BASEPRI, r3
 8007890:	f3bf 8f6f 	isb	sy
 8007894:	f3bf 8f4f 	dsb	sy
 8007898:	623b      	str	r3, [r7, #32]
}
 800789a:	bf00      	nop
 800789c:	bf00      	nop
 800789e:	e7fd      	b.n	800789c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80078a0:	4b19      	ldr	r3, [pc, #100]	@ (8007908 <xTimerGenericCommand+0x98>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d02a      	beq.n	80078fe <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2b05      	cmp	r3, #5
 80078b8:	dc18      	bgt.n	80078ec <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80078ba:	f7ff fead 	bl	8007618 <xTaskGetSchedulerState>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	d109      	bne.n	80078d8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80078c4:	4b10      	ldr	r3, [pc, #64]	@ (8007908 <xTimerGenericCommand+0x98>)
 80078c6:	6818      	ldr	r0, [r3, #0]
 80078c8:	f107 0110 	add.w	r1, r7, #16
 80078cc:	2300      	movs	r3, #0
 80078ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078d0:	f7fe fc5a 	bl	8006188 <xQueueGenericSend>
 80078d4:	6278      	str	r0, [r7, #36]	@ 0x24
 80078d6:	e012      	b.n	80078fe <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80078d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007908 <xTimerGenericCommand+0x98>)
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	f107 0110 	add.w	r1, r7, #16
 80078e0:	2300      	movs	r3, #0
 80078e2:	2200      	movs	r2, #0
 80078e4:	f7fe fc50 	bl	8006188 <xQueueGenericSend>
 80078e8:	6278      	str	r0, [r7, #36]	@ 0x24
 80078ea:	e008      	b.n	80078fe <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80078ec:	4b06      	ldr	r3, [pc, #24]	@ (8007908 <xTimerGenericCommand+0x98>)
 80078ee:	6818      	ldr	r0, [r3, #0]
 80078f0:	f107 0110 	add.w	r1, r7, #16
 80078f4:	2300      	movs	r3, #0
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	f7fe fd48 	bl	800638c <xQueueGenericSendFromISR>
 80078fc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80078fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007900:	4618      	mov	r0, r3
 8007902:	3728      	adds	r7, #40	@ 0x28
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	200011a0 	.word	0x200011a0

0800790c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b088      	sub	sp, #32
 8007910:	af02      	add	r7, sp, #8
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007916:	4b23      	ldr	r3, [pc, #140]	@ (80079a4 <prvProcessExpiredTimer+0x98>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68db      	ldr	r3, [r3, #12]
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	3304      	adds	r3, #4
 8007924:	4618      	mov	r0, r3
 8007926:	f7fe fafb 	bl	8005f20 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007930:	f003 0304 	and.w	r3, r3, #4
 8007934:	2b00      	cmp	r3, #0
 8007936:	d023      	beq.n	8007980 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	699a      	ldr	r2, [r3, #24]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	18d1      	adds	r1, r2, r3
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	6978      	ldr	r0, [r7, #20]
 8007946:	f000 f8d5 	bl	8007af4 <prvInsertTimerInActiveList>
 800794a:	4603      	mov	r3, r0
 800794c:	2b00      	cmp	r3, #0
 800794e:	d020      	beq.n	8007992 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007950:	2300      	movs	r3, #0
 8007952:	9300      	str	r3, [sp, #0]
 8007954:	2300      	movs	r3, #0
 8007956:	687a      	ldr	r2, [r7, #4]
 8007958:	2100      	movs	r1, #0
 800795a:	6978      	ldr	r0, [r7, #20]
 800795c:	f7ff ff88 	bl	8007870 <xTimerGenericCommand>
 8007960:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d114      	bne.n	8007992 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	60fb      	str	r3, [r7, #12]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007986:	f023 0301 	bic.w	r3, r3, #1
 800798a:	b2da      	uxtb	r2, r3
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	6978      	ldr	r0, [r7, #20]
 8007998:	4798      	blx	r3
}
 800799a:	bf00      	nop
 800799c:	3718      	adds	r7, #24
 800799e:	46bd      	mov	sp, r7
 80079a0:	bd80      	pop	{r7, pc}
 80079a2:	bf00      	nop
 80079a4:	20001198 	.word	0x20001198

080079a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079b0:	f107 0308 	add.w	r3, r7, #8
 80079b4:	4618      	mov	r0, r3
 80079b6:	f000 f859 	bl	8007a6c <prvGetNextExpireTime>
 80079ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	4619      	mov	r1, r3
 80079c0:	68f8      	ldr	r0, [r7, #12]
 80079c2:	f000 f805 	bl	80079d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80079c6:	f000 f8d7 	bl	8007b78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80079ca:	bf00      	nop
 80079cc:	e7f0      	b.n	80079b0 <prvTimerTask+0x8>
	...

080079d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80079da:	f7ff fa29 	bl	8006e30 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079de:	f107 0308 	add.w	r3, r7, #8
 80079e2:	4618      	mov	r0, r3
 80079e4:	f000 f866 	bl	8007ab4 <prvSampleTimeNow>
 80079e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d130      	bne.n	8007a52 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d10a      	bne.n	8007a0c <prvProcessTimerOrBlockTask+0x3c>
 80079f6:	687a      	ldr	r2, [r7, #4]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d806      	bhi.n	8007a0c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80079fe:	f7ff fa25 	bl	8006e4c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007a02:	68f9      	ldr	r1, [r7, #12]
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f7ff ff81 	bl	800790c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007a0a:	e024      	b.n	8007a56 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d008      	beq.n	8007a24 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007a12:	4b13      	ldr	r3, [pc, #76]	@ (8007a60 <prvProcessTimerOrBlockTask+0x90>)
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <prvProcessTimerOrBlockTask+0x50>
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e000      	b.n	8007a22 <prvProcessTimerOrBlockTask+0x52>
 8007a20:	2300      	movs	r3, #0
 8007a22:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007a24:	4b0f      	ldr	r3, [pc, #60]	@ (8007a64 <prvProcessTimerOrBlockTask+0x94>)
 8007a26:	6818      	ldr	r0, [r3, #0]
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	683a      	ldr	r2, [r7, #0]
 8007a30:	4619      	mov	r1, r3
 8007a32:	f7fe ff65 	bl	8006900 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007a36:	f7ff fa09 	bl	8006e4c <xTaskResumeAll>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d10a      	bne.n	8007a56 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007a40:	4b09      	ldr	r3, [pc, #36]	@ (8007a68 <prvProcessTimerOrBlockTask+0x98>)
 8007a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a46:	601a      	str	r2, [r3, #0]
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	f3bf 8f6f 	isb	sy
}
 8007a50:	e001      	b.n	8007a56 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007a52:	f7ff f9fb 	bl	8006e4c <xTaskResumeAll>
}
 8007a56:	bf00      	nop
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}
 8007a5e:	bf00      	nop
 8007a60:	2000119c 	.word	0x2000119c
 8007a64:	200011a0 	.word	0x200011a0
 8007a68:	e000ed04 	.word	0xe000ed04

08007a6c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b085      	sub	sp, #20
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a74:	4b0e      	ldr	r3, [pc, #56]	@ (8007ab0 <prvGetNextExpireTime+0x44>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d101      	bne.n	8007a82 <prvGetNextExpireTime+0x16>
 8007a7e:	2201      	movs	r2, #1
 8007a80:	e000      	b.n	8007a84 <prvGetNextExpireTime+0x18>
 8007a82:	2200      	movs	r2, #0
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d105      	bne.n	8007a9c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a90:	4b07      	ldr	r3, [pc, #28]	@ (8007ab0 <prvGetNextExpireTime+0x44>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68db      	ldr	r3, [r3, #12]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	60fb      	str	r3, [r7, #12]
 8007a9a:	e001      	b.n	8007aa0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3714      	adds	r7, #20
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	20001198 	.word	0x20001198

08007ab4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007abc:	f7ff fa64 	bl	8006f88 <xTaskGetTickCount>
 8007ac0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007ac2:	4b0b      	ldr	r3, [pc, #44]	@ (8007af0 <prvSampleTimeNow+0x3c>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d205      	bcs.n	8007ad8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007acc:	f000 f93a 	bl	8007d44 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	601a      	str	r2, [r3, #0]
 8007ad6:	e002      	b.n	8007ade <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2200      	movs	r2, #0
 8007adc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007ade:	4a04      	ldr	r2, [pc, #16]	@ (8007af0 <prvSampleTimeNow+0x3c>)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	200011a8 	.word	0x200011a8

08007af4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
 8007b00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007b02:	2300      	movs	r3, #0
 8007b04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	68fa      	ldr	r2, [r7, #12]
 8007b10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007b12:	68ba      	ldr	r2, [r7, #8]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d812      	bhi.n	8007b40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	1ad2      	subs	r2, r2, r3
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	699b      	ldr	r3, [r3, #24]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d302      	bcc.n	8007b2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	617b      	str	r3, [r7, #20]
 8007b2c:	e01b      	b.n	8007b66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007b2e:	4b10      	ldr	r3, [pc, #64]	@ (8007b70 <prvInsertTimerInActiveList+0x7c>)
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	3304      	adds	r3, #4
 8007b36:	4619      	mov	r1, r3
 8007b38:	4610      	mov	r0, r2
 8007b3a:	f7fe f9b8 	bl	8005eae <vListInsert>
 8007b3e:	e012      	b.n	8007b66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007b40:	687a      	ldr	r2, [r7, #4]
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d206      	bcs.n	8007b56 <prvInsertTimerInActiveList+0x62>
 8007b48:	68ba      	ldr	r2, [r7, #8]
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d302      	bcc.n	8007b56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007b50:	2301      	movs	r3, #1
 8007b52:	617b      	str	r3, [r7, #20]
 8007b54:	e007      	b.n	8007b66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b56:	4b07      	ldr	r3, [pc, #28]	@ (8007b74 <prvInsertTimerInActiveList+0x80>)
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	3304      	adds	r3, #4
 8007b5e:	4619      	mov	r1, r3
 8007b60:	4610      	mov	r0, r2
 8007b62:	f7fe f9a4 	bl	8005eae <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007b66:	697b      	ldr	r3, [r7, #20]
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3718      	adds	r7, #24
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	2000119c 	.word	0x2000119c
 8007b74:	20001198 	.word	0x20001198

08007b78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08e      	sub	sp, #56	@ 0x38
 8007b7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b7e:	e0ce      	b.n	8007d1e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	da19      	bge.n	8007bba <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007b86:	1d3b      	adds	r3, r7, #4
 8007b88:	3304      	adds	r3, #4
 8007b8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d10b      	bne.n	8007baa <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	61fb      	str	r3, [r7, #28]
}
 8007ba4:	bf00      	nop
 8007ba6:	bf00      	nop
 8007ba8:	e7fd      	b.n	8007ba6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bb0:	6850      	ldr	r0, [r2, #4]
 8007bb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bb4:	6892      	ldr	r2, [r2, #8]
 8007bb6:	4611      	mov	r1, r2
 8007bb8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	f2c0 80ae 	blt.w	8007d1e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc8:	695b      	ldr	r3, [r3, #20]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d004      	beq.n	8007bd8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7fe f9a4 	bl	8005f20 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007bd8:	463b      	mov	r3, r7
 8007bda:	4618      	mov	r0, r3
 8007bdc:	f7ff ff6a 	bl	8007ab4 <prvSampleTimeNow>
 8007be0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2b09      	cmp	r3, #9
 8007be6:	f200 8097 	bhi.w	8007d18 <prvProcessReceivedCommands+0x1a0>
 8007bea:	a201      	add	r2, pc, #4	@ (adr r2, 8007bf0 <prvProcessReceivedCommands+0x78>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c19 	.word	0x08007c19
 8007bf4:	08007c19 	.word	0x08007c19
 8007bf8:	08007c19 	.word	0x08007c19
 8007bfc:	08007c8f 	.word	0x08007c8f
 8007c00:	08007ca3 	.word	0x08007ca3
 8007c04:	08007cef 	.word	0x08007cef
 8007c08:	08007c19 	.word	0x08007c19
 8007c0c:	08007c19 	.word	0x08007c19
 8007c10:	08007c8f 	.word	0x08007c8f
 8007c14:	08007ca3 	.word	0x08007ca3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c1e:	f043 0301 	orr.w	r3, r3, #1
 8007c22:	b2da      	uxtb	r2, r3
 8007c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007c2a:	68ba      	ldr	r2, [r7, #8]
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	18d1      	adds	r1, r2, r3
 8007c32:	68bb      	ldr	r3, [r7, #8]
 8007c34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c38:	f7ff ff5c 	bl	8007af4 <prvInsertTimerInActiveList>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d06c      	beq.n	8007d1c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c44:	6a1b      	ldr	r3, [r3, #32]
 8007c46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d061      	beq.n	8007d1c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007c58:	68ba      	ldr	r2, [r7, #8]
 8007c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	441a      	add	r2, r3
 8007c60:	2300      	movs	r3, #0
 8007c62:	9300      	str	r3, [sp, #0]
 8007c64:	2300      	movs	r3, #0
 8007c66:	2100      	movs	r1, #0
 8007c68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c6a:	f7ff fe01 	bl	8007870 <xTimerGenericCommand>
 8007c6e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007c70:	6a3b      	ldr	r3, [r7, #32]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d152      	bne.n	8007d1c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	61bb      	str	r3, [r7, #24]
}
 8007c88:	bf00      	nop
 8007c8a:	bf00      	nop
 8007c8c:	e7fd      	b.n	8007c8a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c94:	f023 0301 	bic.w	r3, r3, #1
 8007c98:	b2da      	uxtb	r2, r3
 8007c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007ca0:	e03d      	b.n	8007d1e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ca4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ca8:	f043 0301 	orr.w	r3, r3, #1
 8007cac:	b2da      	uxtb	r2, r3
 8007cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007cb4:	68ba      	ldr	r2, [r7, #8]
 8007cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10b      	bne.n	8007cda <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cc6:	f383 8811 	msr	BASEPRI, r3
 8007cca:	f3bf 8f6f 	isb	sy
 8007cce:	f3bf 8f4f 	dsb	sy
 8007cd2:	617b      	str	r3, [r7, #20]
}
 8007cd4:	bf00      	nop
 8007cd6:	bf00      	nop
 8007cd8:	e7fd      	b.n	8007cd6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cdc:	699a      	ldr	r2, [r3, #24]
 8007cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce0:	18d1      	adds	r1, r2, r3
 8007ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ce6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ce8:	f7ff ff04 	bl	8007af4 <prvInsertTimerInActiveList>
					break;
 8007cec:	e017      	b.n	8007d1e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cf4:	f003 0302 	and.w	r3, r3, #2
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d103      	bne.n	8007d04 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007cfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cfe:	f000 fbeb 	bl	80084d8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007d02:	e00c      	b.n	8007d1e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d0a:	f023 0301 	bic.w	r3, r3, #1
 8007d0e:	b2da      	uxtb	r2, r3
 8007d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007d16:	e002      	b.n	8007d1e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007d18:	bf00      	nop
 8007d1a:	e000      	b.n	8007d1e <prvProcessReceivedCommands+0x1a6>
					break;
 8007d1c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d1e:	4b08      	ldr	r3, [pc, #32]	@ (8007d40 <prvProcessReceivedCommands+0x1c8>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	1d39      	adds	r1, r7, #4
 8007d24:	2200      	movs	r2, #0
 8007d26:	4618      	mov	r0, r3
 8007d28:	f7fe fbce 	bl	80064c8 <xQueueReceive>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f47f af26 	bne.w	8007b80 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007d34:	bf00      	nop
 8007d36:	bf00      	nop
 8007d38:	3730      	adds	r7, #48	@ 0x30
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	200011a0 	.word	0x200011a0

08007d44 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b088      	sub	sp, #32
 8007d48:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d4a:	e049      	b.n	8007de0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d4c:	4b2e      	ldr	r3, [pc, #184]	@ (8007e08 <prvSwitchTimerLists+0xc4>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d56:	4b2c      	ldr	r3, [pc, #176]	@ (8007e08 <prvSwitchTimerLists+0xc4>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	68db      	ldr	r3, [r3, #12]
 8007d5e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	3304      	adds	r3, #4
 8007d64:	4618      	mov	r0, r3
 8007d66:	f7fe f8db 	bl	8005f20 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6a1b      	ldr	r3, [r3, #32]
 8007d6e:	68f8      	ldr	r0, [r7, #12]
 8007d70:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d78:	f003 0304 	and.w	r3, r3, #4
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d02f      	beq.n	8007de0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	693a      	ldr	r2, [r7, #16]
 8007d86:	4413      	add	r3, r2
 8007d88:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d90e      	bls.n	8007db0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	68ba      	ldr	r2, [r7, #8]
 8007d96:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8007e08 <prvSwitchTimerLists+0xc4>)
 8007da0:	681a      	ldr	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	3304      	adds	r3, #4
 8007da6:	4619      	mov	r1, r3
 8007da8:	4610      	mov	r0, r2
 8007daa:	f7fe f880 	bl	8005eae <vListInsert>
 8007dae:	e017      	b.n	8007de0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007db0:	2300      	movs	r3, #0
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	2300      	movs	r3, #0
 8007db6:	693a      	ldr	r2, [r7, #16]
 8007db8:	2100      	movs	r1, #0
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f7ff fd58 	bl	8007870 <xTimerGenericCommand>
 8007dc0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d10b      	bne.n	8007de0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dcc:	f383 8811 	msr	BASEPRI, r3
 8007dd0:	f3bf 8f6f 	isb	sy
 8007dd4:	f3bf 8f4f 	dsb	sy
 8007dd8:	603b      	str	r3, [r7, #0]
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	e7fd      	b.n	8007ddc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007de0:	4b09      	ldr	r3, [pc, #36]	@ (8007e08 <prvSwitchTimerLists+0xc4>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d1b0      	bne.n	8007d4c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007dea:	4b07      	ldr	r3, [pc, #28]	@ (8007e08 <prvSwitchTimerLists+0xc4>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007df0:	4b06      	ldr	r3, [pc, #24]	@ (8007e0c <prvSwitchTimerLists+0xc8>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a04      	ldr	r2, [pc, #16]	@ (8007e08 <prvSwitchTimerLists+0xc4>)
 8007df6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007df8:	4a04      	ldr	r2, [pc, #16]	@ (8007e0c <prvSwitchTimerLists+0xc8>)
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	6013      	str	r3, [r2, #0]
}
 8007dfe:	bf00      	nop
 8007e00:	3718      	adds	r7, #24
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
 8007e06:	bf00      	nop
 8007e08:	20001198 	.word	0x20001198
 8007e0c:	2000119c 	.word	0x2000119c

08007e10 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007e16:	f000 f96f 	bl	80080f8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007e1a:	4b15      	ldr	r3, [pc, #84]	@ (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d120      	bne.n	8007e64 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007e22:	4814      	ldr	r0, [pc, #80]	@ (8007e74 <prvCheckForValidListAndQueue+0x64>)
 8007e24:	f7fd fff2 	bl	8005e0c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007e28:	4813      	ldr	r0, [pc, #76]	@ (8007e78 <prvCheckForValidListAndQueue+0x68>)
 8007e2a:	f7fd ffef 	bl	8005e0c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007e2e:	4b13      	ldr	r3, [pc, #76]	@ (8007e7c <prvCheckForValidListAndQueue+0x6c>)
 8007e30:	4a10      	ldr	r2, [pc, #64]	@ (8007e74 <prvCheckForValidListAndQueue+0x64>)
 8007e32:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007e34:	4b12      	ldr	r3, [pc, #72]	@ (8007e80 <prvCheckForValidListAndQueue+0x70>)
 8007e36:	4a10      	ldr	r2, [pc, #64]	@ (8007e78 <prvCheckForValidListAndQueue+0x68>)
 8007e38:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	4b11      	ldr	r3, [pc, #68]	@ (8007e84 <prvCheckForValidListAndQueue+0x74>)
 8007e40:	4a11      	ldr	r2, [pc, #68]	@ (8007e88 <prvCheckForValidListAndQueue+0x78>)
 8007e42:	2110      	movs	r1, #16
 8007e44:	200a      	movs	r0, #10
 8007e46:	f7fe f8ff 	bl	8006048 <xQueueGenericCreateStatic>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	4a08      	ldr	r2, [pc, #32]	@ (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e4e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007e50:	4b07      	ldr	r3, [pc, #28]	@ (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d005      	beq.n	8007e64 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007e58:	4b05      	ldr	r3, [pc, #20]	@ (8007e70 <prvCheckForValidListAndQueue+0x60>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	490b      	ldr	r1, [pc, #44]	@ (8007e8c <prvCheckForValidListAndQueue+0x7c>)
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f7fe fd24 	bl	80068ac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007e64:	f000 f97a 	bl	800815c <vPortExitCritical>
}
 8007e68:	bf00      	nop
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}
 8007e6e:	bf00      	nop
 8007e70:	200011a0 	.word	0x200011a0
 8007e74:	20001170 	.word	0x20001170
 8007e78:	20001184 	.word	0x20001184
 8007e7c:	20001198 	.word	0x20001198
 8007e80:	2000119c 	.word	0x2000119c
 8007e84:	2000124c 	.word	0x2000124c
 8007e88:	200011ac 	.word	0x200011ac
 8007e8c:	0800b20c 	.word	0x0800b20c

08007e90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	60f8      	str	r0, [r7, #12]
 8007e98:	60b9      	str	r1, [r7, #8]
 8007e9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	3b04      	subs	r3, #4
 8007ea0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007ea8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	3b04      	subs	r3, #4
 8007eae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	f023 0201 	bic.w	r2, r3, #1
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	3b04      	subs	r3, #4
 8007ebe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ec0:	4a0c      	ldr	r2, [pc, #48]	@ (8007ef4 <pxPortInitialiseStack+0x64>)
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	3b14      	subs	r3, #20
 8007eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3b04      	subs	r3, #4
 8007ed6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f06f 0202 	mvn.w	r2, #2
 8007ede:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3b20      	subs	r3, #32
 8007ee4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3714      	adds	r7, #20
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	08007ef9 	.word	0x08007ef9

08007ef8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007efe:	2300      	movs	r3, #0
 8007f00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f02:	4b13      	ldr	r3, [pc, #76]	@ (8007f50 <prvTaskExitError+0x58>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0a:	d00b      	beq.n	8007f24 <prvTaskExitError+0x2c>
	__asm volatile
 8007f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f10:	f383 8811 	msr	BASEPRI, r3
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	60fb      	str	r3, [r7, #12]
}
 8007f1e:	bf00      	nop
 8007f20:	bf00      	nop
 8007f22:	e7fd      	b.n	8007f20 <prvTaskExitError+0x28>
	__asm volatile
 8007f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f28:	f383 8811 	msr	BASEPRI, r3
 8007f2c:	f3bf 8f6f 	isb	sy
 8007f30:	f3bf 8f4f 	dsb	sy
 8007f34:	60bb      	str	r3, [r7, #8]
}
 8007f36:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f38:	bf00      	nop
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d0fc      	beq.n	8007f3a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f40:	bf00      	nop
 8007f42:	bf00      	nop
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	2000000c 	.word	0x2000000c
	...

08007f60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007f60:	4b07      	ldr	r3, [pc, #28]	@ (8007f80 <pxCurrentTCBConst2>)
 8007f62:	6819      	ldr	r1, [r3, #0]
 8007f64:	6808      	ldr	r0, [r1, #0]
 8007f66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f6a:	f380 8809 	msr	PSP, r0
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f04f 0000 	mov.w	r0, #0
 8007f76:	f380 8811 	msr	BASEPRI, r0
 8007f7a:	4770      	bx	lr
 8007f7c:	f3af 8000 	nop.w

08007f80 <pxCurrentTCBConst2>:
 8007f80:	20000c70 	.word	0x20000c70
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007f84:	bf00      	nop
 8007f86:	bf00      	nop

08007f88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007f88:	4808      	ldr	r0, [pc, #32]	@ (8007fac <prvPortStartFirstTask+0x24>)
 8007f8a:	6800      	ldr	r0, [r0, #0]
 8007f8c:	6800      	ldr	r0, [r0, #0]
 8007f8e:	f380 8808 	msr	MSP, r0
 8007f92:	f04f 0000 	mov.w	r0, #0
 8007f96:	f380 8814 	msr	CONTROL, r0
 8007f9a:	b662      	cpsie	i
 8007f9c:	b661      	cpsie	f
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	df00      	svc	0
 8007fa8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007faa:	bf00      	nop
 8007fac:	e000ed08 	.word	0xe000ed08

08007fb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b086      	sub	sp, #24
 8007fb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007fb6:	4b47      	ldr	r3, [pc, #284]	@ (80080d4 <xPortStartScheduler+0x124>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a47      	ldr	r2, [pc, #284]	@ (80080d8 <xPortStartScheduler+0x128>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d10b      	bne.n	8007fd8 <xPortStartScheduler+0x28>
	__asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	60fb      	str	r3, [r7, #12]
}
 8007fd2:	bf00      	nop
 8007fd4:	bf00      	nop
 8007fd6:	e7fd      	b.n	8007fd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007fd8:	4b3e      	ldr	r3, [pc, #248]	@ (80080d4 <xPortStartScheduler+0x124>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a3f      	ldr	r2, [pc, #252]	@ (80080dc <xPortStartScheduler+0x12c>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d10b      	bne.n	8007ffa <xPortStartScheduler+0x4a>
	__asm volatile
 8007fe2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe6:	f383 8811 	msr	BASEPRI, r3
 8007fea:	f3bf 8f6f 	isb	sy
 8007fee:	f3bf 8f4f 	dsb	sy
 8007ff2:	613b      	str	r3, [r7, #16]
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	e7fd      	b.n	8007ff6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007ffa:	4b39      	ldr	r3, [pc, #228]	@ (80080e0 <xPortStartScheduler+0x130>)
 8007ffc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	b2db      	uxtb	r3, r3
 8008004:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	22ff      	movs	r2, #255	@ 0xff
 800800a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	781b      	ldrb	r3, [r3, #0]
 8008010:	b2db      	uxtb	r3, r3
 8008012:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008014:	78fb      	ldrb	r3, [r7, #3]
 8008016:	b2db      	uxtb	r3, r3
 8008018:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800801c:	b2da      	uxtb	r2, r3
 800801e:	4b31      	ldr	r3, [pc, #196]	@ (80080e4 <xPortStartScheduler+0x134>)
 8008020:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008022:	4b31      	ldr	r3, [pc, #196]	@ (80080e8 <xPortStartScheduler+0x138>)
 8008024:	2207      	movs	r2, #7
 8008026:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008028:	e009      	b.n	800803e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800802a:	4b2f      	ldr	r3, [pc, #188]	@ (80080e8 <xPortStartScheduler+0x138>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	3b01      	subs	r3, #1
 8008030:	4a2d      	ldr	r2, [pc, #180]	@ (80080e8 <xPortStartScheduler+0x138>)
 8008032:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008034:	78fb      	ldrb	r3, [r7, #3]
 8008036:	b2db      	uxtb	r3, r3
 8008038:	005b      	lsls	r3, r3, #1
 800803a:	b2db      	uxtb	r3, r3
 800803c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800803e:	78fb      	ldrb	r3, [r7, #3]
 8008040:	b2db      	uxtb	r3, r3
 8008042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008046:	2b80      	cmp	r3, #128	@ 0x80
 8008048:	d0ef      	beq.n	800802a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800804a:	4b27      	ldr	r3, [pc, #156]	@ (80080e8 <xPortStartScheduler+0x138>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f1c3 0307 	rsb	r3, r3, #7
 8008052:	2b04      	cmp	r3, #4
 8008054:	d00b      	beq.n	800806e <xPortStartScheduler+0xbe>
	__asm volatile
 8008056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805a:	f383 8811 	msr	BASEPRI, r3
 800805e:	f3bf 8f6f 	isb	sy
 8008062:	f3bf 8f4f 	dsb	sy
 8008066:	60bb      	str	r3, [r7, #8]
}
 8008068:	bf00      	nop
 800806a:	bf00      	nop
 800806c:	e7fd      	b.n	800806a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800806e:	4b1e      	ldr	r3, [pc, #120]	@ (80080e8 <xPortStartScheduler+0x138>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	021b      	lsls	r3, r3, #8
 8008074:	4a1c      	ldr	r2, [pc, #112]	@ (80080e8 <xPortStartScheduler+0x138>)
 8008076:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008078:	4b1b      	ldr	r3, [pc, #108]	@ (80080e8 <xPortStartScheduler+0x138>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008080:	4a19      	ldr	r2, [pc, #100]	@ (80080e8 <xPortStartScheduler+0x138>)
 8008082:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	b2da      	uxtb	r2, r3
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800808c:	4b17      	ldr	r3, [pc, #92]	@ (80080ec <xPortStartScheduler+0x13c>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a16      	ldr	r2, [pc, #88]	@ (80080ec <xPortStartScheduler+0x13c>)
 8008092:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008096:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008098:	4b14      	ldr	r3, [pc, #80]	@ (80080ec <xPortStartScheduler+0x13c>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a13      	ldr	r2, [pc, #76]	@ (80080ec <xPortStartScheduler+0x13c>)
 800809e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80080a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80080a4:	f000 f8da 	bl	800825c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80080a8:	4b11      	ldr	r3, [pc, #68]	@ (80080f0 <xPortStartScheduler+0x140>)
 80080aa:	2200      	movs	r2, #0
 80080ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80080ae:	f000 f8f9 	bl	80082a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80080b2:	4b10      	ldr	r3, [pc, #64]	@ (80080f4 <xPortStartScheduler+0x144>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a0f      	ldr	r2, [pc, #60]	@ (80080f4 <xPortStartScheduler+0x144>)
 80080b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80080bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80080be:	f7ff ff63 	bl	8007f88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80080c2:	f7ff f82b 	bl	800711c <vTaskSwitchContext>
	prvTaskExitError();
 80080c6:	f7ff ff17 	bl	8007ef8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080ca:	2300      	movs	r3, #0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3718      	adds	r7, #24
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	e000ed00 	.word	0xe000ed00
 80080d8:	410fc271 	.word	0x410fc271
 80080dc:	410fc270 	.word	0x410fc270
 80080e0:	e000e400 	.word	0xe000e400
 80080e4:	2000129c 	.word	0x2000129c
 80080e8:	200012a0 	.word	0x200012a0
 80080ec:	e000ed20 	.word	0xe000ed20
 80080f0:	2000000c 	.word	0x2000000c
 80080f4:	e000ef34 	.word	0xe000ef34

080080f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	607b      	str	r3, [r7, #4]
}
 8008110:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008112:	4b10      	ldr	r3, [pc, #64]	@ (8008154 <vPortEnterCritical+0x5c>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3301      	adds	r3, #1
 8008118:	4a0e      	ldr	r2, [pc, #56]	@ (8008154 <vPortEnterCritical+0x5c>)
 800811a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800811c:	4b0d      	ldr	r3, [pc, #52]	@ (8008154 <vPortEnterCritical+0x5c>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2b01      	cmp	r3, #1
 8008122:	d110      	bne.n	8008146 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008124:	4b0c      	ldr	r3, [pc, #48]	@ (8008158 <vPortEnterCritical+0x60>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	b2db      	uxtb	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	d00b      	beq.n	8008146 <vPortEnterCritical+0x4e>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	603b      	str	r3, [r7, #0]
}
 8008140:	bf00      	nop
 8008142:	bf00      	nop
 8008144:	e7fd      	b.n	8008142 <vPortEnterCritical+0x4a>
	}
}
 8008146:	bf00      	nop
 8008148:	370c      	adds	r7, #12
 800814a:	46bd      	mov	sp, r7
 800814c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	2000000c 	.word	0x2000000c
 8008158:	e000ed04 	.word	0xe000ed04

0800815c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800815c:	b480      	push	{r7}
 800815e:	b083      	sub	sp, #12
 8008160:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008162:	4b12      	ldr	r3, [pc, #72]	@ (80081ac <vPortExitCritical+0x50>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d10b      	bne.n	8008182 <vPortExitCritical+0x26>
	__asm volatile
 800816a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800816e:	f383 8811 	msr	BASEPRI, r3
 8008172:	f3bf 8f6f 	isb	sy
 8008176:	f3bf 8f4f 	dsb	sy
 800817a:	607b      	str	r3, [r7, #4]
}
 800817c:	bf00      	nop
 800817e:	bf00      	nop
 8008180:	e7fd      	b.n	800817e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008182:	4b0a      	ldr	r3, [pc, #40]	@ (80081ac <vPortExitCritical+0x50>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	3b01      	subs	r3, #1
 8008188:	4a08      	ldr	r2, [pc, #32]	@ (80081ac <vPortExitCritical+0x50>)
 800818a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800818c:	4b07      	ldr	r3, [pc, #28]	@ (80081ac <vPortExitCritical+0x50>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d105      	bne.n	80081a0 <vPortExitCritical+0x44>
 8008194:	2300      	movs	r3, #0
 8008196:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	f383 8811 	msr	BASEPRI, r3
}
 800819e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr
 80081ac:	2000000c 	.word	0x2000000c

080081b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80081b0:	f3ef 8009 	mrs	r0, PSP
 80081b4:	f3bf 8f6f 	isb	sy
 80081b8:	4b15      	ldr	r3, [pc, #84]	@ (8008210 <pxCurrentTCBConst>)
 80081ba:	681a      	ldr	r2, [r3, #0]
 80081bc:	f01e 0f10 	tst.w	lr, #16
 80081c0:	bf08      	it	eq
 80081c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80081c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ca:	6010      	str	r0, [r2, #0]
 80081cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80081d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80081d4:	f380 8811 	msr	BASEPRI, r0
 80081d8:	f3bf 8f4f 	dsb	sy
 80081dc:	f3bf 8f6f 	isb	sy
 80081e0:	f7fe ff9c 	bl	800711c <vTaskSwitchContext>
 80081e4:	f04f 0000 	mov.w	r0, #0
 80081e8:	f380 8811 	msr	BASEPRI, r0
 80081ec:	bc09      	pop	{r0, r3}
 80081ee:	6819      	ldr	r1, [r3, #0]
 80081f0:	6808      	ldr	r0, [r1, #0]
 80081f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f6:	f01e 0f10 	tst.w	lr, #16
 80081fa:	bf08      	it	eq
 80081fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008200:	f380 8809 	msr	PSP, r0
 8008204:	f3bf 8f6f 	isb	sy
 8008208:	4770      	bx	lr
 800820a:	bf00      	nop
 800820c:	f3af 8000 	nop.w

08008210 <pxCurrentTCBConst>:
 8008210:	20000c70 	.word	0x20000c70
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008214:	bf00      	nop
 8008216:	bf00      	nop

08008218 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
	__asm volatile
 800821e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008222:	f383 8811 	msr	BASEPRI, r3
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	f3bf 8f4f 	dsb	sy
 800822e:	607b      	str	r3, [r7, #4]
}
 8008230:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008232:	f7fe feb9 	bl	8006fa8 <xTaskIncrementTick>
 8008236:	4603      	mov	r3, r0
 8008238:	2b00      	cmp	r3, #0
 800823a:	d003      	beq.n	8008244 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800823c:	4b06      	ldr	r3, [pc, #24]	@ (8008258 <xPortSysTickHandler+0x40>)
 800823e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008242:	601a      	str	r2, [r3, #0]
 8008244:	2300      	movs	r3, #0
 8008246:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	f383 8811 	msr	BASEPRI, r3
}
 800824e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008250:	bf00      	nop
 8008252:	3708      	adds	r7, #8
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}
 8008258:	e000ed04 	.word	0xe000ed04

0800825c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800825c:	b480      	push	{r7}
 800825e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008260:	4b0b      	ldr	r3, [pc, #44]	@ (8008290 <vPortSetupTimerInterrupt+0x34>)
 8008262:	2200      	movs	r2, #0
 8008264:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008266:	4b0b      	ldr	r3, [pc, #44]	@ (8008294 <vPortSetupTimerInterrupt+0x38>)
 8008268:	2200      	movs	r2, #0
 800826a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800826c:	4b0a      	ldr	r3, [pc, #40]	@ (8008298 <vPortSetupTimerInterrupt+0x3c>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a0a      	ldr	r2, [pc, #40]	@ (800829c <vPortSetupTimerInterrupt+0x40>)
 8008272:	fba2 2303 	umull	r2, r3, r2, r3
 8008276:	099b      	lsrs	r3, r3, #6
 8008278:	4a09      	ldr	r2, [pc, #36]	@ (80082a0 <vPortSetupTimerInterrupt+0x44>)
 800827a:	3b01      	subs	r3, #1
 800827c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800827e:	4b04      	ldr	r3, [pc, #16]	@ (8008290 <vPortSetupTimerInterrupt+0x34>)
 8008280:	2207      	movs	r2, #7
 8008282:	601a      	str	r2, [r3, #0]
}
 8008284:	bf00      	nop
 8008286:	46bd      	mov	sp, r7
 8008288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828c:	4770      	bx	lr
 800828e:	bf00      	nop
 8008290:	e000e010 	.word	0xe000e010
 8008294:	e000e018 	.word	0xe000e018
 8008298:	20000000 	.word	0x20000000
 800829c:	10624dd3 	.word	0x10624dd3
 80082a0:	e000e014 	.word	0xe000e014

080082a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80082a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80082b4 <vPortEnableVFP+0x10>
 80082a8:	6801      	ldr	r1, [r0, #0]
 80082aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80082ae:	6001      	str	r1, [r0, #0]
 80082b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80082b2:	bf00      	nop
 80082b4:	e000ed88 	.word	0xe000ed88

080082b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80082be:	f3ef 8305 	mrs	r3, IPSR
 80082c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2b0f      	cmp	r3, #15
 80082c8:	d915      	bls.n	80082f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80082ca:	4a18      	ldr	r2, [pc, #96]	@ (800832c <vPortValidateInterruptPriority+0x74>)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	4413      	add	r3, r2
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80082d4:	4b16      	ldr	r3, [pc, #88]	@ (8008330 <vPortValidateInterruptPriority+0x78>)
 80082d6:	781b      	ldrb	r3, [r3, #0]
 80082d8:	7afa      	ldrb	r2, [r7, #11]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d20b      	bcs.n	80082f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80082de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e2:	f383 8811 	msr	BASEPRI, r3
 80082e6:	f3bf 8f6f 	isb	sy
 80082ea:	f3bf 8f4f 	dsb	sy
 80082ee:	607b      	str	r3, [r7, #4]
}
 80082f0:	bf00      	nop
 80082f2:	bf00      	nop
 80082f4:	e7fd      	b.n	80082f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80082f6:	4b0f      	ldr	r3, [pc, #60]	@ (8008334 <vPortValidateInterruptPriority+0x7c>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80082fe:	4b0e      	ldr	r3, [pc, #56]	@ (8008338 <vPortValidateInterruptPriority+0x80>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	429a      	cmp	r2, r3
 8008304:	d90b      	bls.n	800831e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830a:	f383 8811 	msr	BASEPRI, r3
 800830e:	f3bf 8f6f 	isb	sy
 8008312:	f3bf 8f4f 	dsb	sy
 8008316:	603b      	str	r3, [r7, #0]
}
 8008318:	bf00      	nop
 800831a:	bf00      	nop
 800831c:	e7fd      	b.n	800831a <vPortValidateInterruptPriority+0x62>
	}
 800831e:	bf00      	nop
 8008320:	3714      	adds	r7, #20
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr
 800832a:	bf00      	nop
 800832c:	e000e3f0 	.word	0xe000e3f0
 8008330:	2000129c 	.word	0x2000129c
 8008334:	e000ed0c 	.word	0xe000ed0c
 8008338:	200012a0 	.word	0x200012a0

0800833c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b08a      	sub	sp, #40	@ 0x28
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008344:	2300      	movs	r3, #0
 8008346:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008348:	f7fe fd72 	bl	8006e30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800834c:	4b5c      	ldr	r3, [pc, #368]	@ (80084c0 <pvPortMalloc+0x184>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d101      	bne.n	8008358 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008354:	f000 f924 	bl	80085a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008358:	4b5a      	ldr	r3, [pc, #360]	@ (80084c4 <pvPortMalloc+0x188>)
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	4013      	ands	r3, r2
 8008360:	2b00      	cmp	r3, #0
 8008362:	f040 8095 	bne.w	8008490 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d01e      	beq.n	80083aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800836c:	2208      	movs	r2, #8
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4413      	add	r3, r2
 8008372:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f003 0307 	and.w	r3, r3, #7
 800837a:	2b00      	cmp	r3, #0
 800837c:	d015      	beq.n	80083aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f023 0307 	bic.w	r3, r3, #7
 8008384:	3308      	adds	r3, #8
 8008386:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f003 0307 	and.w	r3, r3, #7
 800838e:	2b00      	cmp	r3, #0
 8008390:	d00b      	beq.n	80083aa <pvPortMalloc+0x6e>
	__asm volatile
 8008392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008396:	f383 8811 	msr	BASEPRI, r3
 800839a:	f3bf 8f6f 	isb	sy
 800839e:	f3bf 8f4f 	dsb	sy
 80083a2:	617b      	str	r3, [r7, #20]
}
 80083a4:	bf00      	nop
 80083a6:	bf00      	nop
 80083a8:	e7fd      	b.n	80083a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d06f      	beq.n	8008490 <pvPortMalloc+0x154>
 80083b0:	4b45      	ldr	r3, [pc, #276]	@ (80084c8 <pvPortMalloc+0x18c>)
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	687a      	ldr	r2, [r7, #4]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d86a      	bhi.n	8008490 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80083ba:	4b44      	ldr	r3, [pc, #272]	@ (80084cc <pvPortMalloc+0x190>)
 80083bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80083be:	4b43      	ldr	r3, [pc, #268]	@ (80084cc <pvPortMalloc+0x190>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083c4:	e004      	b.n	80083d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80083ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80083d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	687a      	ldr	r2, [r7, #4]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d903      	bls.n	80083e2 <pvPortMalloc+0xa6>
 80083da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d1f1      	bne.n	80083c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80083e2:	4b37      	ldr	r3, [pc, #220]	@ (80084c0 <pvPortMalloc+0x184>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d051      	beq.n	8008490 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80083ec:	6a3b      	ldr	r3, [r7, #32]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2208      	movs	r2, #8
 80083f2:	4413      	add	r3, r2
 80083f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80083f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	6a3b      	ldr	r3, [r7, #32]
 80083fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80083fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	1ad2      	subs	r2, r2, r3
 8008406:	2308      	movs	r3, #8
 8008408:	005b      	lsls	r3, r3, #1
 800840a:	429a      	cmp	r2, r3
 800840c:	d920      	bls.n	8008450 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800840e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	4413      	add	r3, r2
 8008414:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	f003 0307 	and.w	r3, r3, #7
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00b      	beq.n	8008438 <pvPortMalloc+0xfc>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	613b      	str	r3, [r7, #16]
}
 8008432:	bf00      	nop
 8008434:	bf00      	nop
 8008436:	e7fd      	b.n	8008434 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800843a:	685a      	ldr	r2, [r3, #4]
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	1ad2      	subs	r2, r2, r3
 8008440:	69bb      	ldr	r3, [r7, #24]
 8008442:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800844a:	69b8      	ldr	r0, [r7, #24]
 800844c:	f000 f90a 	bl	8008664 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008450:	4b1d      	ldr	r3, [pc, #116]	@ (80084c8 <pvPortMalloc+0x18c>)
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008456:	685b      	ldr	r3, [r3, #4]
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	4a1b      	ldr	r2, [pc, #108]	@ (80084c8 <pvPortMalloc+0x18c>)
 800845c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800845e:	4b1a      	ldr	r3, [pc, #104]	@ (80084c8 <pvPortMalloc+0x18c>)
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	4b1b      	ldr	r3, [pc, #108]	@ (80084d0 <pvPortMalloc+0x194>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	429a      	cmp	r2, r3
 8008468:	d203      	bcs.n	8008472 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800846a:	4b17      	ldr	r3, [pc, #92]	@ (80084c8 <pvPortMalloc+0x18c>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a18      	ldr	r2, [pc, #96]	@ (80084d0 <pvPortMalloc+0x194>)
 8008470:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008474:	685a      	ldr	r2, [r3, #4]
 8008476:	4b13      	ldr	r3, [pc, #76]	@ (80084c4 <pvPortMalloc+0x188>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	431a      	orrs	r2, r3
 800847c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008482:	2200      	movs	r2, #0
 8008484:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008486:	4b13      	ldr	r3, [pc, #76]	@ (80084d4 <pvPortMalloc+0x198>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3301      	adds	r3, #1
 800848c:	4a11      	ldr	r2, [pc, #68]	@ (80084d4 <pvPortMalloc+0x198>)
 800848e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008490:	f7fe fcdc 	bl	8006e4c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008494:	69fb      	ldr	r3, [r7, #28]
 8008496:	f003 0307 	and.w	r3, r3, #7
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00b      	beq.n	80084b6 <pvPortMalloc+0x17a>
	__asm volatile
 800849e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	60fb      	str	r3, [r7, #12]
}
 80084b0:	bf00      	nop
 80084b2:	bf00      	nop
 80084b4:	e7fd      	b.n	80084b2 <pvPortMalloc+0x176>
	return pvReturn;
 80084b6:	69fb      	ldr	r3, [r7, #28]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3728      	adds	r7, #40	@ 0x28
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}
 80084c0:	20004eac 	.word	0x20004eac
 80084c4:	20004ec0 	.word	0x20004ec0
 80084c8:	20004eb0 	.word	0x20004eb0
 80084cc:	20004ea4 	.word	0x20004ea4
 80084d0:	20004eb4 	.word	0x20004eb4
 80084d4:	20004eb8 	.word	0x20004eb8

080084d8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b086      	sub	sp, #24
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d04f      	beq.n	800858a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80084ea:	2308      	movs	r3, #8
 80084ec:	425b      	negs	r3, r3
 80084ee:	697a      	ldr	r2, [r7, #20]
 80084f0:	4413      	add	r3, r2
 80084f2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	685a      	ldr	r2, [r3, #4]
 80084fc:	4b25      	ldr	r3, [pc, #148]	@ (8008594 <vPortFree+0xbc>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4013      	ands	r3, r2
 8008502:	2b00      	cmp	r3, #0
 8008504:	d10b      	bne.n	800851e <vPortFree+0x46>
	__asm volatile
 8008506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800850a:	f383 8811 	msr	BASEPRI, r3
 800850e:	f3bf 8f6f 	isb	sy
 8008512:	f3bf 8f4f 	dsb	sy
 8008516:	60fb      	str	r3, [r7, #12]
}
 8008518:	bf00      	nop
 800851a:	bf00      	nop
 800851c:	e7fd      	b.n	800851a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00b      	beq.n	800853e <vPortFree+0x66>
	__asm volatile
 8008526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800852a:	f383 8811 	msr	BASEPRI, r3
 800852e:	f3bf 8f6f 	isb	sy
 8008532:	f3bf 8f4f 	dsb	sy
 8008536:	60bb      	str	r3, [r7, #8]
}
 8008538:	bf00      	nop
 800853a:	bf00      	nop
 800853c:	e7fd      	b.n	800853a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	685a      	ldr	r2, [r3, #4]
 8008542:	4b14      	ldr	r3, [pc, #80]	@ (8008594 <vPortFree+0xbc>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4013      	ands	r3, r2
 8008548:	2b00      	cmp	r3, #0
 800854a:	d01e      	beq.n	800858a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d11a      	bne.n	800858a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	685a      	ldr	r2, [r3, #4]
 8008558:	4b0e      	ldr	r3, [pc, #56]	@ (8008594 <vPortFree+0xbc>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	43db      	mvns	r3, r3
 800855e:	401a      	ands	r2, r3
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008564:	f7fe fc64 	bl	8006e30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	685a      	ldr	r2, [r3, #4]
 800856c:	4b0a      	ldr	r3, [pc, #40]	@ (8008598 <vPortFree+0xc0>)
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4413      	add	r3, r2
 8008572:	4a09      	ldr	r2, [pc, #36]	@ (8008598 <vPortFree+0xc0>)
 8008574:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008576:	6938      	ldr	r0, [r7, #16]
 8008578:	f000 f874 	bl	8008664 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800857c:	4b07      	ldr	r3, [pc, #28]	@ (800859c <vPortFree+0xc4>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	3301      	adds	r3, #1
 8008582:	4a06      	ldr	r2, [pc, #24]	@ (800859c <vPortFree+0xc4>)
 8008584:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008586:	f7fe fc61 	bl	8006e4c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800858a:	bf00      	nop
 800858c:	3718      	adds	r7, #24
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}
 8008592:	bf00      	nop
 8008594:	20004ec0 	.word	0x20004ec0
 8008598:	20004eb0 	.word	0x20004eb0
 800859c:	20004ebc 	.word	0x20004ebc

080085a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80085a0:	b480      	push	{r7}
 80085a2:	b085      	sub	sp, #20
 80085a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80085a6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80085aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80085ac:	4b27      	ldr	r3, [pc, #156]	@ (800864c <prvHeapInit+0xac>)
 80085ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f003 0307 	and.w	r3, r3, #7
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d00c      	beq.n	80085d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3307      	adds	r3, #7
 80085be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f023 0307 	bic.w	r3, r3, #7
 80085c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80085c8:	68ba      	ldr	r2, [r7, #8]
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	1ad3      	subs	r3, r2, r3
 80085ce:	4a1f      	ldr	r2, [pc, #124]	@ (800864c <prvHeapInit+0xac>)
 80085d0:	4413      	add	r3, r2
 80085d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80085d8:	4a1d      	ldr	r2, [pc, #116]	@ (8008650 <prvHeapInit+0xb0>)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80085de:	4b1c      	ldr	r3, [pc, #112]	@ (8008650 <prvHeapInit+0xb0>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	4413      	add	r3, r2
 80085ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80085ec:	2208      	movs	r2, #8
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	1a9b      	subs	r3, r3, r2
 80085f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f023 0307 	bic.w	r3, r3, #7
 80085fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	4a15      	ldr	r2, [pc, #84]	@ (8008654 <prvHeapInit+0xb4>)
 8008600:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008602:	4b14      	ldr	r3, [pc, #80]	@ (8008654 <prvHeapInit+0xb4>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	2200      	movs	r2, #0
 8008608:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800860a:	4b12      	ldr	r3, [pc, #72]	@ (8008654 <prvHeapInit+0xb4>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	2200      	movs	r2, #0
 8008610:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	1ad2      	subs	r2, r2, r3
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008620:	4b0c      	ldr	r3, [pc, #48]	@ (8008654 <prvHeapInit+0xb4>)
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	4a0a      	ldr	r2, [pc, #40]	@ (8008658 <prvHeapInit+0xb8>)
 800862e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	685b      	ldr	r3, [r3, #4]
 8008634:	4a09      	ldr	r2, [pc, #36]	@ (800865c <prvHeapInit+0xbc>)
 8008636:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008638:	4b09      	ldr	r3, [pc, #36]	@ (8008660 <prvHeapInit+0xc0>)
 800863a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800863e:	601a      	str	r2, [r3, #0]
}
 8008640:	bf00      	nop
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr
 800864c:	200012a4 	.word	0x200012a4
 8008650:	20004ea4 	.word	0x20004ea4
 8008654:	20004eac 	.word	0x20004eac
 8008658:	20004eb4 	.word	0x20004eb4
 800865c:	20004eb0 	.word	0x20004eb0
 8008660:	20004ec0 	.word	0x20004ec0

08008664 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800866c:	4b28      	ldr	r3, [pc, #160]	@ (8008710 <prvInsertBlockIntoFreeList+0xac>)
 800866e:	60fb      	str	r3, [r7, #12]
 8008670:	e002      	b.n	8008678 <prvInsertBlockIntoFreeList+0x14>
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	429a      	cmp	r2, r3
 8008680:	d8f7      	bhi.n	8008672 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	4413      	add	r3, r2
 800868e:	687a      	ldr	r2, [r7, #4]
 8008690:	429a      	cmp	r2, r3
 8008692:	d108      	bne.n	80086a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	685b      	ldr	r3, [r3, #4]
 800869c:	441a      	add	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	68ba      	ldr	r2, [r7, #8]
 80086b0:	441a      	add	r2, r3
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d118      	bne.n	80086ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	4b15      	ldr	r3, [pc, #84]	@ (8008714 <prvInsertBlockIntoFreeList+0xb0>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d00d      	beq.n	80086e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	441a      	add	r2, r3
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	601a      	str	r2, [r3, #0]
 80086e0:	e008      	b.n	80086f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80086e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008714 <prvInsertBlockIntoFreeList+0xb0>)
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	601a      	str	r2, [r3, #0]
 80086ea:	e003      	b.n	80086f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d002      	beq.n	8008702 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	687a      	ldr	r2, [r7, #4]
 8008700:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008702:	bf00      	nop
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr
 800870e:	bf00      	nop
 8008710:	20004ea4 	.word	0x20004ea4
 8008714:	20004eac 	.word	0x20004eac

08008718 <__cvt>:
 8008718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800871c:	ec57 6b10 	vmov	r6, r7, d0
 8008720:	2f00      	cmp	r7, #0
 8008722:	460c      	mov	r4, r1
 8008724:	4619      	mov	r1, r3
 8008726:	463b      	mov	r3, r7
 8008728:	bfbb      	ittet	lt
 800872a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800872e:	461f      	movlt	r7, r3
 8008730:	2300      	movge	r3, #0
 8008732:	232d      	movlt	r3, #45	@ 0x2d
 8008734:	700b      	strb	r3, [r1, #0]
 8008736:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008738:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800873c:	4691      	mov	r9, r2
 800873e:	f023 0820 	bic.w	r8, r3, #32
 8008742:	bfbc      	itt	lt
 8008744:	4632      	movlt	r2, r6
 8008746:	4616      	movlt	r6, r2
 8008748:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800874c:	d005      	beq.n	800875a <__cvt+0x42>
 800874e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008752:	d100      	bne.n	8008756 <__cvt+0x3e>
 8008754:	3401      	adds	r4, #1
 8008756:	2102      	movs	r1, #2
 8008758:	e000      	b.n	800875c <__cvt+0x44>
 800875a:	2103      	movs	r1, #3
 800875c:	ab03      	add	r3, sp, #12
 800875e:	9301      	str	r3, [sp, #4]
 8008760:	ab02      	add	r3, sp, #8
 8008762:	9300      	str	r3, [sp, #0]
 8008764:	ec47 6b10 	vmov	d0, r6, r7
 8008768:	4653      	mov	r3, sl
 800876a:	4622      	mov	r2, r4
 800876c:	f000 ffa8 	bl	80096c0 <_dtoa_r>
 8008770:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008774:	4605      	mov	r5, r0
 8008776:	d119      	bne.n	80087ac <__cvt+0x94>
 8008778:	f019 0f01 	tst.w	r9, #1
 800877c:	d00e      	beq.n	800879c <__cvt+0x84>
 800877e:	eb00 0904 	add.w	r9, r0, r4
 8008782:	2200      	movs	r2, #0
 8008784:	2300      	movs	r3, #0
 8008786:	4630      	mov	r0, r6
 8008788:	4639      	mov	r1, r7
 800878a:	f7f8 f9a5 	bl	8000ad8 <__aeabi_dcmpeq>
 800878e:	b108      	cbz	r0, 8008794 <__cvt+0x7c>
 8008790:	f8cd 900c 	str.w	r9, [sp, #12]
 8008794:	2230      	movs	r2, #48	@ 0x30
 8008796:	9b03      	ldr	r3, [sp, #12]
 8008798:	454b      	cmp	r3, r9
 800879a:	d31e      	bcc.n	80087da <__cvt+0xc2>
 800879c:	9b03      	ldr	r3, [sp, #12]
 800879e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087a0:	1b5b      	subs	r3, r3, r5
 80087a2:	4628      	mov	r0, r5
 80087a4:	6013      	str	r3, [r2, #0]
 80087a6:	b004      	add	sp, #16
 80087a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80087b0:	eb00 0904 	add.w	r9, r0, r4
 80087b4:	d1e5      	bne.n	8008782 <__cvt+0x6a>
 80087b6:	7803      	ldrb	r3, [r0, #0]
 80087b8:	2b30      	cmp	r3, #48	@ 0x30
 80087ba:	d10a      	bne.n	80087d2 <__cvt+0xba>
 80087bc:	2200      	movs	r2, #0
 80087be:	2300      	movs	r3, #0
 80087c0:	4630      	mov	r0, r6
 80087c2:	4639      	mov	r1, r7
 80087c4:	f7f8 f988 	bl	8000ad8 <__aeabi_dcmpeq>
 80087c8:	b918      	cbnz	r0, 80087d2 <__cvt+0xba>
 80087ca:	f1c4 0401 	rsb	r4, r4, #1
 80087ce:	f8ca 4000 	str.w	r4, [sl]
 80087d2:	f8da 3000 	ldr.w	r3, [sl]
 80087d6:	4499      	add	r9, r3
 80087d8:	e7d3      	b.n	8008782 <__cvt+0x6a>
 80087da:	1c59      	adds	r1, r3, #1
 80087dc:	9103      	str	r1, [sp, #12]
 80087de:	701a      	strb	r2, [r3, #0]
 80087e0:	e7d9      	b.n	8008796 <__cvt+0x7e>

080087e2 <__exponent>:
 80087e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087e4:	2900      	cmp	r1, #0
 80087e6:	bfba      	itte	lt
 80087e8:	4249      	neglt	r1, r1
 80087ea:	232d      	movlt	r3, #45	@ 0x2d
 80087ec:	232b      	movge	r3, #43	@ 0x2b
 80087ee:	2909      	cmp	r1, #9
 80087f0:	7002      	strb	r2, [r0, #0]
 80087f2:	7043      	strb	r3, [r0, #1]
 80087f4:	dd29      	ble.n	800884a <__exponent+0x68>
 80087f6:	f10d 0307 	add.w	r3, sp, #7
 80087fa:	461d      	mov	r5, r3
 80087fc:	270a      	movs	r7, #10
 80087fe:	461a      	mov	r2, r3
 8008800:	fbb1 f6f7 	udiv	r6, r1, r7
 8008804:	fb07 1416 	mls	r4, r7, r6, r1
 8008808:	3430      	adds	r4, #48	@ 0x30
 800880a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800880e:	460c      	mov	r4, r1
 8008810:	2c63      	cmp	r4, #99	@ 0x63
 8008812:	f103 33ff 	add.w	r3, r3, #4294967295
 8008816:	4631      	mov	r1, r6
 8008818:	dcf1      	bgt.n	80087fe <__exponent+0x1c>
 800881a:	3130      	adds	r1, #48	@ 0x30
 800881c:	1e94      	subs	r4, r2, #2
 800881e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008822:	1c41      	adds	r1, r0, #1
 8008824:	4623      	mov	r3, r4
 8008826:	42ab      	cmp	r3, r5
 8008828:	d30a      	bcc.n	8008840 <__exponent+0x5e>
 800882a:	f10d 0309 	add.w	r3, sp, #9
 800882e:	1a9b      	subs	r3, r3, r2
 8008830:	42ac      	cmp	r4, r5
 8008832:	bf88      	it	hi
 8008834:	2300      	movhi	r3, #0
 8008836:	3302      	adds	r3, #2
 8008838:	4403      	add	r3, r0
 800883a:	1a18      	subs	r0, r3, r0
 800883c:	b003      	add	sp, #12
 800883e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008840:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008844:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008848:	e7ed      	b.n	8008826 <__exponent+0x44>
 800884a:	2330      	movs	r3, #48	@ 0x30
 800884c:	3130      	adds	r1, #48	@ 0x30
 800884e:	7083      	strb	r3, [r0, #2]
 8008850:	70c1      	strb	r1, [r0, #3]
 8008852:	1d03      	adds	r3, r0, #4
 8008854:	e7f1      	b.n	800883a <__exponent+0x58>
	...

08008858 <_printf_float>:
 8008858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800885c:	b08d      	sub	sp, #52	@ 0x34
 800885e:	460c      	mov	r4, r1
 8008860:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008864:	4616      	mov	r6, r2
 8008866:	461f      	mov	r7, r3
 8008868:	4605      	mov	r5, r0
 800886a:	f000 fdbd 	bl	80093e8 <_localeconv_r>
 800886e:	6803      	ldr	r3, [r0, #0]
 8008870:	9304      	str	r3, [sp, #16]
 8008872:	4618      	mov	r0, r3
 8008874:	f7f7 fd04 	bl	8000280 <strlen>
 8008878:	2300      	movs	r3, #0
 800887a:	930a      	str	r3, [sp, #40]	@ 0x28
 800887c:	f8d8 3000 	ldr.w	r3, [r8]
 8008880:	9005      	str	r0, [sp, #20]
 8008882:	3307      	adds	r3, #7
 8008884:	f023 0307 	bic.w	r3, r3, #7
 8008888:	f103 0208 	add.w	r2, r3, #8
 800888c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008890:	f8d4 b000 	ldr.w	fp, [r4]
 8008894:	f8c8 2000 	str.w	r2, [r8]
 8008898:	e9d3 8900 	ldrd	r8, r9, [r3]
 800889c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80088a0:	9307      	str	r3, [sp, #28]
 80088a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80088a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80088aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088ae:	4b9c      	ldr	r3, [pc, #624]	@ (8008b20 <_printf_float+0x2c8>)
 80088b0:	f04f 32ff 	mov.w	r2, #4294967295
 80088b4:	f7f8 f942 	bl	8000b3c <__aeabi_dcmpun>
 80088b8:	bb70      	cbnz	r0, 8008918 <_printf_float+0xc0>
 80088ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088be:	4b98      	ldr	r3, [pc, #608]	@ (8008b20 <_printf_float+0x2c8>)
 80088c0:	f04f 32ff 	mov.w	r2, #4294967295
 80088c4:	f7f8 f91c 	bl	8000b00 <__aeabi_dcmple>
 80088c8:	bb30      	cbnz	r0, 8008918 <_printf_float+0xc0>
 80088ca:	2200      	movs	r2, #0
 80088cc:	2300      	movs	r3, #0
 80088ce:	4640      	mov	r0, r8
 80088d0:	4649      	mov	r1, r9
 80088d2:	f7f8 f90b 	bl	8000aec <__aeabi_dcmplt>
 80088d6:	b110      	cbz	r0, 80088de <_printf_float+0x86>
 80088d8:	232d      	movs	r3, #45	@ 0x2d
 80088da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80088de:	4a91      	ldr	r2, [pc, #580]	@ (8008b24 <_printf_float+0x2cc>)
 80088e0:	4b91      	ldr	r3, [pc, #580]	@ (8008b28 <_printf_float+0x2d0>)
 80088e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80088e6:	bf8c      	ite	hi
 80088e8:	4690      	movhi	r8, r2
 80088ea:	4698      	movls	r8, r3
 80088ec:	2303      	movs	r3, #3
 80088ee:	6123      	str	r3, [r4, #16]
 80088f0:	f02b 0304 	bic.w	r3, fp, #4
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	f04f 0900 	mov.w	r9, #0
 80088fa:	9700      	str	r7, [sp, #0]
 80088fc:	4633      	mov	r3, r6
 80088fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008900:	4621      	mov	r1, r4
 8008902:	4628      	mov	r0, r5
 8008904:	f000 f9d2 	bl	8008cac <_printf_common>
 8008908:	3001      	adds	r0, #1
 800890a:	f040 808d 	bne.w	8008a28 <_printf_float+0x1d0>
 800890e:	f04f 30ff 	mov.w	r0, #4294967295
 8008912:	b00d      	add	sp, #52	@ 0x34
 8008914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008918:	4642      	mov	r2, r8
 800891a:	464b      	mov	r3, r9
 800891c:	4640      	mov	r0, r8
 800891e:	4649      	mov	r1, r9
 8008920:	f7f8 f90c 	bl	8000b3c <__aeabi_dcmpun>
 8008924:	b140      	cbz	r0, 8008938 <_printf_float+0xe0>
 8008926:	464b      	mov	r3, r9
 8008928:	2b00      	cmp	r3, #0
 800892a:	bfbc      	itt	lt
 800892c:	232d      	movlt	r3, #45	@ 0x2d
 800892e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008932:	4a7e      	ldr	r2, [pc, #504]	@ (8008b2c <_printf_float+0x2d4>)
 8008934:	4b7e      	ldr	r3, [pc, #504]	@ (8008b30 <_printf_float+0x2d8>)
 8008936:	e7d4      	b.n	80088e2 <_printf_float+0x8a>
 8008938:	6863      	ldr	r3, [r4, #4]
 800893a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800893e:	9206      	str	r2, [sp, #24]
 8008940:	1c5a      	adds	r2, r3, #1
 8008942:	d13b      	bne.n	80089bc <_printf_float+0x164>
 8008944:	2306      	movs	r3, #6
 8008946:	6063      	str	r3, [r4, #4]
 8008948:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800894c:	2300      	movs	r3, #0
 800894e:	6022      	str	r2, [r4, #0]
 8008950:	9303      	str	r3, [sp, #12]
 8008952:	ab0a      	add	r3, sp, #40	@ 0x28
 8008954:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008958:	ab09      	add	r3, sp, #36	@ 0x24
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	6861      	ldr	r1, [r4, #4]
 800895e:	ec49 8b10 	vmov	d0, r8, r9
 8008962:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008966:	4628      	mov	r0, r5
 8008968:	f7ff fed6 	bl	8008718 <__cvt>
 800896c:	9b06      	ldr	r3, [sp, #24]
 800896e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008970:	2b47      	cmp	r3, #71	@ 0x47
 8008972:	4680      	mov	r8, r0
 8008974:	d129      	bne.n	80089ca <_printf_float+0x172>
 8008976:	1cc8      	adds	r0, r1, #3
 8008978:	db02      	blt.n	8008980 <_printf_float+0x128>
 800897a:	6863      	ldr	r3, [r4, #4]
 800897c:	4299      	cmp	r1, r3
 800897e:	dd41      	ble.n	8008a04 <_printf_float+0x1ac>
 8008980:	f1aa 0a02 	sub.w	sl, sl, #2
 8008984:	fa5f fa8a 	uxtb.w	sl, sl
 8008988:	3901      	subs	r1, #1
 800898a:	4652      	mov	r2, sl
 800898c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008990:	9109      	str	r1, [sp, #36]	@ 0x24
 8008992:	f7ff ff26 	bl	80087e2 <__exponent>
 8008996:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008998:	1813      	adds	r3, r2, r0
 800899a:	2a01      	cmp	r2, #1
 800899c:	4681      	mov	r9, r0
 800899e:	6123      	str	r3, [r4, #16]
 80089a0:	dc02      	bgt.n	80089a8 <_printf_float+0x150>
 80089a2:	6822      	ldr	r2, [r4, #0]
 80089a4:	07d2      	lsls	r2, r2, #31
 80089a6:	d501      	bpl.n	80089ac <_printf_float+0x154>
 80089a8:	3301      	adds	r3, #1
 80089aa:	6123      	str	r3, [r4, #16]
 80089ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d0a2      	beq.n	80088fa <_printf_float+0xa2>
 80089b4:	232d      	movs	r3, #45	@ 0x2d
 80089b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089ba:	e79e      	b.n	80088fa <_printf_float+0xa2>
 80089bc:	9a06      	ldr	r2, [sp, #24]
 80089be:	2a47      	cmp	r2, #71	@ 0x47
 80089c0:	d1c2      	bne.n	8008948 <_printf_float+0xf0>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d1c0      	bne.n	8008948 <_printf_float+0xf0>
 80089c6:	2301      	movs	r3, #1
 80089c8:	e7bd      	b.n	8008946 <_printf_float+0xee>
 80089ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80089ce:	d9db      	bls.n	8008988 <_printf_float+0x130>
 80089d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80089d4:	d118      	bne.n	8008a08 <_printf_float+0x1b0>
 80089d6:	2900      	cmp	r1, #0
 80089d8:	6863      	ldr	r3, [r4, #4]
 80089da:	dd0b      	ble.n	80089f4 <_printf_float+0x19c>
 80089dc:	6121      	str	r1, [r4, #16]
 80089de:	b913      	cbnz	r3, 80089e6 <_printf_float+0x18e>
 80089e0:	6822      	ldr	r2, [r4, #0]
 80089e2:	07d0      	lsls	r0, r2, #31
 80089e4:	d502      	bpl.n	80089ec <_printf_float+0x194>
 80089e6:	3301      	adds	r3, #1
 80089e8:	440b      	add	r3, r1
 80089ea:	6123      	str	r3, [r4, #16]
 80089ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80089ee:	f04f 0900 	mov.w	r9, #0
 80089f2:	e7db      	b.n	80089ac <_printf_float+0x154>
 80089f4:	b913      	cbnz	r3, 80089fc <_printf_float+0x1a4>
 80089f6:	6822      	ldr	r2, [r4, #0]
 80089f8:	07d2      	lsls	r2, r2, #31
 80089fa:	d501      	bpl.n	8008a00 <_printf_float+0x1a8>
 80089fc:	3302      	adds	r3, #2
 80089fe:	e7f4      	b.n	80089ea <_printf_float+0x192>
 8008a00:	2301      	movs	r3, #1
 8008a02:	e7f2      	b.n	80089ea <_printf_float+0x192>
 8008a04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008a08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a0a:	4299      	cmp	r1, r3
 8008a0c:	db05      	blt.n	8008a1a <_printf_float+0x1c2>
 8008a0e:	6823      	ldr	r3, [r4, #0]
 8008a10:	6121      	str	r1, [r4, #16]
 8008a12:	07d8      	lsls	r0, r3, #31
 8008a14:	d5ea      	bpl.n	80089ec <_printf_float+0x194>
 8008a16:	1c4b      	adds	r3, r1, #1
 8008a18:	e7e7      	b.n	80089ea <_printf_float+0x192>
 8008a1a:	2900      	cmp	r1, #0
 8008a1c:	bfd4      	ite	le
 8008a1e:	f1c1 0202 	rsble	r2, r1, #2
 8008a22:	2201      	movgt	r2, #1
 8008a24:	4413      	add	r3, r2
 8008a26:	e7e0      	b.n	80089ea <_printf_float+0x192>
 8008a28:	6823      	ldr	r3, [r4, #0]
 8008a2a:	055a      	lsls	r2, r3, #21
 8008a2c:	d407      	bmi.n	8008a3e <_printf_float+0x1e6>
 8008a2e:	6923      	ldr	r3, [r4, #16]
 8008a30:	4642      	mov	r2, r8
 8008a32:	4631      	mov	r1, r6
 8008a34:	4628      	mov	r0, r5
 8008a36:	47b8      	blx	r7
 8008a38:	3001      	adds	r0, #1
 8008a3a:	d12b      	bne.n	8008a94 <_printf_float+0x23c>
 8008a3c:	e767      	b.n	800890e <_printf_float+0xb6>
 8008a3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a42:	f240 80dd 	bls.w	8008c00 <_printf_float+0x3a8>
 8008a46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	f7f8 f843 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a52:	2800      	cmp	r0, #0
 8008a54:	d033      	beq.n	8008abe <_printf_float+0x266>
 8008a56:	4a37      	ldr	r2, [pc, #220]	@ (8008b34 <_printf_float+0x2dc>)
 8008a58:	2301      	movs	r3, #1
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	47b8      	blx	r7
 8008a60:	3001      	adds	r0, #1
 8008a62:	f43f af54 	beq.w	800890e <_printf_float+0xb6>
 8008a66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008a6a:	4543      	cmp	r3, r8
 8008a6c:	db02      	blt.n	8008a74 <_printf_float+0x21c>
 8008a6e:	6823      	ldr	r3, [r4, #0]
 8008a70:	07d8      	lsls	r0, r3, #31
 8008a72:	d50f      	bpl.n	8008a94 <_printf_float+0x23c>
 8008a74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a78:	4631      	mov	r1, r6
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	47b8      	blx	r7
 8008a7e:	3001      	adds	r0, #1
 8008a80:	f43f af45 	beq.w	800890e <_printf_float+0xb6>
 8008a84:	f04f 0900 	mov.w	r9, #0
 8008a88:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a8c:	f104 0a1a 	add.w	sl, r4, #26
 8008a90:	45c8      	cmp	r8, r9
 8008a92:	dc09      	bgt.n	8008aa8 <_printf_float+0x250>
 8008a94:	6823      	ldr	r3, [r4, #0]
 8008a96:	079b      	lsls	r3, r3, #30
 8008a98:	f100 8103 	bmi.w	8008ca2 <_printf_float+0x44a>
 8008a9c:	68e0      	ldr	r0, [r4, #12]
 8008a9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008aa0:	4298      	cmp	r0, r3
 8008aa2:	bfb8      	it	lt
 8008aa4:	4618      	movlt	r0, r3
 8008aa6:	e734      	b.n	8008912 <_printf_float+0xba>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	4652      	mov	r2, sl
 8008aac:	4631      	mov	r1, r6
 8008aae:	4628      	mov	r0, r5
 8008ab0:	47b8      	blx	r7
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	f43f af2b 	beq.w	800890e <_printf_float+0xb6>
 8008ab8:	f109 0901 	add.w	r9, r9, #1
 8008abc:	e7e8      	b.n	8008a90 <_printf_float+0x238>
 8008abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	dc39      	bgt.n	8008b38 <_printf_float+0x2e0>
 8008ac4:	4a1b      	ldr	r2, [pc, #108]	@ (8008b34 <_printf_float+0x2dc>)
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	4631      	mov	r1, r6
 8008aca:	4628      	mov	r0, r5
 8008acc:	47b8      	blx	r7
 8008ace:	3001      	adds	r0, #1
 8008ad0:	f43f af1d 	beq.w	800890e <_printf_float+0xb6>
 8008ad4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008ad8:	ea59 0303 	orrs.w	r3, r9, r3
 8008adc:	d102      	bne.n	8008ae4 <_printf_float+0x28c>
 8008ade:	6823      	ldr	r3, [r4, #0]
 8008ae0:	07d9      	lsls	r1, r3, #31
 8008ae2:	d5d7      	bpl.n	8008a94 <_printf_float+0x23c>
 8008ae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ae8:	4631      	mov	r1, r6
 8008aea:	4628      	mov	r0, r5
 8008aec:	47b8      	blx	r7
 8008aee:	3001      	adds	r0, #1
 8008af0:	f43f af0d 	beq.w	800890e <_printf_float+0xb6>
 8008af4:	f04f 0a00 	mov.w	sl, #0
 8008af8:	f104 0b1a 	add.w	fp, r4, #26
 8008afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008afe:	425b      	negs	r3, r3
 8008b00:	4553      	cmp	r3, sl
 8008b02:	dc01      	bgt.n	8008b08 <_printf_float+0x2b0>
 8008b04:	464b      	mov	r3, r9
 8008b06:	e793      	b.n	8008a30 <_printf_float+0x1d8>
 8008b08:	2301      	movs	r3, #1
 8008b0a:	465a      	mov	r2, fp
 8008b0c:	4631      	mov	r1, r6
 8008b0e:	4628      	mov	r0, r5
 8008b10:	47b8      	blx	r7
 8008b12:	3001      	adds	r0, #1
 8008b14:	f43f aefb 	beq.w	800890e <_printf_float+0xb6>
 8008b18:	f10a 0a01 	add.w	sl, sl, #1
 8008b1c:	e7ee      	b.n	8008afc <_printf_float+0x2a4>
 8008b1e:	bf00      	nop
 8008b20:	7fefffff 	.word	0x7fefffff
 8008b24:	0800b278 	.word	0x0800b278
 8008b28:	0800b274 	.word	0x0800b274
 8008b2c:	0800b280 	.word	0x0800b280
 8008b30:	0800b27c 	.word	0x0800b27c
 8008b34:	0800b284 	.word	0x0800b284
 8008b38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008b3e:	4553      	cmp	r3, sl
 8008b40:	bfa8      	it	ge
 8008b42:	4653      	movge	r3, sl
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	4699      	mov	r9, r3
 8008b48:	dc36      	bgt.n	8008bb8 <_printf_float+0x360>
 8008b4a:	f04f 0b00 	mov.w	fp, #0
 8008b4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b52:	f104 021a 	add.w	r2, r4, #26
 8008b56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008b58:	9306      	str	r3, [sp, #24]
 8008b5a:	eba3 0309 	sub.w	r3, r3, r9
 8008b5e:	455b      	cmp	r3, fp
 8008b60:	dc31      	bgt.n	8008bc6 <_printf_float+0x36e>
 8008b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b64:	459a      	cmp	sl, r3
 8008b66:	dc3a      	bgt.n	8008bde <_printf_float+0x386>
 8008b68:	6823      	ldr	r3, [r4, #0]
 8008b6a:	07da      	lsls	r2, r3, #31
 8008b6c:	d437      	bmi.n	8008bde <_printf_float+0x386>
 8008b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b70:	ebaa 0903 	sub.w	r9, sl, r3
 8008b74:	9b06      	ldr	r3, [sp, #24]
 8008b76:	ebaa 0303 	sub.w	r3, sl, r3
 8008b7a:	4599      	cmp	r9, r3
 8008b7c:	bfa8      	it	ge
 8008b7e:	4699      	movge	r9, r3
 8008b80:	f1b9 0f00 	cmp.w	r9, #0
 8008b84:	dc33      	bgt.n	8008bee <_printf_float+0x396>
 8008b86:	f04f 0800 	mov.w	r8, #0
 8008b8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008b8e:	f104 0b1a 	add.w	fp, r4, #26
 8008b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b94:	ebaa 0303 	sub.w	r3, sl, r3
 8008b98:	eba3 0309 	sub.w	r3, r3, r9
 8008b9c:	4543      	cmp	r3, r8
 8008b9e:	f77f af79 	ble.w	8008a94 <_printf_float+0x23c>
 8008ba2:	2301      	movs	r3, #1
 8008ba4:	465a      	mov	r2, fp
 8008ba6:	4631      	mov	r1, r6
 8008ba8:	4628      	mov	r0, r5
 8008baa:	47b8      	blx	r7
 8008bac:	3001      	adds	r0, #1
 8008bae:	f43f aeae 	beq.w	800890e <_printf_float+0xb6>
 8008bb2:	f108 0801 	add.w	r8, r8, #1
 8008bb6:	e7ec      	b.n	8008b92 <_printf_float+0x33a>
 8008bb8:	4642      	mov	r2, r8
 8008bba:	4631      	mov	r1, r6
 8008bbc:	4628      	mov	r0, r5
 8008bbe:	47b8      	blx	r7
 8008bc0:	3001      	adds	r0, #1
 8008bc2:	d1c2      	bne.n	8008b4a <_printf_float+0x2f2>
 8008bc4:	e6a3      	b.n	800890e <_printf_float+0xb6>
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	4631      	mov	r1, r6
 8008bca:	4628      	mov	r0, r5
 8008bcc:	9206      	str	r2, [sp, #24]
 8008bce:	47b8      	blx	r7
 8008bd0:	3001      	adds	r0, #1
 8008bd2:	f43f ae9c 	beq.w	800890e <_printf_float+0xb6>
 8008bd6:	9a06      	ldr	r2, [sp, #24]
 8008bd8:	f10b 0b01 	add.w	fp, fp, #1
 8008bdc:	e7bb      	b.n	8008b56 <_printf_float+0x2fe>
 8008bde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008be2:	4631      	mov	r1, r6
 8008be4:	4628      	mov	r0, r5
 8008be6:	47b8      	blx	r7
 8008be8:	3001      	adds	r0, #1
 8008bea:	d1c0      	bne.n	8008b6e <_printf_float+0x316>
 8008bec:	e68f      	b.n	800890e <_printf_float+0xb6>
 8008bee:	9a06      	ldr	r2, [sp, #24]
 8008bf0:	464b      	mov	r3, r9
 8008bf2:	4442      	add	r2, r8
 8008bf4:	4631      	mov	r1, r6
 8008bf6:	4628      	mov	r0, r5
 8008bf8:	47b8      	blx	r7
 8008bfa:	3001      	adds	r0, #1
 8008bfc:	d1c3      	bne.n	8008b86 <_printf_float+0x32e>
 8008bfe:	e686      	b.n	800890e <_printf_float+0xb6>
 8008c00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c04:	f1ba 0f01 	cmp.w	sl, #1
 8008c08:	dc01      	bgt.n	8008c0e <_printf_float+0x3b6>
 8008c0a:	07db      	lsls	r3, r3, #31
 8008c0c:	d536      	bpl.n	8008c7c <_printf_float+0x424>
 8008c0e:	2301      	movs	r3, #1
 8008c10:	4642      	mov	r2, r8
 8008c12:	4631      	mov	r1, r6
 8008c14:	4628      	mov	r0, r5
 8008c16:	47b8      	blx	r7
 8008c18:	3001      	adds	r0, #1
 8008c1a:	f43f ae78 	beq.w	800890e <_printf_float+0xb6>
 8008c1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c22:	4631      	mov	r1, r6
 8008c24:	4628      	mov	r0, r5
 8008c26:	47b8      	blx	r7
 8008c28:	3001      	adds	r0, #1
 8008c2a:	f43f ae70 	beq.w	800890e <_printf_float+0xb6>
 8008c2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008c32:	2200      	movs	r2, #0
 8008c34:	2300      	movs	r3, #0
 8008c36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c3a:	f7f7 ff4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c3e:	b9c0      	cbnz	r0, 8008c72 <_printf_float+0x41a>
 8008c40:	4653      	mov	r3, sl
 8008c42:	f108 0201 	add.w	r2, r8, #1
 8008c46:	4631      	mov	r1, r6
 8008c48:	4628      	mov	r0, r5
 8008c4a:	47b8      	blx	r7
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d10c      	bne.n	8008c6a <_printf_float+0x412>
 8008c50:	e65d      	b.n	800890e <_printf_float+0xb6>
 8008c52:	2301      	movs	r3, #1
 8008c54:	465a      	mov	r2, fp
 8008c56:	4631      	mov	r1, r6
 8008c58:	4628      	mov	r0, r5
 8008c5a:	47b8      	blx	r7
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	f43f ae56 	beq.w	800890e <_printf_float+0xb6>
 8008c62:	f108 0801 	add.w	r8, r8, #1
 8008c66:	45d0      	cmp	r8, sl
 8008c68:	dbf3      	blt.n	8008c52 <_printf_float+0x3fa>
 8008c6a:	464b      	mov	r3, r9
 8008c6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008c70:	e6df      	b.n	8008a32 <_printf_float+0x1da>
 8008c72:	f04f 0800 	mov.w	r8, #0
 8008c76:	f104 0b1a 	add.w	fp, r4, #26
 8008c7a:	e7f4      	b.n	8008c66 <_printf_float+0x40e>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	4642      	mov	r2, r8
 8008c80:	e7e1      	b.n	8008c46 <_printf_float+0x3ee>
 8008c82:	2301      	movs	r3, #1
 8008c84:	464a      	mov	r2, r9
 8008c86:	4631      	mov	r1, r6
 8008c88:	4628      	mov	r0, r5
 8008c8a:	47b8      	blx	r7
 8008c8c:	3001      	adds	r0, #1
 8008c8e:	f43f ae3e 	beq.w	800890e <_printf_float+0xb6>
 8008c92:	f108 0801 	add.w	r8, r8, #1
 8008c96:	68e3      	ldr	r3, [r4, #12]
 8008c98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c9a:	1a5b      	subs	r3, r3, r1
 8008c9c:	4543      	cmp	r3, r8
 8008c9e:	dcf0      	bgt.n	8008c82 <_printf_float+0x42a>
 8008ca0:	e6fc      	b.n	8008a9c <_printf_float+0x244>
 8008ca2:	f04f 0800 	mov.w	r8, #0
 8008ca6:	f104 0919 	add.w	r9, r4, #25
 8008caa:	e7f4      	b.n	8008c96 <_printf_float+0x43e>

08008cac <_printf_common>:
 8008cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cb0:	4616      	mov	r6, r2
 8008cb2:	4698      	mov	r8, r3
 8008cb4:	688a      	ldr	r2, [r1, #8]
 8008cb6:	690b      	ldr	r3, [r1, #16]
 8008cb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	bfb8      	it	lt
 8008cc0:	4613      	movlt	r3, r2
 8008cc2:	6033      	str	r3, [r6, #0]
 8008cc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008cc8:	4607      	mov	r7, r0
 8008cca:	460c      	mov	r4, r1
 8008ccc:	b10a      	cbz	r2, 8008cd2 <_printf_common+0x26>
 8008cce:	3301      	adds	r3, #1
 8008cd0:	6033      	str	r3, [r6, #0]
 8008cd2:	6823      	ldr	r3, [r4, #0]
 8008cd4:	0699      	lsls	r1, r3, #26
 8008cd6:	bf42      	ittt	mi
 8008cd8:	6833      	ldrmi	r3, [r6, #0]
 8008cda:	3302      	addmi	r3, #2
 8008cdc:	6033      	strmi	r3, [r6, #0]
 8008cde:	6825      	ldr	r5, [r4, #0]
 8008ce0:	f015 0506 	ands.w	r5, r5, #6
 8008ce4:	d106      	bne.n	8008cf4 <_printf_common+0x48>
 8008ce6:	f104 0a19 	add.w	sl, r4, #25
 8008cea:	68e3      	ldr	r3, [r4, #12]
 8008cec:	6832      	ldr	r2, [r6, #0]
 8008cee:	1a9b      	subs	r3, r3, r2
 8008cf0:	42ab      	cmp	r3, r5
 8008cf2:	dc26      	bgt.n	8008d42 <_printf_common+0x96>
 8008cf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008cf8:	6822      	ldr	r2, [r4, #0]
 8008cfa:	3b00      	subs	r3, #0
 8008cfc:	bf18      	it	ne
 8008cfe:	2301      	movne	r3, #1
 8008d00:	0692      	lsls	r2, r2, #26
 8008d02:	d42b      	bmi.n	8008d5c <_printf_common+0xb0>
 8008d04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008d08:	4641      	mov	r1, r8
 8008d0a:	4638      	mov	r0, r7
 8008d0c:	47c8      	blx	r9
 8008d0e:	3001      	adds	r0, #1
 8008d10:	d01e      	beq.n	8008d50 <_printf_common+0xa4>
 8008d12:	6823      	ldr	r3, [r4, #0]
 8008d14:	6922      	ldr	r2, [r4, #16]
 8008d16:	f003 0306 	and.w	r3, r3, #6
 8008d1a:	2b04      	cmp	r3, #4
 8008d1c:	bf02      	ittt	eq
 8008d1e:	68e5      	ldreq	r5, [r4, #12]
 8008d20:	6833      	ldreq	r3, [r6, #0]
 8008d22:	1aed      	subeq	r5, r5, r3
 8008d24:	68a3      	ldr	r3, [r4, #8]
 8008d26:	bf0c      	ite	eq
 8008d28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008d2c:	2500      	movne	r5, #0
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	bfc4      	itt	gt
 8008d32:	1a9b      	subgt	r3, r3, r2
 8008d34:	18ed      	addgt	r5, r5, r3
 8008d36:	2600      	movs	r6, #0
 8008d38:	341a      	adds	r4, #26
 8008d3a:	42b5      	cmp	r5, r6
 8008d3c:	d11a      	bne.n	8008d74 <_printf_common+0xc8>
 8008d3e:	2000      	movs	r0, #0
 8008d40:	e008      	b.n	8008d54 <_printf_common+0xa8>
 8008d42:	2301      	movs	r3, #1
 8008d44:	4652      	mov	r2, sl
 8008d46:	4641      	mov	r1, r8
 8008d48:	4638      	mov	r0, r7
 8008d4a:	47c8      	blx	r9
 8008d4c:	3001      	adds	r0, #1
 8008d4e:	d103      	bne.n	8008d58 <_printf_common+0xac>
 8008d50:	f04f 30ff 	mov.w	r0, #4294967295
 8008d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d58:	3501      	adds	r5, #1
 8008d5a:	e7c6      	b.n	8008cea <_printf_common+0x3e>
 8008d5c:	18e1      	adds	r1, r4, r3
 8008d5e:	1c5a      	adds	r2, r3, #1
 8008d60:	2030      	movs	r0, #48	@ 0x30
 8008d62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008d66:	4422      	add	r2, r4
 8008d68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008d6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008d70:	3302      	adds	r3, #2
 8008d72:	e7c7      	b.n	8008d04 <_printf_common+0x58>
 8008d74:	2301      	movs	r3, #1
 8008d76:	4622      	mov	r2, r4
 8008d78:	4641      	mov	r1, r8
 8008d7a:	4638      	mov	r0, r7
 8008d7c:	47c8      	blx	r9
 8008d7e:	3001      	adds	r0, #1
 8008d80:	d0e6      	beq.n	8008d50 <_printf_common+0xa4>
 8008d82:	3601      	adds	r6, #1
 8008d84:	e7d9      	b.n	8008d3a <_printf_common+0x8e>
	...

08008d88 <_printf_i>:
 8008d88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d8c:	7e0f      	ldrb	r7, [r1, #24]
 8008d8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008d90:	2f78      	cmp	r7, #120	@ 0x78
 8008d92:	4691      	mov	r9, r2
 8008d94:	4680      	mov	r8, r0
 8008d96:	460c      	mov	r4, r1
 8008d98:	469a      	mov	sl, r3
 8008d9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d9e:	d807      	bhi.n	8008db0 <_printf_i+0x28>
 8008da0:	2f62      	cmp	r7, #98	@ 0x62
 8008da2:	d80a      	bhi.n	8008dba <_printf_i+0x32>
 8008da4:	2f00      	cmp	r7, #0
 8008da6:	f000 80d1 	beq.w	8008f4c <_printf_i+0x1c4>
 8008daa:	2f58      	cmp	r7, #88	@ 0x58
 8008dac:	f000 80b8 	beq.w	8008f20 <_printf_i+0x198>
 8008db0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008db4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008db8:	e03a      	b.n	8008e30 <_printf_i+0xa8>
 8008dba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008dbe:	2b15      	cmp	r3, #21
 8008dc0:	d8f6      	bhi.n	8008db0 <_printf_i+0x28>
 8008dc2:	a101      	add	r1, pc, #4	@ (adr r1, 8008dc8 <_printf_i+0x40>)
 8008dc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008dc8:	08008e21 	.word	0x08008e21
 8008dcc:	08008e35 	.word	0x08008e35
 8008dd0:	08008db1 	.word	0x08008db1
 8008dd4:	08008db1 	.word	0x08008db1
 8008dd8:	08008db1 	.word	0x08008db1
 8008ddc:	08008db1 	.word	0x08008db1
 8008de0:	08008e35 	.word	0x08008e35
 8008de4:	08008db1 	.word	0x08008db1
 8008de8:	08008db1 	.word	0x08008db1
 8008dec:	08008db1 	.word	0x08008db1
 8008df0:	08008db1 	.word	0x08008db1
 8008df4:	08008f33 	.word	0x08008f33
 8008df8:	08008e5f 	.word	0x08008e5f
 8008dfc:	08008eed 	.word	0x08008eed
 8008e00:	08008db1 	.word	0x08008db1
 8008e04:	08008db1 	.word	0x08008db1
 8008e08:	08008f55 	.word	0x08008f55
 8008e0c:	08008db1 	.word	0x08008db1
 8008e10:	08008e5f 	.word	0x08008e5f
 8008e14:	08008db1 	.word	0x08008db1
 8008e18:	08008db1 	.word	0x08008db1
 8008e1c:	08008ef5 	.word	0x08008ef5
 8008e20:	6833      	ldr	r3, [r6, #0]
 8008e22:	1d1a      	adds	r2, r3, #4
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	6032      	str	r2, [r6, #0]
 8008e28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008e30:	2301      	movs	r3, #1
 8008e32:	e09c      	b.n	8008f6e <_printf_i+0x1e6>
 8008e34:	6833      	ldr	r3, [r6, #0]
 8008e36:	6820      	ldr	r0, [r4, #0]
 8008e38:	1d19      	adds	r1, r3, #4
 8008e3a:	6031      	str	r1, [r6, #0]
 8008e3c:	0606      	lsls	r6, r0, #24
 8008e3e:	d501      	bpl.n	8008e44 <_printf_i+0xbc>
 8008e40:	681d      	ldr	r5, [r3, #0]
 8008e42:	e003      	b.n	8008e4c <_printf_i+0xc4>
 8008e44:	0645      	lsls	r5, r0, #25
 8008e46:	d5fb      	bpl.n	8008e40 <_printf_i+0xb8>
 8008e48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008e4c:	2d00      	cmp	r5, #0
 8008e4e:	da03      	bge.n	8008e58 <_printf_i+0xd0>
 8008e50:	232d      	movs	r3, #45	@ 0x2d
 8008e52:	426d      	negs	r5, r5
 8008e54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e58:	4858      	ldr	r0, [pc, #352]	@ (8008fbc <_printf_i+0x234>)
 8008e5a:	230a      	movs	r3, #10
 8008e5c:	e011      	b.n	8008e82 <_printf_i+0xfa>
 8008e5e:	6821      	ldr	r1, [r4, #0]
 8008e60:	6833      	ldr	r3, [r6, #0]
 8008e62:	0608      	lsls	r0, r1, #24
 8008e64:	f853 5b04 	ldr.w	r5, [r3], #4
 8008e68:	d402      	bmi.n	8008e70 <_printf_i+0xe8>
 8008e6a:	0649      	lsls	r1, r1, #25
 8008e6c:	bf48      	it	mi
 8008e6e:	b2ad      	uxthmi	r5, r5
 8008e70:	2f6f      	cmp	r7, #111	@ 0x6f
 8008e72:	4852      	ldr	r0, [pc, #328]	@ (8008fbc <_printf_i+0x234>)
 8008e74:	6033      	str	r3, [r6, #0]
 8008e76:	bf14      	ite	ne
 8008e78:	230a      	movne	r3, #10
 8008e7a:	2308      	moveq	r3, #8
 8008e7c:	2100      	movs	r1, #0
 8008e7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008e82:	6866      	ldr	r6, [r4, #4]
 8008e84:	60a6      	str	r6, [r4, #8]
 8008e86:	2e00      	cmp	r6, #0
 8008e88:	db05      	blt.n	8008e96 <_printf_i+0x10e>
 8008e8a:	6821      	ldr	r1, [r4, #0]
 8008e8c:	432e      	orrs	r6, r5
 8008e8e:	f021 0104 	bic.w	r1, r1, #4
 8008e92:	6021      	str	r1, [r4, #0]
 8008e94:	d04b      	beq.n	8008f2e <_printf_i+0x1a6>
 8008e96:	4616      	mov	r6, r2
 8008e98:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e9c:	fb03 5711 	mls	r7, r3, r1, r5
 8008ea0:	5dc7      	ldrb	r7, [r0, r7]
 8008ea2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ea6:	462f      	mov	r7, r5
 8008ea8:	42bb      	cmp	r3, r7
 8008eaa:	460d      	mov	r5, r1
 8008eac:	d9f4      	bls.n	8008e98 <_printf_i+0x110>
 8008eae:	2b08      	cmp	r3, #8
 8008eb0:	d10b      	bne.n	8008eca <_printf_i+0x142>
 8008eb2:	6823      	ldr	r3, [r4, #0]
 8008eb4:	07df      	lsls	r7, r3, #31
 8008eb6:	d508      	bpl.n	8008eca <_printf_i+0x142>
 8008eb8:	6923      	ldr	r3, [r4, #16]
 8008eba:	6861      	ldr	r1, [r4, #4]
 8008ebc:	4299      	cmp	r1, r3
 8008ebe:	bfde      	ittt	le
 8008ec0:	2330      	movle	r3, #48	@ 0x30
 8008ec2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ec6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008eca:	1b92      	subs	r2, r2, r6
 8008ecc:	6122      	str	r2, [r4, #16]
 8008ece:	f8cd a000 	str.w	sl, [sp]
 8008ed2:	464b      	mov	r3, r9
 8008ed4:	aa03      	add	r2, sp, #12
 8008ed6:	4621      	mov	r1, r4
 8008ed8:	4640      	mov	r0, r8
 8008eda:	f7ff fee7 	bl	8008cac <_printf_common>
 8008ede:	3001      	adds	r0, #1
 8008ee0:	d14a      	bne.n	8008f78 <_printf_i+0x1f0>
 8008ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ee6:	b004      	add	sp, #16
 8008ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eec:	6823      	ldr	r3, [r4, #0]
 8008eee:	f043 0320 	orr.w	r3, r3, #32
 8008ef2:	6023      	str	r3, [r4, #0]
 8008ef4:	4832      	ldr	r0, [pc, #200]	@ (8008fc0 <_printf_i+0x238>)
 8008ef6:	2778      	movs	r7, #120	@ 0x78
 8008ef8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	6831      	ldr	r1, [r6, #0]
 8008f00:	061f      	lsls	r7, r3, #24
 8008f02:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f06:	d402      	bmi.n	8008f0e <_printf_i+0x186>
 8008f08:	065f      	lsls	r7, r3, #25
 8008f0a:	bf48      	it	mi
 8008f0c:	b2ad      	uxthmi	r5, r5
 8008f0e:	6031      	str	r1, [r6, #0]
 8008f10:	07d9      	lsls	r1, r3, #31
 8008f12:	bf44      	itt	mi
 8008f14:	f043 0320 	orrmi.w	r3, r3, #32
 8008f18:	6023      	strmi	r3, [r4, #0]
 8008f1a:	b11d      	cbz	r5, 8008f24 <_printf_i+0x19c>
 8008f1c:	2310      	movs	r3, #16
 8008f1e:	e7ad      	b.n	8008e7c <_printf_i+0xf4>
 8008f20:	4826      	ldr	r0, [pc, #152]	@ (8008fbc <_printf_i+0x234>)
 8008f22:	e7e9      	b.n	8008ef8 <_printf_i+0x170>
 8008f24:	6823      	ldr	r3, [r4, #0]
 8008f26:	f023 0320 	bic.w	r3, r3, #32
 8008f2a:	6023      	str	r3, [r4, #0]
 8008f2c:	e7f6      	b.n	8008f1c <_printf_i+0x194>
 8008f2e:	4616      	mov	r6, r2
 8008f30:	e7bd      	b.n	8008eae <_printf_i+0x126>
 8008f32:	6833      	ldr	r3, [r6, #0]
 8008f34:	6825      	ldr	r5, [r4, #0]
 8008f36:	6961      	ldr	r1, [r4, #20]
 8008f38:	1d18      	adds	r0, r3, #4
 8008f3a:	6030      	str	r0, [r6, #0]
 8008f3c:	062e      	lsls	r6, r5, #24
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	d501      	bpl.n	8008f46 <_printf_i+0x1be>
 8008f42:	6019      	str	r1, [r3, #0]
 8008f44:	e002      	b.n	8008f4c <_printf_i+0x1c4>
 8008f46:	0668      	lsls	r0, r5, #25
 8008f48:	d5fb      	bpl.n	8008f42 <_printf_i+0x1ba>
 8008f4a:	8019      	strh	r1, [r3, #0]
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	6123      	str	r3, [r4, #16]
 8008f50:	4616      	mov	r6, r2
 8008f52:	e7bc      	b.n	8008ece <_printf_i+0x146>
 8008f54:	6833      	ldr	r3, [r6, #0]
 8008f56:	1d1a      	adds	r2, r3, #4
 8008f58:	6032      	str	r2, [r6, #0]
 8008f5a:	681e      	ldr	r6, [r3, #0]
 8008f5c:	6862      	ldr	r2, [r4, #4]
 8008f5e:	2100      	movs	r1, #0
 8008f60:	4630      	mov	r0, r6
 8008f62:	f7f7 f93d 	bl	80001e0 <memchr>
 8008f66:	b108      	cbz	r0, 8008f6c <_printf_i+0x1e4>
 8008f68:	1b80      	subs	r0, r0, r6
 8008f6a:	6060      	str	r0, [r4, #4]
 8008f6c:	6863      	ldr	r3, [r4, #4]
 8008f6e:	6123      	str	r3, [r4, #16]
 8008f70:	2300      	movs	r3, #0
 8008f72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f76:	e7aa      	b.n	8008ece <_printf_i+0x146>
 8008f78:	6923      	ldr	r3, [r4, #16]
 8008f7a:	4632      	mov	r2, r6
 8008f7c:	4649      	mov	r1, r9
 8008f7e:	4640      	mov	r0, r8
 8008f80:	47d0      	blx	sl
 8008f82:	3001      	adds	r0, #1
 8008f84:	d0ad      	beq.n	8008ee2 <_printf_i+0x15a>
 8008f86:	6823      	ldr	r3, [r4, #0]
 8008f88:	079b      	lsls	r3, r3, #30
 8008f8a:	d413      	bmi.n	8008fb4 <_printf_i+0x22c>
 8008f8c:	68e0      	ldr	r0, [r4, #12]
 8008f8e:	9b03      	ldr	r3, [sp, #12]
 8008f90:	4298      	cmp	r0, r3
 8008f92:	bfb8      	it	lt
 8008f94:	4618      	movlt	r0, r3
 8008f96:	e7a6      	b.n	8008ee6 <_printf_i+0x15e>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	4632      	mov	r2, r6
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	4640      	mov	r0, r8
 8008fa0:	47d0      	blx	sl
 8008fa2:	3001      	adds	r0, #1
 8008fa4:	d09d      	beq.n	8008ee2 <_printf_i+0x15a>
 8008fa6:	3501      	adds	r5, #1
 8008fa8:	68e3      	ldr	r3, [r4, #12]
 8008faa:	9903      	ldr	r1, [sp, #12]
 8008fac:	1a5b      	subs	r3, r3, r1
 8008fae:	42ab      	cmp	r3, r5
 8008fb0:	dcf2      	bgt.n	8008f98 <_printf_i+0x210>
 8008fb2:	e7eb      	b.n	8008f8c <_printf_i+0x204>
 8008fb4:	2500      	movs	r5, #0
 8008fb6:	f104 0619 	add.w	r6, r4, #25
 8008fba:	e7f5      	b.n	8008fa8 <_printf_i+0x220>
 8008fbc:	0800b286 	.word	0x0800b286
 8008fc0:	0800b297 	.word	0x0800b297

08008fc4 <std>:
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	b510      	push	{r4, lr}
 8008fc8:	4604      	mov	r4, r0
 8008fca:	e9c0 3300 	strd	r3, r3, [r0]
 8008fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fd2:	6083      	str	r3, [r0, #8]
 8008fd4:	8181      	strh	r1, [r0, #12]
 8008fd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8008fd8:	81c2      	strh	r2, [r0, #14]
 8008fda:	6183      	str	r3, [r0, #24]
 8008fdc:	4619      	mov	r1, r3
 8008fde:	2208      	movs	r2, #8
 8008fe0:	305c      	adds	r0, #92	@ 0x5c
 8008fe2:	f000 f9f9 	bl	80093d8 <memset>
 8008fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800901c <std+0x58>)
 8008fe8:	6263      	str	r3, [r4, #36]	@ 0x24
 8008fea:	4b0d      	ldr	r3, [pc, #52]	@ (8009020 <std+0x5c>)
 8008fec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008fee:	4b0d      	ldr	r3, [pc, #52]	@ (8009024 <std+0x60>)
 8008ff0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8009028 <std+0x64>)
 8008ff4:	6323      	str	r3, [r4, #48]	@ 0x30
 8008ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800902c <std+0x68>)
 8008ff8:	6224      	str	r4, [r4, #32]
 8008ffa:	429c      	cmp	r4, r3
 8008ffc:	d006      	beq.n	800900c <std+0x48>
 8008ffe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009002:	4294      	cmp	r4, r2
 8009004:	d002      	beq.n	800900c <std+0x48>
 8009006:	33d0      	adds	r3, #208	@ 0xd0
 8009008:	429c      	cmp	r4, r3
 800900a:	d105      	bne.n	8009018 <std+0x54>
 800900c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009014:	f000 baba 	b.w	800958c <__retarget_lock_init_recursive>
 8009018:	bd10      	pop	{r4, pc}
 800901a:	bf00      	nop
 800901c:	08009229 	.word	0x08009229
 8009020:	0800924b 	.word	0x0800924b
 8009024:	08009283 	.word	0x08009283
 8009028:	080092a7 	.word	0x080092a7
 800902c:	20004ec4 	.word	0x20004ec4

08009030 <stdio_exit_handler>:
 8009030:	4a02      	ldr	r2, [pc, #8]	@ (800903c <stdio_exit_handler+0xc>)
 8009032:	4903      	ldr	r1, [pc, #12]	@ (8009040 <stdio_exit_handler+0x10>)
 8009034:	4803      	ldr	r0, [pc, #12]	@ (8009044 <stdio_exit_handler+0x14>)
 8009036:	f000 b869 	b.w	800910c <_fwalk_sglue>
 800903a:	bf00      	nop
 800903c:	20000010 	.word	0x20000010
 8009040:	0800aee1 	.word	0x0800aee1
 8009044:	20000020 	.word	0x20000020

08009048 <cleanup_stdio>:
 8009048:	6841      	ldr	r1, [r0, #4]
 800904a:	4b0c      	ldr	r3, [pc, #48]	@ (800907c <cleanup_stdio+0x34>)
 800904c:	4299      	cmp	r1, r3
 800904e:	b510      	push	{r4, lr}
 8009050:	4604      	mov	r4, r0
 8009052:	d001      	beq.n	8009058 <cleanup_stdio+0x10>
 8009054:	f001 ff44 	bl	800aee0 <_fflush_r>
 8009058:	68a1      	ldr	r1, [r4, #8]
 800905a:	4b09      	ldr	r3, [pc, #36]	@ (8009080 <cleanup_stdio+0x38>)
 800905c:	4299      	cmp	r1, r3
 800905e:	d002      	beq.n	8009066 <cleanup_stdio+0x1e>
 8009060:	4620      	mov	r0, r4
 8009062:	f001 ff3d 	bl	800aee0 <_fflush_r>
 8009066:	68e1      	ldr	r1, [r4, #12]
 8009068:	4b06      	ldr	r3, [pc, #24]	@ (8009084 <cleanup_stdio+0x3c>)
 800906a:	4299      	cmp	r1, r3
 800906c:	d004      	beq.n	8009078 <cleanup_stdio+0x30>
 800906e:	4620      	mov	r0, r4
 8009070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009074:	f001 bf34 	b.w	800aee0 <_fflush_r>
 8009078:	bd10      	pop	{r4, pc}
 800907a:	bf00      	nop
 800907c:	20004ec4 	.word	0x20004ec4
 8009080:	20004f2c 	.word	0x20004f2c
 8009084:	20004f94 	.word	0x20004f94

08009088 <global_stdio_init.part.0>:
 8009088:	b510      	push	{r4, lr}
 800908a:	4b0b      	ldr	r3, [pc, #44]	@ (80090b8 <global_stdio_init.part.0+0x30>)
 800908c:	4c0b      	ldr	r4, [pc, #44]	@ (80090bc <global_stdio_init.part.0+0x34>)
 800908e:	4a0c      	ldr	r2, [pc, #48]	@ (80090c0 <global_stdio_init.part.0+0x38>)
 8009090:	601a      	str	r2, [r3, #0]
 8009092:	4620      	mov	r0, r4
 8009094:	2200      	movs	r2, #0
 8009096:	2104      	movs	r1, #4
 8009098:	f7ff ff94 	bl	8008fc4 <std>
 800909c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80090a0:	2201      	movs	r2, #1
 80090a2:	2109      	movs	r1, #9
 80090a4:	f7ff ff8e 	bl	8008fc4 <std>
 80090a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80090ac:	2202      	movs	r2, #2
 80090ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090b2:	2112      	movs	r1, #18
 80090b4:	f7ff bf86 	b.w	8008fc4 <std>
 80090b8:	20004ffc 	.word	0x20004ffc
 80090bc:	20004ec4 	.word	0x20004ec4
 80090c0:	08009031 	.word	0x08009031

080090c4 <__sfp_lock_acquire>:
 80090c4:	4801      	ldr	r0, [pc, #4]	@ (80090cc <__sfp_lock_acquire+0x8>)
 80090c6:	f000 ba62 	b.w	800958e <__retarget_lock_acquire_recursive>
 80090ca:	bf00      	nop
 80090cc:	20005005 	.word	0x20005005

080090d0 <__sfp_lock_release>:
 80090d0:	4801      	ldr	r0, [pc, #4]	@ (80090d8 <__sfp_lock_release+0x8>)
 80090d2:	f000 ba5d 	b.w	8009590 <__retarget_lock_release_recursive>
 80090d6:	bf00      	nop
 80090d8:	20005005 	.word	0x20005005

080090dc <__sinit>:
 80090dc:	b510      	push	{r4, lr}
 80090de:	4604      	mov	r4, r0
 80090e0:	f7ff fff0 	bl	80090c4 <__sfp_lock_acquire>
 80090e4:	6a23      	ldr	r3, [r4, #32]
 80090e6:	b11b      	cbz	r3, 80090f0 <__sinit+0x14>
 80090e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090ec:	f7ff bff0 	b.w	80090d0 <__sfp_lock_release>
 80090f0:	4b04      	ldr	r3, [pc, #16]	@ (8009104 <__sinit+0x28>)
 80090f2:	6223      	str	r3, [r4, #32]
 80090f4:	4b04      	ldr	r3, [pc, #16]	@ (8009108 <__sinit+0x2c>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d1f5      	bne.n	80090e8 <__sinit+0xc>
 80090fc:	f7ff ffc4 	bl	8009088 <global_stdio_init.part.0>
 8009100:	e7f2      	b.n	80090e8 <__sinit+0xc>
 8009102:	bf00      	nop
 8009104:	08009049 	.word	0x08009049
 8009108:	20004ffc 	.word	0x20004ffc

0800910c <_fwalk_sglue>:
 800910c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009110:	4607      	mov	r7, r0
 8009112:	4688      	mov	r8, r1
 8009114:	4614      	mov	r4, r2
 8009116:	2600      	movs	r6, #0
 8009118:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800911c:	f1b9 0901 	subs.w	r9, r9, #1
 8009120:	d505      	bpl.n	800912e <_fwalk_sglue+0x22>
 8009122:	6824      	ldr	r4, [r4, #0]
 8009124:	2c00      	cmp	r4, #0
 8009126:	d1f7      	bne.n	8009118 <_fwalk_sglue+0xc>
 8009128:	4630      	mov	r0, r6
 800912a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800912e:	89ab      	ldrh	r3, [r5, #12]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d907      	bls.n	8009144 <_fwalk_sglue+0x38>
 8009134:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009138:	3301      	adds	r3, #1
 800913a:	d003      	beq.n	8009144 <_fwalk_sglue+0x38>
 800913c:	4629      	mov	r1, r5
 800913e:	4638      	mov	r0, r7
 8009140:	47c0      	blx	r8
 8009142:	4306      	orrs	r6, r0
 8009144:	3568      	adds	r5, #104	@ 0x68
 8009146:	e7e9      	b.n	800911c <_fwalk_sglue+0x10>

08009148 <iprintf>:
 8009148:	b40f      	push	{r0, r1, r2, r3}
 800914a:	b507      	push	{r0, r1, r2, lr}
 800914c:	4906      	ldr	r1, [pc, #24]	@ (8009168 <iprintf+0x20>)
 800914e:	ab04      	add	r3, sp, #16
 8009150:	6808      	ldr	r0, [r1, #0]
 8009152:	f853 2b04 	ldr.w	r2, [r3], #4
 8009156:	6881      	ldr	r1, [r0, #8]
 8009158:	9301      	str	r3, [sp, #4]
 800915a:	f001 fd25 	bl	800aba8 <_vfiprintf_r>
 800915e:	b003      	add	sp, #12
 8009160:	f85d eb04 	ldr.w	lr, [sp], #4
 8009164:	b004      	add	sp, #16
 8009166:	4770      	bx	lr
 8009168:	2000001c 	.word	0x2000001c

0800916c <_puts_r>:
 800916c:	6a03      	ldr	r3, [r0, #32]
 800916e:	b570      	push	{r4, r5, r6, lr}
 8009170:	6884      	ldr	r4, [r0, #8]
 8009172:	4605      	mov	r5, r0
 8009174:	460e      	mov	r6, r1
 8009176:	b90b      	cbnz	r3, 800917c <_puts_r+0x10>
 8009178:	f7ff ffb0 	bl	80090dc <__sinit>
 800917c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800917e:	07db      	lsls	r3, r3, #31
 8009180:	d405      	bmi.n	800918e <_puts_r+0x22>
 8009182:	89a3      	ldrh	r3, [r4, #12]
 8009184:	0598      	lsls	r0, r3, #22
 8009186:	d402      	bmi.n	800918e <_puts_r+0x22>
 8009188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800918a:	f000 fa00 	bl	800958e <__retarget_lock_acquire_recursive>
 800918e:	89a3      	ldrh	r3, [r4, #12]
 8009190:	0719      	lsls	r1, r3, #28
 8009192:	d502      	bpl.n	800919a <_puts_r+0x2e>
 8009194:	6923      	ldr	r3, [r4, #16]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d135      	bne.n	8009206 <_puts_r+0x9a>
 800919a:	4621      	mov	r1, r4
 800919c:	4628      	mov	r0, r5
 800919e:	f000 f8c5 	bl	800932c <__swsetup_r>
 80091a2:	b380      	cbz	r0, 8009206 <_puts_r+0x9a>
 80091a4:	f04f 35ff 	mov.w	r5, #4294967295
 80091a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091aa:	07da      	lsls	r2, r3, #31
 80091ac:	d405      	bmi.n	80091ba <_puts_r+0x4e>
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	059b      	lsls	r3, r3, #22
 80091b2:	d402      	bmi.n	80091ba <_puts_r+0x4e>
 80091b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091b6:	f000 f9eb 	bl	8009590 <__retarget_lock_release_recursive>
 80091ba:	4628      	mov	r0, r5
 80091bc:	bd70      	pop	{r4, r5, r6, pc}
 80091be:	2b00      	cmp	r3, #0
 80091c0:	da04      	bge.n	80091cc <_puts_r+0x60>
 80091c2:	69a2      	ldr	r2, [r4, #24]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	dc17      	bgt.n	80091f8 <_puts_r+0x8c>
 80091c8:	290a      	cmp	r1, #10
 80091ca:	d015      	beq.n	80091f8 <_puts_r+0x8c>
 80091cc:	6823      	ldr	r3, [r4, #0]
 80091ce:	1c5a      	adds	r2, r3, #1
 80091d0:	6022      	str	r2, [r4, #0]
 80091d2:	7019      	strb	r1, [r3, #0]
 80091d4:	68a3      	ldr	r3, [r4, #8]
 80091d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80091da:	3b01      	subs	r3, #1
 80091dc:	60a3      	str	r3, [r4, #8]
 80091de:	2900      	cmp	r1, #0
 80091e0:	d1ed      	bne.n	80091be <_puts_r+0x52>
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	da11      	bge.n	800920a <_puts_r+0x9e>
 80091e6:	4622      	mov	r2, r4
 80091e8:	210a      	movs	r1, #10
 80091ea:	4628      	mov	r0, r5
 80091ec:	f000 f85f 	bl	80092ae <__swbuf_r>
 80091f0:	3001      	adds	r0, #1
 80091f2:	d0d7      	beq.n	80091a4 <_puts_r+0x38>
 80091f4:	250a      	movs	r5, #10
 80091f6:	e7d7      	b.n	80091a8 <_puts_r+0x3c>
 80091f8:	4622      	mov	r2, r4
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 f857 	bl	80092ae <__swbuf_r>
 8009200:	3001      	adds	r0, #1
 8009202:	d1e7      	bne.n	80091d4 <_puts_r+0x68>
 8009204:	e7ce      	b.n	80091a4 <_puts_r+0x38>
 8009206:	3e01      	subs	r6, #1
 8009208:	e7e4      	b.n	80091d4 <_puts_r+0x68>
 800920a:	6823      	ldr	r3, [r4, #0]
 800920c:	1c5a      	adds	r2, r3, #1
 800920e:	6022      	str	r2, [r4, #0]
 8009210:	220a      	movs	r2, #10
 8009212:	701a      	strb	r2, [r3, #0]
 8009214:	e7ee      	b.n	80091f4 <_puts_r+0x88>
	...

08009218 <puts>:
 8009218:	4b02      	ldr	r3, [pc, #8]	@ (8009224 <puts+0xc>)
 800921a:	4601      	mov	r1, r0
 800921c:	6818      	ldr	r0, [r3, #0]
 800921e:	f7ff bfa5 	b.w	800916c <_puts_r>
 8009222:	bf00      	nop
 8009224:	2000001c 	.word	0x2000001c

08009228 <__sread>:
 8009228:	b510      	push	{r4, lr}
 800922a:	460c      	mov	r4, r1
 800922c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009230:	f000 f95e 	bl	80094f0 <_read_r>
 8009234:	2800      	cmp	r0, #0
 8009236:	bfab      	itete	ge
 8009238:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800923a:	89a3      	ldrhlt	r3, [r4, #12]
 800923c:	181b      	addge	r3, r3, r0
 800923e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009242:	bfac      	ite	ge
 8009244:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009246:	81a3      	strhlt	r3, [r4, #12]
 8009248:	bd10      	pop	{r4, pc}

0800924a <__swrite>:
 800924a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800924e:	461f      	mov	r7, r3
 8009250:	898b      	ldrh	r3, [r1, #12]
 8009252:	05db      	lsls	r3, r3, #23
 8009254:	4605      	mov	r5, r0
 8009256:	460c      	mov	r4, r1
 8009258:	4616      	mov	r6, r2
 800925a:	d505      	bpl.n	8009268 <__swrite+0x1e>
 800925c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009260:	2302      	movs	r3, #2
 8009262:	2200      	movs	r2, #0
 8009264:	f000 f932 	bl	80094cc <_lseek_r>
 8009268:	89a3      	ldrh	r3, [r4, #12]
 800926a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800926e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009272:	81a3      	strh	r3, [r4, #12]
 8009274:	4632      	mov	r2, r6
 8009276:	463b      	mov	r3, r7
 8009278:	4628      	mov	r0, r5
 800927a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800927e:	f000 b949 	b.w	8009514 <_write_r>

08009282 <__sseek>:
 8009282:	b510      	push	{r4, lr}
 8009284:	460c      	mov	r4, r1
 8009286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800928a:	f000 f91f 	bl	80094cc <_lseek_r>
 800928e:	1c43      	adds	r3, r0, #1
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	bf15      	itete	ne
 8009294:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009296:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800929a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800929e:	81a3      	strheq	r3, [r4, #12]
 80092a0:	bf18      	it	ne
 80092a2:	81a3      	strhne	r3, [r4, #12]
 80092a4:	bd10      	pop	{r4, pc}

080092a6 <__sclose>:
 80092a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092aa:	f000 b8a1 	b.w	80093f0 <_close_r>

080092ae <__swbuf_r>:
 80092ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092b0:	460e      	mov	r6, r1
 80092b2:	4614      	mov	r4, r2
 80092b4:	4605      	mov	r5, r0
 80092b6:	b118      	cbz	r0, 80092c0 <__swbuf_r+0x12>
 80092b8:	6a03      	ldr	r3, [r0, #32]
 80092ba:	b90b      	cbnz	r3, 80092c0 <__swbuf_r+0x12>
 80092bc:	f7ff ff0e 	bl	80090dc <__sinit>
 80092c0:	69a3      	ldr	r3, [r4, #24]
 80092c2:	60a3      	str	r3, [r4, #8]
 80092c4:	89a3      	ldrh	r3, [r4, #12]
 80092c6:	071a      	lsls	r2, r3, #28
 80092c8:	d501      	bpl.n	80092ce <__swbuf_r+0x20>
 80092ca:	6923      	ldr	r3, [r4, #16]
 80092cc:	b943      	cbnz	r3, 80092e0 <__swbuf_r+0x32>
 80092ce:	4621      	mov	r1, r4
 80092d0:	4628      	mov	r0, r5
 80092d2:	f000 f82b 	bl	800932c <__swsetup_r>
 80092d6:	b118      	cbz	r0, 80092e0 <__swbuf_r+0x32>
 80092d8:	f04f 37ff 	mov.w	r7, #4294967295
 80092dc:	4638      	mov	r0, r7
 80092de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092e0:	6823      	ldr	r3, [r4, #0]
 80092e2:	6922      	ldr	r2, [r4, #16]
 80092e4:	1a98      	subs	r0, r3, r2
 80092e6:	6963      	ldr	r3, [r4, #20]
 80092e8:	b2f6      	uxtb	r6, r6
 80092ea:	4283      	cmp	r3, r0
 80092ec:	4637      	mov	r7, r6
 80092ee:	dc05      	bgt.n	80092fc <__swbuf_r+0x4e>
 80092f0:	4621      	mov	r1, r4
 80092f2:	4628      	mov	r0, r5
 80092f4:	f001 fdf4 	bl	800aee0 <_fflush_r>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	d1ed      	bne.n	80092d8 <__swbuf_r+0x2a>
 80092fc:	68a3      	ldr	r3, [r4, #8]
 80092fe:	3b01      	subs	r3, #1
 8009300:	60a3      	str	r3, [r4, #8]
 8009302:	6823      	ldr	r3, [r4, #0]
 8009304:	1c5a      	adds	r2, r3, #1
 8009306:	6022      	str	r2, [r4, #0]
 8009308:	701e      	strb	r6, [r3, #0]
 800930a:	6962      	ldr	r2, [r4, #20]
 800930c:	1c43      	adds	r3, r0, #1
 800930e:	429a      	cmp	r2, r3
 8009310:	d004      	beq.n	800931c <__swbuf_r+0x6e>
 8009312:	89a3      	ldrh	r3, [r4, #12]
 8009314:	07db      	lsls	r3, r3, #31
 8009316:	d5e1      	bpl.n	80092dc <__swbuf_r+0x2e>
 8009318:	2e0a      	cmp	r6, #10
 800931a:	d1df      	bne.n	80092dc <__swbuf_r+0x2e>
 800931c:	4621      	mov	r1, r4
 800931e:	4628      	mov	r0, r5
 8009320:	f001 fdde 	bl	800aee0 <_fflush_r>
 8009324:	2800      	cmp	r0, #0
 8009326:	d0d9      	beq.n	80092dc <__swbuf_r+0x2e>
 8009328:	e7d6      	b.n	80092d8 <__swbuf_r+0x2a>
	...

0800932c <__swsetup_r>:
 800932c:	b538      	push	{r3, r4, r5, lr}
 800932e:	4b29      	ldr	r3, [pc, #164]	@ (80093d4 <__swsetup_r+0xa8>)
 8009330:	4605      	mov	r5, r0
 8009332:	6818      	ldr	r0, [r3, #0]
 8009334:	460c      	mov	r4, r1
 8009336:	b118      	cbz	r0, 8009340 <__swsetup_r+0x14>
 8009338:	6a03      	ldr	r3, [r0, #32]
 800933a:	b90b      	cbnz	r3, 8009340 <__swsetup_r+0x14>
 800933c:	f7ff fece 	bl	80090dc <__sinit>
 8009340:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009344:	0719      	lsls	r1, r3, #28
 8009346:	d422      	bmi.n	800938e <__swsetup_r+0x62>
 8009348:	06da      	lsls	r2, r3, #27
 800934a:	d407      	bmi.n	800935c <__swsetup_r+0x30>
 800934c:	2209      	movs	r2, #9
 800934e:	602a      	str	r2, [r5, #0]
 8009350:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009354:	81a3      	strh	r3, [r4, #12]
 8009356:	f04f 30ff 	mov.w	r0, #4294967295
 800935a:	e033      	b.n	80093c4 <__swsetup_r+0x98>
 800935c:	0758      	lsls	r0, r3, #29
 800935e:	d512      	bpl.n	8009386 <__swsetup_r+0x5a>
 8009360:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009362:	b141      	cbz	r1, 8009376 <__swsetup_r+0x4a>
 8009364:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009368:	4299      	cmp	r1, r3
 800936a:	d002      	beq.n	8009372 <__swsetup_r+0x46>
 800936c:	4628      	mov	r0, r5
 800936e:	f000 ff77 	bl	800a260 <_free_r>
 8009372:	2300      	movs	r3, #0
 8009374:	6363      	str	r3, [r4, #52]	@ 0x34
 8009376:	89a3      	ldrh	r3, [r4, #12]
 8009378:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800937c:	81a3      	strh	r3, [r4, #12]
 800937e:	2300      	movs	r3, #0
 8009380:	6063      	str	r3, [r4, #4]
 8009382:	6923      	ldr	r3, [r4, #16]
 8009384:	6023      	str	r3, [r4, #0]
 8009386:	89a3      	ldrh	r3, [r4, #12]
 8009388:	f043 0308 	orr.w	r3, r3, #8
 800938c:	81a3      	strh	r3, [r4, #12]
 800938e:	6923      	ldr	r3, [r4, #16]
 8009390:	b94b      	cbnz	r3, 80093a6 <__swsetup_r+0x7a>
 8009392:	89a3      	ldrh	r3, [r4, #12]
 8009394:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009398:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800939c:	d003      	beq.n	80093a6 <__swsetup_r+0x7a>
 800939e:	4621      	mov	r1, r4
 80093a0:	4628      	mov	r0, r5
 80093a2:	f001 fdeb 	bl	800af7c <__smakebuf_r>
 80093a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093aa:	f013 0201 	ands.w	r2, r3, #1
 80093ae:	d00a      	beq.n	80093c6 <__swsetup_r+0x9a>
 80093b0:	2200      	movs	r2, #0
 80093b2:	60a2      	str	r2, [r4, #8]
 80093b4:	6962      	ldr	r2, [r4, #20]
 80093b6:	4252      	negs	r2, r2
 80093b8:	61a2      	str	r2, [r4, #24]
 80093ba:	6922      	ldr	r2, [r4, #16]
 80093bc:	b942      	cbnz	r2, 80093d0 <__swsetup_r+0xa4>
 80093be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80093c2:	d1c5      	bne.n	8009350 <__swsetup_r+0x24>
 80093c4:	bd38      	pop	{r3, r4, r5, pc}
 80093c6:	0799      	lsls	r1, r3, #30
 80093c8:	bf58      	it	pl
 80093ca:	6962      	ldrpl	r2, [r4, #20]
 80093cc:	60a2      	str	r2, [r4, #8]
 80093ce:	e7f4      	b.n	80093ba <__swsetup_r+0x8e>
 80093d0:	2000      	movs	r0, #0
 80093d2:	e7f7      	b.n	80093c4 <__swsetup_r+0x98>
 80093d4:	2000001c 	.word	0x2000001c

080093d8 <memset>:
 80093d8:	4402      	add	r2, r0
 80093da:	4603      	mov	r3, r0
 80093dc:	4293      	cmp	r3, r2
 80093de:	d100      	bne.n	80093e2 <memset+0xa>
 80093e0:	4770      	bx	lr
 80093e2:	f803 1b01 	strb.w	r1, [r3], #1
 80093e6:	e7f9      	b.n	80093dc <memset+0x4>

080093e8 <_localeconv_r>:
 80093e8:	4800      	ldr	r0, [pc, #0]	@ (80093ec <_localeconv_r+0x4>)
 80093ea:	4770      	bx	lr
 80093ec:	2000015c 	.word	0x2000015c

080093f0 <_close_r>:
 80093f0:	b538      	push	{r3, r4, r5, lr}
 80093f2:	4d06      	ldr	r5, [pc, #24]	@ (800940c <_close_r+0x1c>)
 80093f4:	2300      	movs	r3, #0
 80093f6:	4604      	mov	r4, r0
 80093f8:	4608      	mov	r0, r1
 80093fa:	602b      	str	r3, [r5, #0]
 80093fc:	f7f8 fcb2 	bl	8001d64 <_close>
 8009400:	1c43      	adds	r3, r0, #1
 8009402:	d102      	bne.n	800940a <_close_r+0x1a>
 8009404:	682b      	ldr	r3, [r5, #0]
 8009406:	b103      	cbz	r3, 800940a <_close_r+0x1a>
 8009408:	6023      	str	r3, [r4, #0]
 800940a:	bd38      	pop	{r3, r4, r5, pc}
 800940c:	20005000 	.word	0x20005000

08009410 <_reclaim_reent>:
 8009410:	4b2d      	ldr	r3, [pc, #180]	@ (80094c8 <_reclaim_reent+0xb8>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4283      	cmp	r3, r0
 8009416:	b570      	push	{r4, r5, r6, lr}
 8009418:	4604      	mov	r4, r0
 800941a:	d053      	beq.n	80094c4 <_reclaim_reent+0xb4>
 800941c:	69c3      	ldr	r3, [r0, #28]
 800941e:	b31b      	cbz	r3, 8009468 <_reclaim_reent+0x58>
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	b163      	cbz	r3, 800943e <_reclaim_reent+0x2e>
 8009424:	2500      	movs	r5, #0
 8009426:	69e3      	ldr	r3, [r4, #28]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	5959      	ldr	r1, [r3, r5]
 800942c:	b9b1      	cbnz	r1, 800945c <_reclaim_reent+0x4c>
 800942e:	3504      	adds	r5, #4
 8009430:	2d80      	cmp	r5, #128	@ 0x80
 8009432:	d1f8      	bne.n	8009426 <_reclaim_reent+0x16>
 8009434:	69e3      	ldr	r3, [r4, #28]
 8009436:	4620      	mov	r0, r4
 8009438:	68d9      	ldr	r1, [r3, #12]
 800943a:	f000 ff11 	bl	800a260 <_free_r>
 800943e:	69e3      	ldr	r3, [r4, #28]
 8009440:	6819      	ldr	r1, [r3, #0]
 8009442:	b111      	cbz	r1, 800944a <_reclaim_reent+0x3a>
 8009444:	4620      	mov	r0, r4
 8009446:	f000 ff0b 	bl	800a260 <_free_r>
 800944a:	69e3      	ldr	r3, [r4, #28]
 800944c:	689d      	ldr	r5, [r3, #8]
 800944e:	b15d      	cbz	r5, 8009468 <_reclaim_reent+0x58>
 8009450:	4629      	mov	r1, r5
 8009452:	4620      	mov	r0, r4
 8009454:	682d      	ldr	r5, [r5, #0]
 8009456:	f000 ff03 	bl	800a260 <_free_r>
 800945a:	e7f8      	b.n	800944e <_reclaim_reent+0x3e>
 800945c:	680e      	ldr	r6, [r1, #0]
 800945e:	4620      	mov	r0, r4
 8009460:	f000 fefe 	bl	800a260 <_free_r>
 8009464:	4631      	mov	r1, r6
 8009466:	e7e1      	b.n	800942c <_reclaim_reent+0x1c>
 8009468:	6961      	ldr	r1, [r4, #20]
 800946a:	b111      	cbz	r1, 8009472 <_reclaim_reent+0x62>
 800946c:	4620      	mov	r0, r4
 800946e:	f000 fef7 	bl	800a260 <_free_r>
 8009472:	69e1      	ldr	r1, [r4, #28]
 8009474:	b111      	cbz	r1, 800947c <_reclaim_reent+0x6c>
 8009476:	4620      	mov	r0, r4
 8009478:	f000 fef2 	bl	800a260 <_free_r>
 800947c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800947e:	b111      	cbz	r1, 8009486 <_reclaim_reent+0x76>
 8009480:	4620      	mov	r0, r4
 8009482:	f000 feed 	bl	800a260 <_free_r>
 8009486:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009488:	b111      	cbz	r1, 8009490 <_reclaim_reent+0x80>
 800948a:	4620      	mov	r0, r4
 800948c:	f000 fee8 	bl	800a260 <_free_r>
 8009490:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009492:	b111      	cbz	r1, 800949a <_reclaim_reent+0x8a>
 8009494:	4620      	mov	r0, r4
 8009496:	f000 fee3 	bl	800a260 <_free_r>
 800949a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800949c:	b111      	cbz	r1, 80094a4 <_reclaim_reent+0x94>
 800949e:	4620      	mov	r0, r4
 80094a0:	f000 fede 	bl	800a260 <_free_r>
 80094a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80094a6:	b111      	cbz	r1, 80094ae <_reclaim_reent+0x9e>
 80094a8:	4620      	mov	r0, r4
 80094aa:	f000 fed9 	bl	800a260 <_free_r>
 80094ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80094b0:	b111      	cbz	r1, 80094b8 <_reclaim_reent+0xa8>
 80094b2:	4620      	mov	r0, r4
 80094b4:	f000 fed4 	bl	800a260 <_free_r>
 80094b8:	6a23      	ldr	r3, [r4, #32]
 80094ba:	b11b      	cbz	r3, 80094c4 <_reclaim_reent+0xb4>
 80094bc:	4620      	mov	r0, r4
 80094be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80094c2:	4718      	bx	r3
 80094c4:	bd70      	pop	{r4, r5, r6, pc}
 80094c6:	bf00      	nop
 80094c8:	2000001c 	.word	0x2000001c

080094cc <_lseek_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	4d07      	ldr	r5, [pc, #28]	@ (80094ec <_lseek_r+0x20>)
 80094d0:	4604      	mov	r4, r0
 80094d2:	4608      	mov	r0, r1
 80094d4:	4611      	mov	r1, r2
 80094d6:	2200      	movs	r2, #0
 80094d8:	602a      	str	r2, [r5, #0]
 80094da:	461a      	mov	r2, r3
 80094dc:	f7f8 fc69 	bl	8001db2 <_lseek>
 80094e0:	1c43      	adds	r3, r0, #1
 80094e2:	d102      	bne.n	80094ea <_lseek_r+0x1e>
 80094e4:	682b      	ldr	r3, [r5, #0]
 80094e6:	b103      	cbz	r3, 80094ea <_lseek_r+0x1e>
 80094e8:	6023      	str	r3, [r4, #0]
 80094ea:	bd38      	pop	{r3, r4, r5, pc}
 80094ec:	20005000 	.word	0x20005000

080094f0 <_read_r>:
 80094f0:	b538      	push	{r3, r4, r5, lr}
 80094f2:	4d07      	ldr	r5, [pc, #28]	@ (8009510 <_read_r+0x20>)
 80094f4:	4604      	mov	r4, r0
 80094f6:	4608      	mov	r0, r1
 80094f8:	4611      	mov	r1, r2
 80094fa:	2200      	movs	r2, #0
 80094fc:	602a      	str	r2, [r5, #0]
 80094fe:	461a      	mov	r2, r3
 8009500:	f7f8 fbf7 	bl	8001cf2 <_read>
 8009504:	1c43      	adds	r3, r0, #1
 8009506:	d102      	bne.n	800950e <_read_r+0x1e>
 8009508:	682b      	ldr	r3, [r5, #0]
 800950a:	b103      	cbz	r3, 800950e <_read_r+0x1e>
 800950c:	6023      	str	r3, [r4, #0]
 800950e:	bd38      	pop	{r3, r4, r5, pc}
 8009510:	20005000 	.word	0x20005000

08009514 <_write_r>:
 8009514:	b538      	push	{r3, r4, r5, lr}
 8009516:	4d07      	ldr	r5, [pc, #28]	@ (8009534 <_write_r+0x20>)
 8009518:	4604      	mov	r4, r0
 800951a:	4608      	mov	r0, r1
 800951c:	4611      	mov	r1, r2
 800951e:	2200      	movs	r2, #0
 8009520:	602a      	str	r2, [r5, #0]
 8009522:	461a      	mov	r2, r3
 8009524:	f7f8 fc02 	bl	8001d2c <_write>
 8009528:	1c43      	adds	r3, r0, #1
 800952a:	d102      	bne.n	8009532 <_write_r+0x1e>
 800952c:	682b      	ldr	r3, [r5, #0]
 800952e:	b103      	cbz	r3, 8009532 <_write_r+0x1e>
 8009530:	6023      	str	r3, [r4, #0]
 8009532:	bd38      	pop	{r3, r4, r5, pc}
 8009534:	20005000 	.word	0x20005000

08009538 <__errno>:
 8009538:	4b01      	ldr	r3, [pc, #4]	@ (8009540 <__errno+0x8>)
 800953a:	6818      	ldr	r0, [r3, #0]
 800953c:	4770      	bx	lr
 800953e:	bf00      	nop
 8009540:	2000001c 	.word	0x2000001c

08009544 <__libc_init_array>:
 8009544:	b570      	push	{r4, r5, r6, lr}
 8009546:	4d0d      	ldr	r5, [pc, #52]	@ (800957c <__libc_init_array+0x38>)
 8009548:	4c0d      	ldr	r4, [pc, #52]	@ (8009580 <__libc_init_array+0x3c>)
 800954a:	1b64      	subs	r4, r4, r5
 800954c:	10a4      	asrs	r4, r4, #2
 800954e:	2600      	movs	r6, #0
 8009550:	42a6      	cmp	r6, r4
 8009552:	d109      	bne.n	8009568 <__libc_init_array+0x24>
 8009554:	4d0b      	ldr	r5, [pc, #44]	@ (8009584 <__libc_init_array+0x40>)
 8009556:	4c0c      	ldr	r4, [pc, #48]	@ (8009588 <__libc_init_array+0x44>)
 8009558:	f001 fe2e 	bl	800b1b8 <_init>
 800955c:	1b64      	subs	r4, r4, r5
 800955e:	10a4      	asrs	r4, r4, #2
 8009560:	2600      	movs	r6, #0
 8009562:	42a6      	cmp	r6, r4
 8009564:	d105      	bne.n	8009572 <__libc_init_array+0x2e>
 8009566:	bd70      	pop	{r4, r5, r6, pc}
 8009568:	f855 3b04 	ldr.w	r3, [r5], #4
 800956c:	4798      	blx	r3
 800956e:	3601      	adds	r6, #1
 8009570:	e7ee      	b.n	8009550 <__libc_init_array+0xc>
 8009572:	f855 3b04 	ldr.w	r3, [r5], #4
 8009576:	4798      	blx	r3
 8009578:	3601      	adds	r6, #1
 800957a:	e7f2      	b.n	8009562 <__libc_init_array+0x1e>
 800957c:	0800b5f4 	.word	0x0800b5f4
 8009580:	0800b5f4 	.word	0x0800b5f4
 8009584:	0800b5f4 	.word	0x0800b5f4
 8009588:	0800b5f8 	.word	0x0800b5f8

0800958c <__retarget_lock_init_recursive>:
 800958c:	4770      	bx	lr

0800958e <__retarget_lock_acquire_recursive>:
 800958e:	4770      	bx	lr

08009590 <__retarget_lock_release_recursive>:
 8009590:	4770      	bx	lr

08009592 <memcpy>:
 8009592:	440a      	add	r2, r1
 8009594:	4291      	cmp	r1, r2
 8009596:	f100 33ff 	add.w	r3, r0, #4294967295
 800959a:	d100      	bne.n	800959e <memcpy+0xc>
 800959c:	4770      	bx	lr
 800959e:	b510      	push	{r4, lr}
 80095a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095a8:	4291      	cmp	r1, r2
 80095aa:	d1f9      	bne.n	80095a0 <memcpy+0xe>
 80095ac:	bd10      	pop	{r4, pc}

080095ae <quorem>:
 80095ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095b2:	6903      	ldr	r3, [r0, #16]
 80095b4:	690c      	ldr	r4, [r1, #16]
 80095b6:	42a3      	cmp	r3, r4
 80095b8:	4607      	mov	r7, r0
 80095ba:	db7e      	blt.n	80096ba <quorem+0x10c>
 80095bc:	3c01      	subs	r4, #1
 80095be:	f101 0814 	add.w	r8, r1, #20
 80095c2:	00a3      	lsls	r3, r4, #2
 80095c4:	f100 0514 	add.w	r5, r0, #20
 80095c8:	9300      	str	r3, [sp, #0]
 80095ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095ce:	9301      	str	r3, [sp, #4]
 80095d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095d8:	3301      	adds	r3, #1
 80095da:	429a      	cmp	r2, r3
 80095dc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80095e4:	d32e      	bcc.n	8009644 <quorem+0x96>
 80095e6:	f04f 0a00 	mov.w	sl, #0
 80095ea:	46c4      	mov	ip, r8
 80095ec:	46ae      	mov	lr, r5
 80095ee:	46d3      	mov	fp, sl
 80095f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80095f4:	b298      	uxth	r0, r3
 80095f6:	fb06 a000 	mla	r0, r6, r0, sl
 80095fa:	0c02      	lsrs	r2, r0, #16
 80095fc:	0c1b      	lsrs	r3, r3, #16
 80095fe:	fb06 2303 	mla	r3, r6, r3, r2
 8009602:	f8de 2000 	ldr.w	r2, [lr]
 8009606:	b280      	uxth	r0, r0
 8009608:	b292      	uxth	r2, r2
 800960a:	1a12      	subs	r2, r2, r0
 800960c:	445a      	add	r2, fp
 800960e:	f8de 0000 	ldr.w	r0, [lr]
 8009612:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009616:	b29b      	uxth	r3, r3
 8009618:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800961c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009620:	b292      	uxth	r2, r2
 8009622:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009626:	45e1      	cmp	r9, ip
 8009628:	f84e 2b04 	str.w	r2, [lr], #4
 800962c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009630:	d2de      	bcs.n	80095f0 <quorem+0x42>
 8009632:	9b00      	ldr	r3, [sp, #0]
 8009634:	58eb      	ldr	r3, [r5, r3]
 8009636:	b92b      	cbnz	r3, 8009644 <quorem+0x96>
 8009638:	9b01      	ldr	r3, [sp, #4]
 800963a:	3b04      	subs	r3, #4
 800963c:	429d      	cmp	r5, r3
 800963e:	461a      	mov	r2, r3
 8009640:	d32f      	bcc.n	80096a2 <quorem+0xf4>
 8009642:	613c      	str	r4, [r7, #16]
 8009644:	4638      	mov	r0, r7
 8009646:	f001 f97d 	bl	800a944 <__mcmp>
 800964a:	2800      	cmp	r0, #0
 800964c:	db25      	blt.n	800969a <quorem+0xec>
 800964e:	4629      	mov	r1, r5
 8009650:	2000      	movs	r0, #0
 8009652:	f858 2b04 	ldr.w	r2, [r8], #4
 8009656:	f8d1 c000 	ldr.w	ip, [r1]
 800965a:	fa1f fe82 	uxth.w	lr, r2
 800965e:	fa1f f38c 	uxth.w	r3, ip
 8009662:	eba3 030e 	sub.w	r3, r3, lr
 8009666:	4403      	add	r3, r0
 8009668:	0c12      	lsrs	r2, r2, #16
 800966a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800966e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009672:	b29b      	uxth	r3, r3
 8009674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009678:	45c1      	cmp	r9, r8
 800967a:	f841 3b04 	str.w	r3, [r1], #4
 800967e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009682:	d2e6      	bcs.n	8009652 <quorem+0xa4>
 8009684:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009688:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800968c:	b922      	cbnz	r2, 8009698 <quorem+0xea>
 800968e:	3b04      	subs	r3, #4
 8009690:	429d      	cmp	r5, r3
 8009692:	461a      	mov	r2, r3
 8009694:	d30b      	bcc.n	80096ae <quorem+0x100>
 8009696:	613c      	str	r4, [r7, #16]
 8009698:	3601      	adds	r6, #1
 800969a:	4630      	mov	r0, r6
 800969c:	b003      	add	sp, #12
 800969e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a2:	6812      	ldr	r2, [r2, #0]
 80096a4:	3b04      	subs	r3, #4
 80096a6:	2a00      	cmp	r2, #0
 80096a8:	d1cb      	bne.n	8009642 <quorem+0x94>
 80096aa:	3c01      	subs	r4, #1
 80096ac:	e7c6      	b.n	800963c <quorem+0x8e>
 80096ae:	6812      	ldr	r2, [r2, #0]
 80096b0:	3b04      	subs	r3, #4
 80096b2:	2a00      	cmp	r2, #0
 80096b4:	d1ef      	bne.n	8009696 <quorem+0xe8>
 80096b6:	3c01      	subs	r4, #1
 80096b8:	e7ea      	b.n	8009690 <quorem+0xe2>
 80096ba:	2000      	movs	r0, #0
 80096bc:	e7ee      	b.n	800969c <quorem+0xee>
	...

080096c0 <_dtoa_r>:
 80096c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c4:	69c7      	ldr	r7, [r0, #28]
 80096c6:	b097      	sub	sp, #92	@ 0x5c
 80096c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80096cc:	ec55 4b10 	vmov	r4, r5, d0
 80096d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80096d2:	9107      	str	r1, [sp, #28]
 80096d4:	4681      	mov	r9, r0
 80096d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80096d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80096da:	b97f      	cbnz	r7, 80096fc <_dtoa_r+0x3c>
 80096dc:	2010      	movs	r0, #16
 80096de:	f000 fe09 	bl	800a2f4 <malloc>
 80096e2:	4602      	mov	r2, r0
 80096e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80096e8:	b920      	cbnz	r0, 80096f4 <_dtoa_r+0x34>
 80096ea:	4ba9      	ldr	r3, [pc, #676]	@ (8009990 <_dtoa_r+0x2d0>)
 80096ec:	21ef      	movs	r1, #239	@ 0xef
 80096ee:	48a9      	ldr	r0, [pc, #676]	@ (8009994 <_dtoa_r+0x2d4>)
 80096f0:	f001 fcb2 	bl	800b058 <__assert_func>
 80096f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80096f8:	6007      	str	r7, [r0, #0]
 80096fa:	60c7      	str	r7, [r0, #12]
 80096fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009700:	6819      	ldr	r1, [r3, #0]
 8009702:	b159      	cbz	r1, 800971c <_dtoa_r+0x5c>
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	604a      	str	r2, [r1, #4]
 8009708:	2301      	movs	r3, #1
 800970a:	4093      	lsls	r3, r2
 800970c:	608b      	str	r3, [r1, #8]
 800970e:	4648      	mov	r0, r9
 8009710:	f000 fee6 	bl	800a4e0 <_Bfree>
 8009714:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009718:	2200      	movs	r2, #0
 800971a:	601a      	str	r2, [r3, #0]
 800971c:	1e2b      	subs	r3, r5, #0
 800971e:	bfb9      	ittee	lt
 8009720:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009724:	9305      	strlt	r3, [sp, #20]
 8009726:	2300      	movge	r3, #0
 8009728:	6033      	strge	r3, [r6, #0]
 800972a:	9f05      	ldr	r7, [sp, #20]
 800972c:	4b9a      	ldr	r3, [pc, #616]	@ (8009998 <_dtoa_r+0x2d8>)
 800972e:	bfbc      	itt	lt
 8009730:	2201      	movlt	r2, #1
 8009732:	6032      	strlt	r2, [r6, #0]
 8009734:	43bb      	bics	r3, r7
 8009736:	d112      	bne.n	800975e <_dtoa_r+0x9e>
 8009738:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800973a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800973e:	6013      	str	r3, [r2, #0]
 8009740:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009744:	4323      	orrs	r3, r4
 8009746:	f000 855a 	beq.w	800a1fe <_dtoa_r+0xb3e>
 800974a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800974c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80099ac <_dtoa_r+0x2ec>
 8009750:	2b00      	cmp	r3, #0
 8009752:	f000 855c 	beq.w	800a20e <_dtoa_r+0xb4e>
 8009756:	f10a 0303 	add.w	r3, sl, #3
 800975a:	f000 bd56 	b.w	800a20a <_dtoa_r+0xb4a>
 800975e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009762:	2200      	movs	r2, #0
 8009764:	ec51 0b17 	vmov	r0, r1, d7
 8009768:	2300      	movs	r3, #0
 800976a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800976e:	f7f7 f9b3 	bl	8000ad8 <__aeabi_dcmpeq>
 8009772:	4680      	mov	r8, r0
 8009774:	b158      	cbz	r0, 800978e <_dtoa_r+0xce>
 8009776:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009778:	2301      	movs	r3, #1
 800977a:	6013      	str	r3, [r2, #0]
 800977c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800977e:	b113      	cbz	r3, 8009786 <_dtoa_r+0xc6>
 8009780:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009782:	4b86      	ldr	r3, [pc, #536]	@ (800999c <_dtoa_r+0x2dc>)
 8009784:	6013      	str	r3, [r2, #0]
 8009786:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80099b0 <_dtoa_r+0x2f0>
 800978a:	f000 bd40 	b.w	800a20e <_dtoa_r+0xb4e>
 800978e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009792:	aa14      	add	r2, sp, #80	@ 0x50
 8009794:	a915      	add	r1, sp, #84	@ 0x54
 8009796:	4648      	mov	r0, r9
 8009798:	f001 f984 	bl	800aaa4 <__d2b>
 800979c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80097a0:	9002      	str	r0, [sp, #8]
 80097a2:	2e00      	cmp	r6, #0
 80097a4:	d078      	beq.n	8009898 <_dtoa_r+0x1d8>
 80097a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80097a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80097ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80097b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80097b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80097bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80097c0:	4619      	mov	r1, r3
 80097c2:	2200      	movs	r2, #0
 80097c4:	4b76      	ldr	r3, [pc, #472]	@ (80099a0 <_dtoa_r+0x2e0>)
 80097c6:	f7f6 fd67 	bl	8000298 <__aeabi_dsub>
 80097ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8009978 <_dtoa_r+0x2b8>)
 80097cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097d0:	f7f6 ff1a 	bl	8000608 <__aeabi_dmul>
 80097d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8009980 <_dtoa_r+0x2c0>)
 80097d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097da:	f7f6 fd5f 	bl	800029c <__adddf3>
 80097de:	4604      	mov	r4, r0
 80097e0:	4630      	mov	r0, r6
 80097e2:	460d      	mov	r5, r1
 80097e4:	f7f6 fea6 	bl	8000534 <__aeabi_i2d>
 80097e8:	a367      	add	r3, pc, #412	@ (adr r3, 8009988 <_dtoa_r+0x2c8>)
 80097ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ee:	f7f6 ff0b 	bl	8000608 <__aeabi_dmul>
 80097f2:	4602      	mov	r2, r0
 80097f4:	460b      	mov	r3, r1
 80097f6:	4620      	mov	r0, r4
 80097f8:	4629      	mov	r1, r5
 80097fa:	f7f6 fd4f 	bl	800029c <__adddf3>
 80097fe:	4604      	mov	r4, r0
 8009800:	460d      	mov	r5, r1
 8009802:	f7f7 f9b1 	bl	8000b68 <__aeabi_d2iz>
 8009806:	2200      	movs	r2, #0
 8009808:	4607      	mov	r7, r0
 800980a:	2300      	movs	r3, #0
 800980c:	4620      	mov	r0, r4
 800980e:	4629      	mov	r1, r5
 8009810:	f7f7 f96c 	bl	8000aec <__aeabi_dcmplt>
 8009814:	b140      	cbz	r0, 8009828 <_dtoa_r+0x168>
 8009816:	4638      	mov	r0, r7
 8009818:	f7f6 fe8c 	bl	8000534 <__aeabi_i2d>
 800981c:	4622      	mov	r2, r4
 800981e:	462b      	mov	r3, r5
 8009820:	f7f7 f95a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009824:	b900      	cbnz	r0, 8009828 <_dtoa_r+0x168>
 8009826:	3f01      	subs	r7, #1
 8009828:	2f16      	cmp	r7, #22
 800982a:	d852      	bhi.n	80098d2 <_dtoa_r+0x212>
 800982c:	4b5d      	ldr	r3, [pc, #372]	@ (80099a4 <_dtoa_r+0x2e4>)
 800982e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800983a:	f7f7 f957 	bl	8000aec <__aeabi_dcmplt>
 800983e:	2800      	cmp	r0, #0
 8009840:	d049      	beq.n	80098d6 <_dtoa_r+0x216>
 8009842:	3f01      	subs	r7, #1
 8009844:	2300      	movs	r3, #0
 8009846:	9310      	str	r3, [sp, #64]	@ 0x40
 8009848:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800984a:	1b9b      	subs	r3, r3, r6
 800984c:	1e5a      	subs	r2, r3, #1
 800984e:	bf45      	ittet	mi
 8009850:	f1c3 0301 	rsbmi	r3, r3, #1
 8009854:	9300      	strmi	r3, [sp, #0]
 8009856:	2300      	movpl	r3, #0
 8009858:	2300      	movmi	r3, #0
 800985a:	9206      	str	r2, [sp, #24]
 800985c:	bf54      	ite	pl
 800985e:	9300      	strpl	r3, [sp, #0]
 8009860:	9306      	strmi	r3, [sp, #24]
 8009862:	2f00      	cmp	r7, #0
 8009864:	db39      	blt.n	80098da <_dtoa_r+0x21a>
 8009866:	9b06      	ldr	r3, [sp, #24]
 8009868:	970d      	str	r7, [sp, #52]	@ 0x34
 800986a:	443b      	add	r3, r7
 800986c:	9306      	str	r3, [sp, #24]
 800986e:	2300      	movs	r3, #0
 8009870:	9308      	str	r3, [sp, #32]
 8009872:	9b07      	ldr	r3, [sp, #28]
 8009874:	2b09      	cmp	r3, #9
 8009876:	d863      	bhi.n	8009940 <_dtoa_r+0x280>
 8009878:	2b05      	cmp	r3, #5
 800987a:	bfc4      	itt	gt
 800987c:	3b04      	subgt	r3, #4
 800987e:	9307      	strgt	r3, [sp, #28]
 8009880:	9b07      	ldr	r3, [sp, #28]
 8009882:	f1a3 0302 	sub.w	r3, r3, #2
 8009886:	bfcc      	ite	gt
 8009888:	2400      	movgt	r4, #0
 800988a:	2401      	movle	r4, #1
 800988c:	2b03      	cmp	r3, #3
 800988e:	d863      	bhi.n	8009958 <_dtoa_r+0x298>
 8009890:	e8df f003 	tbb	[pc, r3]
 8009894:	2b375452 	.word	0x2b375452
 8009898:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800989c:	441e      	add	r6, r3
 800989e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80098a2:	2b20      	cmp	r3, #32
 80098a4:	bfc1      	itttt	gt
 80098a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80098aa:	409f      	lslgt	r7, r3
 80098ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80098b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80098b4:	bfd6      	itet	le
 80098b6:	f1c3 0320 	rsble	r3, r3, #32
 80098ba:	ea47 0003 	orrgt.w	r0, r7, r3
 80098be:	fa04 f003 	lslle.w	r0, r4, r3
 80098c2:	f7f6 fe27 	bl	8000514 <__aeabi_ui2d>
 80098c6:	2201      	movs	r2, #1
 80098c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80098cc:	3e01      	subs	r6, #1
 80098ce:	9212      	str	r2, [sp, #72]	@ 0x48
 80098d0:	e776      	b.n	80097c0 <_dtoa_r+0x100>
 80098d2:	2301      	movs	r3, #1
 80098d4:	e7b7      	b.n	8009846 <_dtoa_r+0x186>
 80098d6:	9010      	str	r0, [sp, #64]	@ 0x40
 80098d8:	e7b6      	b.n	8009848 <_dtoa_r+0x188>
 80098da:	9b00      	ldr	r3, [sp, #0]
 80098dc:	1bdb      	subs	r3, r3, r7
 80098de:	9300      	str	r3, [sp, #0]
 80098e0:	427b      	negs	r3, r7
 80098e2:	9308      	str	r3, [sp, #32]
 80098e4:	2300      	movs	r3, #0
 80098e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80098e8:	e7c3      	b.n	8009872 <_dtoa_r+0x1b2>
 80098ea:	2301      	movs	r3, #1
 80098ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80098f0:	eb07 0b03 	add.w	fp, r7, r3
 80098f4:	f10b 0301 	add.w	r3, fp, #1
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	9303      	str	r3, [sp, #12]
 80098fc:	bfb8      	it	lt
 80098fe:	2301      	movlt	r3, #1
 8009900:	e006      	b.n	8009910 <_dtoa_r+0x250>
 8009902:	2301      	movs	r3, #1
 8009904:	9309      	str	r3, [sp, #36]	@ 0x24
 8009906:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009908:	2b00      	cmp	r3, #0
 800990a:	dd28      	ble.n	800995e <_dtoa_r+0x29e>
 800990c:	469b      	mov	fp, r3
 800990e:	9303      	str	r3, [sp, #12]
 8009910:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009914:	2100      	movs	r1, #0
 8009916:	2204      	movs	r2, #4
 8009918:	f102 0514 	add.w	r5, r2, #20
 800991c:	429d      	cmp	r5, r3
 800991e:	d926      	bls.n	800996e <_dtoa_r+0x2ae>
 8009920:	6041      	str	r1, [r0, #4]
 8009922:	4648      	mov	r0, r9
 8009924:	f000 fd9c 	bl	800a460 <_Balloc>
 8009928:	4682      	mov	sl, r0
 800992a:	2800      	cmp	r0, #0
 800992c:	d142      	bne.n	80099b4 <_dtoa_r+0x2f4>
 800992e:	4b1e      	ldr	r3, [pc, #120]	@ (80099a8 <_dtoa_r+0x2e8>)
 8009930:	4602      	mov	r2, r0
 8009932:	f240 11af 	movw	r1, #431	@ 0x1af
 8009936:	e6da      	b.n	80096ee <_dtoa_r+0x2e>
 8009938:	2300      	movs	r3, #0
 800993a:	e7e3      	b.n	8009904 <_dtoa_r+0x244>
 800993c:	2300      	movs	r3, #0
 800993e:	e7d5      	b.n	80098ec <_dtoa_r+0x22c>
 8009940:	2401      	movs	r4, #1
 8009942:	2300      	movs	r3, #0
 8009944:	9307      	str	r3, [sp, #28]
 8009946:	9409      	str	r4, [sp, #36]	@ 0x24
 8009948:	f04f 3bff 	mov.w	fp, #4294967295
 800994c:	2200      	movs	r2, #0
 800994e:	f8cd b00c 	str.w	fp, [sp, #12]
 8009952:	2312      	movs	r3, #18
 8009954:	920c      	str	r2, [sp, #48]	@ 0x30
 8009956:	e7db      	b.n	8009910 <_dtoa_r+0x250>
 8009958:	2301      	movs	r3, #1
 800995a:	9309      	str	r3, [sp, #36]	@ 0x24
 800995c:	e7f4      	b.n	8009948 <_dtoa_r+0x288>
 800995e:	f04f 0b01 	mov.w	fp, #1
 8009962:	f8cd b00c 	str.w	fp, [sp, #12]
 8009966:	465b      	mov	r3, fp
 8009968:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800996c:	e7d0      	b.n	8009910 <_dtoa_r+0x250>
 800996e:	3101      	adds	r1, #1
 8009970:	0052      	lsls	r2, r2, #1
 8009972:	e7d1      	b.n	8009918 <_dtoa_r+0x258>
 8009974:	f3af 8000 	nop.w
 8009978:	636f4361 	.word	0x636f4361
 800997c:	3fd287a7 	.word	0x3fd287a7
 8009980:	8b60c8b3 	.word	0x8b60c8b3
 8009984:	3fc68a28 	.word	0x3fc68a28
 8009988:	509f79fb 	.word	0x509f79fb
 800998c:	3fd34413 	.word	0x3fd34413
 8009990:	0800b2b5 	.word	0x0800b2b5
 8009994:	0800b2cc 	.word	0x0800b2cc
 8009998:	7ff00000 	.word	0x7ff00000
 800999c:	0800b285 	.word	0x0800b285
 80099a0:	3ff80000 	.word	0x3ff80000
 80099a4:	0800b420 	.word	0x0800b420
 80099a8:	0800b324 	.word	0x0800b324
 80099ac:	0800b2b1 	.word	0x0800b2b1
 80099b0:	0800b284 	.word	0x0800b284
 80099b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80099b8:	6018      	str	r0, [r3, #0]
 80099ba:	9b03      	ldr	r3, [sp, #12]
 80099bc:	2b0e      	cmp	r3, #14
 80099be:	f200 80a1 	bhi.w	8009b04 <_dtoa_r+0x444>
 80099c2:	2c00      	cmp	r4, #0
 80099c4:	f000 809e 	beq.w	8009b04 <_dtoa_r+0x444>
 80099c8:	2f00      	cmp	r7, #0
 80099ca:	dd33      	ble.n	8009a34 <_dtoa_r+0x374>
 80099cc:	4b9c      	ldr	r3, [pc, #624]	@ (8009c40 <_dtoa_r+0x580>)
 80099ce:	f007 020f 	and.w	r2, r7, #15
 80099d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099d6:	ed93 7b00 	vldr	d7, [r3]
 80099da:	05f8      	lsls	r0, r7, #23
 80099dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80099e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80099e4:	d516      	bpl.n	8009a14 <_dtoa_r+0x354>
 80099e6:	4b97      	ldr	r3, [pc, #604]	@ (8009c44 <_dtoa_r+0x584>)
 80099e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80099ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80099f0:	f7f6 ff34 	bl	800085c <__aeabi_ddiv>
 80099f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80099f8:	f004 040f 	and.w	r4, r4, #15
 80099fc:	2603      	movs	r6, #3
 80099fe:	4d91      	ldr	r5, [pc, #580]	@ (8009c44 <_dtoa_r+0x584>)
 8009a00:	b954      	cbnz	r4, 8009a18 <_dtoa_r+0x358>
 8009a02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a0a:	f7f6 ff27 	bl	800085c <__aeabi_ddiv>
 8009a0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a12:	e028      	b.n	8009a66 <_dtoa_r+0x3a6>
 8009a14:	2602      	movs	r6, #2
 8009a16:	e7f2      	b.n	80099fe <_dtoa_r+0x33e>
 8009a18:	07e1      	lsls	r1, r4, #31
 8009a1a:	d508      	bpl.n	8009a2e <_dtoa_r+0x36e>
 8009a1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a24:	f7f6 fdf0 	bl	8000608 <__aeabi_dmul>
 8009a28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009a2c:	3601      	adds	r6, #1
 8009a2e:	1064      	asrs	r4, r4, #1
 8009a30:	3508      	adds	r5, #8
 8009a32:	e7e5      	b.n	8009a00 <_dtoa_r+0x340>
 8009a34:	f000 80af 	beq.w	8009b96 <_dtoa_r+0x4d6>
 8009a38:	427c      	negs	r4, r7
 8009a3a:	4b81      	ldr	r3, [pc, #516]	@ (8009c40 <_dtoa_r+0x580>)
 8009a3c:	4d81      	ldr	r5, [pc, #516]	@ (8009c44 <_dtoa_r+0x584>)
 8009a3e:	f004 020f 	and.w	r2, r4, #15
 8009a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009a4e:	f7f6 fddb 	bl	8000608 <__aeabi_dmul>
 8009a52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a56:	1124      	asrs	r4, r4, #4
 8009a58:	2300      	movs	r3, #0
 8009a5a:	2602      	movs	r6, #2
 8009a5c:	2c00      	cmp	r4, #0
 8009a5e:	f040 808f 	bne.w	8009b80 <_dtoa_r+0x4c0>
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1d3      	bne.n	8009a0e <_dtoa_r+0x34e>
 8009a66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009a68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	f000 8094 	beq.w	8009b9a <_dtoa_r+0x4da>
 8009a72:	4b75      	ldr	r3, [pc, #468]	@ (8009c48 <_dtoa_r+0x588>)
 8009a74:	2200      	movs	r2, #0
 8009a76:	4620      	mov	r0, r4
 8009a78:	4629      	mov	r1, r5
 8009a7a:	f7f7 f837 	bl	8000aec <__aeabi_dcmplt>
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f000 808b 	beq.w	8009b9a <_dtoa_r+0x4da>
 8009a84:	9b03      	ldr	r3, [sp, #12]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	f000 8087 	beq.w	8009b9a <_dtoa_r+0x4da>
 8009a8c:	f1bb 0f00 	cmp.w	fp, #0
 8009a90:	dd34      	ble.n	8009afc <_dtoa_r+0x43c>
 8009a92:	4620      	mov	r0, r4
 8009a94:	4b6d      	ldr	r3, [pc, #436]	@ (8009c4c <_dtoa_r+0x58c>)
 8009a96:	2200      	movs	r2, #0
 8009a98:	4629      	mov	r1, r5
 8009a9a:	f7f6 fdb5 	bl	8000608 <__aeabi_dmul>
 8009a9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009aa2:	f107 38ff 	add.w	r8, r7, #4294967295
 8009aa6:	3601      	adds	r6, #1
 8009aa8:	465c      	mov	r4, fp
 8009aaa:	4630      	mov	r0, r6
 8009aac:	f7f6 fd42 	bl	8000534 <__aeabi_i2d>
 8009ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ab4:	f7f6 fda8 	bl	8000608 <__aeabi_dmul>
 8009ab8:	4b65      	ldr	r3, [pc, #404]	@ (8009c50 <_dtoa_r+0x590>)
 8009aba:	2200      	movs	r2, #0
 8009abc:	f7f6 fbee 	bl	800029c <__adddf3>
 8009ac0:	4605      	mov	r5, r0
 8009ac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009ac6:	2c00      	cmp	r4, #0
 8009ac8:	d16a      	bne.n	8009ba0 <_dtoa_r+0x4e0>
 8009aca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ace:	4b61      	ldr	r3, [pc, #388]	@ (8009c54 <_dtoa_r+0x594>)
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f7f6 fbe1 	bl	8000298 <__aeabi_dsub>
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	460b      	mov	r3, r1
 8009ada:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009ade:	462a      	mov	r2, r5
 8009ae0:	4633      	mov	r3, r6
 8009ae2:	f7f7 f821 	bl	8000b28 <__aeabi_dcmpgt>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	f040 8298 	bne.w	800a01c <_dtoa_r+0x95c>
 8009aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009af0:	462a      	mov	r2, r5
 8009af2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009af6:	f7f6 fff9 	bl	8000aec <__aeabi_dcmplt>
 8009afa:	bb38      	cbnz	r0, 8009b4c <_dtoa_r+0x48c>
 8009afc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009b00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009b04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	f2c0 8157 	blt.w	8009dba <_dtoa_r+0x6fa>
 8009b0c:	2f0e      	cmp	r7, #14
 8009b0e:	f300 8154 	bgt.w	8009dba <_dtoa_r+0x6fa>
 8009b12:	4b4b      	ldr	r3, [pc, #300]	@ (8009c40 <_dtoa_r+0x580>)
 8009b14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b18:	ed93 7b00 	vldr	d7, [r3]
 8009b1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	ed8d 7b00 	vstr	d7, [sp]
 8009b24:	f280 80e5 	bge.w	8009cf2 <_dtoa_r+0x632>
 8009b28:	9b03      	ldr	r3, [sp, #12]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	f300 80e1 	bgt.w	8009cf2 <_dtoa_r+0x632>
 8009b30:	d10c      	bne.n	8009b4c <_dtoa_r+0x48c>
 8009b32:	4b48      	ldr	r3, [pc, #288]	@ (8009c54 <_dtoa_r+0x594>)
 8009b34:	2200      	movs	r2, #0
 8009b36:	ec51 0b17 	vmov	r0, r1, d7
 8009b3a:	f7f6 fd65 	bl	8000608 <__aeabi_dmul>
 8009b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b42:	f7f6 ffe7 	bl	8000b14 <__aeabi_dcmpge>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f000 8266 	beq.w	800a018 <_dtoa_r+0x958>
 8009b4c:	2400      	movs	r4, #0
 8009b4e:	4625      	mov	r5, r4
 8009b50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b52:	4656      	mov	r6, sl
 8009b54:	ea6f 0803 	mvn.w	r8, r3
 8009b58:	2700      	movs	r7, #0
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4648      	mov	r0, r9
 8009b5e:	f000 fcbf 	bl	800a4e0 <_Bfree>
 8009b62:	2d00      	cmp	r5, #0
 8009b64:	f000 80bd 	beq.w	8009ce2 <_dtoa_r+0x622>
 8009b68:	b12f      	cbz	r7, 8009b76 <_dtoa_r+0x4b6>
 8009b6a:	42af      	cmp	r7, r5
 8009b6c:	d003      	beq.n	8009b76 <_dtoa_r+0x4b6>
 8009b6e:	4639      	mov	r1, r7
 8009b70:	4648      	mov	r0, r9
 8009b72:	f000 fcb5 	bl	800a4e0 <_Bfree>
 8009b76:	4629      	mov	r1, r5
 8009b78:	4648      	mov	r0, r9
 8009b7a:	f000 fcb1 	bl	800a4e0 <_Bfree>
 8009b7e:	e0b0      	b.n	8009ce2 <_dtoa_r+0x622>
 8009b80:	07e2      	lsls	r2, r4, #31
 8009b82:	d505      	bpl.n	8009b90 <_dtoa_r+0x4d0>
 8009b84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009b88:	f7f6 fd3e 	bl	8000608 <__aeabi_dmul>
 8009b8c:	3601      	adds	r6, #1
 8009b8e:	2301      	movs	r3, #1
 8009b90:	1064      	asrs	r4, r4, #1
 8009b92:	3508      	adds	r5, #8
 8009b94:	e762      	b.n	8009a5c <_dtoa_r+0x39c>
 8009b96:	2602      	movs	r6, #2
 8009b98:	e765      	b.n	8009a66 <_dtoa_r+0x3a6>
 8009b9a:	9c03      	ldr	r4, [sp, #12]
 8009b9c:	46b8      	mov	r8, r7
 8009b9e:	e784      	b.n	8009aaa <_dtoa_r+0x3ea>
 8009ba0:	4b27      	ldr	r3, [pc, #156]	@ (8009c40 <_dtoa_r+0x580>)
 8009ba2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ba4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009ba8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009bac:	4454      	add	r4, sl
 8009bae:	2900      	cmp	r1, #0
 8009bb0:	d054      	beq.n	8009c5c <_dtoa_r+0x59c>
 8009bb2:	4929      	ldr	r1, [pc, #164]	@ (8009c58 <_dtoa_r+0x598>)
 8009bb4:	2000      	movs	r0, #0
 8009bb6:	f7f6 fe51 	bl	800085c <__aeabi_ddiv>
 8009bba:	4633      	mov	r3, r6
 8009bbc:	462a      	mov	r2, r5
 8009bbe:	f7f6 fb6b 	bl	8000298 <__aeabi_dsub>
 8009bc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009bc6:	4656      	mov	r6, sl
 8009bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bcc:	f7f6 ffcc 	bl	8000b68 <__aeabi_d2iz>
 8009bd0:	4605      	mov	r5, r0
 8009bd2:	f7f6 fcaf 	bl	8000534 <__aeabi_i2d>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	460b      	mov	r3, r1
 8009bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bde:	f7f6 fb5b 	bl	8000298 <__aeabi_dsub>
 8009be2:	3530      	adds	r5, #48	@ 0x30
 8009be4:	4602      	mov	r2, r0
 8009be6:	460b      	mov	r3, r1
 8009be8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009bec:	f806 5b01 	strb.w	r5, [r6], #1
 8009bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009bf4:	f7f6 ff7a 	bl	8000aec <__aeabi_dcmplt>
 8009bf8:	2800      	cmp	r0, #0
 8009bfa:	d172      	bne.n	8009ce2 <_dtoa_r+0x622>
 8009bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c00:	4911      	ldr	r1, [pc, #68]	@ (8009c48 <_dtoa_r+0x588>)
 8009c02:	2000      	movs	r0, #0
 8009c04:	f7f6 fb48 	bl	8000298 <__aeabi_dsub>
 8009c08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009c0c:	f7f6 ff6e 	bl	8000aec <__aeabi_dcmplt>
 8009c10:	2800      	cmp	r0, #0
 8009c12:	f040 80b4 	bne.w	8009d7e <_dtoa_r+0x6be>
 8009c16:	42a6      	cmp	r6, r4
 8009c18:	f43f af70 	beq.w	8009afc <_dtoa_r+0x43c>
 8009c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009c20:	4b0a      	ldr	r3, [pc, #40]	@ (8009c4c <_dtoa_r+0x58c>)
 8009c22:	2200      	movs	r2, #0
 8009c24:	f7f6 fcf0 	bl	8000608 <__aeabi_dmul>
 8009c28:	4b08      	ldr	r3, [pc, #32]	@ (8009c4c <_dtoa_r+0x58c>)
 8009c2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c2e:	2200      	movs	r2, #0
 8009c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c34:	f7f6 fce8 	bl	8000608 <__aeabi_dmul>
 8009c38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c3c:	e7c4      	b.n	8009bc8 <_dtoa_r+0x508>
 8009c3e:	bf00      	nop
 8009c40:	0800b420 	.word	0x0800b420
 8009c44:	0800b3f8 	.word	0x0800b3f8
 8009c48:	3ff00000 	.word	0x3ff00000
 8009c4c:	40240000 	.word	0x40240000
 8009c50:	401c0000 	.word	0x401c0000
 8009c54:	40140000 	.word	0x40140000
 8009c58:	3fe00000 	.word	0x3fe00000
 8009c5c:	4631      	mov	r1, r6
 8009c5e:	4628      	mov	r0, r5
 8009c60:	f7f6 fcd2 	bl	8000608 <__aeabi_dmul>
 8009c64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c68:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009c6a:	4656      	mov	r6, sl
 8009c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c70:	f7f6 ff7a 	bl	8000b68 <__aeabi_d2iz>
 8009c74:	4605      	mov	r5, r0
 8009c76:	f7f6 fc5d 	bl	8000534 <__aeabi_i2d>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	460b      	mov	r3, r1
 8009c7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c82:	f7f6 fb09 	bl	8000298 <__aeabi_dsub>
 8009c86:	3530      	adds	r5, #48	@ 0x30
 8009c88:	f806 5b01 	strb.w	r5, [r6], #1
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	460b      	mov	r3, r1
 8009c90:	42a6      	cmp	r6, r4
 8009c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009c96:	f04f 0200 	mov.w	r2, #0
 8009c9a:	d124      	bne.n	8009ce6 <_dtoa_r+0x626>
 8009c9c:	4baf      	ldr	r3, [pc, #700]	@ (8009f5c <_dtoa_r+0x89c>)
 8009c9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009ca2:	f7f6 fafb 	bl	800029c <__adddf3>
 8009ca6:	4602      	mov	r2, r0
 8009ca8:	460b      	mov	r3, r1
 8009caa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cae:	f7f6 ff3b 	bl	8000b28 <__aeabi_dcmpgt>
 8009cb2:	2800      	cmp	r0, #0
 8009cb4:	d163      	bne.n	8009d7e <_dtoa_r+0x6be>
 8009cb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009cba:	49a8      	ldr	r1, [pc, #672]	@ (8009f5c <_dtoa_r+0x89c>)
 8009cbc:	2000      	movs	r0, #0
 8009cbe:	f7f6 faeb 	bl	8000298 <__aeabi_dsub>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	460b      	mov	r3, r1
 8009cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cca:	f7f6 ff0f 	bl	8000aec <__aeabi_dcmplt>
 8009cce:	2800      	cmp	r0, #0
 8009cd0:	f43f af14 	beq.w	8009afc <_dtoa_r+0x43c>
 8009cd4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009cd6:	1e73      	subs	r3, r6, #1
 8009cd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009cda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009cde:	2b30      	cmp	r3, #48	@ 0x30
 8009ce0:	d0f8      	beq.n	8009cd4 <_dtoa_r+0x614>
 8009ce2:	4647      	mov	r7, r8
 8009ce4:	e03b      	b.n	8009d5e <_dtoa_r+0x69e>
 8009ce6:	4b9e      	ldr	r3, [pc, #632]	@ (8009f60 <_dtoa_r+0x8a0>)
 8009ce8:	f7f6 fc8e 	bl	8000608 <__aeabi_dmul>
 8009cec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009cf0:	e7bc      	b.n	8009c6c <_dtoa_r+0x5ac>
 8009cf2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009cf6:	4656      	mov	r6, sl
 8009cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	4629      	mov	r1, r5
 8009d00:	f7f6 fdac 	bl	800085c <__aeabi_ddiv>
 8009d04:	f7f6 ff30 	bl	8000b68 <__aeabi_d2iz>
 8009d08:	4680      	mov	r8, r0
 8009d0a:	f7f6 fc13 	bl	8000534 <__aeabi_i2d>
 8009d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d12:	f7f6 fc79 	bl	8000608 <__aeabi_dmul>
 8009d16:	4602      	mov	r2, r0
 8009d18:	460b      	mov	r3, r1
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	4629      	mov	r1, r5
 8009d1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009d22:	f7f6 fab9 	bl	8000298 <__aeabi_dsub>
 8009d26:	f806 4b01 	strb.w	r4, [r6], #1
 8009d2a:	9d03      	ldr	r5, [sp, #12]
 8009d2c:	eba6 040a 	sub.w	r4, r6, sl
 8009d30:	42a5      	cmp	r5, r4
 8009d32:	4602      	mov	r2, r0
 8009d34:	460b      	mov	r3, r1
 8009d36:	d133      	bne.n	8009da0 <_dtoa_r+0x6e0>
 8009d38:	f7f6 fab0 	bl	800029c <__adddf3>
 8009d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d40:	4604      	mov	r4, r0
 8009d42:	460d      	mov	r5, r1
 8009d44:	f7f6 fef0 	bl	8000b28 <__aeabi_dcmpgt>
 8009d48:	b9c0      	cbnz	r0, 8009d7c <_dtoa_r+0x6bc>
 8009d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d4e:	4620      	mov	r0, r4
 8009d50:	4629      	mov	r1, r5
 8009d52:	f7f6 fec1 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d56:	b110      	cbz	r0, 8009d5e <_dtoa_r+0x69e>
 8009d58:	f018 0f01 	tst.w	r8, #1
 8009d5c:	d10e      	bne.n	8009d7c <_dtoa_r+0x6bc>
 8009d5e:	9902      	ldr	r1, [sp, #8]
 8009d60:	4648      	mov	r0, r9
 8009d62:	f000 fbbd 	bl	800a4e0 <_Bfree>
 8009d66:	2300      	movs	r3, #0
 8009d68:	7033      	strb	r3, [r6, #0]
 8009d6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009d6c:	3701      	adds	r7, #1
 8009d6e:	601f      	str	r7, [r3, #0]
 8009d70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 824b 	beq.w	800a20e <_dtoa_r+0xb4e>
 8009d78:	601e      	str	r6, [r3, #0]
 8009d7a:	e248      	b.n	800a20e <_dtoa_r+0xb4e>
 8009d7c:	46b8      	mov	r8, r7
 8009d7e:	4633      	mov	r3, r6
 8009d80:	461e      	mov	r6, r3
 8009d82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d86:	2a39      	cmp	r2, #57	@ 0x39
 8009d88:	d106      	bne.n	8009d98 <_dtoa_r+0x6d8>
 8009d8a:	459a      	cmp	sl, r3
 8009d8c:	d1f8      	bne.n	8009d80 <_dtoa_r+0x6c0>
 8009d8e:	2230      	movs	r2, #48	@ 0x30
 8009d90:	f108 0801 	add.w	r8, r8, #1
 8009d94:	f88a 2000 	strb.w	r2, [sl]
 8009d98:	781a      	ldrb	r2, [r3, #0]
 8009d9a:	3201      	adds	r2, #1
 8009d9c:	701a      	strb	r2, [r3, #0]
 8009d9e:	e7a0      	b.n	8009ce2 <_dtoa_r+0x622>
 8009da0:	4b6f      	ldr	r3, [pc, #444]	@ (8009f60 <_dtoa_r+0x8a0>)
 8009da2:	2200      	movs	r2, #0
 8009da4:	f7f6 fc30 	bl	8000608 <__aeabi_dmul>
 8009da8:	2200      	movs	r2, #0
 8009daa:	2300      	movs	r3, #0
 8009dac:	4604      	mov	r4, r0
 8009dae:	460d      	mov	r5, r1
 8009db0:	f7f6 fe92 	bl	8000ad8 <__aeabi_dcmpeq>
 8009db4:	2800      	cmp	r0, #0
 8009db6:	d09f      	beq.n	8009cf8 <_dtoa_r+0x638>
 8009db8:	e7d1      	b.n	8009d5e <_dtoa_r+0x69e>
 8009dba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dbc:	2a00      	cmp	r2, #0
 8009dbe:	f000 80ea 	beq.w	8009f96 <_dtoa_r+0x8d6>
 8009dc2:	9a07      	ldr	r2, [sp, #28]
 8009dc4:	2a01      	cmp	r2, #1
 8009dc6:	f300 80cd 	bgt.w	8009f64 <_dtoa_r+0x8a4>
 8009dca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009dcc:	2a00      	cmp	r2, #0
 8009dce:	f000 80c1 	beq.w	8009f54 <_dtoa_r+0x894>
 8009dd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009dd6:	9c08      	ldr	r4, [sp, #32]
 8009dd8:	9e00      	ldr	r6, [sp, #0]
 8009dda:	9a00      	ldr	r2, [sp, #0]
 8009ddc:	441a      	add	r2, r3
 8009dde:	9200      	str	r2, [sp, #0]
 8009de0:	9a06      	ldr	r2, [sp, #24]
 8009de2:	2101      	movs	r1, #1
 8009de4:	441a      	add	r2, r3
 8009de6:	4648      	mov	r0, r9
 8009de8:	9206      	str	r2, [sp, #24]
 8009dea:	f000 fc2d 	bl	800a648 <__i2b>
 8009dee:	4605      	mov	r5, r0
 8009df0:	b166      	cbz	r6, 8009e0c <_dtoa_r+0x74c>
 8009df2:	9b06      	ldr	r3, [sp, #24]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	dd09      	ble.n	8009e0c <_dtoa_r+0x74c>
 8009df8:	42b3      	cmp	r3, r6
 8009dfa:	9a00      	ldr	r2, [sp, #0]
 8009dfc:	bfa8      	it	ge
 8009dfe:	4633      	movge	r3, r6
 8009e00:	1ad2      	subs	r2, r2, r3
 8009e02:	9200      	str	r2, [sp, #0]
 8009e04:	9a06      	ldr	r2, [sp, #24]
 8009e06:	1af6      	subs	r6, r6, r3
 8009e08:	1ad3      	subs	r3, r2, r3
 8009e0a:	9306      	str	r3, [sp, #24]
 8009e0c:	9b08      	ldr	r3, [sp, #32]
 8009e0e:	b30b      	cbz	r3, 8009e54 <_dtoa_r+0x794>
 8009e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	f000 80c6 	beq.w	8009fa4 <_dtoa_r+0x8e4>
 8009e18:	2c00      	cmp	r4, #0
 8009e1a:	f000 80c0 	beq.w	8009f9e <_dtoa_r+0x8de>
 8009e1e:	4629      	mov	r1, r5
 8009e20:	4622      	mov	r2, r4
 8009e22:	4648      	mov	r0, r9
 8009e24:	f000 fcc8 	bl	800a7b8 <__pow5mult>
 8009e28:	9a02      	ldr	r2, [sp, #8]
 8009e2a:	4601      	mov	r1, r0
 8009e2c:	4605      	mov	r5, r0
 8009e2e:	4648      	mov	r0, r9
 8009e30:	f000 fc20 	bl	800a674 <__multiply>
 8009e34:	9902      	ldr	r1, [sp, #8]
 8009e36:	4680      	mov	r8, r0
 8009e38:	4648      	mov	r0, r9
 8009e3a:	f000 fb51 	bl	800a4e0 <_Bfree>
 8009e3e:	9b08      	ldr	r3, [sp, #32]
 8009e40:	1b1b      	subs	r3, r3, r4
 8009e42:	9308      	str	r3, [sp, #32]
 8009e44:	f000 80b1 	beq.w	8009faa <_dtoa_r+0x8ea>
 8009e48:	9a08      	ldr	r2, [sp, #32]
 8009e4a:	4641      	mov	r1, r8
 8009e4c:	4648      	mov	r0, r9
 8009e4e:	f000 fcb3 	bl	800a7b8 <__pow5mult>
 8009e52:	9002      	str	r0, [sp, #8]
 8009e54:	2101      	movs	r1, #1
 8009e56:	4648      	mov	r0, r9
 8009e58:	f000 fbf6 	bl	800a648 <__i2b>
 8009e5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009e5e:	4604      	mov	r4, r0
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	f000 81d8 	beq.w	800a216 <_dtoa_r+0xb56>
 8009e66:	461a      	mov	r2, r3
 8009e68:	4601      	mov	r1, r0
 8009e6a:	4648      	mov	r0, r9
 8009e6c:	f000 fca4 	bl	800a7b8 <__pow5mult>
 8009e70:	9b07      	ldr	r3, [sp, #28]
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	4604      	mov	r4, r0
 8009e76:	f300 809f 	bgt.w	8009fb8 <_dtoa_r+0x8f8>
 8009e7a:	9b04      	ldr	r3, [sp, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f040 8097 	bne.w	8009fb0 <_dtoa_r+0x8f0>
 8009e82:	9b05      	ldr	r3, [sp, #20]
 8009e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f040 8093 	bne.w	8009fb4 <_dtoa_r+0x8f4>
 8009e8e:	9b05      	ldr	r3, [sp, #20]
 8009e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e94:	0d1b      	lsrs	r3, r3, #20
 8009e96:	051b      	lsls	r3, r3, #20
 8009e98:	b133      	cbz	r3, 8009ea8 <_dtoa_r+0x7e8>
 8009e9a:	9b00      	ldr	r3, [sp, #0]
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	9300      	str	r3, [sp, #0]
 8009ea0:	9b06      	ldr	r3, [sp, #24]
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	9306      	str	r3, [sp, #24]
 8009ea6:	2301      	movs	r3, #1
 8009ea8:	9308      	str	r3, [sp, #32]
 8009eaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f000 81b8 	beq.w	800a222 <_dtoa_r+0xb62>
 8009eb2:	6923      	ldr	r3, [r4, #16]
 8009eb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009eb8:	6918      	ldr	r0, [r3, #16]
 8009eba:	f000 fb79 	bl	800a5b0 <__hi0bits>
 8009ebe:	f1c0 0020 	rsb	r0, r0, #32
 8009ec2:	9b06      	ldr	r3, [sp, #24]
 8009ec4:	4418      	add	r0, r3
 8009ec6:	f010 001f 	ands.w	r0, r0, #31
 8009eca:	f000 8082 	beq.w	8009fd2 <_dtoa_r+0x912>
 8009ece:	f1c0 0320 	rsb	r3, r0, #32
 8009ed2:	2b04      	cmp	r3, #4
 8009ed4:	dd73      	ble.n	8009fbe <_dtoa_r+0x8fe>
 8009ed6:	9b00      	ldr	r3, [sp, #0]
 8009ed8:	f1c0 001c 	rsb	r0, r0, #28
 8009edc:	4403      	add	r3, r0
 8009ede:	9300      	str	r3, [sp, #0]
 8009ee0:	9b06      	ldr	r3, [sp, #24]
 8009ee2:	4403      	add	r3, r0
 8009ee4:	4406      	add	r6, r0
 8009ee6:	9306      	str	r3, [sp, #24]
 8009ee8:	9b00      	ldr	r3, [sp, #0]
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	dd05      	ble.n	8009efa <_dtoa_r+0x83a>
 8009eee:	9902      	ldr	r1, [sp, #8]
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	4648      	mov	r0, r9
 8009ef4:	f000 fcba 	bl	800a86c <__lshift>
 8009ef8:	9002      	str	r0, [sp, #8]
 8009efa:	9b06      	ldr	r3, [sp, #24]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	dd05      	ble.n	8009f0c <_dtoa_r+0x84c>
 8009f00:	4621      	mov	r1, r4
 8009f02:	461a      	mov	r2, r3
 8009f04:	4648      	mov	r0, r9
 8009f06:	f000 fcb1 	bl	800a86c <__lshift>
 8009f0a:	4604      	mov	r4, r0
 8009f0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d061      	beq.n	8009fd6 <_dtoa_r+0x916>
 8009f12:	9802      	ldr	r0, [sp, #8]
 8009f14:	4621      	mov	r1, r4
 8009f16:	f000 fd15 	bl	800a944 <__mcmp>
 8009f1a:	2800      	cmp	r0, #0
 8009f1c:	da5b      	bge.n	8009fd6 <_dtoa_r+0x916>
 8009f1e:	2300      	movs	r3, #0
 8009f20:	9902      	ldr	r1, [sp, #8]
 8009f22:	220a      	movs	r2, #10
 8009f24:	4648      	mov	r0, r9
 8009f26:	f000 fafd 	bl	800a524 <__multadd>
 8009f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2c:	9002      	str	r0, [sp, #8]
 8009f2e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	f000 8177 	beq.w	800a226 <_dtoa_r+0xb66>
 8009f38:	4629      	mov	r1, r5
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	220a      	movs	r2, #10
 8009f3e:	4648      	mov	r0, r9
 8009f40:	f000 faf0 	bl	800a524 <__multadd>
 8009f44:	f1bb 0f00 	cmp.w	fp, #0
 8009f48:	4605      	mov	r5, r0
 8009f4a:	dc6f      	bgt.n	800a02c <_dtoa_r+0x96c>
 8009f4c:	9b07      	ldr	r3, [sp, #28]
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	dc49      	bgt.n	8009fe6 <_dtoa_r+0x926>
 8009f52:	e06b      	b.n	800a02c <_dtoa_r+0x96c>
 8009f54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009f56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009f5a:	e73c      	b.n	8009dd6 <_dtoa_r+0x716>
 8009f5c:	3fe00000 	.word	0x3fe00000
 8009f60:	40240000 	.word	0x40240000
 8009f64:	9b03      	ldr	r3, [sp, #12]
 8009f66:	1e5c      	subs	r4, r3, #1
 8009f68:	9b08      	ldr	r3, [sp, #32]
 8009f6a:	42a3      	cmp	r3, r4
 8009f6c:	db09      	blt.n	8009f82 <_dtoa_r+0x8c2>
 8009f6e:	1b1c      	subs	r4, r3, r4
 8009f70:	9b03      	ldr	r3, [sp, #12]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	f6bf af30 	bge.w	8009dd8 <_dtoa_r+0x718>
 8009f78:	9b00      	ldr	r3, [sp, #0]
 8009f7a:	9a03      	ldr	r2, [sp, #12]
 8009f7c:	1a9e      	subs	r6, r3, r2
 8009f7e:	2300      	movs	r3, #0
 8009f80:	e72b      	b.n	8009dda <_dtoa_r+0x71a>
 8009f82:	9b08      	ldr	r3, [sp, #32]
 8009f84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009f86:	9408      	str	r4, [sp, #32]
 8009f88:	1ae3      	subs	r3, r4, r3
 8009f8a:	441a      	add	r2, r3
 8009f8c:	9e00      	ldr	r6, [sp, #0]
 8009f8e:	9b03      	ldr	r3, [sp, #12]
 8009f90:	920d      	str	r2, [sp, #52]	@ 0x34
 8009f92:	2400      	movs	r4, #0
 8009f94:	e721      	b.n	8009dda <_dtoa_r+0x71a>
 8009f96:	9c08      	ldr	r4, [sp, #32]
 8009f98:	9e00      	ldr	r6, [sp, #0]
 8009f9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009f9c:	e728      	b.n	8009df0 <_dtoa_r+0x730>
 8009f9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009fa2:	e751      	b.n	8009e48 <_dtoa_r+0x788>
 8009fa4:	9a08      	ldr	r2, [sp, #32]
 8009fa6:	9902      	ldr	r1, [sp, #8]
 8009fa8:	e750      	b.n	8009e4c <_dtoa_r+0x78c>
 8009faa:	f8cd 8008 	str.w	r8, [sp, #8]
 8009fae:	e751      	b.n	8009e54 <_dtoa_r+0x794>
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	e779      	b.n	8009ea8 <_dtoa_r+0x7e8>
 8009fb4:	9b04      	ldr	r3, [sp, #16]
 8009fb6:	e777      	b.n	8009ea8 <_dtoa_r+0x7e8>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	9308      	str	r3, [sp, #32]
 8009fbc:	e779      	b.n	8009eb2 <_dtoa_r+0x7f2>
 8009fbe:	d093      	beq.n	8009ee8 <_dtoa_r+0x828>
 8009fc0:	9a00      	ldr	r2, [sp, #0]
 8009fc2:	331c      	adds	r3, #28
 8009fc4:	441a      	add	r2, r3
 8009fc6:	9200      	str	r2, [sp, #0]
 8009fc8:	9a06      	ldr	r2, [sp, #24]
 8009fca:	441a      	add	r2, r3
 8009fcc:	441e      	add	r6, r3
 8009fce:	9206      	str	r2, [sp, #24]
 8009fd0:	e78a      	b.n	8009ee8 <_dtoa_r+0x828>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	e7f4      	b.n	8009fc0 <_dtoa_r+0x900>
 8009fd6:	9b03      	ldr	r3, [sp, #12]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	46b8      	mov	r8, r7
 8009fdc:	dc20      	bgt.n	800a020 <_dtoa_r+0x960>
 8009fde:	469b      	mov	fp, r3
 8009fe0:	9b07      	ldr	r3, [sp, #28]
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	dd1e      	ble.n	800a024 <_dtoa_r+0x964>
 8009fe6:	f1bb 0f00 	cmp.w	fp, #0
 8009fea:	f47f adb1 	bne.w	8009b50 <_dtoa_r+0x490>
 8009fee:	4621      	mov	r1, r4
 8009ff0:	465b      	mov	r3, fp
 8009ff2:	2205      	movs	r2, #5
 8009ff4:	4648      	mov	r0, r9
 8009ff6:	f000 fa95 	bl	800a524 <__multadd>
 8009ffa:	4601      	mov	r1, r0
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	9802      	ldr	r0, [sp, #8]
 800a000:	f000 fca0 	bl	800a944 <__mcmp>
 800a004:	2800      	cmp	r0, #0
 800a006:	f77f ada3 	ble.w	8009b50 <_dtoa_r+0x490>
 800a00a:	4656      	mov	r6, sl
 800a00c:	2331      	movs	r3, #49	@ 0x31
 800a00e:	f806 3b01 	strb.w	r3, [r6], #1
 800a012:	f108 0801 	add.w	r8, r8, #1
 800a016:	e59f      	b.n	8009b58 <_dtoa_r+0x498>
 800a018:	9c03      	ldr	r4, [sp, #12]
 800a01a:	46b8      	mov	r8, r7
 800a01c:	4625      	mov	r5, r4
 800a01e:	e7f4      	b.n	800a00a <_dtoa_r+0x94a>
 800a020:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a026:	2b00      	cmp	r3, #0
 800a028:	f000 8101 	beq.w	800a22e <_dtoa_r+0xb6e>
 800a02c:	2e00      	cmp	r6, #0
 800a02e:	dd05      	ble.n	800a03c <_dtoa_r+0x97c>
 800a030:	4629      	mov	r1, r5
 800a032:	4632      	mov	r2, r6
 800a034:	4648      	mov	r0, r9
 800a036:	f000 fc19 	bl	800a86c <__lshift>
 800a03a:	4605      	mov	r5, r0
 800a03c:	9b08      	ldr	r3, [sp, #32]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d05c      	beq.n	800a0fc <_dtoa_r+0xa3c>
 800a042:	6869      	ldr	r1, [r5, #4]
 800a044:	4648      	mov	r0, r9
 800a046:	f000 fa0b 	bl	800a460 <_Balloc>
 800a04a:	4606      	mov	r6, r0
 800a04c:	b928      	cbnz	r0, 800a05a <_dtoa_r+0x99a>
 800a04e:	4b82      	ldr	r3, [pc, #520]	@ (800a258 <_dtoa_r+0xb98>)
 800a050:	4602      	mov	r2, r0
 800a052:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a056:	f7ff bb4a 	b.w	80096ee <_dtoa_r+0x2e>
 800a05a:	692a      	ldr	r2, [r5, #16]
 800a05c:	3202      	adds	r2, #2
 800a05e:	0092      	lsls	r2, r2, #2
 800a060:	f105 010c 	add.w	r1, r5, #12
 800a064:	300c      	adds	r0, #12
 800a066:	f7ff fa94 	bl	8009592 <memcpy>
 800a06a:	2201      	movs	r2, #1
 800a06c:	4631      	mov	r1, r6
 800a06e:	4648      	mov	r0, r9
 800a070:	f000 fbfc 	bl	800a86c <__lshift>
 800a074:	f10a 0301 	add.w	r3, sl, #1
 800a078:	9300      	str	r3, [sp, #0]
 800a07a:	eb0a 030b 	add.w	r3, sl, fp
 800a07e:	9308      	str	r3, [sp, #32]
 800a080:	9b04      	ldr	r3, [sp, #16]
 800a082:	f003 0301 	and.w	r3, r3, #1
 800a086:	462f      	mov	r7, r5
 800a088:	9306      	str	r3, [sp, #24]
 800a08a:	4605      	mov	r5, r0
 800a08c:	9b00      	ldr	r3, [sp, #0]
 800a08e:	9802      	ldr	r0, [sp, #8]
 800a090:	4621      	mov	r1, r4
 800a092:	f103 3bff 	add.w	fp, r3, #4294967295
 800a096:	f7ff fa8a 	bl	80095ae <quorem>
 800a09a:	4603      	mov	r3, r0
 800a09c:	3330      	adds	r3, #48	@ 0x30
 800a09e:	9003      	str	r0, [sp, #12]
 800a0a0:	4639      	mov	r1, r7
 800a0a2:	9802      	ldr	r0, [sp, #8]
 800a0a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0a6:	f000 fc4d 	bl	800a944 <__mcmp>
 800a0aa:	462a      	mov	r2, r5
 800a0ac:	9004      	str	r0, [sp, #16]
 800a0ae:	4621      	mov	r1, r4
 800a0b0:	4648      	mov	r0, r9
 800a0b2:	f000 fc63 	bl	800a97c <__mdiff>
 800a0b6:	68c2      	ldr	r2, [r0, #12]
 800a0b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	bb02      	cbnz	r2, 800a100 <_dtoa_r+0xa40>
 800a0be:	4601      	mov	r1, r0
 800a0c0:	9802      	ldr	r0, [sp, #8]
 800a0c2:	f000 fc3f 	bl	800a944 <__mcmp>
 800a0c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	4631      	mov	r1, r6
 800a0cc:	4648      	mov	r0, r9
 800a0ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800a0d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0d2:	f000 fa05 	bl	800a4e0 <_Bfree>
 800a0d6:	9b07      	ldr	r3, [sp, #28]
 800a0d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a0da:	9e00      	ldr	r6, [sp, #0]
 800a0dc:	ea42 0103 	orr.w	r1, r2, r3
 800a0e0:	9b06      	ldr	r3, [sp, #24]
 800a0e2:	4319      	orrs	r1, r3
 800a0e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0e6:	d10d      	bne.n	800a104 <_dtoa_r+0xa44>
 800a0e8:	2b39      	cmp	r3, #57	@ 0x39
 800a0ea:	d027      	beq.n	800a13c <_dtoa_r+0xa7c>
 800a0ec:	9a04      	ldr	r2, [sp, #16]
 800a0ee:	2a00      	cmp	r2, #0
 800a0f0:	dd01      	ble.n	800a0f6 <_dtoa_r+0xa36>
 800a0f2:	9b03      	ldr	r3, [sp, #12]
 800a0f4:	3331      	adds	r3, #49	@ 0x31
 800a0f6:	f88b 3000 	strb.w	r3, [fp]
 800a0fa:	e52e      	b.n	8009b5a <_dtoa_r+0x49a>
 800a0fc:	4628      	mov	r0, r5
 800a0fe:	e7b9      	b.n	800a074 <_dtoa_r+0x9b4>
 800a100:	2201      	movs	r2, #1
 800a102:	e7e2      	b.n	800a0ca <_dtoa_r+0xa0a>
 800a104:	9904      	ldr	r1, [sp, #16]
 800a106:	2900      	cmp	r1, #0
 800a108:	db04      	blt.n	800a114 <_dtoa_r+0xa54>
 800a10a:	9807      	ldr	r0, [sp, #28]
 800a10c:	4301      	orrs	r1, r0
 800a10e:	9806      	ldr	r0, [sp, #24]
 800a110:	4301      	orrs	r1, r0
 800a112:	d120      	bne.n	800a156 <_dtoa_r+0xa96>
 800a114:	2a00      	cmp	r2, #0
 800a116:	ddee      	ble.n	800a0f6 <_dtoa_r+0xa36>
 800a118:	9902      	ldr	r1, [sp, #8]
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	2201      	movs	r2, #1
 800a11e:	4648      	mov	r0, r9
 800a120:	f000 fba4 	bl	800a86c <__lshift>
 800a124:	4621      	mov	r1, r4
 800a126:	9002      	str	r0, [sp, #8]
 800a128:	f000 fc0c 	bl	800a944 <__mcmp>
 800a12c:	2800      	cmp	r0, #0
 800a12e:	9b00      	ldr	r3, [sp, #0]
 800a130:	dc02      	bgt.n	800a138 <_dtoa_r+0xa78>
 800a132:	d1e0      	bne.n	800a0f6 <_dtoa_r+0xa36>
 800a134:	07da      	lsls	r2, r3, #31
 800a136:	d5de      	bpl.n	800a0f6 <_dtoa_r+0xa36>
 800a138:	2b39      	cmp	r3, #57	@ 0x39
 800a13a:	d1da      	bne.n	800a0f2 <_dtoa_r+0xa32>
 800a13c:	2339      	movs	r3, #57	@ 0x39
 800a13e:	f88b 3000 	strb.w	r3, [fp]
 800a142:	4633      	mov	r3, r6
 800a144:	461e      	mov	r6, r3
 800a146:	3b01      	subs	r3, #1
 800a148:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a14c:	2a39      	cmp	r2, #57	@ 0x39
 800a14e:	d04e      	beq.n	800a1ee <_dtoa_r+0xb2e>
 800a150:	3201      	adds	r2, #1
 800a152:	701a      	strb	r2, [r3, #0]
 800a154:	e501      	b.n	8009b5a <_dtoa_r+0x49a>
 800a156:	2a00      	cmp	r2, #0
 800a158:	dd03      	ble.n	800a162 <_dtoa_r+0xaa2>
 800a15a:	2b39      	cmp	r3, #57	@ 0x39
 800a15c:	d0ee      	beq.n	800a13c <_dtoa_r+0xa7c>
 800a15e:	3301      	adds	r3, #1
 800a160:	e7c9      	b.n	800a0f6 <_dtoa_r+0xa36>
 800a162:	9a00      	ldr	r2, [sp, #0]
 800a164:	9908      	ldr	r1, [sp, #32]
 800a166:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a16a:	428a      	cmp	r2, r1
 800a16c:	d028      	beq.n	800a1c0 <_dtoa_r+0xb00>
 800a16e:	9902      	ldr	r1, [sp, #8]
 800a170:	2300      	movs	r3, #0
 800a172:	220a      	movs	r2, #10
 800a174:	4648      	mov	r0, r9
 800a176:	f000 f9d5 	bl	800a524 <__multadd>
 800a17a:	42af      	cmp	r7, r5
 800a17c:	9002      	str	r0, [sp, #8]
 800a17e:	f04f 0300 	mov.w	r3, #0
 800a182:	f04f 020a 	mov.w	r2, #10
 800a186:	4639      	mov	r1, r7
 800a188:	4648      	mov	r0, r9
 800a18a:	d107      	bne.n	800a19c <_dtoa_r+0xadc>
 800a18c:	f000 f9ca 	bl	800a524 <__multadd>
 800a190:	4607      	mov	r7, r0
 800a192:	4605      	mov	r5, r0
 800a194:	9b00      	ldr	r3, [sp, #0]
 800a196:	3301      	adds	r3, #1
 800a198:	9300      	str	r3, [sp, #0]
 800a19a:	e777      	b.n	800a08c <_dtoa_r+0x9cc>
 800a19c:	f000 f9c2 	bl	800a524 <__multadd>
 800a1a0:	4629      	mov	r1, r5
 800a1a2:	4607      	mov	r7, r0
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	220a      	movs	r2, #10
 800a1a8:	4648      	mov	r0, r9
 800a1aa:	f000 f9bb 	bl	800a524 <__multadd>
 800a1ae:	4605      	mov	r5, r0
 800a1b0:	e7f0      	b.n	800a194 <_dtoa_r+0xad4>
 800a1b2:	f1bb 0f00 	cmp.w	fp, #0
 800a1b6:	bfcc      	ite	gt
 800a1b8:	465e      	movgt	r6, fp
 800a1ba:	2601      	movle	r6, #1
 800a1bc:	4456      	add	r6, sl
 800a1be:	2700      	movs	r7, #0
 800a1c0:	9902      	ldr	r1, [sp, #8]
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	2201      	movs	r2, #1
 800a1c6:	4648      	mov	r0, r9
 800a1c8:	f000 fb50 	bl	800a86c <__lshift>
 800a1cc:	4621      	mov	r1, r4
 800a1ce:	9002      	str	r0, [sp, #8]
 800a1d0:	f000 fbb8 	bl	800a944 <__mcmp>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	dcb4      	bgt.n	800a142 <_dtoa_r+0xa82>
 800a1d8:	d102      	bne.n	800a1e0 <_dtoa_r+0xb20>
 800a1da:	9b00      	ldr	r3, [sp, #0]
 800a1dc:	07db      	lsls	r3, r3, #31
 800a1de:	d4b0      	bmi.n	800a142 <_dtoa_r+0xa82>
 800a1e0:	4633      	mov	r3, r6
 800a1e2:	461e      	mov	r6, r3
 800a1e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a1e8:	2a30      	cmp	r2, #48	@ 0x30
 800a1ea:	d0fa      	beq.n	800a1e2 <_dtoa_r+0xb22>
 800a1ec:	e4b5      	b.n	8009b5a <_dtoa_r+0x49a>
 800a1ee:	459a      	cmp	sl, r3
 800a1f0:	d1a8      	bne.n	800a144 <_dtoa_r+0xa84>
 800a1f2:	2331      	movs	r3, #49	@ 0x31
 800a1f4:	f108 0801 	add.w	r8, r8, #1
 800a1f8:	f88a 3000 	strb.w	r3, [sl]
 800a1fc:	e4ad      	b.n	8009b5a <_dtoa_r+0x49a>
 800a1fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a200:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a25c <_dtoa_r+0xb9c>
 800a204:	b11b      	cbz	r3, 800a20e <_dtoa_r+0xb4e>
 800a206:	f10a 0308 	add.w	r3, sl, #8
 800a20a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a20c:	6013      	str	r3, [r2, #0]
 800a20e:	4650      	mov	r0, sl
 800a210:	b017      	add	sp, #92	@ 0x5c
 800a212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a216:	9b07      	ldr	r3, [sp, #28]
 800a218:	2b01      	cmp	r3, #1
 800a21a:	f77f ae2e 	ble.w	8009e7a <_dtoa_r+0x7ba>
 800a21e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a220:	9308      	str	r3, [sp, #32]
 800a222:	2001      	movs	r0, #1
 800a224:	e64d      	b.n	8009ec2 <_dtoa_r+0x802>
 800a226:	f1bb 0f00 	cmp.w	fp, #0
 800a22a:	f77f aed9 	ble.w	8009fe0 <_dtoa_r+0x920>
 800a22e:	4656      	mov	r6, sl
 800a230:	9802      	ldr	r0, [sp, #8]
 800a232:	4621      	mov	r1, r4
 800a234:	f7ff f9bb 	bl	80095ae <quorem>
 800a238:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a23c:	f806 3b01 	strb.w	r3, [r6], #1
 800a240:	eba6 020a 	sub.w	r2, r6, sl
 800a244:	4593      	cmp	fp, r2
 800a246:	ddb4      	ble.n	800a1b2 <_dtoa_r+0xaf2>
 800a248:	9902      	ldr	r1, [sp, #8]
 800a24a:	2300      	movs	r3, #0
 800a24c:	220a      	movs	r2, #10
 800a24e:	4648      	mov	r0, r9
 800a250:	f000 f968 	bl	800a524 <__multadd>
 800a254:	9002      	str	r0, [sp, #8]
 800a256:	e7eb      	b.n	800a230 <_dtoa_r+0xb70>
 800a258:	0800b324 	.word	0x0800b324
 800a25c:	0800b2a8 	.word	0x0800b2a8

0800a260 <_free_r>:
 800a260:	b538      	push	{r3, r4, r5, lr}
 800a262:	4605      	mov	r5, r0
 800a264:	2900      	cmp	r1, #0
 800a266:	d041      	beq.n	800a2ec <_free_r+0x8c>
 800a268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a26c:	1f0c      	subs	r4, r1, #4
 800a26e:	2b00      	cmp	r3, #0
 800a270:	bfb8      	it	lt
 800a272:	18e4      	addlt	r4, r4, r3
 800a274:	f000 f8e8 	bl	800a448 <__malloc_lock>
 800a278:	4a1d      	ldr	r2, [pc, #116]	@ (800a2f0 <_free_r+0x90>)
 800a27a:	6813      	ldr	r3, [r2, #0]
 800a27c:	b933      	cbnz	r3, 800a28c <_free_r+0x2c>
 800a27e:	6063      	str	r3, [r4, #4]
 800a280:	6014      	str	r4, [r2, #0]
 800a282:	4628      	mov	r0, r5
 800a284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a288:	f000 b8e4 	b.w	800a454 <__malloc_unlock>
 800a28c:	42a3      	cmp	r3, r4
 800a28e:	d908      	bls.n	800a2a2 <_free_r+0x42>
 800a290:	6820      	ldr	r0, [r4, #0]
 800a292:	1821      	adds	r1, r4, r0
 800a294:	428b      	cmp	r3, r1
 800a296:	bf01      	itttt	eq
 800a298:	6819      	ldreq	r1, [r3, #0]
 800a29a:	685b      	ldreq	r3, [r3, #4]
 800a29c:	1809      	addeq	r1, r1, r0
 800a29e:	6021      	streq	r1, [r4, #0]
 800a2a0:	e7ed      	b.n	800a27e <_free_r+0x1e>
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	b10b      	cbz	r3, 800a2ac <_free_r+0x4c>
 800a2a8:	42a3      	cmp	r3, r4
 800a2aa:	d9fa      	bls.n	800a2a2 <_free_r+0x42>
 800a2ac:	6811      	ldr	r1, [r2, #0]
 800a2ae:	1850      	adds	r0, r2, r1
 800a2b0:	42a0      	cmp	r0, r4
 800a2b2:	d10b      	bne.n	800a2cc <_free_r+0x6c>
 800a2b4:	6820      	ldr	r0, [r4, #0]
 800a2b6:	4401      	add	r1, r0
 800a2b8:	1850      	adds	r0, r2, r1
 800a2ba:	4283      	cmp	r3, r0
 800a2bc:	6011      	str	r1, [r2, #0]
 800a2be:	d1e0      	bne.n	800a282 <_free_r+0x22>
 800a2c0:	6818      	ldr	r0, [r3, #0]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	6053      	str	r3, [r2, #4]
 800a2c6:	4408      	add	r0, r1
 800a2c8:	6010      	str	r0, [r2, #0]
 800a2ca:	e7da      	b.n	800a282 <_free_r+0x22>
 800a2cc:	d902      	bls.n	800a2d4 <_free_r+0x74>
 800a2ce:	230c      	movs	r3, #12
 800a2d0:	602b      	str	r3, [r5, #0]
 800a2d2:	e7d6      	b.n	800a282 <_free_r+0x22>
 800a2d4:	6820      	ldr	r0, [r4, #0]
 800a2d6:	1821      	adds	r1, r4, r0
 800a2d8:	428b      	cmp	r3, r1
 800a2da:	bf04      	itt	eq
 800a2dc:	6819      	ldreq	r1, [r3, #0]
 800a2de:	685b      	ldreq	r3, [r3, #4]
 800a2e0:	6063      	str	r3, [r4, #4]
 800a2e2:	bf04      	itt	eq
 800a2e4:	1809      	addeq	r1, r1, r0
 800a2e6:	6021      	streq	r1, [r4, #0]
 800a2e8:	6054      	str	r4, [r2, #4]
 800a2ea:	e7ca      	b.n	800a282 <_free_r+0x22>
 800a2ec:	bd38      	pop	{r3, r4, r5, pc}
 800a2ee:	bf00      	nop
 800a2f0:	2000500c 	.word	0x2000500c

0800a2f4 <malloc>:
 800a2f4:	4b02      	ldr	r3, [pc, #8]	@ (800a300 <malloc+0xc>)
 800a2f6:	4601      	mov	r1, r0
 800a2f8:	6818      	ldr	r0, [r3, #0]
 800a2fa:	f000 b825 	b.w	800a348 <_malloc_r>
 800a2fe:	bf00      	nop
 800a300:	2000001c 	.word	0x2000001c

0800a304 <sbrk_aligned>:
 800a304:	b570      	push	{r4, r5, r6, lr}
 800a306:	4e0f      	ldr	r6, [pc, #60]	@ (800a344 <sbrk_aligned+0x40>)
 800a308:	460c      	mov	r4, r1
 800a30a:	6831      	ldr	r1, [r6, #0]
 800a30c:	4605      	mov	r5, r0
 800a30e:	b911      	cbnz	r1, 800a316 <sbrk_aligned+0x12>
 800a310:	f000 fe92 	bl	800b038 <_sbrk_r>
 800a314:	6030      	str	r0, [r6, #0]
 800a316:	4621      	mov	r1, r4
 800a318:	4628      	mov	r0, r5
 800a31a:	f000 fe8d 	bl	800b038 <_sbrk_r>
 800a31e:	1c43      	adds	r3, r0, #1
 800a320:	d103      	bne.n	800a32a <sbrk_aligned+0x26>
 800a322:	f04f 34ff 	mov.w	r4, #4294967295
 800a326:	4620      	mov	r0, r4
 800a328:	bd70      	pop	{r4, r5, r6, pc}
 800a32a:	1cc4      	adds	r4, r0, #3
 800a32c:	f024 0403 	bic.w	r4, r4, #3
 800a330:	42a0      	cmp	r0, r4
 800a332:	d0f8      	beq.n	800a326 <sbrk_aligned+0x22>
 800a334:	1a21      	subs	r1, r4, r0
 800a336:	4628      	mov	r0, r5
 800a338:	f000 fe7e 	bl	800b038 <_sbrk_r>
 800a33c:	3001      	adds	r0, #1
 800a33e:	d1f2      	bne.n	800a326 <sbrk_aligned+0x22>
 800a340:	e7ef      	b.n	800a322 <sbrk_aligned+0x1e>
 800a342:	bf00      	nop
 800a344:	20005008 	.word	0x20005008

0800a348 <_malloc_r>:
 800a348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a34c:	1ccd      	adds	r5, r1, #3
 800a34e:	f025 0503 	bic.w	r5, r5, #3
 800a352:	3508      	adds	r5, #8
 800a354:	2d0c      	cmp	r5, #12
 800a356:	bf38      	it	cc
 800a358:	250c      	movcc	r5, #12
 800a35a:	2d00      	cmp	r5, #0
 800a35c:	4606      	mov	r6, r0
 800a35e:	db01      	blt.n	800a364 <_malloc_r+0x1c>
 800a360:	42a9      	cmp	r1, r5
 800a362:	d904      	bls.n	800a36e <_malloc_r+0x26>
 800a364:	230c      	movs	r3, #12
 800a366:	6033      	str	r3, [r6, #0]
 800a368:	2000      	movs	r0, #0
 800a36a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a36e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a444 <_malloc_r+0xfc>
 800a372:	f000 f869 	bl	800a448 <__malloc_lock>
 800a376:	f8d8 3000 	ldr.w	r3, [r8]
 800a37a:	461c      	mov	r4, r3
 800a37c:	bb44      	cbnz	r4, 800a3d0 <_malloc_r+0x88>
 800a37e:	4629      	mov	r1, r5
 800a380:	4630      	mov	r0, r6
 800a382:	f7ff ffbf 	bl	800a304 <sbrk_aligned>
 800a386:	1c43      	adds	r3, r0, #1
 800a388:	4604      	mov	r4, r0
 800a38a:	d158      	bne.n	800a43e <_malloc_r+0xf6>
 800a38c:	f8d8 4000 	ldr.w	r4, [r8]
 800a390:	4627      	mov	r7, r4
 800a392:	2f00      	cmp	r7, #0
 800a394:	d143      	bne.n	800a41e <_malloc_r+0xd6>
 800a396:	2c00      	cmp	r4, #0
 800a398:	d04b      	beq.n	800a432 <_malloc_r+0xea>
 800a39a:	6823      	ldr	r3, [r4, #0]
 800a39c:	4639      	mov	r1, r7
 800a39e:	4630      	mov	r0, r6
 800a3a0:	eb04 0903 	add.w	r9, r4, r3
 800a3a4:	f000 fe48 	bl	800b038 <_sbrk_r>
 800a3a8:	4581      	cmp	r9, r0
 800a3aa:	d142      	bne.n	800a432 <_malloc_r+0xea>
 800a3ac:	6821      	ldr	r1, [r4, #0]
 800a3ae:	1a6d      	subs	r5, r5, r1
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f7ff ffa6 	bl	800a304 <sbrk_aligned>
 800a3b8:	3001      	adds	r0, #1
 800a3ba:	d03a      	beq.n	800a432 <_malloc_r+0xea>
 800a3bc:	6823      	ldr	r3, [r4, #0]
 800a3be:	442b      	add	r3, r5
 800a3c0:	6023      	str	r3, [r4, #0]
 800a3c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a3c6:	685a      	ldr	r2, [r3, #4]
 800a3c8:	bb62      	cbnz	r2, 800a424 <_malloc_r+0xdc>
 800a3ca:	f8c8 7000 	str.w	r7, [r8]
 800a3ce:	e00f      	b.n	800a3f0 <_malloc_r+0xa8>
 800a3d0:	6822      	ldr	r2, [r4, #0]
 800a3d2:	1b52      	subs	r2, r2, r5
 800a3d4:	d420      	bmi.n	800a418 <_malloc_r+0xd0>
 800a3d6:	2a0b      	cmp	r2, #11
 800a3d8:	d917      	bls.n	800a40a <_malloc_r+0xc2>
 800a3da:	1961      	adds	r1, r4, r5
 800a3dc:	42a3      	cmp	r3, r4
 800a3de:	6025      	str	r5, [r4, #0]
 800a3e0:	bf18      	it	ne
 800a3e2:	6059      	strne	r1, [r3, #4]
 800a3e4:	6863      	ldr	r3, [r4, #4]
 800a3e6:	bf08      	it	eq
 800a3e8:	f8c8 1000 	streq.w	r1, [r8]
 800a3ec:	5162      	str	r2, [r4, r5]
 800a3ee:	604b      	str	r3, [r1, #4]
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	f000 f82f 	bl	800a454 <__malloc_unlock>
 800a3f6:	f104 000b 	add.w	r0, r4, #11
 800a3fa:	1d23      	adds	r3, r4, #4
 800a3fc:	f020 0007 	bic.w	r0, r0, #7
 800a400:	1ac2      	subs	r2, r0, r3
 800a402:	bf1c      	itt	ne
 800a404:	1a1b      	subne	r3, r3, r0
 800a406:	50a3      	strne	r3, [r4, r2]
 800a408:	e7af      	b.n	800a36a <_malloc_r+0x22>
 800a40a:	6862      	ldr	r2, [r4, #4]
 800a40c:	42a3      	cmp	r3, r4
 800a40e:	bf0c      	ite	eq
 800a410:	f8c8 2000 	streq.w	r2, [r8]
 800a414:	605a      	strne	r2, [r3, #4]
 800a416:	e7eb      	b.n	800a3f0 <_malloc_r+0xa8>
 800a418:	4623      	mov	r3, r4
 800a41a:	6864      	ldr	r4, [r4, #4]
 800a41c:	e7ae      	b.n	800a37c <_malloc_r+0x34>
 800a41e:	463c      	mov	r4, r7
 800a420:	687f      	ldr	r7, [r7, #4]
 800a422:	e7b6      	b.n	800a392 <_malloc_r+0x4a>
 800a424:	461a      	mov	r2, r3
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	42a3      	cmp	r3, r4
 800a42a:	d1fb      	bne.n	800a424 <_malloc_r+0xdc>
 800a42c:	2300      	movs	r3, #0
 800a42e:	6053      	str	r3, [r2, #4]
 800a430:	e7de      	b.n	800a3f0 <_malloc_r+0xa8>
 800a432:	230c      	movs	r3, #12
 800a434:	6033      	str	r3, [r6, #0]
 800a436:	4630      	mov	r0, r6
 800a438:	f000 f80c 	bl	800a454 <__malloc_unlock>
 800a43c:	e794      	b.n	800a368 <_malloc_r+0x20>
 800a43e:	6005      	str	r5, [r0, #0]
 800a440:	e7d6      	b.n	800a3f0 <_malloc_r+0xa8>
 800a442:	bf00      	nop
 800a444:	2000500c 	.word	0x2000500c

0800a448 <__malloc_lock>:
 800a448:	4801      	ldr	r0, [pc, #4]	@ (800a450 <__malloc_lock+0x8>)
 800a44a:	f7ff b8a0 	b.w	800958e <__retarget_lock_acquire_recursive>
 800a44e:	bf00      	nop
 800a450:	20005004 	.word	0x20005004

0800a454 <__malloc_unlock>:
 800a454:	4801      	ldr	r0, [pc, #4]	@ (800a45c <__malloc_unlock+0x8>)
 800a456:	f7ff b89b 	b.w	8009590 <__retarget_lock_release_recursive>
 800a45a:	bf00      	nop
 800a45c:	20005004 	.word	0x20005004

0800a460 <_Balloc>:
 800a460:	b570      	push	{r4, r5, r6, lr}
 800a462:	69c6      	ldr	r6, [r0, #28]
 800a464:	4604      	mov	r4, r0
 800a466:	460d      	mov	r5, r1
 800a468:	b976      	cbnz	r6, 800a488 <_Balloc+0x28>
 800a46a:	2010      	movs	r0, #16
 800a46c:	f7ff ff42 	bl	800a2f4 <malloc>
 800a470:	4602      	mov	r2, r0
 800a472:	61e0      	str	r0, [r4, #28]
 800a474:	b920      	cbnz	r0, 800a480 <_Balloc+0x20>
 800a476:	4b18      	ldr	r3, [pc, #96]	@ (800a4d8 <_Balloc+0x78>)
 800a478:	4818      	ldr	r0, [pc, #96]	@ (800a4dc <_Balloc+0x7c>)
 800a47a:	216b      	movs	r1, #107	@ 0x6b
 800a47c:	f000 fdec 	bl	800b058 <__assert_func>
 800a480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a484:	6006      	str	r6, [r0, #0]
 800a486:	60c6      	str	r6, [r0, #12]
 800a488:	69e6      	ldr	r6, [r4, #28]
 800a48a:	68f3      	ldr	r3, [r6, #12]
 800a48c:	b183      	cbz	r3, 800a4b0 <_Balloc+0x50>
 800a48e:	69e3      	ldr	r3, [r4, #28]
 800a490:	68db      	ldr	r3, [r3, #12]
 800a492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a496:	b9b8      	cbnz	r0, 800a4c8 <_Balloc+0x68>
 800a498:	2101      	movs	r1, #1
 800a49a:	fa01 f605 	lsl.w	r6, r1, r5
 800a49e:	1d72      	adds	r2, r6, #5
 800a4a0:	0092      	lsls	r2, r2, #2
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	f000 fdf6 	bl	800b094 <_calloc_r>
 800a4a8:	b160      	cbz	r0, 800a4c4 <_Balloc+0x64>
 800a4aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a4ae:	e00e      	b.n	800a4ce <_Balloc+0x6e>
 800a4b0:	2221      	movs	r2, #33	@ 0x21
 800a4b2:	2104      	movs	r1, #4
 800a4b4:	4620      	mov	r0, r4
 800a4b6:	f000 fded 	bl	800b094 <_calloc_r>
 800a4ba:	69e3      	ldr	r3, [r4, #28]
 800a4bc:	60f0      	str	r0, [r6, #12]
 800a4be:	68db      	ldr	r3, [r3, #12]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d1e4      	bne.n	800a48e <_Balloc+0x2e>
 800a4c4:	2000      	movs	r0, #0
 800a4c6:	bd70      	pop	{r4, r5, r6, pc}
 800a4c8:	6802      	ldr	r2, [r0, #0]
 800a4ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a4d4:	e7f7      	b.n	800a4c6 <_Balloc+0x66>
 800a4d6:	bf00      	nop
 800a4d8:	0800b2b5 	.word	0x0800b2b5
 800a4dc:	0800b335 	.word	0x0800b335

0800a4e0 <_Bfree>:
 800a4e0:	b570      	push	{r4, r5, r6, lr}
 800a4e2:	69c6      	ldr	r6, [r0, #28]
 800a4e4:	4605      	mov	r5, r0
 800a4e6:	460c      	mov	r4, r1
 800a4e8:	b976      	cbnz	r6, 800a508 <_Bfree+0x28>
 800a4ea:	2010      	movs	r0, #16
 800a4ec:	f7ff ff02 	bl	800a2f4 <malloc>
 800a4f0:	4602      	mov	r2, r0
 800a4f2:	61e8      	str	r0, [r5, #28]
 800a4f4:	b920      	cbnz	r0, 800a500 <_Bfree+0x20>
 800a4f6:	4b09      	ldr	r3, [pc, #36]	@ (800a51c <_Bfree+0x3c>)
 800a4f8:	4809      	ldr	r0, [pc, #36]	@ (800a520 <_Bfree+0x40>)
 800a4fa:	218f      	movs	r1, #143	@ 0x8f
 800a4fc:	f000 fdac 	bl	800b058 <__assert_func>
 800a500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a504:	6006      	str	r6, [r0, #0]
 800a506:	60c6      	str	r6, [r0, #12]
 800a508:	b13c      	cbz	r4, 800a51a <_Bfree+0x3a>
 800a50a:	69eb      	ldr	r3, [r5, #28]
 800a50c:	6862      	ldr	r2, [r4, #4]
 800a50e:	68db      	ldr	r3, [r3, #12]
 800a510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a514:	6021      	str	r1, [r4, #0]
 800a516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a51a:	bd70      	pop	{r4, r5, r6, pc}
 800a51c:	0800b2b5 	.word	0x0800b2b5
 800a520:	0800b335 	.word	0x0800b335

0800a524 <__multadd>:
 800a524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a528:	690d      	ldr	r5, [r1, #16]
 800a52a:	4607      	mov	r7, r0
 800a52c:	460c      	mov	r4, r1
 800a52e:	461e      	mov	r6, r3
 800a530:	f101 0c14 	add.w	ip, r1, #20
 800a534:	2000      	movs	r0, #0
 800a536:	f8dc 3000 	ldr.w	r3, [ip]
 800a53a:	b299      	uxth	r1, r3
 800a53c:	fb02 6101 	mla	r1, r2, r1, r6
 800a540:	0c1e      	lsrs	r6, r3, #16
 800a542:	0c0b      	lsrs	r3, r1, #16
 800a544:	fb02 3306 	mla	r3, r2, r6, r3
 800a548:	b289      	uxth	r1, r1
 800a54a:	3001      	adds	r0, #1
 800a54c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a550:	4285      	cmp	r5, r0
 800a552:	f84c 1b04 	str.w	r1, [ip], #4
 800a556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a55a:	dcec      	bgt.n	800a536 <__multadd+0x12>
 800a55c:	b30e      	cbz	r6, 800a5a2 <__multadd+0x7e>
 800a55e:	68a3      	ldr	r3, [r4, #8]
 800a560:	42ab      	cmp	r3, r5
 800a562:	dc19      	bgt.n	800a598 <__multadd+0x74>
 800a564:	6861      	ldr	r1, [r4, #4]
 800a566:	4638      	mov	r0, r7
 800a568:	3101      	adds	r1, #1
 800a56a:	f7ff ff79 	bl	800a460 <_Balloc>
 800a56e:	4680      	mov	r8, r0
 800a570:	b928      	cbnz	r0, 800a57e <__multadd+0x5a>
 800a572:	4602      	mov	r2, r0
 800a574:	4b0c      	ldr	r3, [pc, #48]	@ (800a5a8 <__multadd+0x84>)
 800a576:	480d      	ldr	r0, [pc, #52]	@ (800a5ac <__multadd+0x88>)
 800a578:	21ba      	movs	r1, #186	@ 0xba
 800a57a:	f000 fd6d 	bl	800b058 <__assert_func>
 800a57e:	6922      	ldr	r2, [r4, #16]
 800a580:	3202      	adds	r2, #2
 800a582:	f104 010c 	add.w	r1, r4, #12
 800a586:	0092      	lsls	r2, r2, #2
 800a588:	300c      	adds	r0, #12
 800a58a:	f7ff f802 	bl	8009592 <memcpy>
 800a58e:	4621      	mov	r1, r4
 800a590:	4638      	mov	r0, r7
 800a592:	f7ff ffa5 	bl	800a4e0 <_Bfree>
 800a596:	4644      	mov	r4, r8
 800a598:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a59c:	3501      	adds	r5, #1
 800a59e:	615e      	str	r6, [r3, #20]
 800a5a0:	6125      	str	r5, [r4, #16]
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5a8:	0800b324 	.word	0x0800b324
 800a5ac:	0800b335 	.word	0x0800b335

0800a5b0 <__hi0bits>:
 800a5b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a5b4:	4603      	mov	r3, r0
 800a5b6:	bf36      	itet	cc
 800a5b8:	0403      	lslcc	r3, r0, #16
 800a5ba:	2000      	movcs	r0, #0
 800a5bc:	2010      	movcc	r0, #16
 800a5be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a5c2:	bf3c      	itt	cc
 800a5c4:	021b      	lslcc	r3, r3, #8
 800a5c6:	3008      	addcc	r0, #8
 800a5c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a5cc:	bf3c      	itt	cc
 800a5ce:	011b      	lslcc	r3, r3, #4
 800a5d0:	3004      	addcc	r0, #4
 800a5d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5d6:	bf3c      	itt	cc
 800a5d8:	009b      	lslcc	r3, r3, #2
 800a5da:	3002      	addcc	r0, #2
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	db05      	blt.n	800a5ec <__hi0bits+0x3c>
 800a5e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a5e4:	f100 0001 	add.w	r0, r0, #1
 800a5e8:	bf08      	it	eq
 800a5ea:	2020      	moveq	r0, #32
 800a5ec:	4770      	bx	lr

0800a5ee <__lo0bits>:
 800a5ee:	6803      	ldr	r3, [r0, #0]
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	f013 0007 	ands.w	r0, r3, #7
 800a5f6:	d00b      	beq.n	800a610 <__lo0bits+0x22>
 800a5f8:	07d9      	lsls	r1, r3, #31
 800a5fa:	d421      	bmi.n	800a640 <__lo0bits+0x52>
 800a5fc:	0798      	lsls	r0, r3, #30
 800a5fe:	bf49      	itett	mi
 800a600:	085b      	lsrmi	r3, r3, #1
 800a602:	089b      	lsrpl	r3, r3, #2
 800a604:	2001      	movmi	r0, #1
 800a606:	6013      	strmi	r3, [r2, #0]
 800a608:	bf5c      	itt	pl
 800a60a:	6013      	strpl	r3, [r2, #0]
 800a60c:	2002      	movpl	r0, #2
 800a60e:	4770      	bx	lr
 800a610:	b299      	uxth	r1, r3
 800a612:	b909      	cbnz	r1, 800a618 <__lo0bits+0x2a>
 800a614:	0c1b      	lsrs	r3, r3, #16
 800a616:	2010      	movs	r0, #16
 800a618:	b2d9      	uxtb	r1, r3
 800a61a:	b909      	cbnz	r1, 800a620 <__lo0bits+0x32>
 800a61c:	3008      	adds	r0, #8
 800a61e:	0a1b      	lsrs	r3, r3, #8
 800a620:	0719      	lsls	r1, r3, #28
 800a622:	bf04      	itt	eq
 800a624:	091b      	lsreq	r3, r3, #4
 800a626:	3004      	addeq	r0, #4
 800a628:	0799      	lsls	r1, r3, #30
 800a62a:	bf04      	itt	eq
 800a62c:	089b      	lsreq	r3, r3, #2
 800a62e:	3002      	addeq	r0, #2
 800a630:	07d9      	lsls	r1, r3, #31
 800a632:	d403      	bmi.n	800a63c <__lo0bits+0x4e>
 800a634:	085b      	lsrs	r3, r3, #1
 800a636:	f100 0001 	add.w	r0, r0, #1
 800a63a:	d003      	beq.n	800a644 <__lo0bits+0x56>
 800a63c:	6013      	str	r3, [r2, #0]
 800a63e:	4770      	bx	lr
 800a640:	2000      	movs	r0, #0
 800a642:	4770      	bx	lr
 800a644:	2020      	movs	r0, #32
 800a646:	4770      	bx	lr

0800a648 <__i2b>:
 800a648:	b510      	push	{r4, lr}
 800a64a:	460c      	mov	r4, r1
 800a64c:	2101      	movs	r1, #1
 800a64e:	f7ff ff07 	bl	800a460 <_Balloc>
 800a652:	4602      	mov	r2, r0
 800a654:	b928      	cbnz	r0, 800a662 <__i2b+0x1a>
 800a656:	4b05      	ldr	r3, [pc, #20]	@ (800a66c <__i2b+0x24>)
 800a658:	4805      	ldr	r0, [pc, #20]	@ (800a670 <__i2b+0x28>)
 800a65a:	f240 1145 	movw	r1, #325	@ 0x145
 800a65e:	f000 fcfb 	bl	800b058 <__assert_func>
 800a662:	2301      	movs	r3, #1
 800a664:	6144      	str	r4, [r0, #20]
 800a666:	6103      	str	r3, [r0, #16]
 800a668:	bd10      	pop	{r4, pc}
 800a66a:	bf00      	nop
 800a66c:	0800b324 	.word	0x0800b324
 800a670:	0800b335 	.word	0x0800b335

0800a674 <__multiply>:
 800a674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a678:	4617      	mov	r7, r2
 800a67a:	690a      	ldr	r2, [r1, #16]
 800a67c:	693b      	ldr	r3, [r7, #16]
 800a67e:	429a      	cmp	r2, r3
 800a680:	bfa8      	it	ge
 800a682:	463b      	movge	r3, r7
 800a684:	4689      	mov	r9, r1
 800a686:	bfa4      	itt	ge
 800a688:	460f      	movge	r7, r1
 800a68a:	4699      	movge	r9, r3
 800a68c:	693d      	ldr	r5, [r7, #16]
 800a68e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	6879      	ldr	r1, [r7, #4]
 800a696:	eb05 060a 	add.w	r6, r5, sl
 800a69a:	42b3      	cmp	r3, r6
 800a69c:	b085      	sub	sp, #20
 800a69e:	bfb8      	it	lt
 800a6a0:	3101      	addlt	r1, #1
 800a6a2:	f7ff fedd 	bl	800a460 <_Balloc>
 800a6a6:	b930      	cbnz	r0, 800a6b6 <__multiply+0x42>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	4b41      	ldr	r3, [pc, #260]	@ (800a7b0 <__multiply+0x13c>)
 800a6ac:	4841      	ldr	r0, [pc, #260]	@ (800a7b4 <__multiply+0x140>)
 800a6ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a6b2:	f000 fcd1 	bl	800b058 <__assert_func>
 800a6b6:	f100 0414 	add.w	r4, r0, #20
 800a6ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a6be:	4623      	mov	r3, r4
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	4573      	cmp	r3, lr
 800a6c4:	d320      	bcc.n	800a708 <__multiply+0x94>
 800a6c6:	f107 0814 	add.w	r8, r7, #20
 800a6ca:	f109 0114 	add.w	r1, r9, #20
 800a6ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a6d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a6d6:	9302      	str	r3, [sp, #8]
 800a6d8:	1beb      	subs	r3, r5, r7
 800a6da:	3b15      	subs	r3, #21
 800a6dc:	f023 0303 	bic.w	r3, r3, #3
 800a6e0:	3304      	adds	r3, #4
 800a6e2:	3715      	adds	r7, #21
 800a6e4:	42bd      	cmp	r5, r7
 800a6e6:	bf38      	it	cc
 800a6e8:	2304      	movcc	r3, #4
 800a6ea:	9301      	str	r3, [sp, #4]
 800a6ec:	9b02      	ldr	r3, [sp, #8]
 800a6ee:	9103      	str	r1, [sp, #12]
 800a6f0:	428b      	cmp	r3, r1
 800a6f2:	d80c      	bhi.n	800a70e <__multiply+0x9a>
 800a6f4:	2e00      	cmp	r6, #0
 800a6f6:	dd03      	ble.n	800a700 <__multiply+0x8c>
 800a6f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d055      	beq.n	800a7ac <__multiply+0x138>
 800a700:	6106      	str	r6, [r0, #16]
 800a702:	b005      	add	sp, #20
 800a704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a708:	f843 2b04 	str.w	r2, [r3], #4
 800a70c:	e7d9      	b.n	800a6c2 <__multiply+0x4e>
 800a70e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a712:	f1ba 0f00 	cmp.w	sl, #0
 800a716:	d01f      	beq.n	800a758 <__multiply+0xe4>
 800a718:	46c4      	mov	ip, r8
 800a71a:	46a1      	mov	r9, r4
 800a71c:	2700      	movs	r7, #0
 800a71e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a722:	f8d9 3000 	ldr.w	r3, [r9]
 800a726:	fa1f fb82 	uxth.w	fp, r2
 800a72a:	b29b      	uxth	r3, r3
 800a72c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a730:	443b      	add	r3, r7
 800a732:	f8d9 7000 	ldr.w	r7, [r9]
 800a736:	0c12      	lsrs	r2, r2, #16
 800a738:	0c3f      	lsrs	r7, r7, #16
 800a73a:	fb0a 7202 	mla	r2, sl, r2, r7
 800a73e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a742:	b29b      	uxth	r3, r3
 800a744:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a748:	4565      	cmp	r5, ip
 800a74a:	f849 3b04 	str.w	r3, [r9], #4
 800a74e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a752:	d8e4      	bhi.n	800a71e <__multiply+0xaa>
 800a754:	9b01      	ldr	r3, [sp, #4]
 800a756:	50e7      	str	r7, [r4, r3]
 800a758:	9b03      	ldr	r3, [sp, #12]
 800a75a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a75e:	3104      	adds	r1, #4
 800a760:	f1b9 0f00 	cmp.w	r9, #0
 800a764:	d020      	beq.n	800a7a8 <__multiply+0x134>
 800a766:	6823      	ldr	r3, [r4, #0]
 800a768:	4647      	mov	r7, r8
 800a76a:	46a4      	mov	ip, r4
 800a76c:	f04f 0a00 	mov.w	sl, #0
 800a770:	f8b7 b000 	ldrh.w	fp, [r7]
 800a774:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a778:	fb09 220b 	mla	r2, r9, fp, r2
 800a77c:	4452      	add	r2, sl
 800a77e:	b29b      	uxth	r3, r3
 800a780:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a784:	f84c 3b04 	str.w	r3, [ip], #4
 800a788:	f857 3b04 	ldr.w	r3, [r7], #4
 800a78c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a790:	f8bc 3000 	ldrh.w	r3, [ip]
 800a794:	fb09 330a 	mla	r3, r9, sl, r3
 800a798:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a79c:	42bd      	cmp	r5, r7
 800a79e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a7a2:	d8e5      	bhi.n	800a770 <__multiply+0xfc>
 800a7a4:	9a01      	ldr	r2, [sp, #4]
 800a7a6:	50a3      	str	r3, [r4, r2]
 800a7a8:	3404      	adds	r4, #4
 800a7aa:	e79f      	b.n	800a6ec <__multiply+0x78>
 800a7ac:	3e01      	subs	r6, #1
 800a7ae:	e7a1      	b.n	800a6f4 <__multiply+0x80>
 800a7b0:	0800b324 	.word	0x0800b324
 800a7b4:	0800b335 	.word	0x0800b335

0800a7b8 <__pow5mult>:
 800a7b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7bc:	4615      	mov	r5, r2
 800a7be:	f012 0203 	ands.w	r2, r2, #3
 800a7c2:	4607      	mov	r7, r0
 800a7c4:	460e      	mov	r6, r1
 800a7c6:	d007      	beq.n	800a7d8 <__pow5mult+0x20>
 800a7c8:	4c25      	ldr	r4, [pc, #148]	@ (800a860 <__pow5mult+0xa8>)
 800a7ca:	3a01      	subs	r2, #1
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a7d2:	f7ff fea7 	bl	800a524 <__multadd>
 800a7d6:	4606      	mov	r6, r0
 800a7d8:	10ad      	asrs	r5, r5, #2
 800a7da:	d03d      	beq.n	800a858 <__pow5mult+0xa0>
 800a7dc:	69fc      	ldr	r4, [r7, #28]
 800a7de:	b97c      	cbnz	r4, 800a800 <__pow5mult+0x48>
 800a7e0:	2010      	movs	r0, #16
 800a7e2:	f7ff fd87 	bl	800a2f4 <malloc>
 800a7e6:	4602      	mov	r2, r0
 800a7e8:	61f8      	str	r0, [r7, #28]
 800a7ea:	b928      	cbnz	r0, 800a7f8 <__pow5mult+0x40>
 800a7ec:	4b1d      	ldr	r3, [pc, #116]	@ (800a864 <__pow5mult+0xac>)
 800a7ee:	481e      	ldr	r0, [pc, #120]	@ (800a868 <__pow5mult+0xb0>)
 800a7f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a7f4:	f000 fc30 	bl	800b058 <__assert_func>
 800a7f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7fc:	6004      	str	r4, [r0, #0]
 800a7fe:	60c4      	str	r4, [r0, #12]
 800a800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a808:	b94c      	cbnz	r4, 800a81e <__pow5mult+0x66>
 800a80a:	f240 2171 	movw	r1, #625	@ 0x271
 800a80e:	4638      	mov	r0, r7
 800a810:	f7ff ff1a 	bl	800a648 <__i2b>
 800a814:	2300      	movs	r3, #0
 800a816:	f8c8 0008 	str.w	r0, [r8, #8]
 800a81a:	4604      	mov	r4, r0
 800a81c:	6003      	str	r3, [r0, #0]
 800a81e:	f04f 0900 	mov.w	r9, #0
 800a822:	07eb      	lsls	r3, r5, #31
 800a824:	d50a      	bpl.n	800a83c <__pow5mult+0x84>
 800a826:	4631      	mov	r1, r6
 800a828:	4622      	mov	r2, r4
 800a82a:	4638      	mov	r0, r7
 800a82c:	f7ff ff22 	bl	800a674 <__multiply>
 800a830:	4631      	mov	r1, r6
 800a832:	4680      	mov	r8, r0
 800a834:	4638      	mov	r0, r7
 800a836:	f7ff fe53 	bl	800a4e0 <_Bfree>
 800a83a:	4646      	mov	r6, r8
 800a83c:	106d      	asrs	r5, r5, #1
 800a83e:	d00b      	beq.n	800a858 <__pow5mult+0xa0>
 800a840:	6820      	ldr	r0, [r4, #0]
 800a842:	b938      	cbnz	r0, 800a854 <__pow5mult+0x9c>
 800a844:	4622      	mov	r2, r4
 800a846:	4621      	mov	r1, r4
 800a848:	4638      	mov	r0, r7
 800a84a:	f7ff ff13 	bl	800a674 <__multiply>
 800a84e:	6020      	str	r0, [r4, #0]
 800a850:	f8c0 9000 	str.w	r9, [r0]
 800a854:	4604      	mov	r4, r0
 800a856:	e7e4      	b.n	800a822 <__pow5mult+0x6a>
 800a858:	4630      	mov	r0, r6
 800a85a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a85e:	bf00      	nop
 800a860:	0800b3e8 	.word	0x0800b3e8
 800a864:	0800b2b5 	.word	0x0800b2b5
 800a868:	0800b335 	.word	0x0800b335

0800a86c <__lshift>:
 800a86c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a870:	460c      	mov	r4, r1
 800a872:	6849      	ldr	r1, [r1, #4]
 800a874:	6923      	ldr	r3, [r4, #16]
 800a876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a87a:	68a3      	ldr	r3, [r4, #8]
 800a87c:	4607      	mov	r7, r0
 800a87e:	4691      	mov	r9, r2
 800a880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a884:	f108 0601 	add.w	r6, r8, #1
 800a888:	42b3      	cmp	r3, r6
 800a88a:	db0b      	blt.n	800a8a4 <__lshift+0x38>
 800a88c:	4638      	mov	r0, r7
 800a88e:	f7ff fde7 	bl	800a460 <_Balloc>
 800a892:	4605      	mov	r5, r0
 800a894:	b948      	cbnz	r0, 800a8aa <__lshift+0x3e>
 800a896:	4602      	mov	r2, r0
 800a898:	4b28      	ldr	r3, [pc, #160]	@ (800a93c <__lshift+0xd0>)
 800a89a:	4829      	ldr	r0, [pc, #164]	@ (800a940 <__lshift+0xd4>)
 800a89c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a8a0:	f000 fbda 	bl	800b058 <__assert_func>
 800a8a4:	3101      	adds	r1, #1
 800a8a6:	005b      	lsls	r3, r3, #1
 800a8a8:	e7ee      	b.n	800a888 <__lshift+0x1c>
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	f100 0114 	add.w	r1, r0, #20
 800a8b0:	f100 0210 	add.w	r2, r0, #16
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	4553      	cmp	r3, sl
 800a8b8:	db33      	blt.n	800a922 <__lshift+0xb6>
 800a8ba:	6920      	ldr	r0, [r4, #16]
 800a8bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a8c0:	f104 0314 	add.w	r3, r4, #20
 800a8c4:	f019 091f 	ands.w	r9, r9, #31
 800a8c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a8cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a8d0:	d02b      	beq.n	800a92a <__lshift+0xbe>
 800a8d2:	f1c9 0e20 	rsb	lr, r9, #32
 800a8d6:	468a      	mov	sl, r1
 800a8d8:	2200      	movs	r2, #0
 800a8da:	6818      	ldr	r0, [r3, #0]
 800a8dc:	fa00 f009 	lsl.w	r0, r0, r9
 800a8e0:	4310      	orrs	r0, r2
 800a8e2:	f84a 0b04 	str.w	r0, [sl], #4
 800a8e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8ea:	459c      	cmp	ip, r3
 800a8ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800a8f0:	d8f3      	bhi.n	800a8da <__lshift+0x6e>
 800a8f2:	ebac 0304 	sub.w	r3, ip, r4
 800a8f6:	3b15      	subs	r3, #21
 800a8f8:	f023 0303 	bic.w	r3, r3, #3
 800a8fc:	3304      	adds	r3, #4
 800a8fe:	f104 0015 	add.w	r0, r4, #21
 800a902:	4560      	cmp	r0, ip
 800a904:	bf88      	it	hi
 800a906:	2304      	movhi	r3, #4
 800a908:	50ca      	str	r2, [r1, r3]
 800a90a:	b10a      	cbz	r2, 800a910 <__lshift+0xa4>
 800a90c:	f108 0602 	add.w	r6, r8, #2
 800a910:	3e01      	subs	r6, #1
 800a912:	4638      	mov	r0, r7
 800a914:	612e      	str	r6, [r5, #16]
 800a916:	4621      	mov	r1, r4
 800a918:	f7ff fde2 	bl	800a4e0 <_Bfree>
 800a91c:	4628      	mov	r0, r5
 800a91e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a922:	f842 0f04 	str.w	r0, [r2, #4]!
 800a926:	3301      	adds	r3, #1
 800a928:	e7c5      	b.n	800a8b6 <__lshift+0x4a>
 800a92a:	3904      	subs	r1, #4
 800a92c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a930:	f841 2f04 	str.w	r2, [r1, #4]!
 800a934:	459c      	cmp	ip, r3
 800a936:	d8f9      	bhi.n	800a92c <__lshift+0xc0>
 800a938:	e7ea      	b.n	800a910 <__lshift+0xa4>
 800a93a:	bf00      	nop
 800a93c:	0800b324 	.word	0x0800b324
 800a940:	0800b335 	.word	0x0800b335

0800a944 <__mcmp>:
 800a944:	690a      	ldr	r2, [r1, #16]
 800a946:	4603      	mov	r3, r0
 800a948:	6900      	ldr	r0, [r0, #16]
 800a94a:	1a80      	subs	r0, r0, r2
 800a94c:	b530      	push	{r4, r5, lr}
 800a94e:	d10e      	bne.n	800a96e <__mcmp+0x2a>
 800a950:	3314      	adds	r3, #20
 800a952:	3114      	adds	r1, #20
 800a954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a95c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a964:	4295      	cmp	r5, r2
 800a966:	d003      	beq.n	800a970 <__mcmp+0x2c>
 800a968:	d205      	bcs.n	800a976 <__mcmp+0x32>
 800a96a:	f04f 30ff 	mov.w	r0, #4294967295
 800a96e:	bd30      	pop	{r4, r5, pc}
 800a970:	42a3      	cmp	r3, r4
 800a972:	d3f3      	bcc.n	800a95c <__mcmp+0x18>
 800a974:	e7fb      	b.n	800a96e <__mcmp+0x2a>
 800a976:	2001      	movs	r0, #1
 800a978:	e7f9      	b.n	800a96e <__mcmp+0x2a>
	...

0800a97c <__mdiff>:
 800a97c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a980:	4689      	mov	r9, r1
 800a982:	4606      	mov	r6, r0
 800a984:	4611      	mov	r1, r2
 800a986:	4648      	mov	r0, r9
 800a988:	4614      	mov	r4, r2
 800a98a:	f7ff ffdb 	bl	800a944 <__mcmp>
 800a98e:	1e05      	subs	r5, r0, #0
 800a990:	d112      	bne.n	800a9b8 <__mdiff+0x3c>
 800a992:	4629      	mov	r1, r5
 800a994:	4630      	mov	r0, r6
 800a996:	f7ff fd63 	bl	800a460 <_Balloc>
 800a99a:	4602      	mov	r2, r0
 800a99c:	b928      	cbnz	r0, 800a9aa <__mdiff+0x2e>
 800a99e:	4b3f      	ldr	r3, [pc, #252]	@ (800aa9c <__mdiff+0x120>)
 800a9a0:	f240 2137 	movw	r1, #567	@ 0x237
 800a9a4:	483e      	ldr	r0, [pc, #248]	@ (800aaa0 <__mdiff+0x124>)
 800a9a6:	f000 fb57 	bl	800b058 <__assert_func>
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a9b0:	4610      	mov	r0, r2
 800a9b2:	b003      	add	sp, #12
 800a9b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b8:	bfbc      	itt	lt
 800a9ba:	464b      	movlt	r3, r9
 800a9bc:	46a1      	movlt	r9, r4
 800a9be:	4630      	mov	r0, r6
 800a9c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a9c4:	bfba      	itte	lt
 800a9c6:	461c      	movlt	r4, r3
 800a9c8:	2501      	movlt	r5, #1
 800a9ca:	2500      	movge	r5, #0
 800a9cc:	f7ff fd48 	bl	800a460 <_Balloc>
 800a9d0:	4602      	mov	r2, r0
 800a9d2:	b918      	cbnz	r0, 800a9dc <__mdiff+0x60>
 800a9d4:	4b31      	ldr	r3, [pc, #196]	@ (800aa9c <__mdiff+0x120>)
 800a9d6:	f240 2145 	movw	r1, #581	@ 0x245
 800a9da:	e7e3      	b.n	800a9a4 <__mdiff+0x28>
 800a9dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a9e0:	6926      	ldr	r6, [r4, #16]
 800a9e2:	60c5      	str	r5, [r0, #12]
 800a9e4:	f109 0310 	add.w	r3, r9, #16
 800a9e8:	f109 0514 	add.w	r5, r9, #20
 800a9ec:	f104 0e14 	add.w	lr, r4, #20
 800a9f0:	f100 0b14 	add.w	fp, r0, #20
 800a9f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a9f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a9fc:	9301      	str	r3, [sp, #4]
 800a9fe:	46d9      	mov	r9, fp
 800aa00:	f04f 0c00 	mov.w	ip, #0
 800aa04:	9b01      	ldr	r3, [sp, #4]
 800aa06:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aa0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800aa0e:	9301      	str	r3, [sp, #4]
 800aa10:	fa1f f38a 	uxth.w	r3, sl
 800aa14:	4619      	mov	r1, r3
 800aa16:	b283      	uxth	r3, r0
 800aa18:	1acb      	subs	r3, r1, r3
 800aa1a:	0c00      	lsrs	r0, r0, #16
 800aa1c:	4463      	add	r3, ip
 800aa1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800aa22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800aa2c:	4576      	cmp	r6, lr
 800aa2e:	f849 3b04 	str.w	r3, [r9], #4
 800aa32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa36:	d8e5      	bhi.n	800aa04 <__mdiff+0x88>
 800aa38:	1b33      	subs	r3, r6, r4
 800aa3a:	3b15      	subs	r3, #21
 800aa3c:	f023 0303 	bic.w	r3, r3, #3
 800aa40:	3415      	adds	r4, #21
 800aa42:	3304      	adds	r3, #4
 800aa44:	42a6      	cmp	r6, r4
 800aa46:	bf38      	it	cc
 800aa48:	2304      	movcc	r3, #4
 800aa4a:	441d      	add	r5, r3
 800aa4c:	445b      	add	r3, fp
 800aa4e:	461e      	mov	r6, r3
 800aa50:	462c      	mov	r4, r5
 800aa52:	4544      	cmp	r4, r8
 800aa54:	d30e      	bcc.n	800aa74 <__mdiff+0xf8>
 800aa56:	f108 0103 	add.w	r1, r8, #3
 800aa5a:	1b49      	subs	r1, r1, r5
 800aa5c:	f021 0103 	bic.w	r1, r1, #3
 800aa60:	3d03      	subs	r5, #3
 800aa62:	45a8      	cmp	r8, r5
 800aa64:	bf38      	it	cc
 800aa66:	2100      	movcc	r1, #0
 800aa68:	440b      	add	r3, r1
 800aa6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800aa6e:	b191      	cbz	r1, 800aa96 <__mdiff+0x11a>
 800aa70:	6117      	str	r7, [r2, #16]
 800aa72:	e79d      	b.n	800a9b0 <__mdiff+0x34>
 800aa74:	f854 1b04 	ldr.w	r1, [r4], #4
 800aa78:	46e6      	mov	lr, ip
 800aa7a:	0c08      	lsrs	r0, r1, #16
 800aa7c:	fa1c fc81 	uxtah	ip, ip, r1
 800aa80:	4471      	add	r1, lr
 800aa82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800aa86:	b289      	uxth	r1, r1
 800aa88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800aa8c:	f846 1b04 	str.w	r1, [r6], #4
 800aa90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800aa94:	e7dd      	b.n	800aa52 <__mdiff+0xd6>
 800aa96:	3f01      	subs	r7, #1
 800aa98:	e7e7      	b.n	800aa6a <__mdiff+0xee>
 800aa9a:	bf00      	nop
 800aa9c:	0800b324 	.word	0x0800b324
 800aaa0:	0800b335 	.word	0x0800b335

0800aaa4 <__d2b>:
 800aaa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aaa8:	460f      	mov	r7, r1
 800aaaa:	2101      	movs	r1, #1
 800aaac:	ec59 8b10 	vmov	r8, r9, d0
 800aab0:	4616      	mov	r6, r2
 800aab2:	f7ff fcd5 	bl	800a460 <_Balloc>
 800aab6:	4604      	mov	r4, r0
 800aab8:	b930      	cbnz	r0, 800aac8 <__d2b+0x24>
 800aaba:	4602      	mov	r2, r0
 800aabc:	4b23      	ldr	r3, [pc, #140]	@ (800ab4c <__d2b+0xa8>)
 800aabe:	4824      	ldr	r0, [pc, #144]	@ (800ab50 <__d2b+0xac>)
 800aac0:	f240 310f 	movw	r1, #783	@ 0x30f
 800aac4:	f000 fac8 	bl	800b058 <__assert_func>
 800aac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aacc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aad0:	b10d      	cbz	r5, 800aad6 <__d2b+0x32>
 800aad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aad6:	9301      	str	r3, [sp, #4]
 800aad8:	f1b8 0300 	subs.w	r3, r8, #0
 800aadc:	d023      	beq.n	800ab26 <__d2b+0x82>
 800aade:	4668      	mov	r0, sp
 800aae0:	9300      	str	r3, [sp, #0]
 800aae2:	f7ff fd84 	bl	800a5ee <__lo0bits>
 800aae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aaea:	b1d0      	cbz	r0, 800ab22 <__d2b+0x7e>
 800aaec:	f1c0 0320 	rsb	r3, r0, #32
 800aaf0:	fa02 f303 	lsl.w	r3, r2, r3
 800aaf4:	430b      	orrs	r3, r1
 800aaf6:	40c2      	lsrs	r2, r0
 800aaf8:	6163      	str	r3, [r4, #20]
 800aafa:	9201      	str	r2, [sp, #4]
 800aafc:	9b01      	ldr	r3, [sp, #4]
 800aafe:	61a3      	str	r3, [r4, #24]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	bf0c      	ite	eq
 800ab04:	2201      	moveq	r2, #1
 800ab06:	2202      	movne	r2, #2
 800ab08:	6122      	str	r2, [r4, #16]
 800ab0a:	b1a5      	cbz	r5, 800ab36 <__d2b+0x92>
 800ab0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ab10:	4405      	add	r5, r0
 800ab12:	603d      	str	r5, [r7, #0]
 800ab14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ab18:	6030      	str	r0, [r6, #0]
 800ab1a:	4620      	mov	r0, r4
 800ab1c:	b003      	add	sp, #12
 800ab1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab22:	6161      	str	r1, [r4, #20]
 800ab24:	e7ea      	b.n	800aafc <__d2b+0x58>
 800ab26:	a801      	add	r0, sp, #4
 800ab28:	f7ff fd61 	bl	800a5ee <__lo0bits>
 800ab2c:	9b01      	ldr	r3, [sp, #4]
 800ab2e:	6163      	str	r3, [r4, #20]
 800ab30:	3020      	adds	r0, #32
 800ab32:	2201      	movs	r2, #1
 800ab34:	e7e8      	b.n	800ab08 <__d2b+0x64>
 800ab36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ab3e:	6038      	str	r0, [r7, #0]
 800ab40:	6918      	ldr	r0, [r3, #16]
 800ab42:	f7ff fd35 	bl	800a5b0 <__hi0bits>
 800ab46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab4a:	e7e5      	b.n	800ab18 <__d2b+0x74>
 800ab4c:	0800b324 	.word	0x0800b324
 800ab50:	0800b335 	.word	0x0800b335

0800ab54 <__sfputc_r>:
 800ab54:	6893      	ldr	r3, [r2, #8]
 800ab56:	3b01      	subs	r3, #1
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	b410      	push	{r4}
 800ab5c:	6093      	str	r3, [r2, #8]
 800ab5e:	da08      	bge.n	800ab72 <__sfputc_r+0x1e>
 800ab60:	6994      	ldr	r4, [r2, #24]
 800ab62:	42a3      	cmp	r3, r4
 800ab64:	db01      	blt.n	800ab6a <__sfputc_r+0x16>
 800ab66:	290a      	cmp	r1, #10
 800ab68:	d103      	bne.n	800ab72 <__sfputc_r+0x1e>
 800ab6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab6e:	f7fe bb9e 	b.w	80092ae <__swbuf_r>
 800ab72:	6813      	ldr	r3, [r2, #0]
 800ab74:	1c58      	adds	r0, r3, #1
 800ab76:	6010      	str	r0, [r2, #0]
 800ab78:	7019      	strb	r1, [r3, #0]
 800ab7a:	4608      	mov	r0, r1
 800ab7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab80:	4770      	bx	lr

0800ab82 <__sfputs_r>:
 800ab82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab84:	4606      	mov	r6, r0
 800ab86:	460f      	mov	r7, r1
 800ab88:	4614      	mov	r4, r2
 800ab8a:	18d5      	adds	r5, r2, r3
 800ab8c:	42ac      	cmp	r4, r5
 800ab8e:	d101      	bne.n	800ab94 <__sfputs_r+0x12>
 800ab90:	2000      	movs	r0, #0
 800ab92:	e007      	b.n	800aba4 <__sfputs_r+0x22>
 800ab94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab98:	463a      	mov	r2, r7
 800ab9a:	4630      	mov	r0, r6
 800ab9c:	f7ff ffda 	bl	800ab54 <__sfputc_r>
 800aba0:	1c43      	adds	r3, r0, #1
 800aba2:	d1f3      	bne.n	800ab8c <__sfputs_r+0xa>
 800aba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800aba8 <_vfiprintf_r>:
 800aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abac:	460d      	mov	r5, r1
 800abae:	b09d      	sub	sp, #116	@ 0x74
 800abb0:	4614      	mov	r4, r2
 800abb2:	4698      	mov	r8, r3
 800abb4:	4606      	mov	r6, r0
 800abb6:	b118      	cbz	r0, 800abc0 <_vfiprintf_r+0x18>
 800abb8:	6a03      	ldr	r3, [r0, #32]
 800abba:	b90b      	cbnz	r3, 800abc0 <_vfiprintf_r+0x18>
 800abbc:	f7fe fa8e 	bl	80090dc <__sinit>
 800abc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abc2:	07d9      	lsls	r1, r3, #31
 800abc4:	d405      	bmi.n	800abd2 <_vfiprintf_r+0x2a>
 800abc6:	89ab      	ldrh	r3, [r5, #12]
 800abc8:	059a      	lsls	r2, r3, #22
 800abca:	d402      	bmi.n	800abd2 <_vfiprintf_r+0x2a>
 800abcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abce:	f7fe fcde 	bl	800958e <__retarget_lock_acquire_recursive>
 800abd2:	89ab      	ldrh	r3, [r5, #12]
 800abd4:	071b      	lsls	r3, r3, #28
 800abd6:	d501      	bpl.n	800abdc <_vfiprintf_r+0x34>
 800abd8:	692b      	ldr	r3, [r5, #16]
 800abda:	b99b      	cbnz	r3, 800ac04 <_vfiprintf_r+0x5c>
 800abdc:	4629      	mov	r1, r5
 800abde:	4630      	mov	r0, r6
 800abe0:	f7fe fba4 	bl	800932c <__swsetup_r>
 800abe4:	b170      	cbz	r0, 800ac04 <_vfiprintf_r+0x5c>
 800abe6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800abe8:	07dc      	lsls	r4, r3, #31
 800abea:	d504      	bpl.n	800abf6 <_vfiprintf_r+0x4e>
 800abec:	f04f 30ff 	mov.w	r0, #4294967295
 800abf0:	b01d      	add	sp, #116	@ 0x74
 800abf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abf6:	89ab      	ldrh	r3, [r5, #12]
 800abf8:	0598      	lsls	r0, r3, #22
 800abfa:	d4f7      	bmi.n	800abec <_vfiprintf_r+0x44>
 800abfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abfe:	f7fe fcc7 	bl	8009590 <__retarget_lock_release_recursive>
 800ac02:	e7f3      	b.n	800abec <_vfiprintf_r+0x44>
 800ac04:	2300      	movs	r3, #0
 800ac06:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac08:	2320      	movs	r3, #32
 800ac0a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac0e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac12:	2330      	movs	r3, #48	@ 0x30
 800ac14:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800adc4 <_vfiprintf_r+0x21c>
 800ac18:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac1c:	f04f 0901 	mov.w	r9, #1
 800ac20:	4623      	mov	r3, r4
 800ac22:	469a      	mov	sl, r3
 800ac24:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac28:	b10a      	cbz	r2, 800ac2e <_vfiprintf_r+0x86>
 800ac2a:	2a25      	cmp	r2, #37	@ 0x25
 800ac2c:	d1f9      	bne.n	800ac22 <_vfiprintf_r+0x7a>
 800ac2e:	ebba 0b04 	subs.w	fp, sl, r4
 800ac32:	d00b      	beq.n	800ac4c <_vfiprintf_r+0xa4>
 800ac34:	465b      	mov	r3, fp
 800ac36:	4622      	mov	r2, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	4630      	mov	r0, r6
 800ac3c:	f7ff ffa1 	bl	800ab82 <__sfputs_r>
 800ac40:	3001      	adds	r0, #1
 800ac42:	f000 80a7 	beq.w	800ad94 <_vfiprintf_r+0x1ec>
 800ac46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac48:	445a      	add	r2, fp
 800ac4a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac4c:	f89a 3000 	ldrb.w	r3, [sl]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	f000 809f 	beq.w	800ad94 <_vfiprintf_r+0x1ec>
 800ac56:	2300      	movs	r3, #0
 800ac58:	f04f 32ff 	mov.w	r2, #4294967295
 800ac5c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac60:	f10a 0a01 	add.w	sl, sl, #1
 800ac64:	9304      	str	r3, [sp, #16]
 800ac66:	9307      	str	r3, [sp, #28]
 800ac68:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ac6c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ac6e:	4654      	mov	r4, sl
 800ac70:	2205      	movs	r2, #5
 800ac72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac76:	4853      	ldr	r0, [pc, #332]	@ (800adc4 <_vfiprintf_r+0x21c>)
 800ac78:	f7f5 fab2 	bl	80001e0 <memchr>
 800ac7c:	9a04      	ldr	r2, [sp, #16]
 800ac7e:	b9d8      	cbnz	r0, 800acb8 <_vfiprintf_r+0x110>
 800ac80:	06d1      	lsls	r1, r2, #27
 800ac82:	bf44      	itt	mi
 800ac84:	2320      	movmi	r3, #32
 800ac86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac8a:	0713      	lsls	r3, r2, #28
 800ac8c:	bf44      	itt	mi
 800ac8e:	232b      	movmi	r3, #43	@ 0x2b
 800ac90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac94:	f89a 3000 	ldrb.w	r3, [sl]
 800ac98:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac9a:	d015      	beq.n	800acc8 <_vfiprintf_r+0x120>
 800ac9c:	9a07      	ldr	r2, [sp, #28]
 800ac9e:	4654      	mov	r4, sl
 800aca0:	2000      	movs	r0, #0
 800aca2:	f04f 0c0a 	mov.w	ip, #10
 800aca6:	4621      	mov	r1, r4
 800aca8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acac:	3b30      	subs	r3, #48	@ 0x30
 800acae:	2b09      	cmp	r3, #9
 800acb0:	d94b      	bls.n	800ad4a <_vfiprintf_r+0x1a2>
 800acb2:	b1b0      	cbz	r0, 800ace2 <_vfiprintf_r+0x13a>
 800acb4:	9207      	str	r2, [sp, #28]
 800acb6:	e014      	b.n	800ace2 <_vfiprintf_r+0x13a>
 800acb8:	eba0 0308 	sub.w	r3, r0, r8
 800acbc:	fa09 f303 	lsl.w	r3, r9, r3
 800acc0:	4313      	orrs	r3, r2
 800acc2:	9304      	str	r3, [sp, #16]
 800acc4:	46a2      	mov	sl, r4
 800acc6:	e7d2      	b.n	800ac6e <_vfiprintf_r+0xc6>
 800acc8:	9b03      	ldr	r3, [sp, #12]
 800acca:	1d19      	adds	r1, r3, #4
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	9103      	str	r1, [sp, #12]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	bfbb      	ittet	lt
 800acd4:	425b      	neglt	r3, r3
 800acd6:	f042 0202 	orrlt.w	r2, r2, #2
 800acda:	9307      	strge	r3, [sp, #28]
 800acdc:	9307      	strlt	r3, [sp, #28]
 800acde:	bfb8      	it	lt
 800ace0:	9204      	strlt	r2, [sp, #16]
 800ace2:	7823      	ldrb	r3, [r4, #0]
 800ace4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ace6:	d10a      	bne.n	800acfe <_vfiprintf_r+0x156>
 800ace8:	7863      	ldrb	r3, [r4, #1]
 800acea:	2b2a      	cmp	r3, #42	@ 0x2a
 800acec:	d132      	bne.n	800ad54 <_vfiprintf_r+0x1ac>
 800acee:	9b03      	ldr	r3, [sp, #12]
 800acf0:	1d1a      	adds	r2, r3, #4
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	9203      	str	r2, [sp, #12]
 800acf6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800acfa:	3402      	adds	r4, #2
 800acfc:	9305      	str	r3, [sp, #20]
 800acfe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800add4 <_vfiprintf_r+0x22c>
 800ad02:	7821      	ldrb	r1, [r4, #0]
 800ad04:	2203      	movs	r2, #3
 800ad06:	4650      	mov	r0, sl
 800ad08:	f7f5 fa6a 	bl	80001e0 <memchr>
 800ad0c:	b138      	cbz	r0, 800ad1e <_vfiprintf_r+0x176>
 800ad0e:	9b04      	ldr	r3, [sp, #16]
 800ad10:	eba0 000a 	sub.w	r0, r0, sl
 800ad14:	2240      	movs	r2, #64	@ 0x40
 800ad16:	4082      	lsls	r2, r0
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	3401      	adds	r4, #1
 800ad1c:	9304      	str	r3, [sp, #16]
 800ad1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad22:	4829      	ldr	r0, [pc, #164]	@ (800adc8 <_vfiprintf_r+0x220>)
 800ad24:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad28:	2206      	movs	r2, #6
 800ad2a:	f7f5 fa59 	bl	80001e0 <memchr>
 800ad2e:	2800      	cmp	r0, #0
 800ad30:	d03f      	beq.n	800adb2 <_vfiprintf_r+0x20a>
 800ad32:	4b26      	ldr	r3, [pc, #152]	@ (800adcc <_vfiprintf_r+0x224>)
 800ad34:	bb1b      	cbnz	r3, 800ad7e <_vfiprintf_r+0x1d6>
 800ad36:	9b03      	ldr	r3, [sp, #12]
 800ad38:	3307      	adds	r3, #7
 800ad3a:	f023 0307 	bic.w	r3, r3, #7
 800ad3e:	3308      	adds	r3, #8
 800ad40:	9303      	str	r3, [sp, #12]
 800ad42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad44:	443b      	add	r3, r7
 800ad46:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad48:	e76a      	b.n	800ac20 <_vfiprintf_r+0x78>
 800ad4a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad4e:	460c      	mov	r4, r1
 800ad50:	2001      	movs	r0, #1
 800ad52:	e7a8      	b.n	800aca6 <_vfiprintf_r+0xfe>
 800ad54:	2300      	movs	r3, #0
 800ad56:	3401      	adds	r4, #1
 800ad58:	9305      	str	r3, [sp, #20]
 800ad5a:	4619      	mov	r1, r3
 800ad5c:	f04f 0c0a 	mov.w	ip, #10
 800ad60:	4620      	mov	r0, r4
 800ad62:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad66:	3a30      	subs	r2, #48	@ 0x30
 800ad68:	2a09      	cmp	r2, #9
 800ad6a:	d903      	bls.n	800ad74 <_vfiprintf_r+0x1cc>
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d0c6      	beq.n	800acfe <_vfiprintf_r+0x156>
 800ad70:	9105      	str	r1, [sp, #20]
 800ad72:	e7c4      	b.n	800acfe <_vfiprintf_r+0x156>
 800ad74:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad78:	4604      	mov	r4, r0
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	e7f0      	b.n	800ad60 <_vfiprintf_r+0x1b8>
 800ad7e:	ab03      	add	r3, sp, #12
 800ad80:	9300      	str	r3, [sp, #0]
 800ad82:	462a      	mov	r2, r5
 800ad84:	4b12      	ldr	r3, [pc, #72]	@ (800add0 <_vfiprintf_r+0x228>)
 800ad86:	a904      	add	r1, sp, #16
 800ad88:	4630      	mov	r0, r6
 800ad8a:	f7fd fd65 	bl	8008858 <_printf_float>
 800ad8e:	4607      	mov	r7, r0
 800ad90:	1c78      	adds	r0, r7, #1
 800ad92:	d1d6      	bne.n	800ad42 <_vfiprintf_r+0x19a>
 800ad94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad96:	07d9      	lsls	r1, r3, #31
 800ad98:	d405      	bmi.n	800ada6 <_vfiprintf_r+0x1fe>
 800ad9a:	89ab      	ldrh	r3, [r5, #12]
 800ad9c:	059a      	lsls	r2, r3, #22
 800ad9e:	d402      	bmi.n	800ada6 <_vfiprintf_r+0x1fe>
 800ada0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ada2:	f7fe fbf5 	bl	8009590 <__retarget_lock_release_recursive>
 800ada6:	89ab      	ldrh	r3, [r5, #12]
 800ada8:	065b      	lsls	r3, r3, #25
 800adaa:	f53f af1f 	bmi.w	800abec <_vfiprintf_r+0x44>
 800adae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800adb0:	e71e      	b.n	800abf0 <_vfiprintf_r+0x48>
 800adb2:	ab03      	add	r3, sp, #12
 800adb4:	9300      	str	r3, [sp, #0]
 800adb6:	462a      	mov	r2, r5
 800adb8:	4b05      	ldr	r3, [pc, #20]	@ (800add0 <_vfiprintf_r+0x228>)
 800adba:	a904      	add	r1, sp, #16
 800adbc:	4630      	mov	r0, r6
 800adbe:	f7fd ffe3 	bl	8008d88 <_printf_i>
 800adc2:	e7e4      	b.n	800ad8e <_vfiprintf_r+0x1e6>
 800adc4:	0800b38e 	.word	0x0800b38e
 800adc8:	0800b398 	.word	0x0800b398
 800adcc:	08008859 	.word	0x08008859
 800add0:	0800ab83 	.word	0x0800ab83
 800add4:	0800b394 	.word	0x0800b394

0800add8 <__sflush_r>:
 800add8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800addc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ade0:	0716      	lsls	r6, r2, #28
 800ade2:	4605      	mov	r5, r0
 800ade4:	460c      	mov	r4, r1
 800ade6:	d454      	bmi.n	800ae92 <__sflush_r+0xba>
 800ade8:	684b      	ldr	r3, [r1, #4]
 800adea:	2b00      	cmp	r3, #0
 800adec:	dc02      	bgt.n	800adf4 <__sflush_r+0x1c>
 800adee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	dd48      	ble.n	800ae86 <__sflush_r+0xae>
 800adf4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800adf6:	2e00      	cmp	r6, #0
 800adf8:	d045      	beq.n	800ae86 <__sflush_r+0xae>
 800adfa:	2300      	movs	r3, #0
 800adfc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ae00:	682f      	ldr	r7, [r5, #0]
 800ae02:	6a21      	ldr	r1, [r4, #32]
 800ae04:	602b      	str	r3, [r5, #0]
 800ae06:	d030      	beq.n	800ae6a <__sflush_r+0x92>
 800ae08:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ae0a:	89a3      	ldrh	r3, [r4, #12]
 800ae0c:	0759      	lsls	r1, r3, #29
 800ae0e:	d505      	bpl.n	800ae1c <__sflush_r+0x44>
 800ae10:	6863      	ldr	r3, [r4, #4]
 800ae12:	1ad2      	subs	r2, r2, r3
 800ae14:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ae16:	b10b      	cbz	r3, 800ae1c <__sflush_r+0x44>
 800ae18:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae1a:	1ad2      	subs	r2, r2, r3
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ae20:	6a21      	ldr	r1, [r4, #32]
 800ae22:	4628      	mov	r0, r5
 800ae24:	47b0      	blx	r6
 800ae26:	1c43      	adds	r3, r0, #1
 800ae28:	89a3      	ldrh	r3, [r4, #12]
 800ae2a:	d106      	bne.n	800ae3a <__sflush_r+0x62>
 800ae2c:	6829      	ldr	r1, [r5, #0]
 800ae2e:	291d      	cmp	r1, #29
 800ae30:	d82b      	bhi.n	800ae8a <__sflush_r+0xb2>
 800ae32:	4a2a      	ldr	r2, [pc, #168]	@ (800aedc <__sflush_r+0x104>)
 800ae34:	40ca      	lsrs	r2, r1
 800ae36:	07d6      	lsls	r6, r2, #31
 800ae38:	d527      	bpl.n	800ae8a <__sflush_r+0xb2>
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	6062      	str	r2, [r4, #4]
 800ae3e:	04d9      	lsls	r1, r3, #19
 800ae40:	6922      	ldr	r2, [r4, #16]
 800ae42:	6022      	str	r2, [r4, #0]
 800ae44:	d504      	bpl.n	800ae50 <__sflush_r+0x78>
 800ae46:	1c42      	adds	r2, r0, #1
 800ae48:	d101      	bne.n	800ae4e <__sflush_r+0x76>
 800ae4a:	682b      	ldr	r3, [r5, #0]
 800ae4c:	b903      	cbnz	r3, 800ae50 <__sflush_r+0x78>
 800ae4e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae52:	602f      	str	r7, [r5, #0]
 800ae54:	b1b9      	cbz	r1, 800ae86 <__sflush_r+0xae>
 800ae56:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ae5a:	4299      	cmp	r1, r3
 800ae5c:	d002      	beq.n	800ae64 <__sflush_r+0x8c>
 800ae5e:	4628      	mov	r0, r5
 800ae60:	f7ff f9fe 	bl	800a260 <_free_r>
 800ae64:	2300      	movs	r3, #0
 800ae66:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae68:	e00d      	b.n	800ae86 <__sflush_r+0xae>
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	47b0      	blx	r6
 800ae70:	4602      	mov	r2, r0
 800ae72:	1c50      	adds	r0, r2, #1
 800ae74:	d1c9      	bne.n	800ae0a <__sflush_r+0x32>
 800ae76:	682b      	ldr	r3, [r5, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d0c6      	beq.n	800ae0a <__sflush_r+0x32>
 800ae7c:	2b1d      	cmp	r3, #29
 800ae7e:	d001      	beq.n	800ae84 <__sflush_r+0xac>
 800ae80:	2b16      	cmp	r3, #22
 800ae82:	d11e      	bne.n	800aec2 <__sflush_r+0xea>
 800ae84:	602f      	str	r7, [r5, #0]
 800ae86:	2000      	movs	r0, #0
 800ae88:	e022      	b.n	800aed0 <__sflush_r+0xf8>
 800ae8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ae8e:	b21b      	sxth	r3, r3
 800ae90:	e01b      	b.n	800aeca <__sflush_r+0xf2>
 800ae92:	690f      	ldr	r7, [r1, #16]
 800ae94:	2f00      	cmp	r7, #0
 800ae96:	d0f6      	beq.n	800ae86 <__sflush_r+0xae>
 800ae98:	0793      	lsls	r3, r2, #30
 800ae9a:	680e      	ldr	r6, [r1, #0]
 800ae9c:	bf08      	it	eq
 800ae9e:	694b      	ldreq	r3, [r1, #20]
 800aea0:	600f      	str	r7, [r1, #0]
 800aea2:	bf18      	it	ne
 800aea4:	2300      	movne	r3, #0
 800aea6:	eba6 0807 	sub.w	r8, r6, r7
 800aeaa:	608b      	str	r3, [r1, #8]
 800aeac:	f1b8 0f00 	cmp.w	r8, #0
 800aeb0:	dde9      	ble.n	800ae86 <__sflush_r+0xae>
 800aeb2:	6a21      	ldr	r1, [r4, #32]
 800aeb4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aeb6:	4643      	mov	r3, r8
 800aeb8:	463a      	mov	r2, r7
 800aeba:	4628      	mov	r0, r5
 800aebc:	47b0      	blx	r6
 800aebe:	2800      	cmp	r0, #0
 800aec0:	dc08      	bgt.n	800aed4 <__sflush_r+0xfc>
 800aec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aec6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aeca:	81a3      	strh	r3, [r4, #12]
 800aecc:	f04f 30ff 	mov.w	r0, #4294967295
 800aed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aed4:	4407      	add	r7, r0
 800aed6:	eba8 0800 	sub.w	r8, r8, r0
 800aeda:	e7e7      	b.n	800aeac <__sflush_r+0xd4>
 800aedc:	20400001 	.word	0x20400001

0800aee0 <_fflush_r>:
 800aee0:	b538      	push	{r3, r4, r5, lr}
 800aee2:	690b      	ldr	r3, [r1, #16]
 800aee4:	4605      	mov	r5, r0
 800aee6:	460c      	mov	r4, r1
 800aee8:	b913      	cbnz	r3, 800aef0 <_fflush_r+0x10>
 800aeea:	2500      	movs	r5, #0
 800aeec:	4628      	mov	r0, r5
 800aeee:	bd38      	pop	{r3, r4, r5, pc}
 800aef0:	b118      	cbz	r0, 800aefa <_fflush_r+0x1a>
 800aef2:	6a03      	ldr	r3, [r0, #32]
 800aef4:	b90b      	cbnz	r3, 800aefa <_fflush_r+0x1a>
 800aef6:	f7fe f8f1 	bl	80090dc <__sinit>
 800aefa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d0f3      	beq.n	800aeea <_fflush_r+0xa>
 800af02:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800af04:	07d0      	lsls	r0, r2, #31
 800af06:	d404      	bmi.n	800af12 <_fflush_r+0x32>
 800af08:	0599      	lsls	r1, r3, #22
 800af0a:	d402      	bmi.n	800af12 <_fflush_r+0x32>
 800af0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af0e:	f7fe fb3e 	bl	800958e <__retarget_lock_acquire_recursive>
 800af12:	4628      	mov	r0, r5
 800af14:	4621      	mov	r1, r4
 800af16:	f7ff ff5f 	bl	800add8 <__sflush_r>
 800af1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af1c:	07da      	lsls	r2, r3, #31
 800af1e:	4605      	mov	r5, r0
 800af20:	d4e4      	bmi.n	800aeec <_fflush_r+0xc>
 800af22:	89a3      	ldrh	r3, [r4, #12]
 800af24:	059b      	lsls	r3, r3, #22
 800af26:	d4e1      	bmi.n	800aeec <_fflush_r+0xc>
 800af28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af2a:	f7fe fb31 	bl	8009590 <__retarget_lock_release_recursive>
 800af2e:	e7dd      	b.n	800aeec <_fflush_r+0xc>

0800af30 <__swhatbuf_r>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	460c      	mov	r4, r1
 800af34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af38:	2900      	cmp	r1, #0
 800af3a:	b096      	sub	sp, #88	@ 0x58
 800af3c:	4615      	mov	r5, r2
 800af3e:	461e      	mov	r6, r3
 800af40:	da0d      	bge.n	800af5e <__swhatbuf_r+0x2e>
 800af42:	89a3      	ldrh	r3, [r4, #12]
 800af44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800af48:	f04f 0100 	mov.w	r1, #0
 800af4c:	bf14      	ite	ne
 800af4e:	2340      	movne	r3, #64	@ 0x40
 800af50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800af54:	2000      	movs	r0, #0
 800af56:	6031      	str	r1, [r6, #0]
 800af58:	602b      	str	r3, [r5, #0]
 800af5a:	b016      	add	sp, #88	@ 0x58
 800af5c:	bd70      	pop	{r4, r5, r6, pc}
 800af5e:	466a      	mov	r2, sp
 800af60:	f000 f848 	bl	800aff4 <_fstat_r>
 800af64:	2800      	cmp	r0, #0
 800af66:	dbec      	blt.n	800af42 <__swhatbuf_r+0x12>
 800af68:	9901      	ldr	r1, [sp, #4]
 800af6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800af6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800af72:	4259      	negs	r1, r3
 800af74:	4159      	adcs	r1, r3
 800af76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af7a:	e7eb      	b.n	800af54 <__swhatbuf_r+0x24>

0800af7c <__smakebuf_r>:
 800af7c:	898b      	ldrh	r3, [r1, #12]
 800af7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af80:	079d      	lsls	r5, r3, #30
 800af82:	4606      	mov	r6, r0
 800af84:	460c      	mov	r4, r1
 800af86:	d507      	bpl.n	800af98 <__smakebuf_r+0x1c>
 800af88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800af8c:	6023      	str	r3, [r4, #0]
 800af8e:	6123      	str	r3, [r4, #16]
 800af90:	2301      	movs	r3, #1
 800af92:	6163      	str	r3, [r4, #20]
 800af94:	b003      	add	sp, #12
 800af96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af98:	ab01      	add	r3, sp, #4
 800af9a:	466a      	mov	r2, sp
 800af9c:	f7ff ffc8 	bl	800af30 <__swhatbuf_r>
 800afa0:	9f00      	ldr	r7, [sp, #0]
 800afa2:	4605      	mov	r5, r0
 800afa4:	4639      	mov	r1, r7
 800afa6:	4630      	mov	r0, r6
 800afa8:	f7ff f9ce 	bl	800a348 <_malloc_r>
 800afac:	b948      	cbnz	r0, 800afc2 <__smakebuf_r+0x46>
 800afae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afb2:	059a      	lsls	r2, r3, #22
 800afb4:	d4ee      	bmi.n	800af94 <__smakebuf_r+0x18>
 800afb6:	f023 0303 	bic.w	r3, r3, #3
 800afba:	f043 0302 	orr.w	r3, r3, #2
 800afbe:	81a3      	strh	r3, [r4, #12]
 800afc0:	e7e2      	b.n	800af88 <__smakebuf_r+0xc>
 800afc2:	89a3      	ldrh	r3, [r4, #12]
 800afc4:	6020      	str	r0, [r4, #0]
 800afc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afca:	81a3      	strh	r3, [r4, #12]
 800afcc:	9b01      	ldr	r3, [sp, #4]
 800afce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800afd2:	b15b      	cbz	r3, 800afec <__smakebuf_r+0x70>
 800afd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afd8:	4630      	mov	r0, r6
 800afda:	f000 f81d 	bl	800b018 <_isatty_r>
 800afde:	b128      	cbz	r0, 800afec <__smakebuf_r+0x70>
 800afe0:	89a3      	ldrh	r3, [r4, #12]
 800afe2:	f023 0303 	bic.w	r3, r3, #3
 800afe6:	f043 0301 	orr.w	r3, r3, #1
 800afea:	81a3      	strh	r3, [r4, #12]
 800afec:	89a3      	ldrh	r3, [r4, #12]
 800afee:	431d      	orrs	r5, r3
 800aff0:	81a5      	strh	r5, [r4, #12]
 800aff2:	e7cf      	b.n	800af94 <__smakebuf_r+0x18>

0800aff4 <_fstat_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	4d07      	ldr	r5, [pc, #28]	@ (800b014 <_fstat_r+0x20>)
 800aff8:	2300      	movs	r3, #0
 800affa:	4604      	mov	r4, r0
 800affc:	4608      	mov	r0, r1
 800affe:	4611      	mov	r1, r2
 800b000:	602b      	str	r3, [r5, #0]
 800b002:	f7f6 febb 	bl	8001d7c <_fstat>
 800b006:	1c43      	adds	r3, r0, #1
 800b008:	d102      	bne.n	800b010 <_fstat_r+0x1c>
 800b00a:	682b      	ldr	r3, [r5, #0]
 800b00c:	b103      	cbz	r3, 800b010 <_fstat_r+0x1c>
 800b00e:	6023      	str	r3, [r4, #0]
 800b010:	bd38      	pop	{r3, r4, r5, pc}
 800b012:	bf00      	nop
 800b014:	20005000 	.word	0x20005000

0800b018 <_isatty_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	4d06      	ldr	r5, [pc, #24]	@ (800b034 <_isatty_r+0x1c>)
 800b01c:	2300      	movs	r3, #0
 800b01e:	4604      	mov	r4, r0
 800b020:	4608      	mov	r0, r1
 800b022:	602b      	str	r3, [r5, #0]
 800b024:	f7f6 feba 	bl	8001d9c <_isatty>
 800b028:	1c43      	adds	r3, r0, #1
 800b02a:	d102      	bne.n	800b032 <_isatty_r+0x1a>
 800b02c:	682b      	ldr	r3, [r5, #0]
 800b02e:	b103      	cbz	r3, 800b032 <_isatty_r+0x1a>
 800b030:	6023      	str	r3, [r4, #0]
 800b032:	bd38      	pop	{r3, r4, r5, pc}
 800b034:	20005000 	.word	0x20005000

0800b038 <_sbrk_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4d06      	ldr	r5, [pc, #24]	@ (800b054 <_sbrk_r+0x1c>)
 800b03c:	2300      	movs	r3, #0
 800b03e:	4604      	mov	r4, r0
 800b040:	4608      	mov	r0, r1
 800b042:	602b      	str	r3, [r5, #0]
 800b044:	f7f6 fec2 	bl	8001dcc <_sbrk>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_sbrk_r+0x1a>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_sbrk_r+0x1a>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	20005000 	.word	0x20005000

0800b058 <__assert_func>:
 800b058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b05a:	4614      	mov	r4, r2
 800b05c:	461a      	mov	r2, r3
 800b05e:	4b09      	ldr	r3, [pc, #36]	@ (800b084 <__assert_func+0x2c>)
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	4605      	mov	r5, r0
 800b064:	68d8      	ldr	r0, [r3, #12]
 800b066:	b14c      	cbz	r4, 800b07c <__assert_func+0x24>
 800b068:	4b07      	ldr	r3, [pc, #28]	@ (800b088 <__assert_func+0x30>)
 800b06a:	9100      	str	r1, [sp, #0]
 800b06c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b070:	4906      	ldr	r1, [pc, #24]	@ (800b08c <__assert_func+0x34>)
 800b072:	462b      	mov	r3, r5
 800b074:	f000 f842 	bl	800b0fc <fiprintf>
 800b078:	f000 f852 	bl	800b120 <abort>
 800b07c:	4b04      	ldr	r3, [pc, #16]	@ (800b090 <__assert_func+0x38>)
 800b07e:	461c      	mov	r4, r3
 800b080:	e7f3      	b.n	800b06a <__assert_func+0x12>
 800b082:	bf00      	nop
 800b084:	2000001c 	.word	0x2000001c
 800b088:	0800b3a9 	.word	0x0800b3a9
 800b08c:	0800b3b6 	.word	0x0800b3b6
 800b090:	0800b3e4 	.word	0x0800b3e4

0800b094 <_calloc_r>:
 800b094:	b570      	push	{r4, r5, r6, lr}
 800b096:	fba1 5402 	umull	r5, r4, r1, r2
 800b09a:	b934      	cbnz	r4, 800b0aa <_calloc_r+0x16>
 800b09c:	4629      	mov	r1, r5
 800b09e:	f7ff f953 	bl	800a348 <_malloc_r>
 800b0a2:	4606      	mov	r6, r0
 800b0a4:	b928      	cbnz	r0, 800b0b2 <_calloc_r+0x1e>
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	bd70      	pop	{r4, r5, r6, pc}
 800b0aa:	220c      	movs	r2, #12
 800b0ac:	6002      	str	r2, [r0, #0]
 800b0ae:	2600      	movs	r6, #0
 800b0b0:	e7f9      	b.n	800b0a6 <_calloc_r+0x12>
 800b0b2:	462a      	mov	r2, r5
 800b0b4:	4621      	mov	r1, r4
 800b0b6:	f7fe f98f 	bl	80093d8 <memset>
 800b0ba:	e7f4      	b.n	800b0a6 <_calloc_r+0x12>

0800b0bc <__ascii_mbtowc>:
 800b0bc:	b082      	sub	sp, #8
 800b0be:	b901      	cbnz	r1, 800b0c2 <__ascii_mbtowc+0x6>
 800b0c0:	a901      	add	r1, sp, #4
 800b0c2:	b142      	cbz	r2, 800b0d6 <__ascii_mbtowc+0x1a>
 800b0c4:	b14b      	cbz	r3, 800b0da <__ascii_mbtowc+0x1e>
 800b0c6:	7813      	ldrb	r3, [r2, #0]
 800b0c8:	600b      	str	r3, [r1, #0]
 800b0ca:	7812      	ldrb	r2, [r2, #0]
 800b0cc:	1e10      	subs	r0, r2, #0
 800b0ce:	bf18      	it	ne
 800b0d0:	2001      	movne	r0, #1
 800b0d2:	b002      	add	sp, #8
 800b0d4:	4770      	bx	lr
 800b0d6:	4610      	mov	r0, r2
 800b0d8:	e7fb      	b.n	800b0d2 <__ascii_mbtowc+0x16>
 800b0da:	f06f 0001 	mvn.w	r0, #1
 800b0de:	e7f8      	b.n	800b0d2 <__ascii_mbtowc+0x16>

0800b0e0 <__ascii_wctomb>:
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	4608      	mov	r0, r1
 800b0e4:	b141      	cbz	r1, 800b0f8 <__ascii_wctomb+0x18>
 800b0e6:	2aff      	cmp	r2, #255	@ 0xff
 800b0e8:	d904      	bls.n	800b0f4 <__ascii_wctomb+0x14>
 800b0ea:	228a      	movs	r2, #138	@ 0x8a
 800b0ec:	601a      	str	r2, [r3, #0]
 800b0ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f2:	4770      	bx	lr
 800b0f4:	700a      	strb	r2, [r1, #0]
 800b0f6:	2001      	movs	r0, #1
 800b0f8:	4770      	bx	lr
	...

0800b0fc <fiprintf>:
 800b0fc:	b40e      	push	{r1, r2, r3}
 800b0fe:	b503      	push	{r0, r1, lr}
 800b100:	4601      	mov	r1, r0
 800b102:	ab03      	add	r3, sp, #12
 800b104:	4805      	ldr	r0, [pc, #20]	@ (800b11c <fiprintf+0x20>)
 800b106:	f853 2b04 	ldr.w	r2, [r3], #4
 800b10a:	6800      	ldr	r0, [r0, #0]
 800b10c:	9301      	str	r3, [sp, #4]
 800b10e:	f7ff fd4b 	bl	800aba8 <_vfiprintf_r>
 800b112:	b002      	add	sp, #8
 800b114:	f85d eb04 	ldr.w	lr, [sp], #4
 800b118:	b003      	add	sp, #12
 800b11a:	4770      	bx	lr
 800b11c:	2000001c 	.word	0x2000001c

0800b120 <abort>:
 800b120:	b508      	push	{r3, lr}
 800b122:	2006      	movs	r0, #6
 800b124:	f000 f82c 	bl	800b180 <raise>
 800b128:	2001      	movs	r0, #1
 800b12a:	f7f6 fdd7 	bl	8001cdc <_exit>

0800b12e <_raise_r>:
 800b12e:	291f      	cmp	r1, #31
 800b130:	b538      	push	{r3, r4, r5, lr}
 800b132:	4605      	mov	r5, r0
 800b134:	460c      	mov	r4, r1
 800b136:	d904      	bls.n	800b142 <_raise_r+0x14>
 800b138:	2316      	movs	r3, #22
 800b13a:	6003      	str	r3, [r0, #0]
 800b13c:	f04f 30ff 	mov.w	r0, #4294967295
 800b140:	bd38      	pop	{r3, r4, r5, pc}
 800b142:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b144:	b112      	cbz	r2, 800b14c <_raise_r+0x1e>
 800b146:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b14a:	b94b      	cbnz	r3, 800b160 <_raise_r+0x32>
 800b14c:	4628      	mov	r0, r5
 800b14e:	f000 f831 	bl	800b1b4 <_getpid_r>
 800b152:	4622      	mov	r2, r4
 800b154:	4601      	mov	r1, r0
 800b156:	4628      	mov	r0, r5
 800b158:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b15c:	f000 b818 	b.w	800b190 <_kill_r>
 800b160:	2b01      	cmp	r3, #1
 800b162:	d00a      	beq.n	800b17a <_raise_r+0x4c>
 800b164:	1c59      	adds	r1, r3, #1
 800b166:	d103      	bne.n	800b170 <_raise_r+0x42>
 800b168:	2316      	movs	r3, #22
 800b16a:	6003      	str	r3, [r0, #0]
 800b16c:	2001      	movs	r0, #1
 800b16e:	e7e7      	b.n	800b140 <_raise_r+0x12>
 800b170:	2100      	movs	r1, #0
 800b172:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b176:	4620      	mov	r0, r4
 800b178:	4798      	blx	r3
 800b17a:	2000      	movs	r0, #0
 800b17c:	e7e0      	b.n	800b140 <_raise_r+0x12>
	...

0800b180 <raise>:
 800b180:	4b02      	ldr	r3, [pc, #8]	@ (800b18c <raise+0xc>)
 800b182:	4601      	mov	r1, r0
 800b184:	6818      	ldr	r0, [r3, #0]
 800b186:	f7ff bfd2 	b.w	800b12e <_raise_r>
 800b18a:	bf00      	nop
 800b18c:	2000001c 	.word	0x2000001c

0800b190 <_kill_r>:
 800b190:	b538      	push	{r3, r4, r5, lr}
 800b192:	4d07      	ldr	r5, [pc, #28]	@ (800b1b0 <_kill_r+0x20>)
 800b194:	2300      	movs	r3, #0
 800b196:	4604      	mov	r4, r0
 800b198:	4608      	mov	r0, r1
 800b19a:	4611      	mov	r1, r2
 800b19c:	602b      	str	r3, [r5, #0]
 800b19e:	f7f6 fd8d 	bl	8001cbc <_kill>
 800b1a2:	1c43      	adds	r3, r0, #1
 800b1a4:	d102      	bne.n	800b1ac <_kill_r+0x1c>
 800b1a6:	682b      	ldr	r3, [r5, #0]
 800b1a8:	b103      	cbz	r3, 800b1ac <_kill_r+0x1c>
 800b1aa:	6023      	str	r3, [r4, #0]
 800b1ac:	bd38      	pop	{r3, r4, r5, pc}
 800b1ae:	bf00      	nop
 800b1b0:	20005000 	.word	0x20005000

0800b1b4 <_getpid_r>:
 800b1b4:	f7f6 bd7a 	b.w	8001cac <_getpid>

0800b1b8 <_init>:
 800b1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ba:	bf00      	nop
 800b1bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1be:	bc08      	pop	{r3}
 800b1c0:	469e      	mov	lr, r3
 800b1c2:	4770      	bx	lr

0800b1c4 <_fini>:
 800b1c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1c6:	bf00      	nop
 800b1c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1ca:	bc08      	pop	{r3}
 800b1cc:	469e      	mov	lr, r3
 800b1ce:	4770      	bx	lr
