{"pipreg": [[{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 1, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 0, "immediate": 125, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 29, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 2, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 1, "immediate": 252, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 28, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 0, "immediate": 125, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 29, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 3, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 2, "immediate": 5, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 5, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 1, "immediate": 252, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 28, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 0, "immediate": 125, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 29, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 4, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 3, "immediate": 8, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 8, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 2, "immediate": 5, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 5, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 1, "immediate": 252, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 28, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jal", "pc": 3, "immediate": 8, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 8, "address_c": 6, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 2, "immediate": 5, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 5, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jal", "pc": 3, "immediate": 8, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 8, "address_c": 6, "reg_id": 6, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": 20, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": 22, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": 23, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 26, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 28, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 29, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 30, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 31, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 32, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": 6, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": 20, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": 22, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": 23, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 26, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 28, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 29, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 30, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 31, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": 6, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": 20, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 17, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 16, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 17, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": 22, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": 23, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 26, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 28, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 29, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 30, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 31, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": 6, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": 20, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 8, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 9, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 7, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 8, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 9, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 16, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 12, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": "0", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 11, "immediate": 2, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 2, "address_c": 29, "reg_id": 29, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 13, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 12, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 29, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 14, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 13, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 9, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 15, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 14, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 9, "address_b": 0, "address_c": 9, "reg_id": 9, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 18, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 19, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 10, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "SB", "pc": 15, "immediate": 12, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 8, "address_b": 9, "address_c": 12, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "I", "pc": 18, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 1, "address_c": 7, "reg_id": 7, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 11, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 19, "immediate": -36, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 29, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 20, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 10, "immediate": 40, "ALU_OP": 13, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 7, "address_b": 5, "address_c": 8, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 21, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 20, "immediate": 0, "ALU_OP": 4, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 21, "address_b": 29, "address_c": 21, "reg_id": 21, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 0, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 22, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 23, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 21, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 21, "address_c": 22, "reg_id": 22, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0]}], [{"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 22, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 4, "address_b": 0, "address_c": 23, "reg_id": 23, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 24, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 25, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 26, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 23, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 22, "address_b": 23, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 24, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 4, "address_b": 8, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 25, "immediate": 12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 12, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 27, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 28, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 29, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 26, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 4, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 30, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "S", "pc": 27, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 5, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 31, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1]}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "S", "pc": 28, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": 4, "mem_write": 1, "address_a": 30, "address_b": 6, "address_c": 8, "reg_id": 8, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": true, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1], "reg_write": 0, "pc_enable": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 29, "immediate": 4, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 4, "address_b": 4, "address_c": 4, "reg_id": 4, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 6, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 30, "immediate": -1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 31, "address_c": 5, "reg_id": 5, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 2, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "jal", "pc": 31, "immediate": -104, "ALU_OP": -1, "b_SELECT": 1, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 31, "address_b": 25, "address_c": 6, "reg_id": 6, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": true, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 1, 1, 0, 1, 1, 0, 1, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 5, "immediate": 1, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 1, "address_c": 20, "reg_id": 20, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 7, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 6, "immediate": 116, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 5, "address_b": 20, "address_c": 20, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 1, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 36, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "jalr", "pc": 35, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 6, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 35, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 6, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 32, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 35, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 6, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 33, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 34, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 32, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 33, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 34, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 32, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 33, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 34, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 1, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 32, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 33, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 34, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 1, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1}, {"ins_type": "I", "pc": 32, "immediate": 8, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 1, "mem_qty": 4, "mem_write": 0, "address_a": 30, "address_b": 8, "address_c": 1, "reg_id": 1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": true, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": ["0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0"], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 35, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1]}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "I", "pc": 33, "immediate": -12, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 30, "address_b": 20, "address_c": 30, "reg_id": 30, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 1], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 4, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "jalr", "pc": 34, "immediate": 0, "ALU_OP": 0, "b_SELECT": 1, "pc_select": 0, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 1, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": true, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 5, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 1, 0, 0, 1, 1]}, {"ins_type": "SB", "pc": 4, "immediate": 128, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 4, "immediate": 128, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 36, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "SB", "pc": 4, "immediate": 128, "ALU_OP": 12, "b_SELECT": 0, "pc_select": 1, "inc_select": 1, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 1, "isFlushed": false, "isBranchInstruction": true, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": "1", "reg_write": 0, "pc_enable": 1, "RY": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 37, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 36, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 38, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 37, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 36, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": true, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 39, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1]}, {"ins_type": "R", "pc": 38, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 37, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 36, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 39, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 38, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 37, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}], [{"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "None", "pc": 0, "immediate": -1, "ALU_OP": -1, "b_SELECT": -1, "pc_select": -1, "inc_select": -1, "mem_read": -1, "mem_qty": -1, "mem_write": -1, "address_a": -1, "address_b": -1, "address_c": -1, "reg_id": -1, "branchTaken": false, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": false, "isJump": false, "isnull": true, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1}, {"ins_type": "R", "pc": 39, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": -1, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1}, {"ins_type": "R", "pc": 38, "immediate": 0, "ALU_OP": 0, "b_SELECT": 0, "pc_select": 1, "inc_select": 0, "mem_read": 0, "mem_qty": -1, "mem_write": 0, "address_a": 0, "address_b": 0, "address_c": 0, "reg_id": 0, "branchTaken": 0, "isFlushed": false, "isBranchInstruction": false, "isLoad": false, "isStore": false, "isALU": true, "isJump": false, "isnull": false, "stall": 0, "state": 1, "target_loaded": false, "enable": 0, "enable2": 1, "instruction": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1], "RA": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RB": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "RZ": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "reg_write": 1, "pc_enable": 1, "RY": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]}]], "commands": ["addi x30,x0,125", "addi x4,x0,252", "addi x5,x0,5", "jal x6,sort", "beq x0,x0,endprog", "addi x20,x0,1", "beq x5,x20,endddd", "addi x7,x0,0", "lw x8,0(x4)", "addi x21,x0,0", "bge x7,x5,endloop", "addi x29,x0,2", "sll x9,x7,x29", "add x9,x4,x9", "lw x9,0(x9)", "bge x8,x9,else", "addi x8,x9,0", "addi x21,x7,0", "addi x7,x7,1", "beq x0,x0,loop", "sll x21,x21,x29", "add x22,x4,x21", "lw x23,0(x4)", "sw x23,0(x22)", "sw x8,0(x4)", "addi x30,x30,12", "sw x4,0(x30)", "sw x5,4(x30)", "sw x6,8(x30)", "addi x4,x4,4", "addi x5,x5,-1", "jal x6,sort", "lw x1,8(x30)", "addi x30,x30,-12", "jalr x0,x1,0", "jalr x0,x6,0", "add x0,x0,x0", "add x0,x0,x0", "add x0,x0,x0", "add x0,x0,x0"], "data_hazards": [[], [], [], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [], [], [[3, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [[2, 1]], [], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [[3, 1]], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [[2, 1]], [], [], [], [], [], [], [], [], [], [[3, 1]], [], [], [], [], [], [[3, 1]], [], [], [], [], [], [[3, 1]], [], [], [], [], [], [[3, 1]], [], [], [], [], [], [], [], [], [], [], [], []], "btb_output": [-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 20, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, 20, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, 20, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 18, -1, -1, -1, -1, -1, 10, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 5, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 35, -1, -1, -1, -1, -1, -1, -1]}