
SPI_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d9c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08001f34  08001f34  00011f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f3c  08001f3c  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  08001f3c  08001f3c  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f3c  08001f3c  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f3c  08001f3c  00011f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f40  08001f40  00011f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08001f44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000028  08001f68  00020028  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08001f68  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002e3c  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000ac0  00000000  00000000  00022ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000278  00000000  00000000  00023998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000001d1  00000000  00000000  00023c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000e4cd  00000000  00000000  00023de1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00003078  00000000  00000000  000322ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00052365  00000000  00000000  00035326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000a1c  00000000  00000000  0008768c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000880a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000028 	.word	0x20000028
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001f1c 	.word	0x08001f1c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000002c 	.word	0x2000002c
 80001d4:	08001f1c 	.word	0x08001f1c

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	; 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	; 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <GPIO_Config>:
 * 			0x0		or		GPIO_PUPD_None
 * 			0x1		or		GPIO_PullUp
 * 			0x2		or		GPIO_PullDown
 */
void GPIO_Config(GPIO_Config_t *GPIO_Config, GPIO_TypeDef *Port, uint8_t Pin, uint8_t Mode, uint8_t OType, uint8_t OSpeed, uint8_t PUPD)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b085      	sub	sp, #20
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	60f8      	str	r0, [r7, #12]
 80007ac:	60b9      	str	r1, [r7, #8]
 80007ae:	4611      	mov	r1, r2
 80007b0:	461a      	mov	r2, r3
 80007b2:	460b      	mov	r3, r1
 80007b4:	71fb      	strb	r3, [r7, #7]
 80007b6:	4613      	mov	r3, r2
 80007b8:	71bb      	strb	r3, [r7, #6]
	GPIO_Config->GPIO_Pin = Pin;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	79fa      	ldrb	r2, [r7, #7]
 80007be:	701a      	strb	r2, [r3, #0]
	GPIO_Config->GPIO_Port = Port;
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	68ba      	ldr	r2, [r7, #8]
 80007c4:	609a      	str	r2, [r3, #8]
	GPIO_Config->GPIO_MODE = Mode;
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	79ba      	ldrb	r2, [r7, #6]
 80007ca:	705a      	strb	r2, [r3, #1]
	GPIO_Config->GPIO_OTYPE = OType;
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	7e3a      	ldrb	r2, [r7, #24]
 80007d0:	709a      	strb	r2, [r3, #2]
	GPIO_Config->GPIO_OSPEED = OSpeed;
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	7f3a      	ldrb	r2, [r7, #28]
 80007d6:	70da      	strb	r2, [r3, #3]
	GPIO_Config->GPIO_PUPD = PUPD;
 80007d8:	68fb      	ldr	r3, [r7, #12]
 80007da:	f897 2020 	ldrb.w	r2, [r7, #32]
 80007de:	711a      	strb	r2, [r3, #4]
}
 80007e0:	bf00      	nop
 80007e2:	3714      	adds	r7, #20
 80007e4:	46bd      	mov	sp, r7
 80007e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ea:	4770      	bx	lr

080007ec <GPIO_PeriphClck>:
 * @param	GPIOx: Defines the specific GPIO port, where x can range from A - E, or H.
 *
 * @param	state: Specifies whether to enable or disable the peripheral.
 */
void GPIO_PeriphClck(GPIO_TypeDef *GPIOx, FunctionalState state)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	460b      	mov	r3, r1
 80007f6:	70fb      	strb	r3, [r7, #3]
	if(state == ENABLE)
 80007f8:	78fb      	ldrb	r3, [r7, #3]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d135      	bne.n	800086a <GPIO_PeriphClck+0x7e>
	{
		if(GPIOx == GPIOA)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4a36      	ldr	r2, [pc, #216]	; (80008dc <GPIO_PeriphClck+0xf0>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d104      	bne.n	8000810 <GPIO_PeriphClck+0x24>
		{
			RCC_AHB1Cmd(GPIOA_Enable, ENABLE);
 8000806:	2101      	movs	r1, #1
 8000808:	2001      	movs	r0, #1
 800080a:	f000 fcd9 	bl	80011c0 <RCC_AHB1Cmd>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
		}

	}

}
 800080e:	e061      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a33      	ldr	r2, [pc, #204]	; (80008e0 <GPIO_PeriphClck+0xf4>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d104      	bne.n	8000822 <GPIO_PeriphClck+0x36>
			RCC_AHB1Cmd(GPIOB_Enable, ENABLE);
 8000818:	2101      	movs	r1, #1
 800081a:	2002      	movs	r0, #2
 800081c:	f000 fcd0 	bl	80011c0 <RCC_AHB1Cmd>
}
 8000820:	e058      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a2f      	ldr	r2, [pc, #188]	; (80008e4 <GPIO_PeriphClck+0xf8>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d104      	bne.n	8000834 <GPIO_PeriphClck+0x48>
			RCC_AHB1Cmd(GPIOC_Enable, ENABLE);
 800082a:	2101      	movs	r1, #1
 800082c:	2004      	movs	r0, #4
 800082e:	f000 fcc7 	bl	80011c0 <RCC_AHB1Cmd>
}
 8000832:	e04f      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4a2c      	ldr	r2, [pc, #176]	; (80008e8 <GPIO_PeriphClck+0xfc>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d104      	bne.n	8000846 <GPIO_PeriphClck+0x5a>
			RCC_AHB1Cmd(GPIOD_Enable, ENABLE);
 800083c:	2101      	movs	r1, #1
 800083e:	2008      	movs	r0, #8
 8000840:	f000 fcbe 	bl	80011c0 <RCC_AHB1Cmd>
}
 8000844:	e046      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a28      	ldr	r2, [pc, #160]	; (80008ec <GPIO_PeriphClck+0x100>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d104      	bne.n	8000858 <GPIO_PeriphClck+0x6c>
			RCC_AHB1Cmd(GPIOE_Enable, ENABLE);
 800084e:	2101      	movs	r1, #1
 8000850:	2010      	movs	r0, #16
 8000852:	f000 fcb5 	bl	80011c0 <RCC_AHB1Cmd>
}
 8000856:	e03d      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	4a25      	ldr	r2, [pc, #148]	; (80008f0 <GPIO_PeriphClck+0x104>)
 800085c:	4293      	cmp	r3, r2
 800085e:	d139      	bne.n	80008d4 <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, ENABLE);
 8000860:	2101      	movs	r1, #1
 8000862:	2080      	movs	r0, #128	; 0x80
 8000864:	f000 fcac 	bl	80011c0 <RCC_AHB1Cmd>
}
 8000868:	e034      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		if(GPIOx == GPIOA)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4a1b      	ldr	r2, [pc, #108]	; (80008dc <GPIO_PeriphClck+0xf0>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d104      	bne.n	800087c <GPIO_PeriphClck+0x90>
			RCC_AHB1Cmd(GPIOA_Enable, DISABLE);
 8000872:	2100      	movs	r1, #0
 8000874:	2001      	movs	r0, #1
 8000876:	f000 fca3 	bl	80011c0 <RCC_AHB1Cmd>
}
 800087a:	e02b      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOB)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a18      	ldr	r2, [pc, #96]	; (80008e0 <GPIO_PeriphClck+0xf4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d104      	bne.n	800088e <GPIO_PeriphClck+0xa2>
			RCC_AHB1Cmd(GPIOB_Enable, DISABLE);
 8000884:	2100      	movs	r1, #0
 8000886:	2002      	movs	r0, #2
 8000888:	f000 fc9a 	bl	80011c0 <RCC_AHB1Cmd>
}
 800088c:	e022      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOC)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4a14      	ldr	r2, [pc, #80]	; (80008e4 <GPIO_PeriphClck+0xf8>)
 8000892:	4293      	cmp	r3, r2
 8000894:	d104      	bne.n	80008a0 <GPIO_PeriphClck+0xb4>
			RCC_AHB1Cmd(GPIOC_Enable, DISABLE);
 8000896:	2100      	movs	r1, #0
 8000898:	2004      	movs	r0, #4
 800089a:	f000 fc91 	bl	80011c0 <RCC_AHB1Cmd>
}
 800089e:	e019      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOD)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	4a11      	ldr	r2, [pc, #68]	; (80008e8 <GPIO_PeriphClck+0xfc>)
 80008a4:	4293      	cmp	r3, r2
 80008a6:	d104      	bne.n	80008b2 <GPIO_PeriphClck+0xc6>
			RCC_AHB1Cmd(GPIOD_Enable, DISABLE);
 80008a8:	2100      	movs	r1, #0
 80008aa:	2008      	movs	r0, #8
 80008ac:	f000 fc88 	bl	80011c0 <RCC_AHB1Cmd>
}
 80008b0:	e010      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOE)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4a0d      	ldr	r2, [pc, #52]	; (80008ec <GPIO_PeriphClck+0x100>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d104      	bne.n	80008c4 <GPIO_PeriphClck+0xd8>
			RCC_AHB1Cmd(GPIOE_Enable, DISABLE);
 80008ba:	2100      	movs	r1, #0
 80008bc:	2010      	movs	r0, #16
 80008be:	f000 fc7f 	bl	80011c0 <RCC_AHB1Cmd>
}
 80008c2:	e007      	b.n	80008d4 <GPIO_PeriphClck+0xe8>
		else if(GPIOx == GPIOH)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	4a0a      	ldr	r2, [pc, #40]	; (80008f0 <GPIO_PeriphClck+0x104>)
 80008c8:	4293      	cmp	r3, r2
 80008ca:	d103      	bne.n	80008d4 <GPIO_PeriphClck+0xe8>
			RCC_AHB1Cmd(GPIOH_Enable, DISABLE);
 80008cc:	2100      	movs	r1, #0
 80008ce:	2080      	movs	r0, #128	; 0x80
 80008d0:	f000 fc76 	bl	80011c0 <RCC_AHB1Cmd>
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40020000 	.word	0x40020000
 80008e0:	40020400 	.word	0x40020400
 80008e4:	40020800 	.word	0x40020800
 80008e8:	40020c00 	.word	0x40020c00
 80008ec:	40021000 	.word	0x40021000
 80008f0:	40021c00 	.word	0x40021c00

080008f4 <GPIO_AlternateFunctionConfig>:
 * @param	alt_function: This will take in the alternate function value that the user wishes to use.
 * 			The specific alternate function values and their functions are present in the data sheet.
 * 			The inputs for this function are AF0 - AF15;
 */
void GPIO_AlternateFunctionConfig(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 80008f4:	b480      	push	{r7}
 80008f6:	b085      	sub	sp, #20
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
 80008fc:	460b      	mov	r3, r1
 80008fe:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	73fb      	strb	r3, [r7, #15]
	uint8_t alt_function_array = pin/8;
 8000906:	7bfb      	ldrb	r3, [r7, #15]
 8000908:	08db      	lsrs	r3, r3, #3
 800090a:	73bb      	strb	r3, [r7, #14]

	if(alt_function_array == 1)
 800090c:	7bbb      	ldrb	r3, [r7, #14]
 800090e:	2b01      	cmp	r3, #1
 8000910:	d102      	bne.n	8000918 <GPIO_AlternateFunctionConfig+0x24>
	{
		pin -= 8;
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	3b08      	subs	r3, #8
 8000916:	73fb      	strb	r3, [r7, #15]
	}

	GPIO_Config->GPIO_Port->AFR[alt_function_array] &= ~(AF15 << (pin * 4));
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	7bba      	ldrb	r2, [r7, #14]
 800091e:	3208      	adds	r2, #8
 8000920:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000924:	7bfb      	ldrb	r3, [r7, #15]
 8000926:	009b      	lsls	r3, r3, #2
 8000928:	220f      	movs	r2, #15
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43db      	mvns	r3, r3
 8000930:	4618      	mov	r0, r3
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	689b      	ldr	r3, [r3, #8]
 8000936:	7bba      	ldrb	r2, [r7, #14]
 8000938:	4001      	ands	r1, r0
 800093a:	3208      	adds	r2, #8
 800093c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GPIO_Config->GPIO_Port->AFR[alt_function_array] |= (alt_function << (pin * 4));
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	689b      	ldr	r3, [r3, #8]
 8000944:	7bba      	ldrb	r2, [r7, #14]
 8000946:	3208      	adds	r2, #8
 8000948:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800094c:	78fa      	ldrb	r2, [r7, #3]
 800094e:	7bfb      	ldrb	r3, [r7, #15]
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	fa02 f303 	lsl.w	r3, r2, r3
 8000956:	4618      	mov	r0, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	689b      	ldr	r3, [r3, #8]
 800095c:	7bba      	ldrb	r2, [r7, #14]
 800095e:	4301      	orrs	r1, r0
 8000960:	3208      	adds	r2, #8
 8000962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000966:	bf00      	nop
 8000968:	3714      	adds	r7, #20
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr
	...

08000974 <GPIO_Init>:
 *
 * @param	GPIO_Config: pointer to the GPIO_Config_t data structure that contains the
 * 			configuration parameters for the specific GPIO pin.
 */
void GPIO_Init(GPIO_Config_t *GPIO_Config, AFR_Config_t alt_function)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b084      	sub	sp, #16
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	460b      	mov	r3, r1
 800097e:	70fb      	strb	r3, [r7, #3]
	uint8_t pin = GPIO_Config->GPIO_Pin;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	781b      	ldrb	r3, [r3, #0]
 8000984:	73fb      	strb	r3, [r7, #15]
	uint32_t temp_variable;

	GPIO_PeriphClck(GPIO_Config->GPIO_Port, ENABLE);
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	2101      	movs	r1, #1
 800098c:	4618      	mov	r0, r3
 800098e:	f7ff ff2d 	bl	80007ec <GPIO_PeriphClck>

	if(GPIO_Config->GPIO_Pin == AllPins)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	2b10      	cmp	r3, #16
 8000998:	f040 8094 	bne.w	8000ac4 <GPIO_Init+0x150>
	{
		if(GPIO_Config->GPIO_Port == GPIOA)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	4a88      	ldr	r2, [pc, #544]	; (8000bc4 <GPIO_Init+0x250>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d112      	bne.n	80009cc <GPIO_Init+0x58>
		{
			/*Use the lock configuration to lock PA13 and PA14*/
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 80009ae:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_0_Pin13_Pin14;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	689b      	ldr	r3, [r3, #8]
 80009b4:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80009b8:	61da      	str	r2, [r3, #28]
			GPIO_Config->GPIO_Port->LCKR = LCKR_1_Pin13_Pin14;
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	f44f 32b0 	mov.w	r2, #90112	; 0x16000
 80009c2:	61da      	str	r2, [r3, #28]
			temp_variable = GPIO_Config->GPIO_Port->LCKR;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	69db      	ldr	r3, [r3, #28]
 80009ca:	60bb      	str	r3, [r7, #8]
		}

		/*Used to set each pin is AllPins is set by user*/
		for(pin = 0; pin < 16; pin++)
 80009cc:	2300      	movs	r3, #0
 80009ce:	73fb      	strb	r3, [r7, #15]
 80009d0:	e074      	b.n	8000abc <GPIO_Init+0x148>
		{
			GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	681a      	ldr	r2, [r3, #0]
 80009d8:	7bfb      	ldrb	r3, [r7, #15]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	2103      	movs	r1, #3
 80009de:	fa01 f303 	lsl.w	r3, r1, r3
 80009e2:	43db      	mvns	r3, r3
 80009e4:	4619      	mov	r1, r3
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	689b      	ldr	r3, [r3, #8]
 80009ea:	400a      	ands	r2, r1
 80009ec:	601a      	str	r2, [r3, #0]
			GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	681a      	ldr	r2, [r3, #0]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	785b      	ldrb	r3, [r3, #1]
 80009f8:	4619      	mov	r1, r3
 80009fa:	7bfb      	ldrb	r3, [r7, #15]
 80009fc:	005b      	lsls	r3, r3, #1
 80009fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000a02:	4619      	mov	r1, r3
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	689b      	ldr	r3, [r3, #8]
 8000a08:	430a      	orrs	r2, r1
 8000a0a:	601a      	str	r2, [r3, #0]

			GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	685a      	ldr	r2, [r3, #4]
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	2101      	movs	r1, #1
 8000a16:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	689b      	ldr	r3, [r3, #8]
 8000a22:	400a      	ands	r2, r1
 8000a24:	605a      	str	r2, [r3, #4]
			GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	689b      	ldr	r3, [r3, #8]
 8000a2a:	685a      	ldr	r2, [r3, #4]
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	789b      	ldrb	r3, [r3, #2]
 8000a30:	4619      	mov	r1, r3
 8000a32:	7bfb      	ldrb	r3, [r7, #15]
 8000a34:	fa01 f303 	lsl.w	r3, r1, r3
 8000a38:	4619      	mov	r1, r3
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	689b      	ldr	r3, [r3, #8]
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	605a      	str	r2, [r3, #4]

			GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	689b      	ldr	r3, [r3, #8]
 8000a46:	689a      	ldr	r2, [r3, #8]
 8000a48:	7bfb      	ldrb	r3, [r7, #15]
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a52:	43db      	mvns	r3, r3
 8000a54:	4619      	mov	r1, r3
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	400a      	ands	r2, r1
 8000a5c:	609a      	str	r2, [r3, #8]
			GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	689a      	ldr	r2, [r3, #8]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	78db      	ldrb	r3, [r3, #3]
 8000a68:	4619      	mov	r1, r3
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
 8000a6c:	005b      	lsls	r3, r3, #1
 8000a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a72:	4619      	mov	r1, r3
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689b      	ldr	r3, [r3, #8]
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	609a      	str	r2, [r3, #8]

			GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	689b      	ldr	r3, [r3, #8]
 8000a80:	68da      	ldr	r2, [r3, #12]
 8000a82:	7bfb      	ldrb	r3, [r7, #15]
 8000a84:	005b      	lsls	r3, r3, #1
 8000a86:	2103      	movs	r1, #3
 8000a88:	fa01 f303 	lsl.w	r3, r1, r3
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	4619      	mov	r1, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	400a      	ands	r2, r1
 8000a96:	60da      	str	r2, [r3, #12]
			GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	68da      	ldr	r2, [r3, #12]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	791b      	ldrb	r3, [r3, #4]
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8000aac:	4619      	mov	r1, r3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	430a      	orrs	r2, r1
 8000ab4:	60da      	str	r2, [r3, #12]
		for(pin = 0; pin < 16; pin++)
 8000ab6:	7bfb      	ldrb	r3, [r7, #15]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	73fb      	strb	r3, [r7, #15]
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	2b0f      	cmp	r3, #15
 8000ac0:	d987      	bls.n	80009d2 <GPIO_Init+0x5e>

		GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
		GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
	}

}
 8000ac2:	e07a      	b.n	8000bba <GPIO_Init+0x246>
		GPIO_Config->GPIO_Port->MODER &= ~(GPIO_Mode_Reset << (pin * 2));
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	7bfb      	ldrb	r3, [r7, #15]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	2103      	movs	r1, #3
 8000ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ad4:	43db      	mvns	r3, r3
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	400a      	ands	r2, r1
 8000ade:	601a      	str	r2, [r3, #0]
		GPIO_Config->GPIO_Port->MODER |= ((GPIO_Config->GPIO_MODE) << (pin * 2));
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	689b      	ldr	r3, [r3, #8]
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	785b      	ldrb	r3, [r3, #1]
 8000aea:	4619      	mov	r1, r3
 8000aec:	7bfb      	ldrb	r3, [r7, #15]
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	fa01 f303 	lsl.w	r3, r1, r3
 8000af4:	4619      	mov	r1, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	689b      	ldr	r3, [r3, #8]
 8000afa:	430a      	orrs	r2, r1
 8000afc:	601a      	str	r2, [r3, #0]
		if(GPIO_Config->GPIO_MODE == GPIO_AF)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	785b      	ldrb	r3, [r3, #1]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d104      	bne.n	8000b10 <GPIO_Init+0x19c>
			GPIO_AlternateFunctionConfig(GPIO_Config, alt_function);
 8000b06:	78fb      	ldrb	r3, [r7, #3]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	6878      	ldr	r0, [r7, #4]
 8000b0c:	f7ff fef2 	bl	80008f4 <GPIO_AlternateFunctionConfig>
		GPIO_Config->GPIO_Port->OTYPER &= ~(GPIO_OType_Reset << pin);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	685a      	ldr	r2, [r3, #4]
 8000b16:	7bfb      	ldrb	r3, [r7, #15]
 8000b18:	2101      	movs	r1, #1
 8000b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	4619      	mov	r1, r3
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	689b      	ldr	r3, [r3, #8]
 8000b26:	400a      	ands	r2, r1
 8000b28:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OTYPER |= ((GPIO_Config->GPIO_OTYPE) << pin);
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	689b      	ldr	r3, [r3, #8]
 8000b2e:	685a      	ldr	r2, [r3, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	789b      	ldrb	r3, [r3, #2]
 8000b34:	4619      	mov	r1, r3
 8000b36:	7bfb      	ldrb	r3, [r7, #15]
 8000b38:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	430a      	orrs	r2, r1
 8000b44:	605a      	str	r2, [r3, #4]
		GPIO_Config->GPIO_Port->OSPEEDR &= ~(GPIO_OSpeed_Reset << (pin * 2));
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	689a      	ldr	r2, [r3, #8]
 8000b4c:	7bfb      	ldrb	r3, [r7, #15]
 8000b4e:	005b      	lsls	r3, r3, #1
 8000b50:	2101      	movs	r1, #1
 8000b52:	fa01 f303 	lsl.w	r3, r1, r3
 8000b56:	43db      	mvns	r3, r3
 8000b58:	4619      	mov	r1, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	689b      	ldr	r3, [r3, #8]
 8000b5e:	400a      	ands	r2, r1
 8000b60:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->OSPEEDR |= ((GPIO_Config->GPIO_OSPEED) << (pin * 2));
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	689b      	ldr	r3, [r3, #8]
 8000b66:	689a      	ldr	r2, [r3, #8]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	78db      	ldrb	r3, [r3, #3]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	fa01 f303 	lsl.w	r3, r1, r3
 8000b76:	4619      	mov	r1, r3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	609a      	str	r2, [r3, #8]
		GPIO_Config->GPIO_Port->PUPDR &= ~(GPIO_PUPD_Reset << (pin * 2));
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	68da      	ldr	r2, [r3, #12]
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	005b      	lsls	r3, r3, #1
 8000b8a:	2103      	movs	r1, #3
 8000b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b90:	43db      	mvns	r3, r3
 8000b92:	4619      	mov	r1, r3
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	400a      	ands	r2, r1
 8000b9a:	60da      	str	r2, [r3, #12]
		GPIO_Config->GPIO_Port->PUPDR |= ((GPIO_Config->GPIO_PUPD) << (pin * 2));
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	68da      	ldr	r2, [r3, #12]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	791b      	ldrb	r3, [r3, #4]
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	fa01 f303 	lsl.w	r3, r1, r3
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	689b      	ldr	r3, [r3, #8]
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	60da      	str	r2, [r3, #12]
}
 8000bba:	bf00      	nop
 8000bbc:	3710      	adds	r7, #16
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	40020000 	.word	0x40020000

08000bc8 <SPI1_Periph_Enable>:

/*
 * @Brief SPI peripheral enabled specified for SPI1. There are 3 other functions: 1 for each SPI peripheral.
 */
void SPI1_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08a      	sub	sp, #40	; 0x28
 8000bcc:	af04      	add	r7, sp, #16
 8000bce:	6039      	str	r1, [r7, #0]
 8000bd0:	4611      	mov	r1, r2
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	71fb      	strb	r3, [r7, #7]
 8000bd8:	460b      	mov	r3, r1
 8000bda:	71bb      	strb	r3, [r7, #6]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI1_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8000be0:	79fb      	ldrb	r3, [r7, #7]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d013      	beq.n	8000c0e <SPI1_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI1_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8000be6:	79ba      	ldrb	r2, [r7, #6]
 8000be8:	f107 000c 	add.w	r0, r7, #12
 8000bec:	2301      	movs	r3, #1
 8000bee:	9302      	str	r3, [sp, #8]
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	9301      	str	r3, [sp, #4]
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	6839      	ldr	r1, [r7, #0]
 8000bfc:	f7ff fdd2 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, 0x00);
 8000c00:	f107 030c 	add.w	r3, r7, #12
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f7ff feb4 	bl	8000974 <GPIO_Init>
 8000c0c:	e012      	b.n	8000c34 <SPI1_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI1_Periph, GPIOA, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000c0e:	79ba      	ldrb	r2, [r7, #6]
 8000c10:	f107 000c 	add.w	r0, r7, #12
 8000c14:	2300      	movs	r3, #0
 8000c16:	9302      	str	r3, [sp, #8]
 8000c18:	2300      	movs	r3, #0
 8000c1a:	9301      	str	r3, [sp, #4]
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	9300      	str	r3, [sp, #0]
 8000c20:	2302      	movs	r3, #2
 8000c22:	494d      	ldr	r1, [pc, #308]	; (8000d58 <SPI1_Periph_Enable+0x190>)
 8000c24:	f7ff fdbe 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000c28:	f107 030c 	add.w	r3, r7, #12
 8000c2c:	2105      	movs	r1, #5
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fea0 	bl	8000974 <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 8000c34:	797b      	ldrb	r3, [r7, #5]
 8000c36:	2b03      	cmp	r3, #3
 8000c38:	d015      	beq.n	8000c66 <SPI1_Periph_Enable+0x9e>
 8000c3a:	2b05      	cmp	r3, #5
 8000c3c:	d127      	bne.n	8000c8e <SPI1_Periph_Enable+0xc6>
	case 5:
		GPIO_Config(&SPI1_Periph, GPIOA, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000c3e:	797a      	ldrb	r2, [r7, #5]
 8000c40:	f107 000c 	add.w	r0, r7, #12
 8000c44:	2300      	movs	r3, #0
 8000c46:	9302      	str	r3, [sp, #8]
 8000c48:	2300      	movs	r3, #0
 8000c4a:	9301      	str	r3, [sp, #4]
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	2302      	movs	r3, #2
 8000c52:	4941      	ldr	r1, [pc, #260]	; (8000d58 <SPI1_Periph_Enable+0x190>)
 8000c54:	f7ff fda6 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	2105      	movs	r1, #5
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff fe88 	bl	8000974 <GPIO_Init>
		break;
 8000c64:	e013      	b.n	8000c8e <SPI1_Periph_Enable+0xc6>
	case 3:
		GPIO_Config(&SPI1_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000c66:	797a      	ldrb	r2, [r7, #5]
 8000c68:	f107 000c 	add.w	r0, r7, #12
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	9302      	str	r3, [sp, #8]
 8000c70:	2300      	movs	r3, #0
 8000c72:	9301      	str	r3, [sp, #4]
 8000c74:	2300      	movs	r3, #0
 8000c76:	9300      	str	r3, [sp, #0]
 8000c78:	2302      	movs	r3, #2
 8000c7a:	4938      	ldr	r1, [pc, #224]	; (8000d5c <SPI1_Periph_Enable+0x194>)
 8000c7c:	f7ff fd92 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000c80:	f107 030c 	add.w	r3, r7, #12
 8000c84:	2105      	movs	r1, #5
 8000c86:	4618      	mov	r0, r3
 8000c88:	f7ff fe74 	bl	8000974 <GPIO_Init>
		break;
 8000c8c:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 8000c8e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000c92:	2b04      	cmp	r3, #4
 8000c94:	d016      	beq.n	8000cc4 <SPI1_Periph_Enable+0xfc>
 8000c96:	2b06      	cmp	r3, #6
 8000c98:	d129      	bne.n	8000cee <SPI1_Periph_Enable+0x126>
	case 6:
		GPIO_Config(&SPI1_Periph, GPIOA, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000c9a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000c9e:	f107 000c 	add.w	r0, r7, #12
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	9302      	str	r3, [sp, #8]
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	9301      	str	r3, [sp, #4]
 8000caa:	2300      	movs	r3, #0
 8000cac:	9300      	str	r3, [sp, #0]
 8000cae:	2302      	movs	r3, #2
 8000cb0:	4929      	ldr	r1, [pc, #164]	; (8000d58 <SPI1_Periph_Enable+0x190>)
 8000cb2:	f7ff fd77 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	2105      	movs	r1, #5
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fe59 	bl	8000974 <GPIO_Init>
		break;
 8000cc2:	e014      	b.n	8000cee <SPI1_Periph_Enable+0x126>
	case 4:
		GPIO_Config(&SPI1_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000cc4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000cc8:	f107 000c 	add.w	r0, r7, #12
 8000ccc:	2300      	movs	r3, #0
 8000cce:	9302      	str	r3, [sp, #8]
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	9301      	str	r3, [sp, #4]
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	9300      	str	r3, [sp, #0]
 8000cd8:	2302      	movs	r3, #2
 8000cda:	4920      	ldr	r1, [pc, #128]	; (8000d5c <SPI1_Periph_Enable+0x194>)
 8000cdc:	f7ff fd62 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000ce0:	f107 030c 	add.w	r3, r7, #12
 8000ce4:	2105      	movs	r1, #5
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fe44 	bl	8000974 <GPIO_Init>
		break;
 8000cec:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 8000cee:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000cf2:	2b05      	cmp	r3, #5
 8000cf4:	d016      	beq.n	8000d24 <SPI1_Periph_Enable+0x15c>
 8000cf6:	2b07      	cmp	r3, #7
 8000cf8:	d129      	bne.n	8000d4e <SPI1_Periph_Enable+0x186>
	case 7:
		GPIO_Config(&SPI1_Periph, GPIOA, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000cfa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000cfe:	f107 000c 	add.w	r0, r7, #12
 8000d02:	2300      	movs	r3, #0
 8000d04:	9302      	str	r3, [sp, #8]
 8000d06:	2300      	movs	r3, #0
 8000d08:	9301      	str	r3, [sp, #4]
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	9300      	str	r3, [sp, #0]
 8000d0e:	2302      	movs	r3, #2
 8000d10:	4911      	ldr	r1, [pc, #68]	; (8000d58 <SPI1_Periph_Enable+0x190>)
 8000d12:	f7ff fd47 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000d16:	f107 030c 	add.w	r3, r7, #12
 8000d1a:	2105      	movs	r1, #5
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f7ff fe29 	bl	8000974 <GPIO_Init>
		break;
 8000d22:	e014      	b.n	8000d4e <SPI1_Periph_Enable+0x186>
	case 5:
		GPIO_Config(&SPI1_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000d24:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d28:	f107 000c 	add.w	r0, r7, #12
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	9302      	str	r3, [sp, #8]
 8000d30:	2300      	movs	r3, #0
 8000d32:	9301      	str	r3, [sp, #4]
 8000d34:	2300      	movs	r3, #0
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	2302      	movs	r3, #2
 8000d3a:	4908      	ldr	r1, [pc, #32]	; (8000d5c <SPI1_Periph_Enable+0x194>)
 8000d3c:	f7ff fd32 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI1_Periph, AF5);
 8000d40:	f107 030c 	add.w	r3, r7, #12
 8000d44:	2105      	movs	r1, #5
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fe14 	bl	8000974 <GPIO_Init>
		break;
 8000d4c:	bf00      	nop
	}
}
 8000d4e:	bf00      	nop
 8000d50:	3718      	adds	r7, #24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	40020000 	.word	0x40020000
 8000d5c:	40020400 	.word	0x40020400

08000d60 <SPI2_Periph_Enable>:

void SPI2_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b08a      	sub	sp, #40	; 0x28
 8000d64:	af04      	add	r7, sp, #16
 8000d66:	6039      	str	r1, [r7, #0]
 8000d68:	4611      	mov	r1, r2
 8000d6a:	461a      	mov	r2, r3
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	71fb      	strb	r3, [r7, #7]
 8000d70:	460b      	mov	r3, r1
 8000d72:	71bb      	strb	r3, [r7, #6]
 8000d74:	4613      	mov	r3, r2
 8000d76:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI2_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8000d78:	79fb      	ldrb	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d013      	beq.n	8000da6 <SPI2_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI2_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8000d7e:	79ba      	ldrb	r2, [r7, #6]
 8000d80:	f107 000c 	add.w	r0, r7, #12
 8000d84:	2301      	movs	r3, #1
 8000d86:	9302      	str	r3, [sp, #8]
 8000d88:	2300      	movs	r3, #0
 8000d8a:	9301      	str	r3, [sp, #4]
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	9300      	str	r3, [sp, #0]
 8000d90:	2301      	movs	r3, #1
 8000d92:	6839      	ldr	r1, [r7, #0]
 8000d94:	f7ff fd06 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, 0x00);
 8000d98:	f107 030c 	add.w	r3, r7, #12
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff fde8 	bl	8000974 <GPIO_Init>
 8000da4:	e012      	b.n	8000dcc <SPI2_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI2_Periph, GPIOB, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000da6:	79ba      	ldrb	r2, [r7, #6]
 8000da8:	f107 000c 	add.w	r0, r7, #12
 8000dac:	2300      	movs	r3, #0
 8000dae:	9302      	str	r3, [sp, #8]
 8000db0:	2300      	movs	r3, #0
 8000db2:	9301      	str	r3, [sp, #4]
 8000db4:	2300      	movs	r3, #0
 8000db6:	9300      	str	r3, [sp, #0]
 8000db8:	2302      	movs	r3, #2
 8000dba:	494d      	ldr	r1, [pc, #308]	; (8000ef0 <SPI2_Periph_Enable+0x190>)
 8000dbc:	f7ff fcf2 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2105      	movs	r1, #5
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff fdd4 	bl	8000974 <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 8000dcc:	797b      	ldrb	r3, [r7, #5]
 8000dce:	2b03      	cmp	r3, #3
 8000dd0:	d113      	bne.n	8000dfa <SPI2_Periph_Enable+0x9a>
	case 3:
		GPIO_Config(&SPI2_Periph, GPIOD, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000dd2:	797a      	ldrb	r2, [r7, #5]
 8000dd4:	f107 000c 	add.w	r0, r7, #12
 8000dd8:	2300      	movs	r3, #0
 8000dda:	9302      	str	r3, [sp, #8]
 8000ddc:	2300      	movs	r3, #0
 8000dde:	9301      	str	r3, [sp, #4]
 8000de0:	2300      	movs	r3, #0
 8000de2:	9300      	str	r3, [sp, #0]
 8000de4:	2302      	movs	r3, #2
 8000de6:	4943      	ldr	r1, [pc, #268]	; (8000ef4 <SPI2_Periph_Enable+0x194>)
 8000de8:	f7ff fcdc 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000dec:	f107 030c 	add.w	r3, r7, #12
 8000df0:	2105      	movs	r1, #5
 8000df2:	4618      	mov	r0, r3
 8000df4:	f7ff fdbe 	bl	8000974 <GPIO_Init>
		break;
 8000df8:	e013      	b.n	8000e22 <SPI2_Periph_Enable+0xc2>
	default:
		GPIO_Config(&SPI2_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000dfa:	797a      	ldrb	r2, [r7, #5]
 8000dfc:	f107 000c 	add.w	r0, r7, #12
 8000e00:	2300      	movs	r3, #0
 8000e02:	9302      	str	r3, [sp, #8]
 8000e04:	2300      	movs	r3, #0
 8000e06:	9301      	str	r3, [sp, #4]
 8000e08:	2300      	movs	r3, #0
 8000e0a:	9300      	str	r3, [sp, #0]
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	4938      	ldr	r1, [pc, #224]	; (8000ef0 <SPI2_Periph_Enable+0x190>)
 8000e10:	f7ff fcc8 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	2105      	movs	r1, #5
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fdaa 	bl	8000974 <GPIO_Init>
		break;
 8000e20:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 8000e22:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d002      	beq.n	8000e30 <SPI2_Periph_Enable+0xd0>
 8000e2a:	2b0e      	cmp	r3, #14
 8000e2c:	d015      	beq.n	8000e5a <SPI2_Periph_Enable+0xfa>
 8000e2e:	e029      	b.n	8000e84 <SPI2_Periph_Enable+0x124>
	case 2:
		GPIO_Config(&SPI2_Periph, GPIOC, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000e30:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000e34:	f107 000c 	add.w	r0, r7, #12
 8000e38:	2300      	movs	r3, #0
 8000e3a:	9302      	str	r3, [sp, #8]
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	9301      	str	r3, [sp, #4]
 8000e40:	2300      	movs	r3, #0
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	2302      	movs	r3, #2
 8000e46:	492c      	ldr	r1, [pc, #176]	; (8000ef8 <SPI2_Periph_Enable+0x198>)
 8000e48:	f7ff fcac 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	2105      	movs	r1, #5
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fd8e 	bl	8000974 <GPIO_Init>
		break;
 8000e58:	e014      	b.n	8000e84 <SPI2_Periph_Enable+0x124>
	case 14:
		GPIO_Config(&SPI2_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000e5a:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000e5e:	f107 000c 	add.w	r0, r7, #12
 8000e62:	2300      	movs	r3, #0
 8000e64:	9302      	str	r3, [sp, #8]
 8000e66:	2300      	movs	r3, #0
 8000e68:	9301      	str	r3, [sp, #4]
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	9300      	str	r3, [sp, #0]
 8000e6e:	2302      	movs	r3, #2
 8000e70:	491f      	ldr	r1, [pc, #124]	; (8000ef0 <SPI2_Periph_Enable+0x190>)
 8000e72:	f7ff fc97 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000e76:	f107 030c 	add.w	r3, r7, #12
 8000e7a:	2105      	movs	r1, #5
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fd79 	bl	8000974 <GPIO_Init>
		break;
 8000e82:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 8000e84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e88:	2b03      	cmp	r3, #3
 8000e8a:	d002      	beq.n	8000e92 <SPI2_Periph_Enable+0x132>
 8000e8c:	2b0f      	cmp	r3, #15
 8000e8e:	d015      	beq.n	8000ebc <SPI2_Periph_Enable+0x15c>
	case 15:
		GPIO_Config(&SPI2_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
		GPIO_Init(&SPI2_Periph, AF5);
		break;
	}
}
 8000e90:	e029      	b.n	8000ee6 <SPI2_Periph_Enable+0x186>
		GPIO_Config(&SPI2_Periph, GPIOC, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000e92:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000e96:	f107 000c 	add.w	r0, r7, #12
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	9302      	str	r3, [sp, #8]
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	9301      	str	r3, [sp, #4]
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	9300      	str	r3, [sp, #0]
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	4913      	ldr	r1, [pc, #76]	; (8000ef8 <SPI2_Periph_Enable+0x198>)
 8000eaa:	f7ff fc7b 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000eae:	f107 030c 	add.w	r3, r7, #12
 8000eb2:	2105      	movs	r1, #5
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f7ff fd5d 	bl	8000974 <GPIO_Init>
		break;
 8000eba:	e014      	b.n	8000ee6 <SPI2_Periph_Enable+0x186>
		GPIO_Config(&SPI2_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000ebc:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000ec0:	f107 000c 	add.w	r0, r7, #12
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	9302      	str	r3, [sp, #8]
 8000ec8:	2300      	movs	r3, #0
 8000eca:	9301      	str	r3, [sp, #4]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	4907      	ldr	r1, [pc, #28]	; (8000ef0 <SPI2_Periph_Enable+0x190>)
 8000ed4:	f7ff fc66 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI2_Periph, AF5);
 8000ed8:	f107 030c 	add.w	r3, r7, #12
 8000edc:	2105      	movs	r1, #5
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f7ff fd48 	bl	8000974 <GPIO_Init>
		break;
 8000ee4:	bf00      	nop
}
 8000ee6:	bf00      	nop
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40020400 	.word	0x40020400
 8000ef4:	40020c00 	.word	0x40020c00
 8000ef8:	40020800 	.word	0x40020800

08000efc <SPI3_Periph_Enable>:

void SPI3_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	6039      	str	r1, [r7, #0]
 8000f04:	4611      	mov	r1, r2
 8000f06:	461a      	mov	r2, r3
 8000f08:	4603      	mov	r3, r0
 8000f0a:	71fb      	strb	r3, [r7, #7]
 8000f0c:	460b      	mov	r3, r1
 8000f0e:	71bb      	strb	r3, [r7, #6]
 8000f10:	4613      	mov	r3, r2
 8000f12:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI3_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d013      	beq.n	8000f42 <SPI3_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI3_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 8000f1a:	79ba      	ldrb	r2, [r7, #6]
 8000f1c:	f107 000c 	add.w	r0, r7, #12
 8000f20:	2301      	movs	r3, #1
 8000f22:	9302      	str	r3, [sp, #8]
 8000f24:	2300      	movs	r3, #0
 8000f26:	9301      	str	r3, [sp, #4]
 8000f28:	2300      	movs	r3, #0
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	6839      	ldr	r1, [r7, #0]
 8000f30:	f7ff fc38 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, 0x00);
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	2100      	movs	r1, #0
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f7ff fd1a 	bl	8000974 <GPIO_Init>
 8000f40:	e012      	b.n	8000f68 <SPI3_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI3_Periph, GPIOA, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000f42:	79ba      	ldrb	r2, [r7, #6]
 8000f44:	f107 000c 	add.w	r0, r7, #12
 8000f48:	2300      	movs	r3, #0
 8000f4a:	9302      	str	r3, [sp, #8]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	9301      	str	r3, [sp, #4]
 8000f50:	2300      	movs	r3, #0
 8000f52:	9300      	str	r3, [sp, #0]
 8000f54:	2302      	movs	r3, #2
 8000f56:	495a      	ldr	r1, [pc, #360]	; (80010c0 <SPI3_Periph_Enable+0x1c4>)
 8000f58:	f7ff fc24 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8000f5c:	f107 030c 	add.w	r3, r7, #12
 8000f60:	2106      	movs	r1, #6
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fd06 	bl	8000974 <GPIO_Init>
	}

	//Configure the SPI clock pin
	switch(clk_pin){
 8000f68:	797b      	ldrb	r3, [r7, #5]
 8000f6a:	2b03      	cmp	r3, #3
 8000f6c:	d015      	beq.n	8000f9a <SPI3_Periph_Enable+0x9e>
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d127      	bne.n	8000fc2 <SPI3_Periph_Enable+0xc6>
	case 10:
		GPIO_Config(&SPI3_Periph, GPIOC, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000f72:	797a      	ldrb	r2, [r7, #5]
 8000f74:	f107 000c 	add.w	r0, r7, #12
 8000f78:	2300      	movs	r3, #0
 8000f7a:	9302      	str	r3, [sp, #8]
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	9301      	str	r3, [sp, #4]
 8000f80:	2300      	movs	r3, #0
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	2302      	movs	r3, #2
 8000f86:	494f      	ldr	r1, [pc, #316]	; (80010c4 <SPI3_Periph_Enable+0x1c8>)
 8000f88:	f7ff fc0c 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	2106      	movs	r1, #6
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fcee 	bl	8000974 <GPIO_Init>
		break;
 8000f98:	e013      	b.n	8000fc2 <SPI3_Periph_Enable+0xc6>
	case 3:
		GPIO_Config(&SPI3_Periph, GPIOB, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000f9a:	797a      	ldrb	r2, [r7, #5]
 8000f9c:	f107 000c 	add.w	r0, r7, #12
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	9302      	str	r3, [sp, #8]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	9301      	str	r3, [sp, #4]
 8000fa8:	2300      	movs	r3, #0
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2302      	movs	r3, #2
 8000fae:	4946      	ldr	r1, [pc, #280]	; (80010c8 <SPI3_Periph_Enable+0x1cc>)
 8000fb0:	f7ff fbf8 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	2106      	movs	r1, #6
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fcda 	bl	8000974 <GPIO_Init>
		break;
 8000fc0:	bf00      	nop
	}

	//Conigure MISO pin
	switch(miso_pin){
 8000fc2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	d016      	beq.n	8000ff8 <SPI3_Periph_Enable+0xfc>
 8000fca:	2b0b      	cmp	r3, #11
 8000fcc:	d129      	bne.n	8001022 <SPI3_Periph_Enable+0x126>
	case 11:
		GPIO_Config(&SPI3_Periph, GPIOC, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000fce:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000fd2:	f107 000c 	add.w	r0, r7, #12
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	9302      	str	r3, [sp, #8]
 8000fda:	2300      	movs	r3, #0
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	2300      	movs	r3, #0
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	4937      	ldr	r1, [pc, #220]	; (80010c4 <SPI3_Periph_Enable+0x1c8>)
 8000fe6:	f7ff fbdd 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	2106      	movs	r1, #6
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fcbf 	bl	8000974 <GPIO_Init>
		break;
 8000ff6:	e014      	b.n	8001022 <SPI3_Periph_Enable+0x126>
	case 4:
		GPIO_Config(&SPI3_Periph, GPIOB, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8000ff8:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000ffc:	f107 000c 	add.w	r0, r7, #12
 8001000:	2300      	movs	r3, #0
 8001002:	9302      	str	r3, [sp, #8]
 8001004:	2300      	movs	r3, #0
 8001006:	9301      	str	r3, [sp, #4]
 8001008:	2300      	movs	r3, #0
 800100a:	9300      	str	r3, [sp, #0]
 800100c:	2302      	movs	r3, #2
 800100e:	492e      	ldr	r1, [pc, #184]	; (80010c8 <SPI3_Periph_Enable+0x1cc>)
 8001010:	f7ff fbc8 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	2106      	movs	r1, #6
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fcaa 	bl	8000974 <GPIO_Init>
		break;
 8001020:	bf00      	nop
	}

	//Configure MOSI pin
	switch(mosi_pin){
 8001022:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001026:	2b0c      	cmp	r3, #12
 8001028:	d006      	beq.n	8001038 <SPI3_Periph_Enable+0x13c>
 800102a:	2b0c      	cmp	r3, #12
 800102c:	dc43      	bgt.n	80010b6 <SPI3_Periph_Enable+0x1ba>
 800102e:	2b05      	cmp	r3, #5
 8001030:	d017      	beq.n	8001062 <SPI3_Periph_Enable+0x166>
 8001032:	2b06      	cmp	r3, #6
 8001034:	d02a      	beq.n	800108c <SPI3_Periph_Enable+0x190>
		break;
	case 6:
		GPIO_Config(&SPI3_Periph, GPIOD, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
		GPIO_Init(&SPI3_Periph, AF5);
	}
}
 8001036:	e03e      	b.n	80010b6 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOC, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001038:	f897 2020 	ldrb.w	r2, [r7, #32]
 800103c:	f107 000c 	add.w	r0, r7, #12
 8001040:	2300      	movs	r3, #0
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	2300      	movs	r3, #0
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	2300      	movs	r3, #0
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2302      	movs	r3, #2
 800104e:	491d      	ldr	r1, [pc, #116]	; (80010c4 <SPI3_Periph_Enable+0x1c8>)
 8001050:	f7ff fba8 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 8001054:	f107 030c 	add.w	r3, r7, #12
 8001058:	2106      	movs	r1, #6
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fc8a 	bl	8000974 <GPIO_Init>
		break;
 8001060:	e029      	b.n	80010b6 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOB, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001062:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001066:	f107 000c 	add.w	r0, r7, #12
 800106a:	2300      	movs	r3, #0
 800106c:	9302      	str	r3, [sp, #8]
 800106e:	2300      	movs	r3, #0
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	2300      	movs	r3, #0
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2302      	movs	r3, #2
 8001078:	4913      	ldr	r1, [pc, #76]	; (80010c8 <SPI3_Periph_Enable+0x1cc>)
 800107a:	f7ff fb93 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF6);
 800107e:	f107 030c 	add.w	r3, r7, #12
 8001082:	2106      	movs	r1, #6
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fc75 	bl	8000974 <GPIO_Init>
		break;
 800108a:	e014      	b.n	80010b6 <SPI3_Periph_Enable+0x1ba>
		GPIO_Config(&SPI3_Periph, GPIOD, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800108c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001090:	f107 000c 	add.w	r0, r7, #12
 8001094:	2300      	movs	r3, #0
 8001096:	9302      	str	r3, [sp, #8]
 8001098:	2300      	movs	r3, #0
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	2300      	movs	r3, #0
 800109e:	9300      	str	r3, [sp, #0]
 80010a0:	2302      	movs	r3, #2
 80010a2:	490a      	ldr	r1, [pc, #40]	; (80010cc <SPI3_Periph_Enable+0x1d0>)
 80010a4:	f7ff fb7e 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI3_Periph, AF5);
 80010a8:	f107 030c 	add.w	r3, r7, #12
 80010ac:	2105      	movs	r1, #5
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fc60 	bl	8000974 <GPIO_Init>
}
 80010b4:	e7ff      	b.n	80010b6 <SPI3_Periph_Enable+0x1ba>
 80010b6:	bf00      	nop
 80010b8:	3718      	adds	r7, #24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	40020000 	.word	0x40020000
 80010c4:	40020800 	.word	0x40020800
 80010c8:	40020400 	.word	0x40020400
 80010cc:	40020c00 	.word	0x40020c00

080010d0 <SPI4_Periph_Enable>:

void SPI4_Periph_Enable(uint8_t ssm_enabled, GPIO_TypeDef *GPIOx, uint8_t cs_pin, uint8_t clk_pin, uint8_t mosi_pin, uint8_t miso_pin)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08a      	sub	sp, #40	; 0x28
 80010d4:	af04      	add	r7, sp, #16
 80010d6:	6039      	str	r1, [r7, #0]
 80010d8:	4611      	mov	r1, r2
 80010da:	461a      	mov	r2, r3
 80010dc:	4603      	mov	r3, r0
 80010de:	71fb      	strb	r3, [r7, #7]
 80010e0:	460b      	mov	r3, r1
 80010e2:	71bb      	strb	r3, [r7, #6]
 80010e4:	4613      	mov	r3, r2
 80010e6:	717b      	strb	r3, [r7, #5]
	GPIO_Config_t SPI4_Periph;

	//Check if SSM bit is enabled
	if(ssm_enabled)
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d013      	beq.n	8001116 <SPI4_Periph_Enable+0x46>
	{
		//Config the specified pin and port for the chip select
		GPIO_Config(&SPI4_Periph, GPIOx, cs_pin, GPIO_Output, GPIO_PushPull, GPIO_LowSpeed, GPIO_PullUp);
 80010ee:	79ba      	ldrb	r2, [r7, #6]
 80010f0:	f107 000c 	add.w	r0, r7, #12
 80010f4:	2301      	movs	r3, #1
 80010f6:	9302      	str	r3, [sp, #8]
 80010f8:	2300      	movs	r3, #0
 80010fa:	9301      	str	r3, [sp, #4]
 80010fc:	2300      	movs	r3, #0
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2301      	movs	r3, #1
 8001102:	6839      	ldr	r1, [r7, #0]
 8001104:	f7ff fb4e 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI4_Periph, 0x00);
 8001108:	f107 030c 	add.w	r3, r7, #12
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fc30 	bl	8000974 <GPIO_Init>
 8001114:	e012      	b.n	800113c <SPI4_Periph_Enable+0x6c>
	}
	//If SSOE is enabled
	else
	{
		//Configure the NSS pin for alternate function
		GPIO_Config(&SPI4_Periph, GPIOE, cs_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001116:	79ba      	ldrb	r2, [r7, #6]
 8001118:	f107 000c 	add.w	r0, r7, #12
 800111c:	2300      	movs	r3, #0
 800111e:	9302      	str	r3, [sp, #8]
 8001120:	2300      	movs	r3, #0
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	2300      	movs	r3, #0
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2302      	movs	r3, #2
 800112a:	4924      	ldr	r1, [pc, #144]	; (80011bc <SPI4_Periph_Enable+0xec>)
 800112c:	f7ff fb3a 	bl	80007a4 <GPIO_Config>
		GPIO_Init(&SPI4_Periph, AF5);
 8001130:	f107 030c 	add.w	r3, r7, #12
 8001134:	2105      	movs	r1, #5
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fc1c 	bl	8000974 <GPIO_Init>
	}

	//Configure the SPI clock pin
	GPIO_Config(&SPI4_Periph, GPIOE, clk_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800113c:	797a      	ldrb	r2, [r7, #5]
 800113e:	f107 000c 	add.w	r0, r7, #12
 8001142:	2300      	movs	r3, #0
 8001144:	9302      	str	r3, [sp, #8]
 8001146:	2300      	movs	r3, #0
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	2300      	movs	r3, #0
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2302      	movs	r3, #2
 8001150:	491a      	ldr	r1, [pc, #104]	; (80011bc <SPI4_Periph_Enable+0xec>)
 8001152:	f7ff fb27 	bl	80007a4 <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 8001156:	f107 030c 	add.w	r3, r7, #12
 800115a:	2105      	movs	r1, #5
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fc09 	bl	8000974 <GPIO_Init>

	//Configure MISO Pin
	GPIO_Config(&SPI4_Periph, GPIOE, miso_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 8001162:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001166:	f107 000c 	add.w	r0, r7, #12
 800116a:	2300      	movs	r3, #0
 800116c:	9302      	str	r3, [sp, #8]
 800116e:	2300      	movs	r3, #0
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	2300      	movs	r3, #0
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2302      	movs	r3, #2
 8001178:	4910      	ldr	r1, [pc, #64]	; (80011bc <SPI4_Periph_Enable+0xec>)
 800117a:	f7ff fb13 	bl	80007a4 <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 800117e:	f107 030c 	add.w	r3, r7, #12
 8001182:	2105      	movs	r1, #5
 8001184:	4618      	mov	r0, r3
 8001186:	f7ff fbf5 	bl	8000974 <GPIO_Init>

	//Configure MOSI pin
	GPIO_Config(&SPI4_Periph, GPIOE, mosi_pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 800118a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800118e:	f107 000c 	add.w	r0, r7, #12
 8001192:	2300      	movs	r3, #0
 8001194:	9302      	str	r3, [sp, #8]
 8001196:	2300      	movs	r3, #0
 8001198:	9301      	str	r3, [sp, #4]
 800119a:	2300      	movs	r3, #0
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2302      	movs	r3, #2
 80011a0:	4906      	ldr	r1, [pc, #24]	; (80011bc <SPI4_Periph_Enable+0xec>)
 80011a2:	f7ff faff 	bl	80007a4 <GPIO_Config>
	GPIO_Init(&SPI4_Periph, AF5);
 80011a6:	f107 030c 	add.w	r3, r7, #12
 80011aa:	2105      	movs	r1, #5
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fbe1 	bl	8000974 <GPIO_Init>

}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40021000 	.word	0x40021000

080011c0 <RCC_AHB1Cmd>:
 * @param	AHB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_AHB1Cmd(uint32_t AHB1_Periph, FunctionalState State)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 80011cc:	78fb      	ldrb	r3, [r7, #3]
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d106      	bne.n	80011e0 <RCC_AHB1Cmd+0x20>
	{
		RCC->AHB1ENR |= AHB1_Periph;
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <RCC_AHB1Cmd+0x3c>)
 80011d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011d6:	4909      	ldr	r1, [pc, #36]	; (80011fc <RCC_AHB1Cmd+0x3c>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	4313      	orrs	r3, r2
 80011dc:	630b      	str	r3, [r1, #48]	; 0x30

	else
	{
		RCC->AHB1ENR &= ~AHB1_Periph;
	}
}
 80011de:	e006      	b.n	80011ee <RCC_AHB1Cmd+0x2e>
		RCC->AHB1ENR &= ~AHB1_Periph;
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <RCC_AHB1Cmd+0x3c>)
 80011e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	4904      	ldr	r1, [pc, #16]	; (80011fc <RCC_AHB1Cmd+0x3c>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	630b      	str	r3, [r1, #48]	; 0x30
}
 80011ee:	bf00      	nop
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	40023800 	.word	0x40023800

08001200 <RCC_APB1Cmd>:
 * @param	APB1_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB1Cmd(uint32_t APB1_Periph, FunctionalState State)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d106      	bne.n	8001220 <RCC_APB1Cmd+0x20>
	{
		RCC->APB1ENR |= APB1_Periph;
 8001212:	4b0a      	ldr	r3, [pc, #40]	; (800123c <RCC_APB1Cmd+0x3c>)
 8001214:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001216:	4909      	ldr	r1, [pc, #36]	; (800123c <RCC_APB1Cmd+0x3c>)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4313      	orrs	r3, r2
 800121c:	640b      	str	r3, [r1, #64]	; 0x40

	else
	{
		RCC->APB1ENR &= ~APB1_Periph;
	}
}
 800121e:	e006      	b.n	800122e <RCC_APB1Cmd+0x2e>
		RCC->APB1ENR &= ~APB1_Periph;
 8001220:	4b06      	ldr	r3, [pc, #24]	; (800123c <RCC_APB1Cmd+0x3c>)
 8001222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	43db      	mvns	r3, r3
 8001228:	4904      	ldr	r1, [pc, #16]	; (800123c <RCC_APB1Cmd+0x3c>)
 800122a:	4013      	ands	r3, r2
 800122c:	640b      	str	r3, [r1, #64]	; 0x40
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	40023800 	.word	0x40023800

08001240 <RCC_APB2Cmd>:
 * @param	APB2_Periph: Specific peripheral selected by the user (GPIOx, SPIx, I2Cx etc)
 *
 * @param	State: Specifies whether to enable or disable the peripheral.
 */
void RCC_APB2Cmd(uint32_t APB2_Periph, FunctionalState State)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 800124c:	78fb      	ldrb	r3, [r7, #3]
 800124e:	2b01      	cmp	r3, #1
 8001250:	d106      	bne.n	8001260 <RCC_APB2Cmd+0x20>
	{
		RCC->APB2ENR |= APB2_Periph;
 8001252:	4b0a      	ldr	r3, [pc, #40]	; (800127c <RCC_APB2Cmd+0x3c>)
 8001254:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001256:	4909      	ldr	r1, [pc, #36]	; (800127c <RCC_APB2Cmd+0x3c>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4313      	orrs	r3, r2
 800125c:	644b      	str	r3, [r1, #68]	; 0x44

	else
	{
		RCC->APB2ENR &= ~APB2_Periph;
	}
}
 800125e:	e006      	b.n	800126e <RCC_APB2Cmd+0x2e>
		RCC->APB2ENR &= ~APB2_Periph;
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <RCC_APB2Cmd+0x3c>)
 8001262:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	43db      	mvns	r3, r3
 8001268:	4904      	ldr	r1, [pc, #16]	; (800127c <RCC_APB2Cmd+0x3c>)
 800126a:	4013      	ands	r3, r2
 800126c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800

08001280 <RCC_GetClockFreq>:
 *
 * @param	ClockSource: Points to the ClockSource data structure which contains the varibales to hold
 * 			the frequencies of the SYSCLCK, HCLCK, PCLCK1, PCLCK2.
 */
void RCC_GetClockFreq(RCC_ClockFrequency_t *ClockSource)
{
 8001280:	b480      	push	{r7}
 8001282:	b08b      	sub	sp, #44	; 0x2c
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
	uint32_t pll_Value = 0, plln = 0, pllm = 2, pllp = 2, pll_src = 0, pll_fvco = 0;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
 800128c:	2300      	movs	r3, #0
 800128e:	61fb      	str	r3, [r7, #28]
 8001290:	2302      	movs	r3, #2
 8001292:	61bb      	str	r3, [r7, #24]
 8001294:	2302      	movs	r3, #2
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	2300      	movs	r3, #0
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
 800129c:	2300      	movs	r3, #0
 800129e:	613b      	str	r3, [r7, #16]

	uint32_t temp_variable, prescaler;

	/*Determine the clock source for the SYSCLCK*/
	if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x0)
 80012a0:	4b43      	ldr	r3, [pc, #268]	; (80013b0 <RCC_GetClockFreq+0x130>)
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	f003 0303 	and.w	r3, r3, #3
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d103      	bne.n	80012b6 <RCC_GetClockFreq+0x36>
	{
		ClockSource->SYSCLCK = HSI_Value;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a40      	ldr	r2, [pc, #256]	; (80013b4 <RCC_GetClockFreq+0x134>)
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	e03f      	b.n	8001336 <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x1)
 80012b6:	4b3e      	ldr	r3, [pc, #248]	; (80013b0 <RCC_GetClockFreq+0x130>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	089b      	lsrs	r3, r3, #2
 80012bc:	f003 0303 	and.w	r3, r3, #3
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d103      	bne.n	80012cc <RCC_GetClockFreq+0x4c>
	{
		ClockSource->SYSCLCK = HSE_Value;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a3c      	ldr	r2, [pc, #240]	; (80013b8 <RCC_GetClockFreq+0x138>)
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	e034      	b.n	8001336 <RCC_GetClockFreq+0xb6>
	}

	else if(((RCC->CFGR & RCC_CFGR_SWS_Mask) >> 2) == 0x2)
 80012cc:	4b38      	ldr	r3, [pc, #224]	; (80013b0 <RCC_GetClockFreq+0x130>)
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	089b      	lsrs	r3, r3, #2
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d12d      	bne.n	8001336 <RCC_GetClockFreq+0xb6>
	{
		/*Determine the input source of the PLL*/
		if(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC_Mask)
 80012da:	4b35      	ldr	r3, [pc, #212]	; (80013b0 <RCC_GetClockFreq+0x130>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <RCC_GetClockFreq+0x6c>
		{
			pll_src = HSE_Value;
 80012e6:	4b34      	ldr	r3, [pc, #208]	; (80013b8 <RCC_GetClockFreq+0x138>)
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
 80012ea:	e001      	b.n	80012f0 <RCC_GetClockFreq+0x70>
		}

		else
		{
			pll_src = HSI_Value;
 80012ec:	4b31      	ldr	r3, [pc, #196]	; (80013b4 <RCC_GetClockFreq+0x134>)
 80012ee:	627b      	str	r3, [r7, #36]	; 0x24
		}

		plln = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN_Mask) >> 6);
 80012f0:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <RCC_GetClockFreq+0x130>)
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	099b      	lsrs	r3, r3, #6
 80012f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012fa:	61fb      	str	r3, [r7, #28]
		pllm = (RCC->PLLCFGR & RCC_PLLCFGR_PLLM_Mask);
 80012fc:	4b2c      	ldr	r3, [pc, #176]	; (80013b0 <RCC_GetClockFreq+0x130>)
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001304:	61bb      	str	r3, [r7, #24]
		pll_fvco = (pll_src/pllm) * plln;
 8001306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001308:	69bb      	ldr	r3, [r7, #24]
 800130a:	fbb2 f2f3 	udiv	r2, r2, r3
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fb02 f303 	mul.w	r3, r2, r3
 8001314:	613b      	str	r3, [r7, #16]
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP_Mask) >> 16) * 2) + 2);
 8001316:	4b26      	ldr	r3, [pc, #152]	; (80013b0 <RCC_GetClockFreq+0x130>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	0c1b      	lsrs	r3, r3, #16
 800131c:	f003 0303 	and.w	r3, r3, #3
 8001320:	3301      	adds	r3, #1
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	617b      	str	r3, [r7, #20]
		pll_Value = pll_fvco/pllp;
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	fbb2 f3f3 	udiv	r3, r2, r3
 800132e:	623b      	str	r3, [r7, #32]

		ClockSource->SYSCLCK = pll_Value;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	6a3a      	ldr	r2, [r7, #32]
 8001334:	601a      	str	r2, [r3, #0]
	}

	/*Determine the frequency of the HCLCK*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_HPRE_Mask) >> 4);
 8001336:	4b1e      	ldr	r3, [pc, #120]	; (80013b0 <RCC_GetClockFreq+0x130>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	091b      	lsrs	r3, r3, #4
 800133c:	f003 030f 	and.w	r3, r3, #15
 8001340:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001342:	4a1e      	ldr	r2, [pc, #120]	; (80013bc <RCC_GetClockFreq+0x13c>)
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800134a:	b29b      	uxth	r3, r3
 800134c:	60bb      	str	r3, [r7, #8]
	ClockSource->HCLCK = (ClockSource->SYSCLCK) >> prescaler;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	40da      	lsrs	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	605a      	str	r2, [r3, #4]

	/*Determine the frequency of the PCLCK1*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE1_Mask) >> 10);
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <RCC_GetClockFreq+0x130>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	0a9b      	lsrs	r3, r3, #10
 8001360:	f003 0307 	and.w	r3, r3, #7
 8001364:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 8001366:	4a15      	ldr	r2, [pc, #84]	; (80013bc <RCC_GetClockFreq+0x13c>)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800136e:	b29b      	uxth	r3, r3
 8001370:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK1 = (ClockSource->HCLCK) >> prescaler;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	685a      	ldr	r2, [r3, #4]
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	40da      	lsrs	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	609a      	str	r2, [r3, #8]

	/*Determine frequency of PCLCK2*/
	temp_variable = ((RCC->CFGR & RCC_CFGR_PPRE2_Mask) >> 13);
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <RCC_GetClockFreq+0x130>)
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	0b5b      	lsrs	r3, r3, #13
 8001384:	f003 0307 	and.w	r3, r3, #7
 8001388:	60fb      	str	r3, [r7, #12]
	prescaler = prescalerTable[temp_variable];
 800138a:	4a0c      	ldr	r2, [pc, #48]	; (80013bc <RCC_GetClockFreq+0x13c>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001392:	b29b      	uxth	r3, r3
 8001394:	60bb      	str	r3, [r7, #8]
	ClockSource->PCLCK2 = (ClockSource->HCLCK) >> prescaler;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685a      	ldr	r2, [r3, #4]
 800139a:	68bb      	ldr	r3, [r7, #8]
 800139c:	40da      	lsrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	60da      	str	r2, [r3, #12]

}
 80013a2:	bf00      	nop
 80013a4:	372c      	adds	r7, #44	; 0x2c
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40023800 	.word	0x40023800
 80013b4:	00f42400 	.word	0x00f42400
 80013b8:	007a1200 	.word	0x007a1200
 80013bc:	20000000 	.word	0x20000000

080013c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	db0b      	blt.n	80013ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	f003 021f 	and.w	r2, r3, #31
 80013d8:	4907      	ldr	r1, [pc, #28]	; (80013f8 <__NVIC_EnableIRQ+0x38>)
 80013da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013de:	095b      	lsrs	r3, r3, #5
 80013e0:	2001      	movs	r0, #1
 80013e2:	fa00 f202 	lsl.w	r2, r0, r2
 80013e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000e100 	.word	0xe000e100

080013fc <Check_Flag>:
 * brief	A helper function that keeps track of specific flags in the status register.
 *
 * @retval	Returns status of the flag which is defined in an enumeration.
 */
static Flag_Status Check_Flag(SPI_Handle_t *SPI_Handle, uint32_t flag)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
	if(SPI_Handle->SPIx->SR & flag)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	4013      	ands	r3, r2
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <Check_Flag+0x1c>
	{
		return Flag_Set;
 8001414:	2301      	movs	r3, #1
 8001416:	e000      	b.n	800141a <Check_Flag+0x1e>
	}

	else
	{
		return Flag_Unset;
 8001418:	2300      	movs	r3, #0
	}

}
 800141a:	4618      	mov	r0, r3
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
	...

08001428 <SPI_Init>:
/*
 * @Brief	SPI initialization function that sets all the configurations such as clock phase, polarity, data frame,
 * 			data format and more.
 */
void SPI_Init(SPI_Handle_t *SPI_Handle)
{
 8001428:	b590      	push	{r4, r7, lr}
 800142a:	b087      	sub	sp, #28
 800142c:	af02      	add	r7, sp, #8
 800142e:	6078      	str	r0, [r7, #4]
	uint8_t cs_pin, clk_pin, mosi_pin, miso_pin;
	cs_pin = SPI_Handle->SPI_Config.pin_cs;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	791b      	ldrb	r3, [r3, #4]
 8001434:	73fb      	strb	r3, [r7, #15]
	clk_pin = SPI_Handle->SPI_Config.pin_clk;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	795b      	ldrb	r3, [r3, #5]
 800143a:	73bb      	strb	r3, [r7, #14]
	mosi_pin = SPI_Handle->SPI_Config.pin_mosi;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	799b      	ldrb	r3, [r3, #6]
 8001440:	737b      	strb	r3, [r7, #13]
	miso_pin = SPI_Handle->SPI_Config.pin_miso;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	79db      	ldrb	r3, [r3, #7]
 8001446:	733b      	strb	r3, [r7, #12]
	/*
	 * Set the specified pins based on which SPI peripheral is chosen and whether or not the SSM bit is enabled or
	 * disabled. These functions are called from the "stm32f401_gpio.h" file, and are defined in the stm32f401_gpio.c file.
	 * This also enables clock access to the specified SPI peripheral using functions from the stm32f401_rcc file.
	 */
	if(SPI_Handle->SPIx == SPI1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a5f      	ldr	r2, [pc, #380]	; (80015cc <SPI_Init+0x1a4>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d112      	bne.n	8001478 <SPI_Init+0x50>
	{
		SPI1_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	7c58      	ldrb	r0, [r3, #17]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6899      	ldr	r1, [r3, #8]
 800145a:	7bbc      	ldrb	r4, [r7, #14]
 800145c:	7bfa      	ldrb	r2, [r7, #15]
 800145e:	7b3b      	ldrb	r3, [r7, #12]
 8001460:	9301      	str	r3, [sp, #4]
 8001462:	7b7b      	ldrb	r3, [r7, #13]
 8001464:	9300      	str	r3, [sp, #0]
 8001466:	4623      	mov	r3, r4
 8001468:	f7ff fbae 	bl	8000bc8 <SPI1_Periph_Enable>
		RCC_APB2Cmd(SPI1_Enable, ENABLE);
 800146c:	2101      	movs	r1, #1
 800146e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001472:	f7ff fee5 	bl	8001240 <RCC_APB2Cmd>
 8001476:	e041      	b.n	80014fc <SPI_Init+0xd4>
	}
	else if(SPI_Handle->SPIx == SPI2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a54      	ldr	r2, [pc, #336]	; (80015d0 <SPI_Init+0x1a8>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d112      	bne.n	80014a8 <SPI_Init+0x80>
	{
		SPI2_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	7c58      	ldrb	r0, [r3, #17]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6899      	ldr	r1, [r3, #8]
 800148a:	7bbc      	ldrb	r4, [r7, #14]
 800148c:	7bfa      	ldrb	r2, [r7, #15]
 800148e:	7b3b      	ldrb	r3, [r7, #12]
 8001490:	9301      	str	r3, [sp, #4]
 8001492:	7b7b      	ldrb	r3, [r7, #13]
 8001494:	9300      	str	r3, [sp, #0]
 8001496:	4623      	mov	r3, r4
 8001498:	f7ff fc62 	bl	8000d60 <SPI2_Periph_Enable>
		RCC_APB1Cmd(SPI2_Enable, ENABLE);
 800149c:	2101      	movs	r1, #1
 800149e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80014a2:	f7ff fead 	bl	8001200 <RCC_APB1Cmd>
 80014a6:	e029      	b.n	80014fc <SPI_Init+0xd4>
	}
	else if(SPI_Handle->SPIx == SPI3)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a49      	ldr	r2, [pc, #292]	; (80015d4 <SPI_Init+0x1ac>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d112      	bne.n	80014d8 <SPI_Init+0xb0>
	{
		SPI3_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	7c58      	ldrb	r0, [r3, #17]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6899      	ldr	r1, [r3, #8]
 80014ba:	7bbc      	ldrb	r4, [r7, #14]
 80014bc:	7bfa      	ldrb	r2, [r7, #15]
 80014be:	7b3b      	ldrb	r3, [r7, #12]
 80014c0:	9301      	str	r3, [sp, #4]
 80014c2:	7b7b      	ldrb	r3, [r7, #13]
 80014c4:	9300      	str	r3, [sp, #0]
 80014c6:	4623      	mov	r3, r4
 80014c8:	f7ff fd18 	bl	8000efc <SPI3_Periph_Enable>
		RCC_APB1Cmd(SPI3_Enable, ENABLE);
 80014cc:	2101      	movs	r1, #1
 80014ce:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80014d2:	f7ff fe95 	bl	8001200 <RCC_APB1Cmd>
 80014d6:	e011      	b.n	80014fc <SPI_Init+0xd4>
	}
	else
	{
		SPI4_Periph_Enable((SPI_Handle->ssm), (SPI_Handle->SPI_Config.cs_gpio), cs_pin, clk_pin, mosi_pin, miso_pin);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	7c58      	ldrb	r0, [r3, #17]
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6899      	ldr	r1, [r3, #8]
 80014e0:	7bbc      	ldrb	r4, [r7, #14]
 80014e2:	7bfa      	ldrb	r2, [r7, #15]
 80014e4:	7b3b      	ldrb	r3, [r7, #12]
 80014e6:	9301      	str	r3, [sp, #4]
 80014e8:	7b7b      	ldrb	r3, [r7, #13]
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	4623      	mov	r3, r4
 80014ee:	f7ff fdef 	bl	80010d0 <SPI4_Periph_Enable>
		RCC_APB2Cmd(SPI4_Enable, ENABLE);
 80014f2:	2101      	movs	r1, #1
 80014f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80014f8:	f7ff fea2 	bl	8001240 <RCC_APB2Cmd>
	}

	//Set BaudRate control
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->SPI_Config.baudrate_ctrl) << CR1_BR_Pos);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	7b1b      	ldrb	r3, [r3, #12]
 8001506:	00db      	lsls	r3, r3, #3
 8001508:	4619      	mov	r1, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	430a      	orrs	r2, r1
 8001510:	601a      	str	r2, [r3, #0]

	//Set CPOL and CHPA
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.cpha);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	7b9b      	ldrb	r3, [r3, #14]
 800151c:	4619      	mov	r1, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	430a      	orrs	r2, r1
 8001524:	601a      	str	r2, [r3, #0]
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.cpol);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	7b5b      	ldrb	r3, [r3, #13]
 8001530:	4619      	mov	r1, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	430a      	orrs	r2, r1
 8001538:	601a      	str	r2, [r3, #0]

	//Set Data format to either LSB or MSB first
	SPI_Handle->SPIx->CR1 |= (SPI_Handle->SPI_Config.data_format);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	7bdb      	ldrb	r3, [r3, #15]
 8001544:	4619      	mov	r1, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	430a      	orrs	r2, r1
 800154c:	601a      	str	r2, [r3, #0]

	//Set mode to master
	SPI_Handle->SPIx->CR1 |= CR1_MSTR_Enable;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f042 0204 	orr.w	r2, r2, #4
 800155c:	601a      	str	r2, [r3, #0]

	//Set 8 bit
	SPI_Handle->SPIx->CR1 |= ((SPI_Handle->data_frame) << CR1_DFF_Pos);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	7c1b      	ldrb	r3, [r3, #16]
 8001568:	02db      	lsls	r3, r3, #11
 800156a:	4619      	mov	r1, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	430a      	orrs	r2, r1
 8001572:	601a      	str	r2, [r3, #0]
	 * If SSM is not enabled, then SSOE (slave select output enabled) is used which uses the NSS pin as the CS and
	 * it automatically handled by the MCU. When this mode is selected, as soon as the SPI is enabled in master mode, the
	 * CS will go low and will only go high when SPI is disabled. This is why if SSM is enabled, the SPI is enabled also but
	 * if SSOE is enabled it is not enabled in the Init function.
	 */
	if(SPI_Handle->ssm)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	7c5b      	ldrb	r3, [r3, #17]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d01b      	beq.n	80015b4 <SPI_Init+0x18c>
	{
		//Set SSM and SSI high
		SPI_Handle->SPIx->CR1 |= ((SPI_Handle->ssm) << CR1_SSM_Pos);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	7c5b      	ldrb	r3, [r3, #17]
 8001586:	025b      	lsls	r3, r3, #9
 8001588:	4619      	mov	r1, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	430a      	orrs	r2, r1
 8001590:	601a      	str	r2, [r3, #0]
		SPI_Handle->SPIx->CR1 |= CR1_SSI_Enable;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80015a0:	601a      	str	r2, [r3, #0]
		//Enable SPI periph
		SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015b0:	601a      	str	r2, [r3, #0]
	{
		//Set SSOE high
		SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
	}

}
 80015b2:	e007      	b.n	80015c4 <SPI_Init+0x19c>
		SPI_Handle->SPIx->CR2 |= CR2_SSOE_Enable;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	685a      	ldr	r2, [r3, #4]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f042 0204 	orr.w	r2, r2, #4
 80015c2:	605a      	str	r2, [r3, #4]
}
 80015c4:	bf00      	nop
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd90      	pop	{r4, r7, pc}
 80015cc:	40013000 	.word	0x40013000
 80015d0:	40003800 	.word	0x40003800
 80015d4:	40003c00 	.word	0x40003c00

080015d8 <Enable_NVIC>:

/*
 * @brief	Support function used to enable the NVIC interrupts
 */
static void Enable_NVIC(SPI_Handle_t *SPI_Handle)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
	if(SPI_Handle->SPIx == SPI1){
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a0f      	ldr	r2, [pc, #60]	; (8001624 <Enable_NVIC+0x4c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d103      	bne.n	80015f2 <Enable_NVIC+0x1a>
		NVIC_EnableIRQ(SPI1_IRQn);
 80015ea:	2023      	movs	r0, #35	; 0x23
 80015ec:	f7ff fee8 	bl	80013c0 <__NVIC_EnableIRQ>
		NVIC_EnableIRQ(SPI3_IRQn);
	}
	else{
		NVIC_EnableIRQ(SPI4_IRQn);
	}
}
 80015f0:	e014      	b.n	800161c <Enable_NVIC+0x44>
	else if(SPI_Handle->SPIx == SPI2){
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a0c      	ldr	r2, [pc, #48]	; (8001628 <Enable_NVIC+0x50>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d103      	bne.n	8001604 <Enable_NVIC+0x2c>
		NVIC_EnableIRQ(SPI2_IRQn);
 80015fc:	2024      	movs	r0, #36	; 0x24
 80015fe:	f7ff fedf 	bl	80013c0 <__NVIC_EnableIRQ>
}
 8001602:	e00b      	b.n	800161c <Enable_NVIC+0x44>
	else if(SPI_Handle->SPIx == SPI3){
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a08      	ldr	r2, [pc, #32]	; (800162c <Enable_NVIC+0x54>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d103      	bne.n	8001616 <Enable_NVIC+0x3e>
		NVIC_EnableIRQ(SPI3_IRQn);
 800160e:	2033      	movs	r0, #51	; 0x33
 8001610:	f7ff fed6 	bl	80013c0 <__NVIC_EnableIRQ>
}
 8001614:	e002      	b.n	800161c <Enable_NVIC+0x44>
		NVIC_EnableIRQ(SPI4_IRQn);
 8001616:	2054      	movs	r0, #84	; 0x54
 8001618:	f7ff fed2 	bl	80013c0 <__NVIC_EnableIRQ>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40013000 	.word	0x40013000
 8001628:	40003800 	.word	0x40003800
 800162c:	40003c00 	.word	0x40003c00

08001630 <Disable_SPI_Transmission>:

static void Disable_SPI_Transmission(SPI_Handle_t *SPI_Handle)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	uint32_t clear_overrun;

	while(!Check_Flag(SPI_Handle, SR_TXE_Flag));
 8001638:	bf00      	nop
 800163a:	2102      	movs	r1, #2
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff fedd 	bl	80013fc <Check_Flag>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0f8      	beq.n	800163a <Disable_SPI_Transmission+0xa>
	//Disable TXEIE bit in CR2
	SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001656:	605a      	str	r2, [r3, #4]
	while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 8001658:	bf00      	nop
 800165a:	2180      	movs	r1, #128	; 0x80
 800165c:	6878      	ldr	r0, [r7, #4]
 800165e:	f7ff fecd 	bl	80013fc <Check_Flag>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1f8      	bne.n	800165a <Disable_SPI_Transmission+0x2a>
	//Clear overrun flag
	clear_overrun = SPI_Handle->SPIx->DR;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	60fb      	str	r3, [r7, #12]
	clear_overrun = SPI_Handle->SPIx->SR;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	60fb      	str	r3, [r7, #12]

	//Disable SPI periph
	SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001686:	601a      	str	r2, [r3, #0]

	SPI_Handle->bus_state = SPI_Ready;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2200      	movs	r2, #0
 800168c:	765a      	strb	r2, [r3, #25]
}
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <Disable_SPI_Reception>:

static void Disable_SPI_Reception(SPI_Handle_t *SPI_Handle)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
	while(!Check_Flag(SPI_Handle, SR_TXE_Flag));
 800169e:	bf00      	nop
 80016a0:	2102      	movs	r1, #2
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f7ff feaa 	bl	80013fc <Check_Flag>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f8      	beq.n	80016a0 <Disable_SPI_Reception+0xa>
	//Disable TXEIE bit in CR2
	SPI_Handle->SPIx->CR2 &= ~CR2_TXEIE_Enable;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	685a      	ldr	r2, [r3, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016bc:	605a      	str	r2, [r3, #4]
	SPI_Handle->SPIx->CR2 &= ~CR2_RXNEIE_Enable;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	685a      	ldr	r2, [r3, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016cc:	605a      	str	r2, [r3, #4]
	while(Check_Flag(SPI_Handle, SR_BSY_Flag));
 80016ce:	bf00      	nop
 80016d0:	2180      	movs	r1, #128	; 0x80
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff fe92 	bl	80013fc <Check_Flag>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f8      	bne.n	80016d0 <Disable_SPI_Reception+0x3a>

	//Disable SPI periph
	SPI_Handle->SPIx->CR1 &= ~CR1_SPE_Enable;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80016ec:	601a      	str	r2, [r3, #0]

	SPI_Handle->bus_state = SPI_Ready;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	765a      	strb	r2, [r3, #25]
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <TXE_Interrupt_Handler>:

/*
 * @brief	support function to transmit data when an interrupt is generated by the TXE flag
 */
static void TXE_Interrupt_Handler(SPI_Handle_t *SPI_Handle)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
	if(SPI_Handle->bus_state == SPI_Transmitting)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	7e5b      	ldrb	r3, [r3, #25]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d141      	bne.n	8001790 <TXE_Interrupt_Handler+0x94>
	{
		if(SPI_Handle->data_frame == Data_16_Bits)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	7c1b      	ldrb	r3, [r3, #16]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d11e      	bne.n	8001752 <TXE_Interrupt_Handler+0x56>
		{
			if(SPI_Handle->tx_length)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	7e1b      	ldrb	r3, [r3, #24]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00e      	beq.n	800173a <TXE_Interrupt_Handler+0x3e>
			{
				SPI_Handle->SPIx->DR = *((uint16_t *)SPI_Handle->pTxBuffer++);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	695b      	ldr	r3, [r3, #20]
 8001720:	1c59      	adds	r1, r3, #1
 8001722:	687a      	ldr	r2, [r7, #4]
 8001724:	6151      	str	r1, [r2, #20]
 8001726:	881a      	ldrh	r2, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	60da      	str	r2, [r3, #12]
				SPI_Handle->tx_length--;
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	7e1b      	ldrb	r3, [r3, #24]
 8001732:	3b01      	subs	r3, #1
 8001734:	b2da      	uxtb	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	761a      	strb	r2, [r3, #24]
			}

			if(SPI_Handle->tx_length == 0 && (!SPI_Handle->ssm))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	7e1b      	ldrb	r3, [r3, #24]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d12c      	bne.n	800179c <TXE_Interrupt_Handler+0xa0>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	7c5b      	ldrb	r3, [r3, #17]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d128      	bne.n	800179c <TXE_Interrupt_Handler+0xa0>
			{
				Disable_SPI_Transmission(SPI_Handle);
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	f7ff ff70 	bl	8001630 <Disable_SPI_Transmission>
	{
		//Transmit the address of the register to read from
		SPI_Handle->SPIx->DR = SPI_Handle->reg_address;

	}
}
 8001750:	e024      	b.n	800179c <TXE_Interrupt_Handler+0xa0>
			if(SPI_Handle->tx_length)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	7e1b      	ldrb	r3, [r3, #24]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d00e      	beq.n	8001778 <TXE_Interrupt_Handler+0x7c>
				SPI_Handle->SPIx->DR = *(SPI_Handle->pTxBuffer++);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	1c59      	adds	r1, r3, #1
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	6151      	str	r1, [r2, #20]
 8001764:	781a      	ldrb	r2, [r3, #0]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	60da      	str	r2, [r3, #12]
				SPI_Handle->tx_length--;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7e1b      	ldrb	r3, [r3, #24]
 8001770:	3b01      	subs	r3, #1
 8001772:	b2da      	uxtb	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	761a      	strb	r2, [r3, #24]
			if(SPI_Handle->tx_length == 0 && (!SPI_Handle->ssm))
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	7e1b      	ldrb	r3, [r3, #24]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10d      	bne.n	800179c <TXE_Interrupt_Handler+0xa0>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	7c5b      	ldrb	r3, [r3, #17]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d109      	bne.n	800179c <TXE_Interrupt_Handler+0xa0>
				Disable_SPI_Transmission(SPI_Handle);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff ff51 	bl	8001630 <Disable_SPI_Transmission>
}
 800178e:	e005      	b.n	800179c <TXE_Interrupt_Handler+0xa0>
		SPI_Handle->SPIx->DR = SPI_Handle->reg_address;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	60da      	str	r2, [r3, #12]
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <RXNE_Interrupt_Handler>:

static void RXNE_Interrupt_Handler(SPI_Handle_t *SPI_Handle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

	if(SPI_Handle->data_frame == Data_16_Bits)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	7c1b      	ldrb	r3, [r3, #16]
 80017b0:	2b01      	cmp	r3, #1
 80017b2:	d117      	bne.n	80017e4 <RXNE_Interrupt_Handler+0x40>
	{
		//If rx_length is greater than 0
		if(SPI_Handle->rx_length)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d029      	beq.n	8001812 <RXNE_Interrupt_Handler+0x6e>
		{
			//Read value from Data register inot buffer
			*((uint16_t *)SPI_Handle->pRxBuffer++) = SPI_Handle->SPIx->DR;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	68d8      	ldr	r0, [r3, #12]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	69db      	ldr	r3, [r3, #28]
 80017c8:	1c59      	adds	r1, r3, #1
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	61d1      	str	r1, [r2, #28]
 80017ce:	b282      	uxth	r2, r0
 80017d0:	801a      	strh	r2, [r3, #0]
			SPI_Handle->rx_length--;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d8:	3b01      	subs	r3, #1
 80017da:	b2da      	uxtb	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f883 2020 	strb.w	r2, [r3, #32]
 80017e2:	e016      	b.n	8001812 <RXNE_Interrupt_Handler+0x6e>
		}
	}
	else
	{
		//If rx_length is greater than 0
		if(SPI_Handle->rx_length)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d011      	beq.n	8001812 <RXNE_Interrupt_Handler+0x6e>
		{
			//Read value from Data register inot buffer
			*(SPI_Handle->pRxBuffer++) = SPI_Handle->SPIx->DR;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68d8      	ldr	r0, [r3, #12]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	1c59      	adds	r1, r3, #1
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	61d1      	str	r1, [r2, #28]
 80017fe:	b2c2      	uxtb	r2, r0
 8001800:	701a      	strb	r2, [r3, #0]
			SPI_Handle->rx_length--;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001808:	3b01      	subs	r3, #1
 800180a:	b2da      	uxtb	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f883 2020 	strb.w	r2, [r3, #32]
		}
	}


	if(SPI_Handle->rx_length == 0 && (!SPI_Handle->ssm))
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d106      	bne.n	800182a <RXNE_Interrupt_Handler+0x86>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	7c5b      	ldrb	r3, [r3, #17]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d102      	bne.n	800182a <RXNE_Interrupt_Handler+0x86>
	{
		Disable_SPI_Reception(SPI_Handle);
 8001824:	6878      	ldr	r0, [r7, #4]
 8001826:	f7ff ff36 	bl	8001696 <Disable_SPI_Reception>
	}
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <SPI_TransmitIT>:

void SPI_TransmitIT(SPI_Handle_t *SPI_Handle, uint8_t *input_buffer, uint8_t num_of_bytes)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b084      	sub	sp, #16
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	4613      	mov	r3, r2
 800183e:	71fb      	strb	r3, [r7, #7]
	//If bus is not currently transmitting/receiving
	if(SPI_Handle->bus_state == SPI_Ready)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	7e5b      	ldrb	r3, [r3, #25]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d11f      	bne.n	8001888 <SPI_TransmitIT+0x56>
	{
		SPI_Handle->pTxBuffer = input_buffer;
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	68ba      	ldr	r2, [r7, #8]
 800184c:	615a      	str	r2, [r3, #20]
		SPI_Handle->tx_length = num_of_bytes;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	79fa      	ldrb	r2, [r7, #7]
 8001852:	761a      	strb	r2, [r3, #24]
		SPI_Handle->bus_state = SPI_Transmitting;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	2201      	movs	r2, #1
 8001858:	765a      	strb	r2, [r3, #25]

		//Enable NVIC interrupts
		Enable_NVIC(SPI_Handle);
 800185a:	68f8      	ldr	r0, [r7, #12]
 800185c:	f7ff febc 	bl	80015d8 <Enable_NVIC>

		if(!SPI_Handle->ssm)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	7c5b      	ldrb	r3, [r3, #17]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d107      	bne.n	8001878 <SPI_TransmitIT+0x46>
		{
			//Enable SPI periph
			SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001876:	601a      	str	r2, [r3, #0]
		}

		//Enable TXEIE bit in CR2
		SPI_Handle->SPIx->CR2 |= CR2_TXEIE_Enable;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	685a      	ldr	r2, [r3, #4]
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001886:	605a      	str	r2, [r3, #4]
	}
}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <SPI_ReceiveIT>:

void SPI_ReceiveIT(SPI_Handle_t *SPI_Handle, uint8_t *output_buffer, uint8_t num_of_bytes, uint8_t address)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	4611      	mov	r1, r2
 800189c:	461a      	mov	r2, r3
 800189e:	460b      	mov	r3, r1
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	4613      	mov	r3, r2
 80018a4:	71bb      	strb	r3, [r7, #6]
	if(SPI_Handle->bus_state == SPI_Ready)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	7e5b      	ldrb	r3, [r3, #25]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d12c      	bne.n	8001908 <SPI_ReceiveIT+0x78>
	{
		SPI_Handle->pRxBuffer = output_buffer;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	61da      	str	r2, [r3, #28]
		SPI_Handle->rx_length = num_of_bytes;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	79fa      	ldrb	r2, [r7, #7]
 80018b8:	f883 2020 	strb.w	r2, [r3, #32]
		SPI_Handle->reg_address = address;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	79ba      	ldrb	r2, [r7, #6]
 80018c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		SPI_Handle->bus_state = SPI_Receiving;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2202      	movs	r2, #2
 80018c8:	765a      	strb	r2, [r3, #25]

		//Enable NVIC interrupts
		Enable_NVIC(SPI_Handle);
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f7ff fe84 	bl	80015d8 <Enable_NVIC>

		//Enable TXEIE and RXNEIE bit in CR2
		SPI_Handle->SPIx->CR2 |= CR2_TXEIE_Enable;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80018de:	605a      	str	r2, [r3, #4]
		SPI_Handle->SPIx->CR2 |= CR2_RXNEIE_Enable;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80018ee:	605a      	str	r2, [r3, #4]

		if(!SPI_Handle->ssm)
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	7c5b      	ldrb	r3, [r3, #17]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d107      	bne.n	8001908 <SPI_ReceiveIT+0x78>
		{
			//Enable SPI periph
			SPI_Handle->SPIx->CR1 |= CR1_SPE_Enable;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001906:	601a      	str	r2, [r3, #0]
		}


	}
}
 8001908:	bf00      	nop
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <SPI_IRQ_Handler>:

void SPI_IRQ_Handler(SPI_Handle_t *SPI_Handle)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
	uint32_t temp1, temp2;

	temp1 = ((SPI_Handle->SPIx->CR2 & CR2_RXNEIE_Enable) >> 6);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	099b      	lsrs	r3, r3, #6
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	60fb      	str	r3, [r7, #12]
	temp2 = (SPI_Handle->SPIx->SR & SR_RXNE_Flag);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	60bb      	str	r3, [r7, #8]
	if(temp1 && temp2)
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d005      	beq.n	8001944 <SPI_IRQ_Handler+0x34>
 8001938:	68bb      	ldr	r3, [r7, #8]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <SPI_IRQ_Handler+0x34>
	{
		RXNE_Interrupt_Handler(SPI_Handle);
 800193e:	6878      	ldr	r0, [r7, #4]
 8001940:	f7ff ff30 	bl	80017a4 <RXNE_Interrupt_Handler>
	}


	temp1 = ((SPI_Handle->SPIx->CR2 & CR2_TXEIE_Enable) >> 7);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	09db      	lsrs	r3, r3, #7
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
	temp2 = ((SPI_Handle->SPIx->SR & SR_TXE_Flag) >> 1);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	085b      	lsrs	r3, r3, #1
 800195a:	f003 0301 	and.w	r3, r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
	if(temp1 && temp2)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d005      	beq.n	8001972 <SPI_IRQ_Handler+0x62>
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d002      	beq.n	8001972 <SPI_IRQ_Handler+0x62>
	{
		TXE_Interrupt_Handler(SPI_Handle);
 800196c:	6878      	ldr	r0, [r7, #4]
 800196e:	f7ff fec5 	bl	80016fc <TXE_Interrupt_Handler>
	}


}
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <UART_Config>:
 *
 * @param	baudrate: Allows the user to input their desired baud-rate for the UART peripheral.
 *
 */
void UART_Config(UART_Config_t *UART_Config, USART_TypeDef *UARTx, uint16_t mode, uint32_t baudrate)
{
 800197a:	b480      	push	{r7}
 800197c:	b085      	sub	sp, #20
 800197e:	af00      	add	r7, sp, #0
 8001980:	60f8      	str	r0, [r7, #12]
 8001982:	60b9      	str	r1, [r7, #8]
 8001984:	603b      	str	r3, [r7, #0]
 8001986:	4613      	mov	r3, r2
 8001988:	80fb      	strh	r3, [r7, #6]
	UART_Config->UARTx = UARTx;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	611a      	str	r2, [r3, #16]
	UART_Config->Mode = mode;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	88fa      	ldrh	r2, [r7, #6]
 8001994:	819a      	strh	r2, [r3, #12]
	UART_Config->BaudRate = baudrate;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	609a      	str	r2, [r3, #8]
	UART_Config->World_Length = UART_WORDLEN_8BITS;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2200      	movs	r2, #0
 80019a0:	805a      	strh	r2, [r3, #2]
	UART_Config->Parity = UART_PARITY_DISABLED;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	80da      	strh	r2, [r3, #6]
	UART_Config->oversampling = UART_OVERSAMPLING_16;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2200      	movs	r2, #0
 80019ac:	809a      	strh	r2, [r3, #4]
	UART_Config->Stop_Bits = UART_STOPBITS_1;
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	2200      	movs	r2, #0
 80019b2:	801a      	strh	r2, [r3, #0]
}
 80019b4:	bf00      	nop
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <Select_UART_Periph>:
 *
 * @param	alt_function: Defines the alternate function value to input into the Alternate function register.
 *
 */
void Select_UART_Periph(GPIO_TypeDef *GPIOx, uint8_t pin, AFR_Config_t alt_function)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	; 0x30
 80019c4:	af04      	add	r7, sp, #16
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	460b      	mov	r3, r1
 80019ca:	70fb      	strb	r3, [r7, #3]
 80019cc:	4613      	mov	r3, r2
 80019ce:	70bb      	strb	r3, [r7, #2]
	GPIO_Config_t GPIOx_UARTx_Tx, GPIOx_UARTx_Rx;

	GPIO_Config(&GPIOx_UARTx_Tx, GPIOx, pin, GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019d0:	78fa      	ldrb	r2, [r7, #3]
 80019d2:	f107 0014 	add.w	r0, r7, #20
 80019d6:	2300      	movs	r3, #0
 80019d8:	9302      	str	r3, [sp, #8]
 80019da:	2300      	movs	r3, #0
 80019dc:	9301      	str	r3, [sp, #4]
 80019de:	2300      	movs	r3, #0
 80019e0:	9300      	str	r3, [sp, #0]
 80019e2:	2302      	movs	r3, #2
 80019e4:	6879      	ldr	r1, [r7, #4]
 80019e6:	f7fe fedd 	bl	80007a4 <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Tx, alt_function);
 80019ea:	78ba      	ldrb	r2, [r7, #2]
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	4611      	mov	r1, r2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe ffbe 	bl	8000974 <GPIO_Init>

	GPIO_Config(&GPIOx_UARTx_Rx, GPIOx, (pin + 1), GPIO_AF, GPIO_PushPull, GPIO_LowSpeed, GPIO_PUPD_None);
 80019f8:	78fb      	ldrb	r3, [r7, #3]
 80019fa:	3301      	adds	r3, #1
 80019fc:	b2da      	uxtb	r2, r3
 80019fe:	f107 0008 	add.w	r0, r7, #8
 8001a02:	2300      	movs	r3, #0
 8001a04:	9302      	str	r3, [sp, #8]
 8001a06:	2300      	movs	r3, #0
 8001a08:	9301      	str	r3, [sp, #4]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	2302      	movs	r3, #2
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	f7fe fec7 	bl	80007a4 <GPIO_Config>
	GPIO_Init(&GPIOx_UARTx_Rx, alt_function);
 8001a16:	78ba      	ldrb	r2, [r7, #2]
 8001a18:	f107 0308 	add.w	r3, r7, #8
 8001a1c:	4611      	mov	r1, r2
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7fe ffa8 	bl	8000974 <GPIO_Init>
}
 8001a24:	bf00      	nop
 8001a26:	3720      	adds	r7, #32
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <Enable_UART_Periph>:
 * 			based on the peripheral selected by the user.
 *
 * @param	UARTx: Defines which UART peripheral the user chooses, this can be: USART1, USART2 or USART6.
 */
void Enable_UART_Periph(USART_TypeDef *UARTx)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
	if(UARTx == USART2)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	4a1c      	ldr	r2, [pc, #112]	; (8001aa8 <Enable_UART_Periph+0x7c>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d10f      	bne.n	8001a5c <Enable_UART_Periph+0x30>
	{

		Select_UART_Periph(GPIOA, Pin2, AF7);
 8001a3c:	2207      	movs	r2, #7
 8001a3e:	2102      	movs	r1, #2
 8001a40:	481a      	ldr	r0, [pc, #104]	; (8001aac <Enable_UART_Periph+0x80>)
 8001a42:	f7ff ffbd 	bl	80019c0 <Select_UART_Periph>
		Select_UART_Periph(GPIOD, Pin5, AF7);
 8001a46:	2207      	movs	r2, #7
 8001a48:	2105      	movs	r1, #5
 8001a4a:	4819      	ldr	r0, [pc, #100]	; (8001ab0 <Enable_UART_Periph+0x84>)
 8001a4c:	f7ff ffb8 	bl	80019c0 <Select_UART_Periph>

		RCC_APB1Cmd(USART2_Enable, ENABLE);
 8001a50:	2101      	movs	r1, #1
 8001a52:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001a56:	f7ff fbd3 	bl	8001200 <RCC_APB1Cmd>
		Select_UART_Periph(GPIOC, Pin6, AF7);

		RCC_APB2Cmd(USART6_Enable, ENABLE);

	}
}
 8001a5a:	e020      	b.n	8001a9e <Enable_UART_Periph+0x72>
	else if(UARTx == USART1)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4a15      	ldr	r2, [pc, #84]	; (8001ab4 <Enable_UART_Periph+0x88>)
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d10e      	bne.n	8001a82 <Enable_UART_Periph+0x56>
		Select_UART_Periph(GPIOA, Pin9, AF7);
 8001a64:	2207      	movs	r2, #7
 8001a66:	2109      	movs	r1, #9
 8001a68:	4810      	ldr	r0, [pc, #64]	; (8001aac <Enable_UART_Periph+0x80>)
 8001a6a:	f7ff ffa9 	bl	80019c0 <Select_UART_Periph>
		Select_UART_Periph(GPIOB, Pin6, AF7);
 8001a6e:	2207      	movs	r2, #7
 8001a70:	2106      	movs	r1, #6
 8001a72:	4811      	ldr	r0, [pc, #68]	; (8001ab8 <Enable_UART_Periph+0x8c>)
 8001a74:	f7ff ffa4 	bl	80019c0 <Select_UART_Periph>
		RCC_APB2Cmd(USART1_Enable, ENABLE);
 8001a78:	2101      	movs	r1, #1
 8001a7a:	2010      	movs	r0, #16
 8001a7c:	f7ff fbe0 	bl	8001240 <RCC_APB2Cmd>
}
 8001a80:	e00d      	b.n	8001a9e <Enable_UART_Periph+0x72>
		Select_UART_Periph(GPIOA, Pin11, AF8);
 8001a82:	2208      	movs	r2, #8
 8001a84:	210b      	movs	r1, #11
 8001a86:	4809      	ldr	r0, [pc, #36]	; (8001aac <Enable_UART_Periph+0x80>)
 8001a88:	f7ff ff9a 	bl	80019c0 <Select_UART_Periph>
		Select_UART_Periph(GPIOC, Pin6, AF7);
 8001a8c:	2207      	movs	r2, #7
 8001a8e:	2106      	movs	r1, #6
 8001a90:	480a      	ldr	r0, [pc, #40]	; (8001abc <Enable_UART_Periph+0x90>)
 8001a92:	f7ff ff95 	bl	80019c0 <Select_UART_Periph>
		RCC_APB2Cmd(USART6_Enable, ENABLE);
 8001a96:	2101      	movs	r1, #1
 8001a98:	2020      	movs	r0, #32
 8001a9a:	f7ff fbd1 	bl	8001240 <RCC_APB2Cmd>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40004400 	.word	0x40004400
 8001aac:	40020000 	.word	0x40020000
 8001ab0:	40020c00 	.word	0x40020c00
 8001ab4:	40011000 	.word	0x40011000
 8001ab8:	40020400 	.word	0x40020400
 8001abc:	40020800 	.word	0x40020800

08001ac0 <Set_BaudRate>:
 *@param	ClockSource: Defines the specific clock source for the MCU which includes SYSCLK,
 *			HCLK, PCLK1, PCLK2.
 *
 */
void Set_BaudRate(RCC_ClockFrequency_t *ClockSource, UART_Config_t *UART_Config)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08a      	sub	sp, #40	; 0x28
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
	RCC_GetClockFreq(ClockSource);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff fbd8 	bl	8001280 <RCC_GetClockFreq>

	uint32_t periph_clk, over8, usartdiv, baudrate;
	uint32_t mantissa_value, fraction_value, tempvariable = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	623b      	str	r3, [r7, #32]

	over8 = (UART_Config->UARTx->CR1) & (UART_CR1_OVER8_Mask);
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001ade:	61fb      	str	r3, [r7, #28]
	baudrate = UART_Config->BaudRate;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	61bb      	str	r3, [r7, #24]

	if(UART_Config->UARTx == USART2)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	691b      	ldr	r3, [r3, #16]
 8001aea:	4a32      	ldr	r2, [pc, #200]	; (8001bb4 <Set_BaudRate+0xf4>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d103      	bne.n	8001af8 <Set_BaudRate+0x38>
	{
		periph_clk = ClockSource->PCLCK1;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
 8001af6:	e002      	b.n	8001afe <Set_BaudRate+0x3e>
	}

	else
	{
		periph_clk = ClockSource->PCLCK2;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/*Over-sampling by 16*/
	if(over8 == 0)
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d125      	bne.n	8001b50 <Set_BaudRate+0x90>
	{
		usartdiv = (periph_clk * 100)/(16 * baudrate);
 8001b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b06:	2264      	movs	r2, #100	; 0x64
 8001b08:	fb03 f202 	mul.w	r2, r3, r2
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	011b      	lsls	r3, r3, #4
 8001b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b14:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	4a27      	ldr	r2, [pc, #156]	; (8001bb8 <Set_BaudRate+0xf8>)
 8001b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1e:	095b      	lsrs	r3, r3, #5
 8001b20:	613b      	str	r3, [r7, #16]
		tempvariable |= mantissa_value << 4;
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	6a3a      	ldr	r2, [r7, #32]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	623b      	str	r3, [r7, #32]

		fraction_value = (((usartdiv - (mantissa_value * 100)) * 16) + 50)/100;
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	2264      	movs	r2, #100	; 0x64
 8001b30:	fb02 f303 	mul.w	r3, r2, r3
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	011b      	lsls	r3, r3, #4
 8001b3a:	3332      	adds	r3, #50	; 0x32
 8001b3c:	4a1e      	ldr	r2, [pc, #120]	; (8001bb8 <Set_BaudRate+0xf8>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	095b      	lsrs	r3, r3, #5
 8001b44:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 8001b46:	6a3a      	ldr	r2, [r7, #32]
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	623b      	str	r3, [r7, #32]
 8001b4e:	e024      	b.n	8001b9a <Set_BaudRate+0xda>
	}

	/*Over-sampling by 8*/
	else
	{
		usartdiv = ((periph_clk * 100)/(8 * baudrate));
 8001b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b52:	2264      	movs	r2, #100	; 0x64
 8001b54:	fb03 f202 	mul.w	r2, r3, r2
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b60:	617b      	str	r3, [r7, #20]
		mantissa_value = usartdiv/100;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	4a14      	ldr	r2, [pc, #80]	; (8001bb8 <Set_BaudRate+0xf8>)
 8001b66:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6a:	095b      	lsrs	r3, r3, #5
 8001b6c:	613b      	str	r3, [r7, #16]
		tempvariable |= (mantissa_value << 4);
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	6a3a      	ldr	r2, [r7, #32]
 8001b74:	4313      	orrs	r3, r2
 8001b76:	623b      	str	r3, [r7, #32]
		fraction_value = (((usartdiv - (mantissa_value * 100)) * 8) + 50)/100;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	2264      	movs	r2, #100	; 0x64
 8001b7c:	fb02 f303 	mul.w	r3, r2, r3
 8001b80:	697a      	ldr	r2, [r7, #20]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	3332      	adds	r3, #50	; 0x32
 8001b88:	4a0b      	ldr	r2, [pc, #44]	; (8001bb8 <Set_BaudRate+0xf8>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	095b      	lsrs	r3, r3, #5
 8001b90:	60fb      	str	r3, [r7, #12]
		tempvariable |= fraction_value;
 8001b92:	6a3a      	ldr	r2, [r7, #32]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4313      	orrs	r3, r2
 8001b98:	623b      	str	r3, [r7, #32]
	}

	UART_Config->UARTx->BRR |= tempvariable;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	6899      	ldr	r1, [r3, #8]
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	691b      	ldr	r3, [r3, #16]
 8001ba4:	6a3a      	ldr	r2, [r7, #32]
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	609a      	str	r2, [r3, #8]
}
 8001baa:	bf00      	nop
 8001bac:	3728      	adds	r7, #40	; 0x28
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	40004400 	.word	0x40004400
 8001bb8:	51eb851f 	.word	0x51eb851f

08001bbc <UART_Init>:
 *
 * @param	UART_Config_t: This points to the UART_Config_t data structure that holds all of the information for the
 * 			specific UART peripheral.
 */
void UART_Init(UART_Config_t *UART_Config)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
	RCC_ClockFrequency_t Clock_Source;

	Enable_UART_Periph(UART_Config->UARTx);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	691b      	ldr	r3, [r3, #16]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff ff2f 	bl	8001a2c <Enable_UART_Periph>

	/**Configuring UART**/

	/*Select the Word-Length (8 bits/9 bits)*/
	UART_Config->UARTx->CR1 &= ~UART_WORDLEN_9BITS;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001bdc:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->World_Length;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	68da      	ldr	r2, [r3, #12]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	885b      	ldrh	r3, [r3, #2]
 8001be8:	4619      	mov	r1, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	430a      	orrs	r2, r1
 8001bf0:	60da      	str	r2, [r3, #12]

	/*Select over-sampling (8 or 16)*/
	UART_Config->UARTx->CR1 &= ~UART_OVERSAMPLING_8;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	68da      	ldr	r2, [r3, #12]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c00:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->oversampling;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	691b      	ldr	r3, [r3, #16]
 8001c06:	68da      	ldr	r2, [r3, #12]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	889b      	ldrh	r3, [r3, #4]
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	60da      	str	r2, [r3, #12]

	/*Select transmission direction (Tx, Rx or Tx & Rx)*/
	UART_Config->UARTx->CR1 &= ~UART_MODE_TXRX;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	691b      	ldr	r3, [r3, #16]
 8001c1a:	68da      	ldr	r2, [r3, #12]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	691b      	ldr	r3, [r3, #16]
 8001c20:	f022 020c 	bic.w	r2, r2, #12
 8001c24:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Mode;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	899b      	ldrh	r3, [r3, #12]
 8001c30:	4619      	mov	r1, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	691b      	ldr	r3, [r3, #16]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	60da      	str	r2, [r3, #12]

	/*Select parity (odd or even)*/
	UART_Config->UARTx->CR1 &= ~UART_PARITY_ODD;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	68da      	ldr	r2, [r3, #12]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001c48:	60da      	str	r2, [r3, #12]
	UART_Config->UARTx->CR1 |= UART_Config->Parity;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	88db      	ldrh	r3, [r3, #6]
 8001c54:	4619      	mov	r1, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	60da      	str	r2, [r3, #12]

	/*Select number of stop bits (0.5, 1, 1.5, 2)*/
	UART_Config->UARTx->CR2 &= ~UART_STOPBITS_1_5;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	691b      	ldr	r3, [r3, #16]
 8001c62:	691a      	ldr	r2, [r3, #16]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001c6c:	611a      	str	r2, [r3, #16]
	UART_Config->UARTx->CR2 |= UART_Config->Stop_Bits;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	691b      	ldr	r3, [r3, #16]
 8001c72:	691a      	ldr	r2, [r3, #16]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	881b      	ldrh	r3, [r3, #0]
 8001c78:	4619      	mov	r1, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	611a      	str	r2, [r3, #16]

	/*Calculate and set baud-rate*/
	Set_BaudRate(&Clock_Source, UART_Config);
 8001c82:	f107 0308 	add.w	r3, r7, #8
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff19 	bl	8001ac0 <Set_BaudRate>

	/*Enable UART*/
	UART_Config->UARTx->CR1 |= UART_CR1_Enable;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	68da      	ldr	r2, [r3, #12]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	691b      	ldr	r3, [r3, #16]
 8001c98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c9c:	60da      	str	r2, [r3, #12]

}
 8001c9e:	bf00      	nop
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <main>:

void cs_disable(uint8_t slave_number);
void cs_enable(uint8_t slave_number);

int main()
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b086      	sub	sp, #24
 8001cac:	af00      	add	r7, sp, #0
	uint8_t bme_init[6] = {0x72, 0x01, 0x74, 0x27, 0x75, 0x80};
 8001cae:	4a60      	ldr	r2, [pc, #384]	; (8001e30 <main+0x188>)
 8001cb0:	f107 0310 	add.w	r3, r7, #16
 8001cb4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001cb8:	6018      	str	r0, [r3, #0]
 8001cba:	3304      	adds	r3, #4
 8001cbc:	8019      	strh	r1, [r3, #0]
	uint8_t adxl_init1[2] = {0x31, 0x01};
 8001cbe:	f240 1331 	movw	r3, #305	; 0x131
 8001cc2:	81bb      	strh	r3, [r7, #12]
	uint8_t adxl_init2[2] = {0x2D, 0x00};
 8001cc4:	232d      	movs	r3, #45	; 0x2d
 8001cc6:	813b      	strh	r3, [r7, #8]
	uint8_t adxl_init3[2] = {0x2D, 0x08};
 8001cc8:	f640 032d 	movw	r3, #2093	; 0x82d
 8001ccc:	80bb      	strh	r3, [r7, #4]
	uint8_t adxl_init4[2] = {0x2C, 0x0A}; //Default is 0x0A for 100Hz output
 8001cce:	f640 232c 	movw	r3, #2604	; 0xa2c
 8001cd2:	803b      	strh	r3, [r7, #0]

	UART_Config(&Debug, USART2, UART_MODE_TX, 115200);
 8001cd4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001cd8:	2208      	movs	r2, #8
 8001cda:	4956      	ldr	r1, [pc, #344]	; (8001e34 <main+0x18c>)
 8001cdc:	4856      	ldr	r0, [pc, #344]	; (8001e38 <main+0x190>)
 8001cde:	f7ff fe4c 	bl	800197a <UART_Config>
	UART_Init(&Debug);
 8001ce2:	4855      	ldr	r0, [pc, #340]	; (8001e38 <main+0x190>)
 8001ce4:	f7ff ff6a 	bl	8001bbc <UART_Init>

	SPI1_Example.SPI_Config.cs_gpio = GPIOA;
 8001ce8:	4b54      	ldr	r3, [pc, #336]	; (8001e3c <main+0x194>)
 8001cea:	4a55      	ldr	r2, [pc, #340]	; (8001e40 <main+0x198>)
 8001cec:	609a      	str	r2, [r3, #8]
	SPI1_Example.SPI_Config.pin_clk = Pin5;
 8001cee:	4b53      	ldr	r3, [pc, #332]	; (8001e3c <main+0x194>)
 8001cf0:	2205      	movs	r2, #5
 8001cf2:	715a      	strb	r2, [r3, #5]
	SPI1_Example.SPI_Config.pin_cs = Pin4; //Used for SSM disabled
 8001cf4:	4b51      	ldr	r3, [pc, #324]	; (8001e3c <main+0x194>)
 8001cf6:	2204      	movs	r2, #4
 8001cf8:	711a      	strb	r2, [r3, #4]
	//SPI1_Example.SPI_Config.pin_cs = Pin9; //Used for ADXL345 slave
	SPI1_Example.SPI_Config.pin_miso = Pin6;
 8001cfa:	4b50      	ldr	r3, [pc, #320]	; (8001e3c <main+0x194>)
 8001cfc:	2206      	movs	r2, #6
 8001cfe:	71da      	strb	r2, [r3, #7]
	SPI1_Example.SPI_Config.pin_mosi = Pin7;
 8001d00:	4b4e      	ldr	r3, [pc, #312]	; (8001e3c <main+0x194>)
 8001d02:	2207      	movs	r2, #7
 8001d04:	719a      	strb	r2, [r3, #6]

	SPI1_Example.ssm = SSM_Disable;
 8001d06:	4b4d      	ldr	r3, [pc, #308]	; (8001e3c <main+0x194>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	745a      	strb	r2, [r3, #17]
	SPI1_Example.SPIx = SPI1;
 8001d0c:	4b4b      	ldr	r3, [pc, #300]	; (8001e3c <main+0x194>)
 8001d0e:	4a4d      	ldr	r2, [pc, #308]	; (8001e44 <main+0x19c>)
 8001d10:	601a      	str	r2, [r3, #0]
	SPI1_Example.SPI_Config.baudrate_ctrl = DIV4;
 8001d12:	4b4a      	ldr	r3, [pc, #296]	; (8001e3c <main+0x194>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	731a      	strb	r2, [r3, #12]
	SPI1_Example.SPI_Config.cpha = Falling_Edge;
 8001d18:	4b48      	ldr	r3, [pc, #288]	; (8001e3c <main+0x194>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	739a      	strb	r2, [r3, #14]
	SPI1_Example.SPI_Config.cpol = Even_Polarity;
 8001d1e:	4b47      	ldr	r3, [pc, #284]	; (8001e3c <main+0x194>)
 8001d20:	2202      	movs	r2, #2
 8001d22:	735a      	strb	r2, [r3, #13]
	SPI1_Example.SPI_Config.data_format = MSB_First;
 8001d24:	4b45      	ldr	r3, [pc, #276]	; (8001e3c <main+0x194>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	73da      	strb	r2, [r3, #15]
	SPI1_Example.data_frame = Data_8_Bits;
 8001d2a:	4b44      	ldr	r3, [pc, #272]	; (8001e3c <main+0x194>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	741a      	strb	r2, [r3, #16]

	SPI_Init(&SPI1_Example);
 8001d30:	4842      	ldr	r0, [pc, #264]	; (8001e3c <main+0x194>)
 8001d32:	f7ff fb79 	bl	8001428 <SPI_Init>

	//cs_enable(0);
	//SPI_Transmit(&SPI1_Example, adxl_init2, 2, No_Restart);
	SPI_TransmitIT(&SPI1_Example, adxl_init2, 2);
 8001d36:	f107 0308 	add.w	r3, r7, #8
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	483f      	ldr	r0, [pc, #252]	; (8001e3c <main+0x194>)
 8001d40:	f7ff fd77 	bl	8001832 <SPI_TransmitIT>
	//cs_disable(0);

	//cs_enable(0);
	//SPI_Transmit(&SPI1_Example, adxl_init1, 2, No_Restart);
	SPI_TransmitIT(&SPI1_Example, adxl_init1, 2);
 8001d44:	f107 030c 	add.w	r3, r7, #12
 8001d48:	2202      	movs	r2, #2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	483b      	ldr	r0, [pc, #236]	; (8001e3c <main+0x194>)
 8001d4e:	f7ff fd70 	bl	8001832 <SPI_TransmitIT>
	//cs_disable(0);

	//cs_enable(0);
	//SPI_Transmit(&SPI1_Example, adxl_init4, 2, No_Restart);
	SPI_TransmitIT(&SPI1_Example, adxl_init4, 2);
 8001d52:	463b      	mov	r3, r7
 8001d54:	2202      	movs	r2, #2
 8001d56:	4619      	mov	r1, r3
 8001d58:	4838      	ldr	r0, [pc, #224]	; (8001e3c <main+0x194>)
 8001d5a:	f7ff fd6a 	bl	8001832 <SPI_TransmitIT>
	//cs_disable(0);

	//cs_enable(0);
	//SPI_Transmit(&SPI1_Example, adxl_init3, 2, No_Restart);
	SPI_TransmitIT(&SPI1_Example, adxl_init3, 2);
 8001d5e:	1d3b      	adds	r3, r7, #4
 8001d60:	2202      	movs	r2, #2
 8001d62:	4619      	mov	r1, r3
 8001d64:	4835      	ldr	r0, [pc, #212]	; (8001e3c <main+0x194>)
 8001d66:	f7ff fd64 	bl	8001832 <SPI_TransmitIT>
	{
		//cs_enable(0);
		//SPI_Transmit(&SPI1_Example, adxl_address, 1, Restart);
		//SPI_Receive(&SPI1_Example, adxl_data_rec, 6);
		//cs_disable(0);
		SPI_ReceiveIT(&SPI1_Example, adxl_data_rec, 7, *adxl_address);
 8001d6a:	4b37      	ldr	r3, [pc, #220]	; (8001e48 <main+0x1a0>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2207      	movs	r2, #7
 8001d70:	4936      	ldr	r1, [pc, #216]	; (8001e4c <main+0x1a4>)
 8001d72:	4832      	ldr	r0, [pc, #200]	; (8001e3c <main+0x194>)
 8001d74:	f7ff fd8c 	bl	8001890 <SPI_ReceiveIT>


		x = ((adxl_data_rec[2] << 8) | adxl_data_rec[1]);
 8001d78:	4b34      	ldr	r3, [pc, #208]	; (8001e4c <main+0x1a4>)
 8001d7a:	789b      	ldrb	r3, [r3, #2]
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	b21a      	sxth	r2, r3
 8001d80:	4b32      	ldr	r3, [pc, #200]	; (8001e4c <main+0x1a4>)
 8001d82:	785b      	ldrb	r3, [r3, #1]
 8001d84:	b21b      	sxth	r3, r3
 8001d86:	4313      	orrs	r3, r2
 8001d88:	b21a      	sxth	r2, r3
 8001d8a:	4b31      	ldr	r3, [pc, #196]	; (8001e50 <main+0x1a8>)
 8001d8c:	801a      	strh	r2, [r3, #0]
		y = ((adxl_data_rec[4] << 8) | adxl_data_rec[3]);
 8001d8e:	4b2f      	ldr	r3, [pc, #188]	; (8001e4c <main+0x1a4>)
 8001d90:	791b      	ldrb	r3, [r3, #4]
 8001d92:	021b      	lsls	r3, r3, #8
 8001d94:	b21a      	sxth	r2, r3
 8001d96:	4b2d      	ldr	r3, [pc, #180]	; (8001e4c <main+0x1a4>)
 8001d98:	78db      	ldrb	r3, [r3, #3]
 8001d9a:	b21b      	sxth	r3, r3
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	b21a      	sxth	r2, r3
 8001da0:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <main+0x1ac>)
 8001da2:	801a      	strh	r2, [r3, #0]
		z = ((adxl_data_rec[6] << 8) | adxl_data_rec[5]);
 8001da4:	4b29      	ldr	r3, [pc, #164]	; (8001e4c <main+0x1a4>)
 8001da6:	799b      	ldrb	r3, [r3, #6]
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	b21a      	sxth	r2, r3
 8001dac:	4b27      	ldr	r3, [pc, #156]	; (8001e4c <main+0x1a4>)
 8001dae:	795b      	ldrb	r3, [r3, #5]
 8001db0:	b21b      	sxth	r3, r3
 8001db2:	4313      	orrs	r3, r2
 8001db4:	b21a      	sxth	r2, r3
 8001db6:	4b28      	ldr	r3, [pc, #160]	; (8001e58 <main+0x1b0>)
 8001db8:	801a      	strh	r2, [r3, #0]

		//x = ((adxl_data_rec[1] << 8) | adxl_data_rec[0]);
		//y = ((adxl_data_rec[3] << 8) | adxl_data_rec[2]);
		//z = ((adxl_data_rec[5] << 8) | adxl_data_rec[4]);

		xg = (x * 0.0078);
 8001dba:	4b25      	ldr	r3, [pc, #148]	; (8001e50 <main+0x1a8>)
 8001dbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7fe fc85 	bl	80006d0 <__aeabi_i2d>
 8001dc6:	a318      	add	r3, pc, #96	; (adr r3, 8001e28 <main+0x180>)
 8001dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dcc:	f7fe fa04 	bl	80001d8 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4921      	ldr	r1, [pc, #132]	; (8001e5c <main+0x1b4>)
 8001dd6:	e9c1 2300 	strd	r2, r3, [r1]
		yg = (y * 0.0078);
 8001dda:	4b1e      	ldr	r3, [pc, #120]	; (8001e54 <main+0x1ac>)
 8001ddc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7fe fc75 	bl	80006d0 <__aeabi_i2d>
 8001de6:	a310      	add	r3, pc, #64	; (adr r3, 8001e28 <main+0x180>)
 8001de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dec:	f7fe f9f4 	bl	80001d8 <__aeabi_dmul>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	491a      	ldr	r1, [pc, #104]	; (8001e60 <main+0x1b8>)
 8001df6:	e9c1 2300 	strd	r2, r3, [r1]
		zg = (z * 0.0078);
 8001dfa:	4b17      	ldr	r3, [pc, #92]	; (8001e58 <main+0x1b0>)
 8001dfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fc65 	bl	80006d0 <__aeabi_i2d>
 8001e06:	a308      	add	r3, pc, #32	; (adr r3, 8001e28 <main+0x180>)
 8001e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0c:	f7fe f9e4 	bl	80001d8 <__aeabi_dmul>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	4913      	ldr	r1, [pc, #76]	; (8001e64 <main+0x1bc>)
 8001e16:	e9c1 2300 	strd	r2, r3, [r1]

		work_done++;
 8001e1a:	4b13      	ldr	r3, [pc, #76]	; (8001e68 <main+0x1c0>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	4a11      	ldr	r2, [pc, #68]	; (8001e68 <main+0x1c0>)
 8001e22:	6013      	str	r3, [r2, #0]
		SPI_ReceiveIT(&SPI1_Example, adxl_data_rec, 7, *adxl_address);
 8001e24:	e7a1      	b.n	8001d6a <main+0xc2>
 8001e26:	bf00      	nop
 8001e28:	8e8a71de 	.word	0x8e8a71de
 8001e2c:	3f7ff2e4 	.word	0x3f7ff2e4
 8001e30:	08001f34 	.word	0x08001f34
 8001e34:	40004400 	.word	0x40004400
 8001e38:	20000098 	.word	0x20000098
 8001e3c:	20000074 	.word	0x20000074
 8001e40:	40020000 	.word	0x40020000
 8001e44:	40013000 	.word	0x40013000
 8001e48:	20000020 	.word	0x20000020
 8001e4c:	20000068 	.word	0x20000068
 8001e50:	20000044 	.word	0x20000044
 8001e54:	20000046 	.word	0x20000046
 8001e58:	20000048 	.word	0x20000048
 8001e5c:	20000050 	.word	0x20000050
 8001e60:	20000058 	.word	0x20000058
 8001e64:	20000060 	.word	0x20000060
 8001e68:	20000070 	.word	0x20000070

08001e6c <SPI1_IRQHandler>:
	}
}

void SPI1_IRQHandler()
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
	SPI_IRQ_Handler(&SPI1_Example);
 8001e70:	4802      	ldr	r0, [pc, #8]	; (8001e7c <SPI1_IRQHandler+0x10>)
 8001e72:	f7ff fd4d 	bl	8001910 <SPI_IRQ_Handler>
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000074 	.word	0x20000074

08001e80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e80:	480d      	ldr	r0, [pc, #52]	; (8001eb8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001e84:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e88:	480c      	ldr	r0, [pc, #48]	; (8001ebc <LoopForever+0x6>)
  ldr r1, =_edata
 8001e8a:	490d      	ldr	r1, [pc, #52]	; (8001ec0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	; (8001ec4 <LoopForever+0xe>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e90:	e002      	b.n	8001e98 <LoopCopyDataInit>

08001e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e96:	3304      	adds	r3, #4

08001e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e9c:	d3f9      	bcc.n	8001e92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ec8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ea0:	4c0a      	ldr	r4, [pc, #40]	; (8001ecc <LoopForever+0x16>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea4:	e001      	b.n	8001eaa <LoopFillZerobss>

08001ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea8:	3204      	adds	r2, #4

08001eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eac:	d3fb      	bcc.n	8001ea6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001eae:	f000 f811 	bl	8001ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001eb2:	f7ff fef9 	bl	8001ca8 <main>

08001eb6 <LoopForever>:

LoopForever:
  b LoopForever
 8001eb6:	e7fe      	b.n	8001eb6 <LoopForever>
  ldr   r0, =_estack
 8001eb8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec0:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001ec4:	08001f44 	.word	0x08001f44
  ldr r2, =_sbss
 8001ec8:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8001ecc:	200000ac 	.word	0x200000ac

08001ed0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC_IRQHandler>
	...

08001ed4 <__libc_init_array>:
 8001ed4:	b570      	push	{r4, r5, r6, lr}
 8001ed6:	4d0d      	ldr	r5, [pc, #52]	; (8001f0c <__libc_init_array+0x38>)
 8001ed8:	4c0d      	ldr	r4, [pc, #52]	; (8001f10 <__libc_init_array+0x3c>)
 8001eda:	1b64      	subs	r4, r4, r5
 8001edc:	10a4      	asrs	r4, r4, #2
 8001ede:	2600      	movs	r6, #0
 8001ee0:	42a6      	cmp	r6, r4
 8001ee2:	d109      	bne.n	8001ef8 <__libc_init_array+0x24>
 8001ee4:	4d0b      	ldr	r5, [pc, #44]	; (8001f14 <__libc_init_array+0x40>)
 8001ee6:	4c0c      	ldr	r4, [pc, #48]	; (8001f18 <__libc_init_array+0x44>)
 8001ee8:	f000 f818 	bl	8001f1c <_init>
 8001eec:	1b64      	subs	r4, r4, r5
 8001eee:	10a4      	asrs	r4, r4, #2
 8001ef0:	2600      	movs	r6, #0
 8001ef2:	42a6      	cmp	r6, r4
 8001ef4:	d105      	bne.n	8001f02 <__libc_init_array+0x2e>
 8001ef6:	bd70      	pop	{r4, r5, r6, pc}
 8001ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8001efc:	4798      	blx	r3
 8001efe:	3601      	adds	r6, #1
 8001f00:	e7ee      	b.n	8001ee0 <__libc_init_array+0xc>
 8001f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f06:	4798      	blx	r3
 8001f08:	3601      	adds	r6, #1
 8001f0a:	e7f2      	b.n	8001ef2 <__libc_init_array+0x1e>
 8001f0c:	08001f3c 	.word	0x08001f3c
 8001f10:	08001f3c 	.word	0x08001f3c
 8001f14:	08001f3c 	.word	0x08001f3c
 8001f18:	08001f40 	.word	0x08001f40

08001f1c <_init>:
 8001f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f1e:	bf00      	nop
 8001f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f22:	bc08      	pop	{r3}
 8001f24:	469e      	mov	lr, r3
 8001f26:	4770      	bx	lr

08001f28 <_fini>:
 8001f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f2a:	bf00      	nop
 8001f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f2e:	bc08      	pop	{r3}
 8001f30:	469e      	mov	lr, r3
 8001f32:	4770      	bx	lr
