$date
	Sat Oct 22 22:11:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#999513
b10000 !
1"
#999514
b10000 &
b10000 %
1$
#999515
0"
#999518
b1000 &
b1000 %
#999522
b100 &
b100 %
#999526
b10 &
b10 %
#999530
b1 &
b1 %
1#
#999534
b0 &
0#
b0 %
0$
#2067757
b11101 !
1"
#2067758
b11101 &
b11101 %
1$
#2067759
0"
#2067762
b1011000 &
b1011000 %
#2067766
b101100 &
b101100 %
#2067770
b10110 &
b10110 %
#2067774
b1011 &
b1011 %
#2067778
b100010 &
b100010 %
#2067782
b10001 &
b10001 %
#2067786
b110100 &
b110100 %
#2067790
b11010 &
b11010 %
#2067794
b1101 &
b1101 %
#2067798
b101000 &
b101000 %
#2067802
b10100 &
b10100 %
#2067806
b1010 &
b1010 %
#2067810
b101 &
b101 %
#2067814
b10000 &
b10000 %
#2067818
b1000 &
b1000 %
#2067822
b100 &
b100 %
#2067826
b10 &
b10 %
#2067830
b1 &
1#
b1 %
#2067834
b0 &
b0 %
0#
0$
#3001654
b10001 &
b10001 %
1$
b10001 !
1"
#3001655
0"
#3001658
b110100 &
b110100 %
#3001662
b11010 &
b11010 %
#3001666
b1101 &
b1101 %
#3001670
b101000 &
b101000 %
#3001674
b10100 &
b10100 %
#3001678
b1010 &
b1010 %
#3001682
b101 &
b101 %
#3001686
b10000 &
b10000 %
#3001690
b1000 &
b1000 %
#3001694
b100 &
b100 %
#3001698
b10 &
b10 %
#3001702
b1 &
1#
b1 %
#3001706
b0 &
b0 %
0#
0$
#4500012
