
PID-Motor-Control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008780  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000390  08008950  08008950  00009950  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ce0  08008ce0  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008ce0  08008ce0  00009ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ce8  08008ce8  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ce8  08008ce8  00009ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008cec  08008cec  00009cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008cf0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000800  200001d4  08008ec4  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009d4  08008ec4  0000a9d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013594  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002764  00000000  00000000  0001d798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  0001ff00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d47  00000000  00000000  00021010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002785c  00000000  00000000  00021d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001495d  00000000  00000000  000495b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f4706  00000000  00000000  0005df10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152616  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a08  00000000  00000000  0015265c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00158064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008938 	.word	0x08008938

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08008938 	.word	0x08008938

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <SetMotorDirection>:
static void MX_TIM1_Init(void);
static void MX_TIM2_Init(void);
/* USER CODE BEGIN PFP */

void SetMotorDirection(int direction)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
    if (direction < 0)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	da0a      	bge.n	8000efc <SetMotorDirection+0x24>
    {
        // Obrót w prawo
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_DIR1_PIN, GPIO_PIN_SET);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	2102      	movs	r1, #2
 8000eea:	480b      	ldr	r0, [pc, #44]	@ (8000f18 <SetMotorDirection+0x40>)
 8000eec:	f001 f9e8 	bl	80022c0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_DIR2_PIN, GPIO_PIN_RESET);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	4808      	ldr	r0, [pc, #32]	@ (8000f18 <SetMotorDirection+0x40>)
 8000ef6:	f001 f9e3 	bl	80022c0 <HAL_GPIO_WritePin>
    {
        // Obrót w lewo
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_DIR1_PIN, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_DIR2_PIN, GPIO_PIN_SET);
    }
}
 8000efa:	e009      	b.n	8000f10 <SetMotorDirection+0x38>
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_DIR1_PIN, GPIO_PIN_RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2102      	movs	r1, #2
 8000f00:	4805      	ldr	r0, [pc, #20]	@ (8000f18 <SetMotorDirection+0x40>)
 8000f02:	f001 f9dd 	bl	80022c0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MOTOR_PORT, MOTOR_DIR2_PIN, GPIO_PIN_SET);
 8000f06:	2201      	movs	r2, #1
 8000f08:	2104      	movs	r1, #4
 8000f0a:	4803      	ldr	r0, [pc, #12]	@ (8000f18 <SetMotorDirection+0x40>)
 8000f0c:	f001 f9d8 	bl	80022c0 <HAL_GPIO_WritePin>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40020400 	.word	0x40020400

08000f1c <SpeedCalculating>:

void SpeedCalculating(int direction)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	encoder_position = __HAL_TIM_GET_COUNTER(&htim1);
 8000f24:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa4 <SpeedCalculating+0x88>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa8 <SpeedCalculating+0x8c>)
 8000f2e:	601a      	str	r2, [r3, #0]
	delta_position = encoder_position - last_encoder_position;
 8000f30:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <SpeedCalculating+0x8c>)
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b1d      	ldr	r3, [pc, #116]	@ (8000fac <SpeedCalculating+0x90>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f3c:	6013      	str	r3, [r2, #0]

	if(direction > 0)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	dd0a      	ble.n	8000f5a <SpeedCalculating+0x3e>
	{
		if (delta_position > 0)
 8000f44:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	dd10      	ble.n	8000f6e <SpeedCalculating+0x52>
		{
			delta_position -= 1920;
 8000f4c:	4b18      	ldr	r3, [pc, #96]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8000f54:	4a16      	ldr	r2, [pc, #88]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	e009      	b.n	8000f6e <SpeedCalculating+0x52>
		}
	}
	else
	{
		if (delta_position < 0)
 8000f5a:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	da05      	bge.n	8000f6e <SpeedCalculating+0x52>
		{
			delta_position += 1920;
 8000f62:	4b13      	ldr	r3, [pc, #76]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f503 63f0 	add.w	r3, r3, #1920	@ 0x780
 8000f6a:	4a11      	ldr	r2, [pc, #68]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f6c:	6013      	str	r3, [r2, #0]
		}
	}

	last_encoder_position = encoder_position;
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <SpeedCalculating+0x8c>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4a0e      	ldr	r2, [pc, #56]	@ (8000fac <SpeedCalculating+0x90>)
 8000f74:	6013      	str	r3, [r2, #0]
	speed = (delta_position / 1920.0f) * 60.0f;
 8000f76:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <SpeedCalculating+0x94>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	ee07 3a90 	vmov	s15, r3
 8000f7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f82:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8000fb4 <SpeedCalculating+0x98>
 8000f86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f8a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000fb8 <SpeedCalculating+0x9c>
 8000f8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f92:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <SpeedCalculating+0xa0>)
 8000f94:	edc3 7a00 	vstr	s15, [r3]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	200001f0 	.word	0x200001f0
 8000fa8:	2000083c 	.word	0x2000083c
 8000fac:	20000874 	.word	0x20000874
 8000fb0:	20000878 	.word	0x20000878
 8000fb4:	44f00000 	.word	0x44f00000
 8000fb8:	42700000 	.word	0x42700000
 8000fbc:	2000087c 	.word	0x2000087c

08000fc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fc4:	f000 fe25 	bl	8001c12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc8:	f000 f868 	bl	800109c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fcc:	f000 fa32 	bl	8001434 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000fd0:	f000 f9d2 	bl	8001378 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000fd4:	f000 fa00 	bl	80013d8 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8000fd8:	f000 f974 	bl	80012c4 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000fdc:	f000 f8c6 	bl	800116c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000fe0:	f000 f91e 	bl	8001220 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000fe4:	2108      	movs	r1, #8
 8000fe6:	4826      	ldr	r0, [pc, #152]	@ (8001080 <main+0xc0>)
 8000fe8:	f002 fcb0 	bl	800394c <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8000fec:	213c      	movs	r1, #60	@ 0x3c
 8000fee:	4825      	ldr	r0, [pc, #148]	@ (8001084 <main+0xc4>)
 8000ff0:	f002 fe4c 	bl	8003c8c <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 8000ff4:	4b22      	ldr	r3, [pc, #136]	@ (8001080 <main+0xc0>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2250      	movs	r2, #80	@ 0x50
 8000ffa:	63da      	str	r2, [r3, #60]	@ 0x3c

	  if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_RESET) // Przycisk wciśnięty
 8000ffc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001000:	4821      	ldr	r0, [pc, #132]	@ (8001088 <main+0xc8>)
 8001002:	f001 f945 	bl	8002290 <HAL_GPIO_ReadPin>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d10e      	bne.n	800102a <main+0x6a>
	  {
	      //HAL_Delay(100); // Czekaj na stabilizację sygnału
	      if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) == GPIO_PIN_RESET)
 800100c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001010:	481d      	ldr	r0, [pc, #116]	@ (8001088 <main+0xc8>)
 8001012:	f001 f93d 	bl	8002290 <HAL_GPIO_ReadPin>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d116      	bne.n	800104a <main+0x8a>
	      {
	          SetMotorDirection(1); // Obrót w prawo
 800101c:	2001      	movs	r0, #1
 800101e:	f7ff ff5b 	bl	8000ed8 <SetMotorDirection>
	          SpeedCalculating(1);
 8001022:	2001      	movs	r0, #1
 8001024:	f7ff ff7a 	bl	8000f1c <SpeedCalculating>
 8001028:	e00f      	b.n	800104a <main+0x8a>
	      }
	  }
	  else
	  {
	      //HAL_Delay(100); // Czekaj na stabilizację sygnału
	      if (HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN) != GPIO_PIN_RESET)
 800102a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800102e:	4816      	ldr	r0, [pc, #88]	@ (8001088 <main+0xc8>)
 8001030:	f001 f92e 	bl	8002290 <HAL_GPIO_ReadPin>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d007      	beq.n	800104a <main+0x8a>
	      {
	          SetMotorDirection(-1); // Obrót w lewo
 800103a:	f04f 30ff 	mov.w	r0, #4294967295
 800103e:	f7ff ff4b 	bl	8000ed8 <SetMotorDirection>
	          SpeedCalculating(-1);
 8001042:	f04f 30ff 	mov.w	r0, #4294967295
 8001046:	f7ff ff69 	bl	8000f1c <SpeedCalculating>
	      }
	  }


	  sprintf(message, "%.2f\n", speed);
 800104a:	4b10      	ldr	r3, [pc, #64]	@ (800108c <main+0xcc>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fa9a 	bl	8000588 <__aeabi_f2d>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	490d      	ldr	r1, [pc, #52]	@ (8001090 <main+0xd0>)
 800105a:	480e      	ldr	r0, [pc, #56]	@ (8001094 <main+0xd4>)
 800105c:	f005 fb40 	bl	80066e0 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)message, strlen(message), HAL_MAX_DELAY);
 8001060:	480c      	ldr	r0, [pc, #48]	@ (8001094 <main+0xd4>)
 8001062:	f7ff f925 	bl	80002b0 <strlen>
 8001066:	4603      	mov	r3, r0
 8001068:	b29a      	uxth	r2, r3
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	4909      	ldr	r1, [pc, #36]	@ (8001094 <main+0xd4>)
 8001070:	4809      	ldr	r0, [pc, #36]	@ (8001098 <main+0xd8>)
 8001072:	f003 fe75 	bl	8004d60 <HAL_UART_Transmit>
	  HAL_Delay(100);
 8001076:	2064      	movs	r0, #100	@ 0x64
 8001078:	f000 fe28 	bl	8001ccc <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 80);
 800107c:	e7ba      	b.n	8000ff4 <main+0x34>
 800107e:	bf00      	nop
 8001080:	20000288 	.word	0x20000288
 8001084:	200001f0 	.word	0x200001f0
 8001088:	40020800 	.word	0x40020800
 800108c:	2000087c 	.word	0x2000087c
 8001090:	08008950 	.word	0x08008950
 8001094:	20000840 	.word	0x20000840
 8001098:	200002d4 	.word	0x200002d4

0800109c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b094      	sub	sp, #80	@ 0x50
 80010a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a2:	f107 0320 	add.w	r3, r7, #32
 80010a6:	2230      	movs	r2, #48	@ 0x30
 80010a8:	2100      	movs	r1, #0
 80010aa:	4618      	mov	r0, r3
 80010ac:	f005 fb7b 	bl	80067a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2200      	movs	r2, #0
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	605a      	str	r2, [r3, #4]
 80010ba:	609a      	str	r2, [r3, #8]
 80010bc:	60da      	str	r2, [r3, #12]
 80010be:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80010c0:	f001 fa52 	bl	8002568 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c4:	4b27      	ldr	r3, [pc, #156]	@ (8001164 <SystemClock_Config+0xc8>)
 80010c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c8:	4a26      	ldr	r2, [pc, #152]	@ (8001164 <SystemClock_Config+0xc8>)
 80010ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d0:	4b24      	ldr	r3, [pc, #144]	@ (8001164 <SystemClock_Config+0xc8>)
 80010d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010dc:	4b22      	ldr	r3, [pc, #136]	@ (8001168 <SystemClock_Config+0xcc>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010e4:	4a20      	ldr	r2, [pc, #128]	@ (8001168 <SystemClock_Config+0xcc>)
 80010e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001168 <SystemClock_Config+0xcc>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010f8:	2301      	movs	r3, #1
 80010fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010fc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001102:	2302      	movs	r3, #2
 8001104:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001106:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800110a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800110c:	2304      	movs	r3, #4
 800110e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001110:	2348      	movs	r3, #72	@ 0x48
 8001112:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001114:	2302      	movs	r3, #2
 8001116:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001118:	2303      	movs	r3, #3
 800111a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800111c:	f107 0320 	add.w	r3, r7, #32
 8001120:	4618      	mov	r0, r3
 8001122:	f001 fa31 	bl	8002588 <HAL_RCC_OscConfig>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800112c:	f000 fa72 	bl	8001614 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001130:	230f      	movs	r3, #15
 8001132:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001134:	2302      	movs	r3, #2
 8001136:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001138:	2300      	movs	r3, #0
 800113a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800113c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001140:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001146:	f107 030c 	add.w	r3, r7, #12
 800114a:	2102      	movs	r1, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fcbf 	bl	8002ad0 <HAL_RCC_ClockConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001158:	f000 fa5c 	bl	8001614 <Error_Handler>
  }
}
 800115c:	bf00      	nop
 800115e:	3750      	adds	r7, #80	@ 0x50
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40007000 	.word	0x40007000

0800116c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08c      	sub	sp, #48	@ 0x30
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001172:	f107 030c 	add.w	r3, r7, #12
 8001176:	2224      	movs	r2, #36	@ 0x24
 8001178:	2100      	movs	r1, #0
 800117a:	4618      	mov	r0, r3
 800117c:	f005 fb13 	bl	80067a6 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001180:	463b      	mov	r3, r7
 8001182:	2200      	movs	r2, #0
 8001184:	601a      	str	r2, [r3, #0]
 8001186:	605a      	str	r2, [r3, #4]
 8001188:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800118a:	4b23      	ldr	r3, [pc, #140]	@ (8001218 <MX_TIM1_Init+0xac>)
 800118c:	4a23      	ldr	r2, [pc, #140]	@ (800121c <MX_TIM1_Init+0xb0>)
 800118e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001190:	4b21      	ldr	r3, [pc, #132]	@ (8001218 <MX_TIM1_Init+0xac>)
 8001192:	2200      	movs	r2, #0
 8001194:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001196:	4b20      	ldr	r3, [pc, #128]	@ (8001218 <MX_TIM1_Init+0xac>)
 8001198:	2200      	movs	r2, #0
 800119a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1919;
 800119c:	4b1e      	ldr	r3, [pc, #120]	@ (8001218 <MX_TIM1_Init+0xac>)
 800119e:	f240 727f 	movw	r2, #1919	@ 0x77f
 80011a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001218 <MX_TIM1_Init+0xac>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <MX_TIM1_Init+0xac>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b0:	4b19      	ldr	r3, [pc, #100]	@ (8001218 <MX_TIM1_Init+0xac>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80011b6:	2303      	movs	r3, #3
 80011b8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011be:	2301      	movs	r3, #1
 80011c0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011ca:	2300      	movs	r3, #0
 80011cc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011ce:	2301      	movs	r3, #1
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011d2:	2300      	movs	r3, #0
 80011d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	4619      	mov	r1, r3
 80011e0:	480d      	ldr	r0, [pc, #52]	@ (8001218 <MX_TIM1_Init+0xac>)
 80011e2:	f002 fcad 	bl	8003b40 <HAL_TIM_Encoder_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 80011ec:	f000 fa12 	bl	8001614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011f0:	2300      	movs	r3, #0
 80011f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011fc:	463b      	mov	r3, r7
 80011fe:	4619      	mov	r1, r3
 8001200:	4805      	ldr	r0, [pc, #20]	@ (8001218 <MX_TIM1_Init+0xac>)
 8001202:	f003 fcb3 	bl	8004b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d001      	beq.n	8001210 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800120c:	f000 fa02 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001210:	bf00      	nop
 8001212:	3730      	adds	r7, #48	@ 0x30
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	200001f0 	.word	0x200001f0
 800121c:	40010000 	.word	0x40010000

08001220 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b088      	sub	sp, #32
 8001224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001226:	f107 0310 	add.w	r3, r7, #16
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001234:	1d3b      	adds	r3, r7, #4
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800123e:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 8001240:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001244:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 8001246:	4b1e      	ldr	r3, [pc, #120]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 8001248:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800124c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124e:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8001254:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 8001256:	f242 720f 	movw	r2, #9999	@ 0x270f
 800125a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125c:	4b18      	ldr	r3, [pc, #96]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 800125e:	2200      	movs	r2, #0
 8001260:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 8001264:	2200      	movs	r2, #0
 8001266:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001268:	4815      	ldr	r0, [pc, #84]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 800126a:	f002 fa47 	bl	80036fc <HAL_TIM_Base_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001274:	f000 f9ce 	bl	8001614 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001278:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800127c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800127e:	f107 0310 	add.w	r3, r7, #16
 8001282:	4619      	mov	r1, r3
 8001284:	480e      	ldr	r0, [pc, #56]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 8001286:	f002 ffab 	bl	80041e0 <HAL_TIM_ConfigClockSource>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001290:	f000 f9c0 	bl	8001614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	4619      	mov	r1, r3
 80012a0:	4807      	ldr	r0, [pc, #28]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 80012a2:	f003 fc63 	bl	8004b6c <HAL_TIMEx_MasterConfigSynchronization>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80012ac:	f000 f9b2 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80012b0:	4803      	ldr	r0, [pc, #12]	@ (80012c0 <MX_TIM2_Init+0xa0>)
 80012b2:	f002 fa7b 	bl	80037ac <HAL_TIM_Base_Start_IT>

  /* USER CODE END TIM2_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	3720      	adds	r7, #32
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000023c 	.word	0x2000023c

080012c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08a      	sub	sp, #40	@ 0x28
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012ca:	f107 031c 	add.w	r3, r7, #28
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d6:	463b      	mov	r3, r7
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012e8:	4b21      	ldr	r3, [pc, #132]	@ (8001370 <MX_TIM3_Init+0xac>)
 80012ea:	4a22      	ldr	r2, [pc, #136]	@ (8001374 <MX_TIM3_Init+0xb0>)
 80012ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80012ee:	4b20      	ldr	r3, [pc, #128]	@ (8001370 <MX_TIM3_Init+0xac>)
 80012f0:	2247      	movs	r2, #71	@ 0x47
 80012f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f4:	4b1e      	ldr	r3, [pc, #120]	@ (8001370 <MX_TIM3_Init+0xac>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80012fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001370 <MX_TIM3_Init+0xac>)
 80012fc:	2263      	movs	r2, #99	@ 0x63
 80012fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001300:	4b1b      	ldr	r3, [pc, #108]	@ (8001370 <MX_TIM3_Init+0xac>)
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001306:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MX_TIM3_Init+0xac>)
 8001308:	2200      	movs	r2, #0
 800130a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800130c:	4818      	ldr	r0, [pc, #96]	@ (8001370 <MX_TIM3_Init+0xac>)
 800130e:	f002 fac5 	bl	800389c <HAL_TIM_PWM_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001318:	f000 f97c 	bl	8001614 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001324:	f107 031c 	add.w	r3, r7, #28
 8001328:	4619      	mov	r1, r3
 800132a:	4811      	ldr	r0, [pc, #68]	@ (8001370 <MX_TIM3_Init+0xac>)
 800132c:	f003 fc1e 	bl	8004b6c <HAL_TIMEx_MasterConfigSynchronization>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001336:	f000 f96d 	bl	8001614 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800133a:	2360      	movs	r3, #96	@ 0x60
 800133c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800134a:	463b      	mov	r3, r7
 800134c:	2208      	movs	r2, #8
 800134e:	4619      	mov	r1, r3
 8001350:	4807      	ldr	r0, [pc, #28]	@ (8001370 <MX_TIM3_Init+0xac>)
 8001352:	f002 fe31 	bl	8003fb8 <HAL_TIM_PWM_ConfigChannel>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800135c:	f000 f95a 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001360:	4803      	ldr	r0, [pc, #12]	@ (8001370 <MX_TIM3_Init+0xac>)
 8001362:	f000 fa09 	bl	8001778 <HAL_TIM_MspPostInit>

}
 8001366:	bf00      	nop
 8001368:	3728      	adds	r7, #40	@ 0x28
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000288 	.word	0x20000288
 8001374:	40000400 	.word	0x40000400

08001378 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800137c:	4b14      	ldr	r3, [pc, #80]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 800137e:	4a15      	ldr	r2, [pc, #84]	@ (80013d4 <MX_USART3_UART_Init+0x5c>)
 8001380:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001382:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 8001384:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001388:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800138a:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 800138c:	2200      	movs	r2, #0
 800138e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001390:	4b0f      	ldr	r3, [pc, #60]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001396:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 8001398:	2200      	movs	r2, #0
 800139a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800139c:	4b0c      	ldr	r3, [pc, #48]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 800139e:	220c      	movs	r2, #12
 80013a0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013a8:	4b09      	ldr	r3, [pc, #36]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ae:	4b08      	ldr	r3, [pc, #32]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <MX_USART3_UART_Init+0x58>)
 80013bc:	f003 fc82 	bl	8004cc4 <HAL_UART_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80013c6:	f000 f925 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200002d4 	.word	0x200002d4
 80013d4:	40004800 	.word	0x40004800

080013d8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80013dc:	4b14      	ldr	r3, [pc, #80]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013de:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80013e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80013e4:	4b12      	ldr	r3, [pc, #72]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013e6:	2206      	movs	r2, #6
 80013e8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80013ea:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013f8:	2202      	movs	r2, #2
 80013fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80013fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013fe:	2201      	movs	r2, #1
 8001400:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001402:	4b0b      	ldr	r3, [pc, #44]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001404:	2200      	movs	r2, #0
 8001406:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001408:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800140a:	2200      	movs	r2, #0
 800140c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800140e:	4b08      	ldr	r3, [pc, #32]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001410:	2201      	movs	r2, #1
 8001412:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001416:	2200      	movs	r2, #0
 8001418:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800141a:	4805      	ldr	r0, [pc, #20]	@ (8001430 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800141c:	f000 ff69 	bl	80022f2 <HAL_PCD_Init>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001426:	f000 f8f5 	bl	8001614 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	2000035c 	.word	0x2000035c

08001434 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08c      	sub	sp, #48	@ 0x30
 8001438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
 8001448:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800144a:	4b6d      	ldr	r3, [pc, #436]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	4a6c      	ldr	r2, [pc, #432]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001450:	f043 0304 	orr.w	r3, r3, #4
 8001454:	6313      	str	r3, [r2, #48]	@ 0x30
 8001456:	4b6a      	ldr	r3, [pc, #424]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800145a:	f003 0304 	and.w	r3, r3, #4
 800145e:	61bb      	str	r3, [r7, #24]
 8001460:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001462:	4b67      	ldr	r3, [pc, #412]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a66      	ldr	r2, [pc, #408]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001468:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
 800146e:	4b64      	ldr	r3, [pc, #400]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	4b61      	ldr	r3, [pc, #388]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800147e:	4a60      	ldr	r2, [pc, #384]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6313      	str	r3, [r2, #48]	@ 0x30
 8001486:	4b5e      	ldr	r3, [pc, #376]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	4b5b      	ldr	r3, [pc, #364]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	4a5a      	ldr	r2, [pc, #360]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	6313      	str	r3, [r2, #48]	@ 0x30
 800149e:	4b58      	ldr	r3, [pc, #352]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014aa:	4b55      	ldr	r3, [pc, #340]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a54      	ldr	r2, [pc, #336]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014b0:	f043 0310 	orr.w	r3, r3, #16
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b52      	ldr	r3, [pc, #328]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f003 0310 	and.w	r3, r3, #16
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c2:	4b4f      	ldr	r3, [pc, #316]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	4a4e      	ldr	r2, [pc, #312]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014c8:	f043 0308 	orr.w	r3, r3, #8
 80014cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ce:	4b4c      	ldr	r3, [pc, #304]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d2:	f003 0308 	and.w	r3, r3, #8
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014da:	4b49      	ldr	r3, [pc, #292]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a48      	ldr	r2, [pc, #288]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b46      	ldr	r3, [pc, #280]	@ (8001600 <MX_GPIO_Init+0x1cc>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014ee:	603b      	str	r3, [r7, #0]
 80014f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_2|LD3_Pin
 80014f2:	2200      	movs	r2, #0
 80014f4:	f244 0187 	movw	r1, #16519	@ 0x4087
 80014f8:	4842      	ldr	r0, [pc, #264]	@ (8001604 <MX_GPIO_Init+0x1d0>)
 80014fa:	f000 fee1 	bl	80022c0 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	2140      	movs	r1, #64	@ 0x40
 8001502:	4841      	ldr	r0, [pc, #260]	@ (8001608 <MX_GPIO_Init+0x1d4>)
 8001504:	f000 fedc 	bl	80022c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001508:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001512:	2302      	movs	r3, #2
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001516:	f107 031c 	add.w	r3, r7, #28
 800151a:	4619      	mov	r1, r3
 800151c:	483b      	ldr	r0, [pc, #236]	@ (800160c <MX_GPIO_Init+0x1d8>)
 800151e:	f000 fd0b 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001522:	2332      	movs	r3, #50	@ 0x32
 8001524:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001526:	2302      	movs	r3, #2
 8001528:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001532:	230b      	movs	r3, #11
 8001534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001536:	f107 031c 	add.w	r3, r7, #28
 800153a:	4619      	mov	r1, r3
 800153c:	4833      	ldr	r0, [pc, #204]	@ (800160c <MX_GPIO_Init+0x1d8>)
 800153e:	f000 fcfb 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001542:	2386      	movs	r3, #134	@ 0x86
 8001544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001546:	2302      	movs	r3, #2
 8001548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154e:	2303      	movs	r3, #3
 8001550:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001552:	230b      	movs	r3, #11
 8001554:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	4619      	mov	r1, r3
 800155c:	482c      	ldr	r0, [pc, #176]	@ (8001610 <MX_GPIO_Init+0x1dc>)
 800155e:	f000 fceb 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB2 LD3_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_2|LD3_Pin
 8001562:	f244 0387 	movw	r3, #16519	@ 0x4087
 8001566:	61fb      	str	r3, [r7, #28]
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	f107 031c 	add.w	r3, r7, #28
 8001578:	4619      	mov	r1, r3
 800157a:	4822      	ldr	r0, [pc, #136]	@ (8001604 <MX_GPIO_Init+0x1d0>)
 800157c:	f000 fcdc 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001580:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001586:	2302      	movs	r3, #2
 8001588:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	2300      	movs	r3, #0
 800158c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158e:	2303      	movs	r3, #3
 8001590:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001592:	230b      	movs	r3, #11
 8001594:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001596:	f107 031c 	add.w	r3, r7, #28
 800159a:	4619      	mov	r1, r3
 800159c:	4819      	ldr	r0, [pc, #100]	@ (8001604 <MX_GPIO_Init+0x1d0>)
 800159e:	f000 fccb 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015a2:	2340      	movs	r3, #64	@ 0x40
 80015a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a6:	2301      	movs	r3, #1
 80015a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015aa:	2300      	movs	r3, #0
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ae:	2300      	movs	r3, #0
 80015b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015b2:	f107 031c 	add.w	r3, r7, #28
 80015b6:	4619      	mov	r1, r3
 80015b8:	4813      	ldr	r0, [pc, #76]	@ (8001608 <MX_GPIO_Init+0x1d4>)
 80015ba:	f000 fcbd 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80015be:	2380      	movs	r3, #128	@ 0x80
 80015c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015c2:	2300      	movs	r3, #0
 80015c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015ca:	f107 031c 	add.w	r3, r7, #28
 80015ce:	4619      	mov	r1, r3
 80015d0:	480d      	ldr	r0, [pc, #52]	@ (8001608 <MX_GPIO_Init+0x1d4>)
 80015d2:	f000 fcb1 	bl	8001f38 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015d6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015dc:	2302      	movs	r3, #2
 80015de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e4:	2303      	movs	r3, #3
 80015e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015e8:	230b      	movs	r3, #11
 80015ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015ec:	f107 031c 	add.w	r3, r7, #28
 80015f0:	4619      	mov	r1, r3
 80015f2:	4805      	ldr	r0, [pc, #20]	@ (8001608 <MX_GPIO_Init+0x1d4>)
 80015f4:	f000 fca0 	bl	8001f38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80015f8:	bf00      	nop
 80015fa:	3730      	adds	r7, #48	@ 0x30
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40023800 	.word	0x40023800
 8001604:	40020400 	.word	0x40020400
 8001608:	40021800 	.word	0x40021800
 800160c:	40020800 	.word	0x40020800
 8001610:	40020000 	.word	0x40020000

08001614 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001618:	b672      	cpsid	i
}
 800161a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800161c:	bf00      	nop
 800161e:	e7fd      	b.n	800161c <Error_Handler+0x8>

08001620 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001626:	4b0f      	ldr	r3, [pc, #60]	@ (8001664 <HAL_MspInit+0x44>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800162a:	4a0e      	ldr	r2, [pc, #56]	@ (8001664 <HAL_MspInit+0x44>)
 800162c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001630:	6413      	str	r3, [r2, #64]	@ 0x40
 8001632:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <HAL_MspInit+0x44>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <HAL_MspInit+0x44>)
 8001640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001642:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <HAL_MspInit+0x44>)
 8001644:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001648:	6453      	str	r3, [r2, #68]	@ 0x44
 800164a:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <HAL_MspInit+0x44>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	40023800 	.word	0x40023800

08001668 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	@ 0x28
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
 800167a:	609a      	str	r2, [r3, #8]
 800167c:	60da      	str	r2, [r3, #12]
 800167e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a17      	ldr	r2, [pc, #92]	@ (80016e4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d128      	bne.n	80016dc <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800168a:	4b17      	ldr	r3, [pc, #92]	@ (80016e8 <HAL_TIM_Encoder_MspInit+0x80>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800168e:	4a16      	ldr	r2, [pc, #88]	@ (80016e8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001690:	f043 0301 	orr.w	r3, r3, #1
 8001694:	6453      	str	r3, [r2, #68]	@ 0x44
 8001696:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <HAL_TIM_Encoder_MspInit+0x80>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	f003 0301 	and.w	r3, r3, #1
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80016a2:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <HAL_TIM_Encoder_MspInit+0x80>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a10      	ldr	r2, [pc, #64]	@ (80016e8 <HAL_TIM_Encoder_MspInit+0x80>)
 80016a8:	f043 0310 	orr.w	r3, r3, #16
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <HAL_TIM_Encoder_MspInit+0x80>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0310 	and.w	r3, r3, #16
 80016b6:	60fb      	str	r3, [r7, #12]
 80016b8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80016ba:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80016be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c0:	2302      	movs	r3, #2
 80016c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80016cc:	2301      	movs	r3, #1
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4619      	mov	r1, r3
 80016d6:	4805      	ldr	r0, [pc, #20]	@ (80016ec <HAL_TIM_Encoder_MspInit+0x84>)
 80016d8:	f000 fc2e 	bl	8001f38 <HAL_GPIO_Init>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80016dc:	bf00      	nop
 80016de:	3728      	adds	r7, #40	@ 0x28
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40010000 	.word	0x40010000
 80016e8:	40023800 	.word	0x40023800
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001700:	d113      	bne.n	800172a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001702:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <HAL_TIM_Base_MspInit+0x44>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	4a0b      	ldr	r2, [pc, #44]	@ (8001734 <HAL_TIM_Base_MspInit+0x44>)
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	6413      	str	r3, [r2, #64]	@ 0x40
 800170e:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <HAL_TIM_Base_MspInit+0x44>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	201c      	movs	r0, #28
 8001720:	f000 fbd3 	bl	8001eca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001724:	201c      	movs	r0, #28
 8001726:	f000 fbec 	bl	8001f02 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800172a:	bf00      	nop
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40023800 	.word	0x40023800

08001738 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0a      	ldr	r2, [pc, #40]	@ (8001770 <HAL_TIM_PWM_MspInit+0x38>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d10b      	bne.n	8001762 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <HAL_TIM_PWM_MspInit+0x3c>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	4a09      	ldr	r2, [pc, #36]	@ (8001774 <HAL_TIM_PWM_MspInit+0x3c>)
 8001750:	f043 0302 	orr.w	r3, r3, #2
 8001754:	6413      	str	r3, [r2, #64]	@ 0x40
 8001756:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <HAL_TIM_PWM_MspInit+0x3c>)
 8001758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	40000400 	.word	0x40000400
 8001774:	40023800 	.word	0x40023800

08001778 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b088      	sub	sp, #32
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001780:	f107 030c 	add.w	r3, r7, #12
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a11      	ldr	r2, [pc, #68]	@ (80017dc <HAL_TIM_MspPostInit+0x64>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d11c      	bne.n	80017d4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <HAL_TIM_MspPostInit+0x68>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a10      	ldr	r2, [pc, #64]	@ (80017e0 <HAL_TIM_MspPostInit+0x68>)
 80017a0:	f043 0304 	orr.w	r3, r3, #4
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <HAL_TIM_MspPostInit+0x68>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b8:	2302      	movs	r3, #2
 80017ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017c4:	2302      	movs	r3, #2
 80017c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	4619      	mov	r1, r3
 80017ce:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <HAL_TIM_MspPostInit+0x6c>)
 80017d0:	f000 fbb2 	bl	8001f38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017d4:	bf00      	nop
 80017d6:	3720      	adds	r7, #32
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	40000400 	.word	0x40000400
 80017e0:	40023800 	.word	0x40023800
 80017e4:	40020800 	.word	0x40020800

080017e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b0aa      	sub	sp, #168	@ 0xa8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001800:	f107 0310 	add.w	r3, r7, #16
 8001804:	2284      	movs	r2, #132	@ 0x84
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f004 ffcc 	bl	80067a6 <memset>
  if(huart->Instance==USART3)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a22      	ldr	r2, [pc, #136]	@ (800189c <HAL_UART_MspInit+0xb4>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d13c      	bne.n	8001892 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001818:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800181c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800181e:	2300      	movs	r3, #0
 8001820:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001822:	f107 0310 	add.w	r3, r7, #16
 8001826:	4618      	mov	r0, r3
 8001828:	f001 fb78 	bl	8002f1c <HAL_RCCEx_PeriphCLKConfig>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001832:	f7ff feef 	bl	8001614 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001836:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <HAL_UART_MspInit+0xb8>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183a:	4a19      	ldr	r2, [pc, #100]	@ (80018a0 <HAL_UART_MspInit+0xb8>)
 800183c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001840:	6413      	str	r3, [r2, #64]	@ 0x40
 8001842:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <HAL_UART_MspInit+0xb8>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001846:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800184e:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <HAL_UART_MspInit+0xb8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a13      	ldr	r2, [pc, #76]	@ (80018a0 <HAL_UART_MspInit+0xb8>)
 8001854:	f043 0308 	orr.w	r3, r3, #8
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_UART_MspInit+0xb8>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001866:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800186a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186e:	2302      	movs	r3, #2
 8001870:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001874:	2301      	movs	r3, #1
 8001876:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187a:	2303      	movs	r3, #3
 800187c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001880:	2307      	movs	r3, #7
 8001882:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001886:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800188a:	4619      	mov	r1, r3
 800188c:	4805      	ldr	r0, [pc, #20]	@ (80018a4 <HAL_UART_MspInit+0xbc>)
 800188e:	f000 fb53 	bl	8001f38 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001892:	bf00      	nop
 8001894:	37a8      	adds	r7, #168	@ 0xa8
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40004800 	.word	0x40004800
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40020c00 	.word	0x40020c00

080018a8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b0ac      	sub	sp, #176	@ 0xb0
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018c0:	f107 0318 	add.w	r3, r7, #24
 80018c4:	2284      	movs	r2, #132	@ 0x84
 80018c6:	2100      	movs	r1, #0
 80018c8:	4618      	mov	r0, r3
 80018ca:	f004 ff6c 	bl	80067a6 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80018d6:	d159      	bne.n	800198c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80018d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80018dc:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80018de:	2300      	movs	r3, #0
 80018e0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e4:	f107 0318 	add.w	r3, r7, #24
 80018e8:	4618      	mov	r0, r3
 80018ea:	f001 fb17 	bl	8002f1c <HAL_RCCEx_PeriphCLKConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80018f4:	f7ff fe8e 	bl	8001614 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f8:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 80018fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fc:	4a25      	ldr	r2, [pc, #148]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 80018fe:	f043 0301 	orr.w	r3, r3, #1
 8001902:	6313      	str	r3, [r2, #48]	@ 0x30
 8001904:	4b23      	ldr	r3, [pc, #140]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 8001906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	617b      	str	r3, [r7, #20]
 800190e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001910:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001914:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2300      	movs	r3, #0
 8001920:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800192a:	230a      	movs	r3, #10
 800192c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001930:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001934:	4619      	mov	r1, r3
 8001936:	4818      	ldr	r0, [pc, #96]	@ (8001998 <HAL_PCD_MspInit+0xf0>)
 8001938:	f000 fafe 	bl	8001f38 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800193c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001940:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001944:	2300      	movs	r3, #0
 8001946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194a:	2300      	movs	r3, #0
 800194c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001950:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001954:	4619      	mov	r1, r3
 8001956:	4810      	ldr	r0, [pc, #64]	@ (8001998 <HAL_PCD_MspInit+0xf0>)
 8001958:	f000 faee 	bl	8001f38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800195c:	4b0d      	ldr	r3, [pc, #52]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 800195e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001960:	4a0c      	ldr	r2, [pc, #48]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 8001962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001966:	6353      	str	r3, [r2, #52]	@ 0x34
 8001968:	4b0a      	ldr	r3, [pc, #40]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 800196a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800196c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 8001976:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001978:	4a06      	ldr	r2, [pc, #24]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 800197a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800197e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001980:	4b04      	ldr	r3, [pc, #16]	@ (8001994 <HAL_PCD_MspInit+0xec>)
 8001982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001984:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800198c:	bf00      	nop
 800198e:	37b0      	adds	r7, #176	@ 0xb0
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40023800 	.word	0x40023800
 8001998:	40020000 	.word	0x40020000

0800199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <NMI_Handler+0x4>

080019a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <HardFault_Handler+0x4>

080019ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <MemManage_Handler+0x4>

080019b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <BusFault_Handler+0x4>

080019bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <UsageFault_Handler+0x4>

080019c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr

080019ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f2:	f000 f94b 	bl	8001c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a00:	4802      	ldr	r0, [pc, #8]	@ (8001a0c <TIM2_IRQHandler+0x10>)
 8001a02:	f002 f9d1 	bl	8003da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	2000023c 	.word	0x2000023c

08001a10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_kill>:

int _kill(int pid, int sig)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2a:	f004 ff0f 	bl	800684c <__errno>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2216      	movs	r2, #22
 8001a32:	601a      	str	r2, [r3, #0]
  return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_exit>:

void _exit (int status)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ffe7 	bl	8001a20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a52:	bf00      	nop
 8001a54:	e7fd      	b.n	8001a52 <_exit+0x12>

08001a56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b086      	sub	sp, #24
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	60f8      	str	r0, [r7, #12]
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	e00a      	b.n	8001a7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a68:	f3af 8000 	nop.w
 8001a6c:	4601      	mov	r1, r0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	60ba      	str	r2, [r7, #8]
 8001a74:	b2ca      	uxtb	r2, r1
 8001a76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	dbf0      	blt.n	8001a68 <_read+0x12>
  }

  return len;
 8001a86:	687b      	ldr	r3, [r7, #4]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	e009      	b.n	8001ab6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	60ba      	str	r2, [r7, #8]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	dbf1      	blt.n	8001aa2 <_write+0x12>
  }
  return len;
 8001abe:	687b      	ldr	r3, [r7, #4]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_close>:

int _close(int file)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af0:	605a      	str	r2, [r3, #4]
  return 0;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <_isatty>:

int _isatty(int file)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b085      	sub	sp, #20
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	60f8      	str	r0, [r7, #12]
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b38:	4a14      	ldr	r2, [pc, #80]	@ (8001b8c <_sbrk+0x5c>)
 8001b3a:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <_sbrk+0x60>)
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b44:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d102      	bne.n	8001b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <_sbrk+0x64>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	@ (8001b98 <_sbrk+0x68>)
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d207      	bcs.n	8001b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b60:	f004 fe74 	bl	800684c <__errno>
 8001b64:	4603      	mov	r3, r0
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	e009      	b.n	8001b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b70:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b76:	4b07      	ldr	r3, [pc, #28]	@ (8001b94 <_sbrk+0x64>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a05      	ldr	r2, [pc, #20]	@ (8001b94 <_sbrk+0x64>)
 8001b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	20050000 	.word	0x20050000
 8001b90:	00000400 	.word	0x00000400
 8001b94:	20000880 	.word	0x20000880
 8001b98:	200009d8 	.word	0x200009d8

08001b9c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ba0:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <SystemInit+0x20>)
 8001ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ba6:	4a05      	ldr	r2, [pc, #20]	@ (8001bbc <SystemInit+0x20>)
 8001ba8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	e000ed00 	.word	0xe000ed00

08001bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001bc0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001bf8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001bc4:	f7ff ffea 	bl	8001b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001bc8:	480c      	ldr	r0, [pc, #48]	@ (8001bfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001bca:	490d      	ldr	r1, [pc, #52]	@ (8001c00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bd0:	e002      	b.n	8001bd8 <LoopCopyDataInit>

08001bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bd6:	3304      	adds	r3, #4

08001bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bdc:	d3f9      	bcc.n	8001bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bde:	4a0a      	ldr	r2, [pc, #40]	@ (8001c08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001be0:	4c0a      	ldr	r4, [pc, #40]	@ (8001c0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001be4:	e001      	b.n	8001bea <LoopFillZerobss>

08001be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001be8:	3204      	adds	r2, #4

08001bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bec:	d3fb      	bcc.n	8001be6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001bee:	f004 fe33 	bl	8006858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001bf2:	f7ff f9e5 	bl	8000fc0 <main>
  bx  lr    
 8001bf6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001bf8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c00:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c04:	08008cf0 	.word	0x08008cf0
  ldr r2, =_sbss
 8001c08:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001c0c:	200009d4 	.word	0x200009d4

08001c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c10:	e7fe      	b.n	8001c10 <ADC_IRQHandler>

08001c12 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c16:	2003      	movs	r0, #3
 8001c18:	f000 f94c 	bl	8001eb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c1c:	2000      	movs	r0, #0
 8001c1e:	f000 f805 	bl	8001c2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c22:	f7ff fcfd 	bl	8001620 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	bd80      	pop	{r7, pc}

08001c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c34:	4b12      	ldr	r3, [pc, #72]	@ (8001c80 <HAL_InitTick+0x54>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b12      	ldr	r3, [pc, #72]	@ (8001c84 <HAL_InitTick+0x58>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f967 	bl	8001f1e <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00e      	b.n	8001c78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d80a      	bhi.n	8001c76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c60:	2200      	movs	r2, #0
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f000 f92f 	bl	8001eca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	@ (8001c88 <HAL_InitTick+0x5c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000000 	.word	0x20000000
 8001c84:	20000008 	.word	0x20000008
 8001c88:	20000004 	.word	0x20000004

08001c8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c90:	4b06      	ldr	r3, [pc, #24]	@ (8001cac <HAL_IncTick+0x20>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_IncTick+0x24>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a04      	ldr	r2, [pc, #16]	@ (8001cb0 <HAL_IncTick+0x24>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	20000884 	.word	0x20000884

08001cb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb8:	4b03      	ldr	r3, [pc, #12]	@ (8001cc8 <HAL_GetTick+0x14>)
 8001cba:	681b      	ldr	r3, [r3, #0]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	20000884 	.word	0x20000884

08001ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff ffee 	bl	8001cb4 <HAL_GetTick>
 8001cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce4:	d005      	beq.n	8001cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d10 <HAL_Delay+0x44>)
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	461a      	mov	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	4413      	add	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cf2:	bf00      	nop
 8001cf4:	f7ff ffde 	bl	8001cb4 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	429a      	cmp	r2, r3
 8001d02:	d8f7      	bhi.n	8001cf4 <HAL_Delay+0x28>
  {
  }
}
 8001d04:	bf00      	nop
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000008 	.word	0x20000008

08001d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f003 0307 	and.w	r3, r3, #7
 8001d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d24:	4b0b      	ldr	r3, [pc, #44]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x40>)
 8001d26:	68db      	ldr	r3, [r3, #12]
 8001d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d2a:	68ba      	ldr	r2, [r7, #8]
 8001d2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d30:	4013      	ands	r3, r2
 8001d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <__NVIC_SetPriorityGrouping+0x44>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d42:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x40>)
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	60d3      	str	r3, [r2, #12]
}
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	e000ed00 	.word	0xe000ed00
 8001d58:	05fa0000 	.word	0x05fa0000

08001d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d60:	4b04      	ldr	r3, [pc, #16]	@ (8001d74 <__NVIC_GetPriorityGrouping+0x18>)
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	0a1b      	lsrs	r3, r3, #8
 8001d66:	f003 0307 	and.w	r3, r3, #7
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	e000ed00 	.word	0xe000ed00

08001d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	4603      	mov	r3, r0
 8001d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	db0b      	blt.n	8001da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	f003 021f 	and.w	r2, r3, #31
 8001d90:	4907      	ldr	r1, [pc, #28]	@ (8001db0 <__NVIC_EnableIRQ+0x38>)
 8001d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d96:	095b      	lsrs	r3, r3, #5
 8001d98:	2001      	movs	r0, #1
 8001d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	e000e100 	.word	0xe000e100

08001db4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	6039      	str	r1, [r7, #0]
 8001dbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	db0a      	blt.n	8001dde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	490c      	ldr	r1, [pc, #48]	@ (8001e00 <__NVIC_SetPriority+0x4c>)
 8001dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dd2:	0112      	lsls	r2, r2, #4
 8001dd4:	b2d2      	uxtb	r2, r2
 8001dd6:	440b      	add	r3, r1
 8001dd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ddc:	e00a      	b.n	8001df4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	4908      	ldr	r1, [pc, #32]	@ (8001e04 <__NVIC_SetPriority+0x50>)
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	f003 030f 	and.w	r3, r3, #15
 8001dea:	3b04      	subs	r3, #4
 8001dec:	0112      	lsls	r2, r2, #4
 8001dee:	b2d2      	uxtb	r2, r2
 8001df0:	440b      	add	r3, r1
 8001df2:	761a      	strb	r2, [r3, #24]
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	e000e100 	.word	0xe000e100
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b089      	sub	sp, #36	@ 0x24
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	f1c3 0307 	rsb	r3, r3, #7
 8001e22:	2b04      	cmp	r3, #4
 8001e24:	bf28      	it	cs
 8001e26:	2304      	movcs	r3, #4
 8001e28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	2b06      	cmp	r3, #6
 8001e30:	d902      	bls.n	8001e38 <NVIC_EncodePriority+0x30>
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	3b03      	subs	r3, #3
 8001e36:	e000      	b.n	8001e3a <NVIC_EncodePriority+0x32>
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43da      	mvns	r2, r3
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	401a      	ands	r2, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e50:	f04f 31ff 	mov.w	r1, #4294967295
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5a:	43d9      	mvns	r1, r3
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e60:	4313      	orrs	r3, r2
         );
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3724      	adds	r7, #36	@ 0x24
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e80:	d301      	bcc.n	8001e86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e82:	2301      	movs	r3, #1
 8001e84:	e00f      	b.n	8001ea6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e86:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb0 <SysTick_Config+0x40>)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	3b01      	subs	r3, #1
 8001e8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e8e:	210f      	movs	r1, #15
 8001e90:	f04f 30ff 	mov.w	r0, #4294967295
 8001e94:	f7ff ff8e 	bl	8001db4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e98:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <SysTick_Config+0x40>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e9e:	4b04      	ldr	r3, [pc, #16]	@ (8001eb0 <SysTick_Config+0x40>)
 8001ea0:	2207      	movs	r2, #7
 8001ea2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	e000e010 	.word	0xe000e010

08001eb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f7ff ff29 	bl	8001d14 <__NVIC_SetPriorityGrouping>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b086      	sub	sp, #24
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	60b9      	str	r1, [r7, #8]
 8001ed4:	607a      	str	r2, [r7, #4]
 8001ed6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001edc:	f7ff ff3e 	bl	8001d5c <__NVIC_GetPriorityGrouping>
 8001ee0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	68b9      	ldr	r1, [r7, #8]
 8001ee6:	6978      	ldr	r0, [r7, #20]
 8001ee8:	f7ff ff8e 	bl	8001e08 <NVIC_EncodePriority>
 8001eec:	4602      	mov	r2, r0
 8001eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef2:	4611      	mov	r1, r2
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff ff5d 	bl	8001db4 <__NVIC_SetPriority>
}
 8001efa:	bf00      	nop
 8001efc:	3718      	adds	r7, #24
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	4603      	mov	r3, r0
 8001f0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff ff31 	bl	8001d78 <__NVIC_EnableIRQ>
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}

08001f1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f1e:	b580      	push	{r7, lr}
 8001f20:	b082      	sub	sp, #8
 8001f22:	af00      	add	r7, sp, #0
 8001f24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f7ff ffa2 	bl	8001e70 <SysTick_Config>
 8001f2c:	4603      	mov	r3, r0
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b089      	sub	sp, #36	@ 0x24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001f42:	2300      	movs	r3, #0
 8001f44:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f52:	2300      	movs	r3, #0
 8001f54:	61fb      	str	r3, [r7, #28]
 8001f56:	e175      	b.n	8002244 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001f58:	2201      	movs	r2, #1
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001f6c:	693a      	ldr	r2, [r7, #16]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	f040 8164 	bne.w	800223e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d005      	beq.n	8001f8e <HAL_GPIO_Init+0x56>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 0303 	and.w	r3, r3, #3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d130      	bne.n	8001ff0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	2203      	movs	r2, #3
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	68da      	ldr	r2, [r3, #12]
 8001faa:	69fb      	ldr	r3, [r7, #28]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	69ba      	ldr	r2, [r7, #24]
 8001fbc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	091b      	lsrs	r3, r3, #4
 8001fda:	f003 0201 	and.w	r2, r3, #1
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	f003 0303 	and.w	r3, r3, #3
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d017      	beq.n	800202c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	2203      	movs	r2, #3
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d123      	bne.n	8002080 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	08da      	lsrs	r2, r3, #3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	3208      	adds	r2, #8
 8002040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002044:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	220f      	movs	r2, #15
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4013      	ands	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	691a      	ldr	r2, [r3, #16]
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	4313      	orrs	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	08da      	lsrs	r2, r3, #3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	3208      	adds	r2, #8
 800207a:	69b9      	ldr	r1, [r7, #24]
 800207c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	f003 0203 	and.w	r2, r3, #3
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020bc:	2b00      	cmp	r3, #0
 80020be:	f000 80be 	beq.w	800223e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c2:	4b66      	ldr	r3, [pc, #408]	@ (800225c <HAL_GPIO_Init+0x324>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	4a65      	ldr	r2, [pc, #404]	@ (800225c <HAL_GPIO_Init+0x324>)
 80020c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ce:	4b63      	ldr	r3, [pc, #396]	@ (800225c <HAL_GPIO_Init+0x324>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80020da:	4a61      	ldr	r2, [pc, #388]	@ (8002260 <HAL_GPIO_Init+0x328>)
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	089b      	lsrs	r3, r3, #2
 80020e0:	3302      	adds	r3, #2
 80020e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	f003 0303 	and.w	r3, r3, #3
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	220f      	movs	r2, #15
 80020f2:	fa02 f303 	lsl.w	r3, r2, r3
 80020f6:	43db      	mvns	r3, r3
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	4013      	ands	r3, r2
 80020fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a58      	ldr	r2, [pc, #352]	@ (8002264 <HAL_GPIO_Init+0x32c>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d037      	beq.n	8002176 <HAL_GPIO_Init+0x23e>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a57      	ldr	r2, [pc, #348]	@ (8002268 <HAL_GPIO_Init+0x330>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d031      	beq.n	8002172 <HAL_GPIO_Init+0x23a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a56      	ldr	r2, [pc, #344]	@ (800226c <HAL_GPIO_Init+0x334>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d02b      	beq.n	800216e <HAL_GPIO_Init+0x236>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a55      	ldr	r2, [pc, #340]	@ (8002270 <HAL_GPIO_Init+0x338>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d025      	beq.n	800216a <HAL_GPIO_Init+0x232>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a54      	ldr	r2, [pc, #336]	@ (8002274 <HAL_GPIO_Init+0x33c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d01f      	beq.n	8002166 <HAL_GPIO_Init+0x22e>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a53      	ldr	r2, [pc, #332]	@ (8002278 <HAL_GPIO_Init+0x340>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d019      	beq.n	8002162 <HAL_GPIO_Init+0x22a>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a52      	ldr	r2, [pc, #328]	@ (800227c <HAL_GPIO_Init+0x344>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d013      	beq.n	800215e <HAL_GPIO_Init+0x226>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a51      	ldr	r2, [pc, #324]	@ (8002280 <HAL_GPIO_Init+0x348>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d00d      	beq.n	800215a <HAL_GPIO_Init+0x222>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	4a50      	ldr	r2, [pc, #320]	@ (8002284 <HAL_GPIO_Init+0x34c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d007      	beq.n	8002156 <HAL_GPIO_Init+0x21e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4a4f      	ldr	r2, [pc, #316]	@ (8002288 <HAL_GPIO_Init+0x350>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d101      	bne.n	8002152 <HAL_GPIO_Init+0x21a>
 800214e:	2309      	movs	r3, #9
 8002150:	e012      	b.n	8002178 <HAL_GPIO_Init+0x240>
 8002152:	230a      	movs	r3, #10
 8002154:	e010      	b.n	8002178 <HAL_GPIO_Init+0x240>
 8002156:	2308      	movs	r3, #8
 8002158:	e00e      	b.n	8002178 <HAL_GPIO_Init+0x240>
 800215a:	2307      	movs	r3, #7
 800215c:	e00c      	b.n	8002178 <HAL_GPIO_Init+0x240>
 800215e:	2306      	movs	r3, #6
 8002160:	e00a      	b.n	8002178 <HAL_GPIO_Init+0x240>
 8002162:	2305      	movs	r3, #5
 8002164:	e008      	b.n	8002178 <HAL_GPIO_Init+0x240>
 8002166:	2304      	movs	r3, #4
 8002168:	e006      	b.n	8002178 <HAL_GPIO_Init+0x240>
 800216a:	2303      	movs	r3, #3
 800216c:	e004      	b.n	8002178 <HAL_GPIO_Init+0x240>
 800216e:	2302      	movs	r3, #2
 8002170:	e002      	b.n	8002178 <HAL_GPIO_Init+0x240>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_GPIO_Init+0x240>
 8002176:	2300      	movs	r3, #0
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	f002 0203 	and.w	r2, r2, #3
 800217e:	0092      	lsls	r2, r2, #2
 8002180:	4093      	lsls	r3, r2
 8002182:	69ba      	ldr	r2, [r7, #24]
 8002184:	4313      	orrs	r3, r2
 8002186:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002188:	4935      	ldr	r1, [pc, #212]	@ (8002260 <HAL_GPIO_Init+0x328>)
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	089b      	lsrs	r3, r3, #2
 800218e:	3302      	adds	r3, #2
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002196:	4b3d      	ldr	r3, [pc, #244]	@ (800228c <HAL_GPIO_Init+0x354>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	43db      	mvns	r3, r3
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	4013      	ands	r3, r2
 80021a4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	693b      	ldr	r3, [r7, #16]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021ba:	4a34      	ldr	r2, [pc, #208]	@ (800228c <HAL_GPIO_Init+0x354>)
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021c0:	4b32      	ldr	r3, [pc, #200]	@ (800228c <HAL_GPIO_Init+0x354>)
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69ba      	ldr	r2, [r7, #24]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d003      	beq.n	80021e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021e4:	4a29      	ldr	r2, [pc, #164]	@ (800228c <HAL_GPIO_Init+0x354>)
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021ea:	4b28      	ldr	r3, [pc, #160]	@ (800228c <HAL_GPIO_Init+0x354>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002202:	2b00      	cmp	r3, #0
 8002204:	d003      	beq.n	800220e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800220e:	4a1f      	ldr	r2, [pc, #124]	@ (800228c <HAL_GPIO_Init+0x354>)
 8002210:	69bb      	ldr	r3, [r7, #24]
 8002212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <HAL_GPIO_Init+0x354>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002238:	4a14      	ldr	r2, [pc, #80]	@ (800228c <HAL_GPIO_Init+0x354>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3301      	adds	r3, #1
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	2b0f      	cmp	r3, #15
 8002248:	f67f ae86 	bls.w	8001f58 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800224c:	bf00      	nop
 800224e:	bf00      	nop
 8002250:	3724      	adds	r7, #36	@ 0x24
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop
 800225c:	40023800 	.word	0x40023800
 8002260:	40013800 	.word	0x40013800
 8002264:	40020000 	.word	0x40020000
 8002268:	40020400 	.word	0x40020400
 800226c:	40020800 	.word	0x40020800
 8002270:	40020c00 	.word	0x40020c00
 8002274:	40021000 	.word	0x40021000
 8002278:	40021400 	.word	0x40021400
 800227c:	40021800 	.word	0x40021800
 8002280:	40021c00 	.word	0x40021c00
 8002284:	40022000 	.word	0x40022000
 8002288:	40022400 	.word	0x40022400
 800228c:	40013c00 	.word	0x40013c00

08002290 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	460b      	mov	r3, r1
 800229a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	887b      	ldrh	r3, [r7, #2]
 80022a2:	4013      	ands	r3, r2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d002      	beq.n	80022ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80022a8:	2301      	movs	r3, #1
 80022aa:	73fb      	strb	r3, [r7, #15]
 80022ac:	e001      	b.n	80022b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80022ae:	2300      	movs	r3, #0
 80022b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80022b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	460b      	mov	r3, r1
 80022ca:	807b      	strh	r3, [r7, #2]
 80022cc:	4613      	mov	r3, r2
 80022ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022d0:	787b      	ldrb	r3, [r7, #1]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d003      	beq.n	80022de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022d6:	887a      	ldrh	r2, [r7, #2]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80022dc:	e003      	b.n	80022e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80022de:	887b      	ldrh	r3, [r7, #2]
 80022e0:	041a      	lsls	r2, r3, #16
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	619a      	str	r2, [r3, #24]
}
 80022e6:	bf00      	nop
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b086      	sub	sp, #24
 80022f6:	af02      	add	r7, sp, #8
 80022f8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d101      	bne.n	8002304 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e108      	b.n	8002516 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d106      	bne.n	8002324 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7ff fac2 	bl	80018a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2203      	movs	r2, #3
 8002328:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002332:	d102      	bne.n	800233a <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f003 fa20 	bl	8005784 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6818      	ldr	r0, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7c1a      	ldrb	r2, [r3, #16]
 800234c:	f88d 2000 	strb.w	r2, [sp]
 8002350:	3304      	adds	r3, #4
 8002352:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002354:	f003 f9bc 	bl	80056d0 <USB_CoreInit>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d005      	beq.n	800236a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2202      	movs	r2, #2
 8002362:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e0d5      	b.n	8002516 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	2100      	movs	r1, #0
 8002370:	4618      	mov	r0, r3
 8002372:	f003 fa18 	bl	80057a6 <USB_SetCurrentMode>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d005      	beq.n	8002388 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2202      	movs	r2, #2
 8002380:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0c6      	b.n	8002516 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002388:	2300      	movs	r3, #0
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	e04a      	b.n	8002424 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	4413      	add	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	3315      	adds	r3, #21
 800239e:	2201      	movs	r2, #1
 80023a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80023a2:	7bfa      	ldrb	r2, [r7, #15]
 80023a4:	6879      	ldr	r1, [r7, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	00db      	lsls	r3, r3, #3
 80023aa:	4413      	add	r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	440b      	add	r3, r1
 80023b0:	3314      	adds	r3, #20
 80023b2:	7bfa      	ldrb	r2, [r7, #15]
 80023b4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80023b6:	7bfa      	ldrb	r2, [r7, #15]
 80023b8:	7bfb      	ldrb	r3, [r7, #15]
 80023ba:	b298      	uxth	r0, r3
 80023bc:	6879      	ldr	r1, [r7, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	00db      	lsls	r3, r3, #3
 80023c2:	4413      	add	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	440b      	add	r3, r1
 80023c8:	332e      	adds	r3, #46	@ 0x2e
 80023ca:	4602      	mov	r2, r0
 80023cc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80023ce:	7bfa      	ldrb	r2, [r7, #15]
 80023d0:	6879      	ldr	r1, [r7, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	4413      	add	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	440b      	add	r3, r1
 80023dc:	3318      	adds	r3, #24
 80023de:	2200      	movs	r2, #0
 80023e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	6879      	ldr	r1, [r7, #4]
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	440b      	add	r3, r1
 80023f0:	331c      	adds	r3, #28
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80023f6:	7bfa      	ldrb	r2, [r7, #15]
 80023f8:	6879      	ldr	r1, [r7, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	00db      	lsls	r3, r3, #3
 80023fe:	4413      	add	r3, r2
 8002400:	009b      	lsls	r3, r3, #2
 8002402:	440b      	add	r3, r1
 8002404:	3320      	adds	r3, #32
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800240a:	7bfa      	ldrb	r2, [r7, #15]
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	3324      	adds	r3, #36	@ 0x24
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800241e:	7bfb      	ldrb	r3, [r7, #15]
 8002420:	3301      	adds	r3, #1
 8002422:	73fb      	strb	r3, [r7, #15]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	791b      	ldrb	r3, [r3, #4]
 8002428:	7bfa      	ldrb	r2, [r7, #15]
 800242a:	429a      	cmp	r2, r3
 800242c:	d3af      	bcc.n	800238e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800242e:	2300      	movs	r3, #0
 8002430:	73fb      	strb	r3, [r7, #15]
 8002432:	e044      	b.n	80024be <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002446:	2200      	movs	r2, #0
 8002448:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800244a:	7bfa      	ldrb	r2, [r7, #15]
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800245c:	7bfa      	ldrb	r2, [r7, #15]
 800245e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002460:	7bfa      	ldrb	r2, [r7, #15]
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	00db      	lsls	r3, r3, #3
 8002468:	4413      	add	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	440b      	add	r3, r1
 800246e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002472:	2200      	movs	r2, #0
 8002474:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002476:	7bfa      	ldrb	r2, [r7, #15]
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	00db      	lsls	r3, r3, #3
 800247e:	4413      	add	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	440b      	add	r3, r1
 8002484:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800248c:	7bfa      	ldrb	r2, [r7, #15]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	00db      	lsls	r3, r3, #3
 8002494:	4413      	add	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80024a2:	7bfa      	ldrb	r2, [r7, #15]
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	00db      	lsls	r3, r3, #3
 80024aa:	4413      	add	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	440b      	add	r3, r1
 80024b0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024b8:	7bfb      	ldrb	r3, [r7, #15]
 80024ba:	3301      	adds	r3, #1
 80024bc:	73fb      	strb	r3, [r7, #15]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	791b      	ldrb	r3, [r3, #4]
 80024c2:	7bfa      	ldrb	r2, [r7, #15]
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d3b5      	bcc.n	8002434 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6818      	ldr	r0, [r3, #0]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	7c1a      	ldrb	r2, [r3, #16]
 80024d0:	f88d 2000 	strb.w	r2, [sp]
 80024d4:	3304      	adds	r3, #4
 80024d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024d8:	f003 f9b2 	bl	8005840 <USB_DevInit>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d005      	beq.n	80024ee <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2202      	movs	r2, #2
 80024e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e013      	b.n	8002516 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	7b1b      	ldrb	r3, [r3, #12]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d102      	bne.n	800250a <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f000 f80b 	bl	8002520 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f003 fb6d 	bl	8005bee <USB_DevDisconnect>

  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002520:	b480      	push	{r7}
 8002522:	b085      	sub	sp, #20
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800254e:	4b05      	ldr	r3, [pc, #20]	@ (8002564 <HAL_PCDEx_ActivateLPM+0x44>)
 8002550:	4313      	orrs	r3, r2
 8002552:	68fa      	ldr	r2, [r7, #12]
 8002554:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	10000003 	.word	0x10000003

08002568 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800256c:	4b05      	ldr	r3, [pc, #20]	@ (8002584 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a04      	ldr	r2, [pc, #16]	@ (8002584 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002572:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002576:	6013      	str	r3, [r2, #0]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40007000 	.word	0x40007000

08002588 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002590:	2300      	movs	r3, #0
 8002592:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e291      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f000 8087 	beq.w	80026ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025ac:	4b96      	ldr	r3, [pc, #600]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 030c 	and.w	r3, r3, #12
 80025b4:	2b04      	cmp	r3, #4
 80025b6:	d00c      	beq.n	80025d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025b8:	4b93      	ldr	r3, [pc, #588]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 030c 	and.w	r3, r3, #12
 80025c0:	2b08      	cmp	r3, #8
 80025c2:	d112      	bne.n	80025ea <HAL_RCC_OscConfig+0x62>
 80025c4:	4b90      	ldr	r3, [pc, #576]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025d0:	d10b      	bne.n	80025ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d2:	4b8d      	ldr	r3, [pc, #564]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d06c      	beq.n	80026b8 <HAL_RCC_OscConfig+0x130>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d168      	bne.n	80026b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e26b      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025f2:	d106      	bne.n	8002602 <HAL_RCC_OscConfig+0x7a>
 80025f4:	4b84      	ldr	r3, [pc, #528]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a83      	ldr	r2, [pc, #524]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80025fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025fe:	6013      	str	r3, [r2, #0]
 8002600:	e02e      	b.n	8002660 <HAL_RCC_OscConfig+0xd8>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10c      	bne.n	8002624 <HAL_RCC_OscConfig+0x9c>
 800260a:	4b7f      	ldr	r3, [pc, #508]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a7e      	ldr	r2, [pc, #504]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002610:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	4b7c      	ldr	r3, [pc, #496]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a7b      	ldr	r2, [pc, #492]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800261c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002620:	6013      	str	r3, [r2, #0]
 8002622:	e01d      	b.n	8002660 <HAL_RCC_OscConfig+0xd8>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800262c:	d10c      	bne.n	8002648 <HAL_RCC_OscConfig+0xc0>
 800262e:	4b76      	ldr	r3, [pc, #472]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a75      	ldr	r2, [pc, #468]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002634:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	4b73      	ldr	r3, [pc, #460]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a72      	ldr	r2, [pc, #456]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e00b      	b.n	8002660 <HAL_RCC_OscConfig+0xd8>
 8002648:	4b6f      	ldr	r3, [pc, #444]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a6e      	ldr	r2, [pc, #440]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800264e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002652:	6013      	str	r3, [r2, #0]
 8002654:	4b6c      	ldr	r3, [pc, #432]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a6b      	ldr	r2, [pc, #428]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800265a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800265e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d013      	beq.n	8002690 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002668:	f7ff fb24 	bl	8001cb4 <HAL_GetTick>
 800266c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002670:	f7ff fb20 	bl	8001cb4 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b64      	cmp	r3, #100	@ 0x64
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e21f      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002682:	4b61      	ldr	r3, [pc, #388]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0f0      	beq.n	8002670 <HAL_RCC_OscConfig+0xe8>
 800268e:	e014      	b.n	80026ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002690:	f7ff fb10 	bl	8001cb4 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002696:	e008      	b.n	80026aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002698:	f7ff fb0c 	bl	8001cb4 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	2b64      	cmp	r3, #100	@ 0x64
 80026a4:	d901      	bls.n	80026aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80026a6:	2303      	movs	r3, #3
 80026a8:	e20b      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026aa:	4b57      	ldr	r3, [pc, #348]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1f0      	bne.n	8002698 <HAL_RCC_OscConfig+0x110>
 80026b6:	e000      	b.n	80026ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d069      	beq.n	800279a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026c6:	4b50      	ldr	r3, [pc, #320]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d00b      	beq.n	80026ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026d2:	4b4d      	ldr	r3, [pc, #308]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 030c 	and.w	r3, r3, #12
 80026da:	2b08      	cmp	r3, #8
 80026dc:	d11c      	bne.n	8002718 <HAL_RCC_OscConfig+0x190>
 80026de:	4b4a      	ldr	r3, [pc, #296]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d116      	bne.n	8002718 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026ea:	4b47      	ldr	r3, [pc, #284]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d005      	beq.n	8002702 <HAL_RCC_OscConfig+0x17a>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d001      	beq.n	8002702 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e1df      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002702:	4b41      	ldr	r3, [pc, #260]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	691b      	ldr	r3, [r3, #16]
 800270e:	00db      	lsls	r3, r3, #3
 8002710:	493d      	ldr	r1, [pc, #244]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002712:	4313      	orrs	r3, r2
 8002714:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002716:	e040      	b.n	800279a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d023      	beq.n	8002768 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002720:	4b39      	ldr	r3, [pc, #228]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a38      	ldr	r2, [pc, #224]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800272c:	f7ff fac2 	bl	8001cb4 <HAL_GetTick>
 8002730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002734:	f7ff fabe 	bl	8001cb4 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1bd      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002746:	4b30      	ldr	r3, [pc, #192]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d0f0      	beq.n	8002734 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002752:	4b2d      	ldr	r3, [pc, #180]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	4929      	ldr	r1, [pc, #164]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002762:	4313      	orrs	r3, r2
 8002764:	600b      	str	r3, [r1, #0]
 8002766:	e018      	b.n	800279a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002768:	4b27      	ldr	r3, [pc, #156]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a26      	ldr	r2, [pc, #152]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 800276e:	f023 0301 	bic.w	r3, r3, #1
 8002772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002774:	f7ff fa9e 	bl	8001cb4 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800277c:	f7ff fa9a 	bl	8001cb4 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e199      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800278e:	4b1e      	ldr	r3, [pc, #120]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 0308 	and.w	r3, r3, #8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d038      	beq.n	8002818 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	695b      	ldr	r3, [r3, #20]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d019      	beq.n	80027e2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ae:	4b16      	ldr	r3, [pc, #88]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80027b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027b2:	4a15      	ldr	r2, [pc, #84]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ba:	f7ff fa7b 	bl	8001cb4 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027c0:	e008      	b.n	80027d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027c2:	f7ff fa77 	bl	8001cb4 <HAL_GetTick>
 80027c6:	4602      	mov	r2, r0
 80027c8:	693b      	ldr	r3, [r7, #16]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d901      	bls.n	80027d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e176      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80027d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d0f0      	beq.n	80027c2 <HAL_RCC_OscConfig+0x23a>
 80027e0:	e01a      	b.n	8002818 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027e2:	4b09      	ldr	r3, [pc, #36]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80027e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e6:	4a08      	ldr	r2, [pc, #32]	@ (8002808 <HAL_RCC_OscConfig+0x280>)
 80027e8:	f023 0301 	bic.w	r3, r3, #1
 80027ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ee:	f7ff fa61 	bl	8001cb4 <HAL_GetTick>
 80027f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027f4:	e00a      	b.n	800280c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027f6:	f7ff fa5d 	bl	8001cb4 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d903      	bls.n	800280c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e15c      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
 8002808:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800280c:	4b91      	ldr	r3, [pc, #580]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 800280e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002810:	f003 0302 	and.w	r3, r3, #2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d1ee      	bne.n	80027f6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80a4 	beq.w	800296e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002826:	4b8b      	ldr	r3, [pc, #556]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10d      	bne.n	800284e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002832:	4b88      	ldr	r3, [pc, #544]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002836:	4a87      	ldr	r2, [pc, #540]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800283c:	6413      	str	r3, [r2, #64]	@ 0x40
 800283e:	4b85      	ldr	r3, [pc, #532]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800284a:	2301      	movs	r3, #1
 800284c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800284e:	4b82      	ldr	r3, [pc, #520]	@ (8002a58 <HAL_RCC_OscConfig+0x4d0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002856:	2b00      	cmp	r3, #0
 8002858:	d118      	bne.n	800288c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800285a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a58 <HAL_RCC_OscConfig+0x4d0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a7e      	ldr	r2, [pc, #504]	@ (8002a58 <HAL_RCC_OscConfig+0x4d0>)
 8002860:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002864:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002866:	f7ff fa25 	bl	8001cb4 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800286e:	f7ff fa21 	bl	8001cb4 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b64      	cmp	r3, #100	@ 0x64
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e120      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002880:	4b75      	ldr	r3, [pc, #468]	@ (8002a58 <HAL_RCC_OscConfig+0x4d0>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002888:	2b00      	cmp	r3, #0
 800288a:	d0f0      	beq.n	800286e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d106      	bne.n	80028a2 <HAL_RCC_OscConfig+0x31a>
 8002894:	4b6f      	ldr	r3, [pc, #444]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002898:	4a6e      	ldr	r2, [pc, #440]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	6713      	str	r3, [r2, #112]	@ 0x70
 80028a0:	e02d      	b.n	80028fe <HAL_RCC_OscConfig+0x376>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d10c      	bne.n	80028c4 <HAL_RCC_OscConfig+0x33c>
 80028aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ae:	4a69      	ldr	r2, [pc, #420]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028b0:	f023 0301 	bic.w	r3, r3, #1
 80028b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028b6:	4b67      	ldr	r3, [pc, #412]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ba:	4a66      	ldr	r2, [pc, #408]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028bc:	f023 0304 	bic.w	r3, r3, #4
 80028c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c2:	e01c      	b.n	80028fe <HAL_RCC_OscConfig+0x376>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2b05      	cmp	r3, #5
 80028ca:	d10c      	bne.n	80028e6 <HAL_RCC_OscConfig+0x35e>
 80028cc:	4b61      	ldr	r3, [pc, #388]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d0:	4a60      	ldr	r2, [pc, #384]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028d2:	f043 0304 	orr.w	r3, r3, #4
 80028d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028dc:	4a5d      	ldr	r2, [pc, #372]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e4:	e00b      	b.n	80028fe <HAL_RCC_OscConfig+0x376>
 80028e6:	4b5b      	ldr	r3, [pc, #364]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ea:	4a5a      	ldr	r2, [pc, #360]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028ec:	f023 0301 	bic.w	r3, r3, #1
 80028f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f2:	4b58      	ldr	r3, [pc, #352]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f6:	4a57      	ldr	r2, [pc, #348]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80028f8:	f023 0304 	bic.w	r3, r3, #4
 80028fc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d015      	beq.n	8002932 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002906:	f7ff f9d5 	bl	8001cb4 <HAL_GetTick>
 800290a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800290c:	e00a      	b.n	8002924 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800290e:	f7ff f9d1 	bl	8001cb4 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	693b      	ldr	r3, [r7, #16]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800291c:	4293      	cmp	r3, r2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e0ce      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002924:	4b4b      	ldr	r3, [pc, #300]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0ee      	beq.n	800290e <HAL_RCC_OscConfig+0x386>
 8002930:	e014      	b.n	800295c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002932:	f7ff f9bf 	bl	8001cb4 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002938:	e00a      	b.n	8002950 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800293a:	f7ff f9bb 	bl	8001cb4 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002948:	4293      	cmp	r3, r2
 800294a:	d901      	bls.n	8002950 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e0b8      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002950:	4b40      	ldr	r3, [pc, #256]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002952:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d1ee      	bne.n	800293a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800295c:	7dfb      	ldrb	r3, [r7, #23]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d105      	bne.n	800296e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002962:	4b3c      	ldr	r3, [pc, #240]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	4a3b      	ldr	r2, [pc, #236]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002968:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800296c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 80a4 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002978:	4b36      	ldr	r3, [pc, #216]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 030c 	and.w	r3, r3, #12
 8002980:	2b08      	cmp	r3, #8
 8002982:	d06b      	beq.n	8002a5c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2b02      	cmp	r3, #2
 800298a:	d149      	bne.n	8002a20 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800298c:	4b31      	ldr	r3, [pc, #196]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a30      	ldr	r2, [pc, #192]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002992:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002996:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002998:	f7ff f98c 	bl	8001cb4 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a0:	f7ff f988 	bl	8001cb4 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e087      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029b2:	4b28      	ldr	r3, [pc, #160]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	69da      	ldr	r2, [r3, #28]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029cc:	019b      	lsls	r3, r3, #6
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029d4:	085b      	lsrs	r3, r3, #1
 80029d6:	3b01      	subs	r3, #1
 80029d8:	041b      	lsls	r3, r3, #16
 80029da:	431a      	orrs	r2, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e0:	061b      	lsls	r3, r3, #24
 80029e2:	4313      	orrs	r3, r2
 80029e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80029e6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80029ea:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029ec:	4b19      	ldr	r3, [pc, #100]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a18      	ldr	r2, [pc, #96]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 80029f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f8:	f7ff f95c 	bl	8001cb4 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a00:	f7ff f958 	bl	8001cb4 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b02      	cmp	r3, #2
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e057      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a12:	4b10      	ldr	r3, [pc, #64]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f0      	beq.n	8002a00 <HAL_RCC_OscConfig+0x478>
 8002a1e:	e04f      	b.n	8002ac0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a20:	4b0c      	ldr	r3, [pc, #48]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a0b      	ldr	r2, [pc, #44]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002a26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2c:	f7ff f942 	bl	8001cb4 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a34:	f7ff f93e 	bl	8001cb4 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e03d      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a46:	4b03      	ldr	r3, [pc, #12]	@ (8002a54 <HAL_RCC_OscConfig+0x4cc>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1f0      	bne.n	8002a34 <HAL_RCC_OscConfig+0x4ac>
 8002a52:	e035      	b.n	8002ac0 <HAL_RCC_OscConfig+0x538>
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002acc <HAL_RCC_OscConfig+0x544>)
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	699b      	ldr	r3, [r3, #24]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d028      	beq.n	8002abc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d121      	bne.n	8002abc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d11a      	bne.n	8002abc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d111      	bne.n	8002abc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa2:	085b      	lsrs	r3, r3, #1
 8002aa4:	3b01      	subs	r3, #1
 8002aa6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d107      	bne.n	8002abc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d001      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e000      	b.n	8002ac2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3718      	adds	r7, #24
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40023800 	.word	0x40023800

08002ad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d101      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e0d0      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ae8:	4b6a      	ldr	r3, [pc, #424]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 030f 	and.w	r3, r3, #15
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d910      	bls.n	8002b18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002af6:	4b67      	ldr	r3, [pc, #412]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f023 020f 	bic.w	r2, r3, #15
 8002afe:	4965      	ldr	r1, [pc, #404]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b06:	4b63      	ldr	r3, [pc, #396]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d001      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	e0b8      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d020      	beq.n	8002b66 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0304 	and.w	r3, r3, #4
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b30:	4b59      	ldr	r3, [pc, #356]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4a58      	ldr	r2, [pc, #352]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0308 	and.w	r3, r3, #8
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d005      	beq.n	8002b54 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b48:	4b53      	ldr	r3, [pc, #332]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	4a52      	ldr	r2, [pc, #328]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b54:	4b50      	ldr	r3, [pc, #320]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	494d      	ldr	r1, [pc, #308]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b62:	4313      	orrs	r3, r2
 8002b64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0301 	and.w	r3, r3, #1
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d040      	beq.n	8002bf4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d107      	bne.n	8002b8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7a:	4b47      	ldr	r3, [pc, #284]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d115      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e07f      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d107      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b92:	4b41      	ldr	r3, [pc, #260]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d109      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e073      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ba2:	4b3d      	ldr	r3, [pc, #244]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f003 0302 	and.w	r3, r3, #2
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e06b      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bb2:	4b39      	ldr	r3, [pc, #228]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f023 0203 	bic.w	r2, r3, #3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	4936      	ldr	r1, [pc, #216]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bc4:	f7ff f876 	bl	8001cb4 <HAL_GetTick>
 8002bc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bca:	e00a      	b.n	8002be2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bcc:	f7ff f872 	bl	8001cb4 <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e053      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002be2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 020c 	and.w	r2, r3, #12
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d1eb      	bne.n	8002bcc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bf4:	4b27      	ldr	r3, [pc, #156]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 030f 	and.w	r3, r3, #15
 8002bfc:	683a      	ldr	r2, [r7, #0]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d210      	bcs.n	8002c24 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c02:	4b24      	ldr	r3, [pc, #144]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f023 020f 	bic.w	r2, r3, #15
 8002c0a:	4922      	ldr	r1, [pc, #136]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c12:	4b20      	ldr	r3, [pc, #128]	@ (8002c94 <HAL_RCC_ClockConfig+0x1c4>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d001      	beq.n	8002c24 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e032      	b.n	8002c8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d008      	beq.n	8002c42 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c30:	4b19      	ldr	r3, [pc, #100]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	4916      	ldr	r1, [pc, #88]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0308 	and.w	r3, r3, #8
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d009      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c4e:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	691b      	ldr	r3, [r3, #16]
 8002c5a:	00db      	lsls	r3, r3, #3
 8002c5c:	490e      	ldr	r1, [pc, #56]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c62:	f000 f821 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 8002c66:	4602      	mov	r2, r0
 8002c68:	4b0b      	ldr	r3, [pc, #44]	@ (8002c98 <HAL_RCC_ClockConfig+0x1c8>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	091b      	lsrs	r3, r3, #4
 8002c6e:	f003 030f 	and.w	r3, r3, #15
 8002c72:	490a      	ldr	r1, [pc, #40]	@ (8002c9c <HAL_RCC_ClockConfig+0x1cc>)
 8002c74:	5ccb      	ldrb	r3, [r1, r3]
 8002c76:	fa22 f303 	lsr.w	r3, r2, r3
 8002c7a:	4a09      	ldr	r2, [pc, #36]	@ (8002ca0 <HAL_RCC_ClockConfig+0x1d0>)
 8002c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002c7e:	4b09      	ldr	r3, [pc, #36]	@ (8002ca4 <HAL_RCC_ClockConfig+0x1d4>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7fe ffd2 	bl	8001c2c <HAL_InitTick>

  return HAL_OK;
 8002c88:	2300      	movs	r3, #0
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	40023c00 	.word	0x40023c00
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	08008958 	.word	0x08008958
 8002ca0:	20000000 	.word	0x20000000
 8002ca4:	20000004 	.word	0x20000004

08002ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cac:	b094      	sub	sp, #80	@ 0x50
 8002cae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cb8:	2300      	movs	r3, #0
 8002cba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cc0:	4b79      	ldr	r3, [pc, #484]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 030c 	and.w	r3, r3, #12
 8002cc8:	2b08      	cmp	r3, #8
 8002cca:	d00d      	beq.n	8002ce8 <HAL_RCC_GetSysClockFreq+0x40>
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	f200 80e1 	bhi.w	8002e94 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d002      	beq.n	8002cdc <HAL_RCC_GetSysClockFreq+0x34>
 8002cd6:	2b04      	cmp	r3, #4
 8002cd8:	d003      	beq.n	8002ce2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002cda:	e0db      	b.n	8002e94 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cdc:	4b73      	ldr	r3, [pc, #460]	@ (8002eac <HAL_RCC_GetSysClockFreq+0x204>)
 8002cde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ce0:	e0db      	b.n	8002e9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ce2:	4b73      	ldr	r3, [pc, #460]	@ (8002eb0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ce6:	e0d8      	b.n	8002e9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ce8:	4b6f      	ldr	r3, [pc, #444]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cf0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002cf2:	4b6d      	ldr	r3, [pc, #436]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d063      	beq.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cfe:	4b6a      	ldr	r3, [pc, #424]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	099b      	lsrs	r3, r3, #6
 8002d04:	2200      	movs	r2, #0
 8002d06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d10:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d12:	2300      	movs	r3, #0
 8002d14:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d1a:	4622      	mov	r2, r4
 8002d1c:	462b      	mov	r3, r5
 8002d1e:	f04f 0000 	mov.w	r0, #0
 8002d22:	f04f 0100 	mov.w	r1, #0
 8002d26:	0159      	lsls	r1, r3, #5
 8002d28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d2c:	0150      	lsls	r0, r2, #5
 8002d2e:	4602      	mov	r2, r0
 8002d30:	460b      	mov	r3, r1
 8002d32:	4621      	mov	r1, r4
 8002d34:	1a51      	subs	r1, r2, r1
 8002d36:	6139      	str	r1, [r7, #16]
 8002d38:	4629      	mov	r1, r5
 8002d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8002d3e:	617b      	str	r3, [r7, #20]
 8002d40:	f04f 0200 	mov.w	r2, #0
 8002d44:	f04f 0300 	mov.w	r3, #0
 8002d48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d4c:	4659      	mov	r1, fp
 8002d4e:	018b      	lsls	r3, r1, #6
 8002d50:	4651      	mov	r1, sl
 8002d52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d56:	4651      	mov	r1, sl
 8002d58:	018a      	lsls	r2, r1, #6
 8002d5a:	4651      	mov	r1, sl
 8002d5c:	ebb2 0801 	subs.w	r8, r2, r1
 8002d60:	4659      	mov	r1, fp
 8002d62:	eb63 0901 	sbc.w	r9, r3, r1
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	f04f 0300 	mov.w	r3, #0
 8002d6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d7a:	4690      	mov	r8, r2
 8002d7c:	4699      	mov	r9, r3
 8002d7e:	4623      	mov	r3, r4
 8002d80:	eb18 0303 	adds.w	r3, r8, r3
 8002d84:	60bb      	str	r3, [r7, #8]
 8002d86:	462b      	mov	r3, r5
 8002d88:	eb49 0303 	adc.w	r3, r9, r3
 8002d8c:	60fb      	str	r3, [r7, #12]
 8002d8e:	f04f 0200 	mov.w	r2, #0
 8002d92:	f04f 0300 	mov.w	r3, #0
 8002d96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d9a:	4629      	mov	r1, r5
 8002d9c:	024b      	lsls	r3, r1, #9
 8002d9e:	4621      	mov	r1, r4
 8002da0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002da4:	4621      	mov	r1, r4
 8002da6:	024a      	lsls	r2, r1, #9
 8002da8:	4610      	mov	r0, r2
 8002daa:	4619      	mov	r1, r3
 8002dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dae:	2200      	movs	r2, #0
 8002db0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002db2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002db4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002db8:	f7fd ff16 	bl	8000be8 <__aeabi_uldivmod>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dc4:	e058      	b.n	8002e78 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dc6:	4b38      	ldr	r3, [pc, #224]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	099b      	lsrs	r3, r3, #6
 8002dcc:	2200      	movs	r2, #0
 8002dce:	4618      	mov	r0, r3
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002dd6:	623b      	str	r3, [r7, #32]
 8002dd8:	2300      	movs	r3, #0
 8002dda:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ddc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002de0:	4642      	mov	r2, r8
 8002de2:	464b      	mov	r3, r9
 8002de4:	f04f 0000 	mov.w	r0, #0
 8002de8:	f04f 0100 	mov.w	r1, #0
 8002dec:	0159      	lsls	r1, r3, #5
 8002dee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002df2:	0150      	lsls	r0, r2, #5
 8002df4:	4602      	mov	r2, r0
 8002df6:	460b      	mov	r3, r1
 8002df8:	4641      	mov	r1, r8
 8002dfa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002dfe:	4649      	mov	r1, r9
 8002e00:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e04:	f04f 0200 	mov.w	r2, #0
 8002e08:	f04f 0300 	mov.w	r3, #0
 8002e0c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e10:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e14:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e18:	ebb2 040a 	subs.w	r4, r2, sl
 8002e1c:	eb63 050b 	sbc.w	r5, r3, fp
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f04f 0300 	mov.w	r3, #0
 8002e28:	00eb      	lsls	r3, r5, #3
 8002e2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e2e:	00e2      	lsls	r2, r4, #3
 8002e30:	4614      	mov	r4, r2
 8002e32:	461d      	mov	r5, r3
 8002e34:	4643      	mov	r3, r8
 8002e36:	18e3      	adds	r3, r4, r3
 8002e38:	603b      	str	r3, [r7, #0]
 8002e3a:	464b      	mov	r3, r9
 8002e3c:	eb45 0303 	adc.w	r3, r5, r3
 8002e40:	607b      	str	r3, [r7, #4]
 8002e42:	f04f 0200 	mov.w	r2, #0
 8002e46:	f04f 0300 	mov.w	r3, #0
 8002e4a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e4e:	4629      	mov	r1, r5
 8002e50:	028b      	lsls	r3, r1, #10
 8002e52:	4621      	mov	r1, r4
 8002e54:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e58:	4621      	mov	r1, r4
 8002e5a:	028a      	lsls	r2, r1, #10
 8002e5c:	4610      	mov	r0, r2
 8002e5e:	4619      	mov	r1, r3
 8002e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e62:	2200      	movs	r2, #0
 8002e64:	61bb      	str	r3, [r7, #24]
 8002e66:	61fa      	str	r2, [r7, #28]
 8002e68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e6c:	f7fd febc 	bl	8000be8 <__aeabi_uldivmod>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4613      	mov	r3, r2
 8002e76:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002e78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	0c1b      	lsrs	r3, r3, #16
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	3301      	adds	r3, #1
 8002e84:	005b      	lsls	r3, r3, #1
 8002e86:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e88:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e92:	e002      	b.n	8002e9a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e94:	4b05      	ldr	r3, [pc, #20]	@ (8002eac <HAL_RCC_GetSysClockFreq+0x204>)
 8002e96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3750      	adds	r7, #80	@ 0x50
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	00f42400 	.word	0x00f42400
 8002eb0:	007a1200 	.word	0x007a1200

08002eb4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002eb8:	4b03      	ldr	r3, [pc, #12]	@ (8002ec8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002eba:	681b      	ldr	r3, [r3, #0]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	20000000 	.word	0x20000000

08002ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ed0:	f7ff fff0 	bl	8002eb4 <HAL_RCC_GetHCLKFreq>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	4b05      	ldr	r3, [pc, #20]	@ (8002eec <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	0a9b      	lsrs	r3, r3, #10
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	4903      	ldr	r1, [pc, #12]	@ (8002ef0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ee2:	5ccb      	ldrb	r3, [r1, r3]
 8002ee4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40023800 	.word	0x40023800
 8002ef0:	08008968 	.word	0x08008968

08002ef4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ef8:	f7ff ffdc 	bl	8002eb4 <HAL_RCC_GetHCLKFreq>
 8002efc:	4602      	mov	r2, r0
 8002efe:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	0b5b      	lsrs	r3, r3, #13
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	4903      	ldr	r1, [pc, #12]	@ (8002f18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f0a:	5ccb      	ldrb	r3, [r1, r3]
 8002f0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40023800 	.word	0x40023800
 8002f18:	08008968 	.word	0x08008968

08002f1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b088      	sub	sp, #32
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d012      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f44:	4b69      	ldr	r3, [pc, #420]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4a68      	ldr	r2, [pc, #416]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f4a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f4e:	6093      	str	r3, [r2, #8]
 8002f50:	4b66      	ldr	r3, [pc, #408]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f58:	4964      	ldr	r1, [pc, #400]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f66:	2301      	movs	r3, #1
 8002f68:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d017      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002f76:	4b5d      	ldr	r3, [pc, #372]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f7c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f84:	4959      	ldr	r1, [pc, #356]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f94:	d101      	bne.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002f96:	2301      	movs	r3, #1
 8002f98:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d101      	bne.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d017      	beq.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fb2:	4b4e      	ldr	r3, [pc, #312]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fb8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc0:	494a      	ldr	r1, [pc, #296]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0320 	and.w	r3, r3, #32
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 808b 	beq.w	8003116 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003000:	4b3a      	ldr	r3, [pc, #232]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	4a39      	ldr	r2, [pc, #228]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800300a:	6413      	str	r3, [r2, #64]	@ 0x40
 800300c:	4b37      	ldr	r3, [pc, #220]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800300e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003018:	4b35      	ldr	r3, [pc, #212]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a34      	ldr	r2, [pc, #208]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800301e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003022:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003024:	f7fe fe46 	bl	8001cb4 <HAL_GetTick>
 8003028:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800302a:	e008      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800302c:	f7fe fe42 	bl	8001cb4 <HAL_GetTick>
 8003030:	4602      	mov	r2, r0
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	1ad3      	subs	r3, r2, r3
 8003036:	2b64      	cmp	r3, #100	@ 0x64
 8003038:	d901      	bls.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800303a:	2303      	movs	r3, #3
 800303c:	e357      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800303e:	4b2c      	ldr	r3, [pc, #176]	@ (80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0f0      	beq.n	800302c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800304a:	4b28      	ldr	r3, [pc, #160]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800304c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003052:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d035      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	429a      	cmp	r2, r3
 8003066:	d02e      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003068:	4b20      	ldr	r3, [pc, #128]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800306a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800306c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003070:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003072:	4b1e      	ldr	r3, [pc, #120]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003076:	4a1d      	ldr	r2, [pc, #116]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800307c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800307e:	4b1b      	ldr	r3, [pc, #108]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003082:	4a1a      	ldr	r2, [pc, #104]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003084:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003088:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800308a:	4a18      	ldr	r2, [pc, #96]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800308c:	693b      	ldr	r3, [r7, #16]
 800308e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003090:	4b16      	ldr	r3, [pc, #88]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b01      	cmp	r3, #1
 800309a:	d114      	bne.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309c:	f7fe fe0a 	bl	8001cb4 <HAL_GetTick>
 80030a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a2:	e00a      	b.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030a4:	f7fe fe06 	bl	8001cb4 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d901      	bls.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80030b6:	2303      	movs	r3, #3
 80030b8:	e319      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ba:	4b0c      	ldr	r3, [pc, #48]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d0ee      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80030d2:	d111      	bne.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80030d4:	4b05      	ldr	r3, [pc, #20]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80030e0:	4b04      	ldr	r3, [pc, #16]	@ (80030f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80030e2:	400b      	ands	r3, r1
 80030e4:	4901      	ldr	r1, [pc, #4]	@ (80030ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	608b      	str	r3, [r1, #8]
 80030ea:	e00b      	b.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40007000 	.word	0x40007000
 80030f4:	0ffffcff 	.word	0x0ffffcff
 80030f8:	4baa      	ldr	r3, [pc, #680]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	4aa9      	ldr	r2, [pc, #676]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80030fe:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003102:	6093      	str	r3, [r2, #8]
 8003104:	4ba7      	ldr	r3, [pc, #668]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003106:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003110:	49a4      	ldr	r1, [pc, #656]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003112:	4313      	orrs	r3, r2
 8003114:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0310 	and.w	r3, r3, #16
 800311e:	2b00      	cmp	r3, #0
 8003120:	d010      	beq.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003122:	4ba0      	ldr	r3, [pc, #640]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003128:	4a9e      	ldr	r2, [pc, #632]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800312a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800312e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003132:	4b9c      	ldr	r3, [pc, #624]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003134:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800313c:	4999      	ldr	r1, [pc, #612]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d00a      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003150:	4b94      	ldr	r3, [pc, #592]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003156:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800315e:	4991      	ldr	r1, [pc, #580]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003160:	4313      	orrs	r3, r2
 8003162:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00a      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003172:	4b8c      	ldr	r3, [pc, #560]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003178:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003180:	4988      	ldr	r1, [pc, #544]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003182:	4313      	orrs	r3, r2
 8003184:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00a      	beq.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003194:	4b83      	ldr	r3, [pc, #524]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003196:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800319a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031a2:	4980      	ldr	r1, [pc, #512]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031a4:	4313      	orrs	r3, r2
 80031a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00a      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031b6:	4b7b      	ldr	r3, [pc, #492]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031c4:	4977      	ldr	r1, [pc, #476]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00a      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031d8:	4b72      	ldr	r3, [pc, #456]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031de:	f023 0203 	bic.w	r2, r3, #3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031e6:	496f      	ldr	r1, [pc, #444]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d00a      	beq.n	8003210 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031fa:	4b6a      	ldr	r3, [pc, #424]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80031fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003200:	f023 020c 	bic.w	r2, r3, #12
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003208:	4966      	ldr	r1, [pc, #408]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800320a:	4313      	orrs	r3, r2
 800320c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00a      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800321c:	4b61      	ldr	r3, [pc, #388]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003222:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800322a:	495e      	ldr	r1, [pc, #376]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800322c:	4313      	orrs	r3, r2
 800322e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00a      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800323e:	4b59      	ldr	r3, [pc, #356]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003244:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800324c:	4955      	ldr	r1, [pc, #340]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800324e:	4313      	orrs	r3, r2
 8003250:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00a      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003260:	4b50      	ldr	r3, [pc, #320]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003266:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800326e:	494d      	ldr	r1, [pc, #308]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003270:	4313      	orrs	r3, r2
 8003272:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00a      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003282:	4b48      	ldr	r3, [pc, #288]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003288:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003290:	4944      	ldr	r1, [pc, #272]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003292:	4313      	orrs	r3, r2
 8003294:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d00a      	beq.n	80032ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80032a4:	4b3f      	ldr	r3, [pc, #252]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b2:	493c      	ldr	r1, [pc, #240]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d00a      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80032c6:	4b37      	ldr	r3, [pc, #220]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032d4:	4933      	ldr	r1, [pc, #204]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032d6:	4313      	orrs	r3, r2
 80032d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00a      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80032e8:	4b2e      	ldr	r3, [pc, #184]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ee:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032f6:	492b      	ldr	r1, [pc, #172]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d011      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800330a:	4b26      	ldr	r3, [pc, #152]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800330c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003310:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003318:	4922      	ldr	r1, [pc, #136]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800331a:	4313      	orrs	r3, r2
 800331c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003324:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003328:	d101      	bne.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800332a:	2301      	movs	r3, #1
 800332c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800333a:	2301      	movs	r3, #1
 800333c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00a      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800334a:	4b16      	ldr	r3, [pc, #88]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800334c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003350:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003358:	4912      	ldr	r1, [pc, #72]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800335a:	4313      	orrs	r3, r2
 800335c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00b      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800336c:	4b0d      	ldr	r3, [pc, #52]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800336e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003372:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800337c:	4909      	ldr	r1, [pc, #36]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800337e:	4313      	orrs	r3, r2
 8003380:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d006      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003392:	2b00      	cmp	r3, #0
 8003394:	f000 80d9 	beq.w	800354a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003398:	4b02      	ldr	r3, [pc, #8]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a01      	ldr	r2, [pc, #4]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800339e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80033a2:	e001      	b.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80033a4:	40023800 	.word	0x40023800
 80033a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033aa:	f7fe fc83 	bl	8001cb4 <HAL_GetTick>
 80033ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80033b0:	e008      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80033b2:	f7fe fc7f 	bl	8001cb4 <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	2b64      	cmp	r3, #100	@ 0x64
 80033be:	d901      	bls.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80033c0:	2303      	movs	r3, #3
 80033c2:	e194      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80033c4:	4b6c      	ldr	r3, [pc, #432]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f0      	bne.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d021      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d11d      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033e4:	4b64      	ldr	r3, [pc, #400]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033ea:	0c1b      	lsrs	r3, r3, #16
 80033ec:	f003 0303 	and.w	r3, r3, #3
 80033f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033f2:	4b61      	ldr	r3, [pc, #388]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033f8:	0e1b      	lsrs	r3, r3, #24
 80033fa:	f003 030f 	and.w	r3, r3, #15
 80033fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	019a      	lsls	r2, r3, #6
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	041b      	lsls	r3, r3, #16
 800340a:	431a      	orrs	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	061b      	lsls	r3, r3, #24
 8003410:	431a      	orrs	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	071b      	lsls	r3, r3, #28
 8003418:	4957      	ldr	r1, [pc, #348]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800341a:	4313      	orrs	r3, r2
 800341c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d004      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003434:	d00a      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800343e:	2b00      	cmp	r3, #0
 8003440:	d02e      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003446:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800344a:	d129      	bne.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800344c:	4b4a      	ldr	r3, [pc, #296]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800344e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003452:	0c1b      	lsrs	r3, r3, #16
 8003454:	f003 0303 	and.w	r3, r3, #3
 8003458:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800345a:	4b47      	ldr	r3, [pc, #284]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800345c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003460:	0f1b      	lsrs	r3, r3, #28
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	019a      	lsls	r2, r3, #6
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	041b      	lsls	r3, r3, #16
 8003472:	431a      	orrs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	061b      	lsls	r3, r3, #24
 800347a:	431a      	orrs	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	071b      	lsls	r3, r3, #28
 8003480:	493d      	ldr	r1, [pc, #244]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003488:	4b3b      	ldr	r3, [pc, #236]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800348a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800348e:	f023 021f 	bic.w	r2, r3, #31
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003496:	3b01      	subs	r3, #1
 8003498:	4937      	ldr	r1, [pc, #220]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800349a:	4313      	orrs	r3, r2
 800349c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d01d      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034ac:	4b32      	ldr	r3, [pc, #200]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034b2:	0e1b      	lsrs	r3, r3, #24
 80034b4:	f003 030f 	and.w	r3, r3, #15
 80034b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80034ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034c0:	0f1b      	lsrs	r3, r3, #28
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	019a      	lsls	r2, r3, #6
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	041b      	lsls	r3, r3, #16
 80034d4:	431a      	orrs	r2, r3
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	061b      	lsls	r3, r3, #24
 80034da:	431a      	orrs	r2, r3
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	071b      	lsls	r3, r3, #28
 80034e0:	4925      	ldr	r1, [pc, #148]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80034e2:	4313      	orrs	r3, r2
 80034e4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d011      	beq.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	019a      	lsls	r2, r3, #6
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	041b      	lsls	r3, r3, #16
 8003500:	431a      	orrs	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	061b      	lsls	r3, r3, #24
 8003508:	431a      	orrs	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	071b      	lsls	r3, r3, #28
 8003510:	4919      	ldr	r1, [pc, #100]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003512:	4313      	orrs	r3, r2
 8003514:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003518:	4b17      	ldr	r3, [pc, #92]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a16      	ldr	r2, [pc, #88]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800351e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003522:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003524:	f7fe fbc6 	bl	8001cb4 <HAL_GetTick>
 8003528:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800352a:	e008      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800352c:	f7fe fbc2 	bl	8001cb4 <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	1ad3      	subs	r3, r2, r3
 8003536:	2b64      	cmp	r3, #100	@ 0x64
 8003538:	d901      	bls.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e0d7      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800353e:	4b0e      	ldr	r3, [pc, #56]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d0f0      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	2b01      	cmp	r3, #1
 800354e:	f040 80cd 	bne.w	80036ec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003552:	4b09      	ldr	r3, [pc, #36]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a08      	ldr	r2, [pc, #32]	@ (8003578 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003558:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800355c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800355e:	f7fe fba9 	bl	8001cb4 <HAL_GetTick>
 8003562:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003564:	e00a      	b.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003566:	f7fe fba5 	bl	8001cb4 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b64      	cmp	r3, #100	@ 0x64
 8003572:	d903      	bls.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e0ba      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003578:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800357c:	4b5e      	ldr	r3, [pc, #376]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003584:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003588:	d0ed      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d003      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800359a:	2b00      	cmp	r3, #0
 800359c:	d009      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d02e      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d12a      	bne.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80035b2:	4b51      	ldr	r3, [pc, #324]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b8:	0c1b      	lsrs	r3, r3, #16
 80035ba:	f003 0303 	and.w	r3, r3, #3
 80035be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80035c0:	4b4d      	ldr	r3, [pc, #308]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c6:	0f1b      	lsrs	r3, r3, #28
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	695b      	ldr	r3, [r3, #20]
 80035d2:	019a      	lsls	r2, r3, #6
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	041b      	lsls	r3, r3, #16
 80035d8:	431a      	orrs	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	061b      	lsls	r3, r3, #24
 80035e0:	431a      	orrs	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	071b      	lsls	r3, r3, #28
 80035e6:	4944      	ldr	r1, [pc, #272]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80035ee:	4b42      	ldr	r3, [pc, #264]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80035f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80035f4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fc:	3b01      	subs	r3, #1
 80035fe:	021b      	lsls	r3, r3, #8
 8003600:	493d      	ldr	r1, [pc, #244]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d022      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800361c:	d11d      	bne.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800361e:	4b36      	ldr	r3, [pc, #216]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003624:	0e1b      	lsrs	r3, r3, #24
 8003626:	f003 030f 	and.w	r3, r3, #15
 800362a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800362c:	4b32      	ldr	r3, [pc, #200]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003632:	0f1b      	lsrs	r3, r3, #28
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	695b      	ldr	r3, [r3, #20]
 800363e:	019a      	lsls	r2, r3, #6
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	041b      	lsls	r3, r3, #16
 8003646:	431a      	orrs	r2, r3
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	061b      	lsls	r3, r3, #24
 800364c:	431a      	orrs	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	071b      	lsls	r3, r3, #28
 8003652:	4929      	ldr	r1, [pc, #164]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003654:	4313      	orrs	r3, r2
 8003656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0308 	and.w	r3, r3, #8
 8003662:	2b00      	cmp	r3, #0
 8003664:	d028      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003666:	4b24      	ldr	r3, [pc, #144]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366c:	0e1b      	lsrs	r3, r3, #24
 800366e:	f003 030f 	and.w	r3, r3, #15
 8003672:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003674:	4b20      	ldr	r3, [pc, #128]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367a:	0c1b      	lsrs	r3, r3, #16
 800367c:	f003 0303 	and.w	r3, r3, #3
 8003680:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	019a      	lsls	r2, r3, #6
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	041b      	lsls	r3, r3, #16
 800368c:	431a      	orrs	r2, r3
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	061b      	lsls	r3, r3, #24
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	071b      	lsls	r3, r3, #28
 800369a:	4917      	ldr	r1, [pc, #92]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80036a2:	4b15      	ldr	r3, [pc, #84]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	4911      	ldr	r1, [pc, #68]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80036b8:	4b0f      	ldr	r3, [pc, #60]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a0e      	ldr	r2, [pc, #56]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036c4:	f7fe faf6 	bl	8001cb4 <HAL_GetTick>
 80036c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80036ca:	e008      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80036cc:	f7fe faf2 	bl	8001cb4 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	2b64      	cmp	r3, #100	@ 0x64
 80036d8:	d901      	bls.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e007      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80036de:	4b06      	ldr	r3, [pc, #24]	@ (80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80036e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036ea:	d1ef      	bne.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3720      	adds	r7, #32
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	40023800 	.word	0x40023800

080036fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e049      	b.n	80037a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d106      	bne.n	8003728 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f7fd ffe4 	bl	80016f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2202      	movs	r2, #2
 800372c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3304      	adds	r3, #4
 8003738:	4619      	mov	r1, r3
 800373a:	4610      	mov	r0, r2
 800373c:	f000 fe4c 	bl	80043d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b01      	cmp	r3, #1
 80037be:	d001      	beq.n	80037c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e054      	b.n	800386e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2202      	movs	r2, #2
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68da      	ldr	r2, [r3, #12]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a26      	ldr	r2, [pc, #152]	@ (800387c <HAL_TIM_Base_Start_IT+0xd0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d022      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ee:	d01d      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a22      	ldr	r2, [pc, #136]	@ (8003880 <HAL_TIM_Base_Start_IT+0xd4>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d018      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a21      	ldr	r2, [pc, #132]	@ (8003884 <HAL_TIM_Base_Start_IT+0xd8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d013      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1f      	ldr	r2, [pc, #124]	@ (8003888 <HAL_TIM_Base_Start_IT+0xdc>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d00e      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1e      	ldr	r2, [pc, #120]	@ (800388c <HAL_TIM_Base_Start_IT+0xe0>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d009      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a1c      	ldr	r2, [pc, #112]	@ (8003890 <HAL_TIM_Base_Start_IT+0xe4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d004      	beq.n	800382c <HAL_TIM_Base_Start_IT+0x80>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1b      	ldr	r2, [pc, #108]	@ (8003894 <HAL_TIM_Base_Start_IT+0xe8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d115      	bne.n	8003858 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	4b19      	ldr	r3, [pc, #100]	@ (8003898 <HAL_TIM_Base_Start_IT+0xec>)
 8003834:	4013      	ands	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2b06      	cmp	r3, #6
 800383c:	d015      	beq.n	800386a <HAL_TIM_Base_Start_IT+0xbe>
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003844:	d011      	beq.n	800386a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 0201 	orr.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003856:	e008      	b.n	800386a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
 8003868:	e000      	b.n	800386c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800386a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3714      	adds	r7, #20
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	40010000 	.word	0x40010000
 8003880:	40000400 	.word	0x40000400
 8003884:	40000800 	.word	0x40000800
 8003888:	40000c00 	.word	0x40000c00
 800388c:	40010400 	.word	0x40010400
 8003890:	40014000 	.word	0x40014000
 8003894:	40001800 	.word	0x40001800
 8003898:	00010007 	.word	0x00010007

0800389c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e049      	b.n	8003942 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fd ff38 	bl	8001738 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3304      	adds	r3, #4
 80038d8:	4619      	mov	r1, r3
 80038da:	4610      	mov	r0, r2
 80038dc:	f000 fd7c 	bl	80043d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
	...

0800394c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b084      	sub	sp, #16
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d109      	bne.n	8003970 <HAL_TIM_PWM_Start+0x24>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003962:	b2db      	uxtb	r3, r3
 8003964:	2b01      	cmp	r3, #1
 8003966:	bf14      	ite	ne
 8003968:	2301      	movne	r3, #1
 800396a:	2300      	moveq	r3, #0
 800396c:	b2db      	uxtb	r3, r3
 800396e:	e03c      	b.n	80039ea <HAL_TIM_PWM_Start+0x9e>
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	2b04      	cmp	r3, #4
 8003974:	d109      	bne.n	800398a <HAL_TIM_PWM_Start+0x3e>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b01      	cmp	r3, #1
 8003980:	bf14      	ite	ne
 8003982:	2301      	movne	r3, #1
 8003984:	2300      	moveq	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	e02f      	b.n	80039ea <HAL_TIM_PWM_Start+0x9e>
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b08      	cmp	r3, #8
 800398e:	d109      	bne.n	80039a4 <HAL_TIM_PWM_Start+0x58>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003996:	b2db      	uxtb	r3, r3
 8003998:	2b01      	cmp	r3, #1
 800399a:	bf14      	ite	ne
 800399c:	2301      	movne	r3, #1
 800399e:	2300      	moveq	r3, #0
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	e022      	b.n	80039ea <HAL_TIM_PWM_Start+0x9e>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	2b0c      	cmp	r3, #12
 80039a8:	d109      	bne.n	80039be <HAL_TIM_PWM_Start+0x72>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	bf14      	ite	ne
 80039b6:	2301      	movne	r3, #1
 80039b8:	2300      	moveq	r3, #0
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	e015      	b.n	80039ea <HAL_TIM_PWM_Start+0x9e>
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d109      	bne.n	80039d8 <HAL_TIM_PWM_Start+0x8c>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	bf14      	ite	ne
 80039d0:	2301      	movne	r3, #1
 80039d2:	2300      	moveq	r3, #0
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	e008      	b.n	80039ea <HAL_TIM_PWM_Start+0x9e>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	bf14      	ite	ne
 80039e4:	2301      	movne	r3, #1
 80039e6:	2300      	moveq	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e092      	b.n	8003b18 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d104      	bne.n	8003a02 <HAL_TIM_PWM_Start+0xb6>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a00:	e023      	b.n	8003a4a <HAL_TIM_PWM_Start+0xfe>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d104      	bne.n	8003a12 <HAL_TIM_PWM_Start+0xc6>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a10:	e01b      	b.n	8003a4a <HAL_TIM_PWM_Start+0xfe>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b08      	cmp	r3, #8
 8003a16:	d104      	bne.n	8003a22 <HAL_TIM_PWM_Start+0xd6>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a20:	e013      	b.n	8003a4a <HAL_TIM_PWM_Start+0xfe>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b0c      	cmp	r3, #12
 8003a26:	d104      	bne.n	8003a32 <HAL_TIM_PWM_Start+0xe6>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a30:	e00b      	b.n	8003a4a <HAL_TIM_PWM_Start+0xfe>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b10      	cmp	r3, #16
 8003a36:	d104      	bne.n	8003a42 <HAL_TIM_PWM_Start+0xf6>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a40:	e003      	b.n	8003a4a <HAL_TIM_PWM_Start+0xfe>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2202      	movs	r2, #2
 8003a46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	6839      	ldr	r1, [r7, #0]
 8003a52:	4618      	mov	r0, r3
 8003a54:	f001 f864 	bl	8004b20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a30      	ldr	r2, [pc, #192]	@ (8003b20 <HAL_TIM_PWM_Start+0x1d4>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d004      	beq.n	8003a6c <HAL_TIM_PWM_Start+0x120>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a2f      	ldr	r2, [pc, #188]	@ (8003b24 <HAL_TIM_PWM_Start+0x1d8>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d101      	bne.n	8003a70 <HAL_TIM_PWM_Start+0x124>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e000      	b.n	8003a72 <HAL_TIM_PWM_Start+0x126>
 8003a70:	2300      	movs	r3, #0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d007      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a25      	ldr	r2, [pc, #148]	@ (8003b20 <HAL_TIM_PWM_Start+0x1d4>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d022      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a98:	d01d      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a22      	ldr	r2, [pc, #136]	@ (8003b28 <HAL_TIM_PWM_Start+0x1dc>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d018      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a20      	ldr	r2, [pc, #128]	@ (8003b2c <HAL_TIM_PWM_Start+0x1e0>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d013      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b30 <HAL_TIM_PWM_Start+0x1e4>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d00e      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a19      	ldr	r2, [pc, #100]	@ (8003b24 <HAL_TIM_PWM_Start+0x1d8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d009      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8003b34 <HAL_TIM_PWM_Start+0x1e8>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d004      	beq.n	8003ad6 <HAL_TIM_PWM_Start+0x18a>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a19      	ldr	r2, [pc, #100]	@ (8003b38 <HAL_TIM_PWM_Start+0x1ec>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d115      	bne.n	8003b02 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	4b17      	ldr	r3, [pc, #92]	@ (8003b3c <HAL_TIM_PWM_Start+0x1f0>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2b06      	cmp	r3, #6
 8003ae6:	d015      	beq.n	8003b14 <HAL_TIM_PWM_Start+0x1c8>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aee:	d011      	beq.n	8003b14 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 0201 	orr.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b00:	e008      	b.n	8003b14 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f042 0201 	orr.w	r2, r2, #1
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	e000      	b.n	8003b16 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b14:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40010000 	.word	0x40010000
 8003b24:	40010400 	.word	0x40010400
 8003b28:	40000400 	.word	0x40000400
 8003b2c:	40000800 	.word	0x40000800
 8003b30:	40000c00 	.word	0x40000c00
 8003b34:	40014000 	.word	0x40014000
 8003b38:	40001800 	.word	0x40001800
 8003b3c:	00010007 	.word	0x00010007

08003b40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e08f      	b.n	8003c74 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d106      	bne.n	8003b6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f7fd fd7d 	bl	8001668 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2202      	movs	r2, #2
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6899      	ldr	r1, [r3, #8]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	4b3e      	ldr	r3, [pc, #248]	@ (8003c7c <HAL_TIM_Encoder_Init+0x13c>)
 8003b82:	400b      	ands	r3, r1
 8003b84:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	4619      	mov	r1, r3
 8003b90:	4610      	mov	r0, r2
 8003b92:	f000 fc21 	bl	80043d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	6a1b      	ldr	r3, [r3, #32]
 8003bac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	4b31      	ldr	r3, [pc, #196]	@ (8003c80 <HAL_TIM_Encoder_Init+0x140>)
 8003bbc:	4013      	ands	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	021b      	lsls	r3, r3, #8
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	693a      	ldr	r2, [r7, #16]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	4b2b      	ldr	r3, [pc, #172]	@ (8003c84 <HAL_TIM_Encoder_Init+0x144>)
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4b2a      	ldr	r3, [pc, #168]	@ (8003c88 <HAL_TIM_Encoder_Init+0x148>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	68da      	ldr	r2, [r3, #12]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	021b      	lsls	r3, r3, #8
 8003bec:	4313      	orrs	r3, r2
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	011a      	lsls	r2, r3, #4
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	031b      	lsls	r3, r3, #12
 8003c00:	4313      	orrs	r3, r2
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003c0e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003c16:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	685a      	ldr	r2, [r3, #4]
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	011b      	lsls	r3, r3, #4
 8003c22:	4313      	orrs	r3, r2
 8003c24:	68fa      	ldr	r2, [r7, #12]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	697a      	ldr	r2, [r7, #20]
 8003c30:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68fa      	ldr	r2, [r7, #12]
 8003c40:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2201      	movs	r2, #1
 8003c66:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2201      	movs	r2, #1
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	fffebff8 	.word	0xfffebff8
 8003c80:	fffffcfc 	.word	0xfffffcfc
 8003c84:	fffff3f3 	.word	0xfffff3f3
 8003c88:	ffff0f0f 	.word	0xffff0f0f

08003c8c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b084      	sub	sp, #16
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003ca4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d110      	bne.n	8003cde <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003cbc:	7bfb      	ldrb	r3, [r7, #15]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d102      	bne.n	8003cc8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003cc2:	7b7b      	ldrb	r3, [r7, #13]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d001      	beq.n	8003ccc <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e069      	b.n	8003da0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cdc:	e031      	b.n	8003d42 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d110      	bne.n	8003d06 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ce4:	7bbb      	ldrb	r3, [r7, #14]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d102      	bne.n	8003cf0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003cea:	7b3b      	ldrb	r3, [r7, #12]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d001      	beq.n	8003cf4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e055      	b.n	8003da0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2202      	movs	r2, #2
 8003cf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d04:	e01d      	b.n	8003d42 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d06:	7bfb      	ldrb	r3, [r7, #15]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d108      	bne.n	8003d1e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d0c:	7bbb      	ldrb	r3, [r7, #14]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d105      	bne.n	8003d1e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d12:	7b7b      	ldrb	r3, [r7, #13]
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d102      	bne.n	8003d1e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d18:	7b3b      	ldrb	r3, [r7, #12]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d001      	beq.n	8003d22 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e03e      	b.n	8003da0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2202      	movs	r2, #2
 8003d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2202      	movs	r2, #2
 8003d2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2202      	movs	r2, #2
 8003d36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_TIM_Encoder_Start+0xc4>
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	2b04      	cmp	r3, #4
 8003d4c:	d008      	beq.n	8003d60 <HAL_TIM_Encoder_Start+0xd4>
 8003d4e:	e00f      	b.n	8003d70 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2201      	movs	r2, #1
 8003d56:	2100      	movs	r1, #0
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fee1 	bl	8004b20 <TIM_CCxChannelCmd>
      break;
 8003d5e:	e016      	b.n	8003d8e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	2201      	movs	r2, #1
 8003d66:	2104      	movs	r1, #4
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 fed9 	bl	8004b20 <TIM_CCxChannelCmd>
      break;
 8003d6e:	e00e      	b.n	8003d8e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2201      	movs	r2, #1
 8003d76:	2100      	movs	r1, #0
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f000 fed1 	bl	8004b20 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2201      	movs	r2, #1
 8003d84:	2104      	movs	r1, #4
 8003d86:	4618      	mov	r0, r3
 8003d88:	f000 feca 	bl	8004b20 <TIM_CCxChannelCmd>
      break;
 8003d8c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f042 0201 	orr.w	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d020      	beq.n	8003e0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d01b      	beq.n	8003e0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f06f 0202 	mvn.w	r2, #2
 8003ddc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	699b      	ldr	r3, [r3, #24]
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 fad2 	bl	800439c <HAL_TIM_IC_CaptureCallback>
 8003df8:	e005      	b.n	8003e06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fac4 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 fad5 	bl	80043b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	f003 0304 	and.w	r3, r3, #4
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d020      	beq.n	8003e58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d01b      	beq.n	8003e58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f06f 0204 	mvn.w	r2, #4
 8003e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2202      	movs	r2, #2
 8003e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e3e:	6878      	ldr	r0, [r7, #4]
 8003e40:	f000 faac 	bl	800439c <HAL_TIM_IC_CaptureCallback>
 8003e44:	e005      	b.n	8003e52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 fa9e 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 faaf 	bl	80043b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	f003 0308 	and.w	r3, r3, #8
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d020      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f003 0308 	and.w	r3, r3, #8
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d01b      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f06f 0208 	mvn.w	r2, #8
 8003e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2204      	movs	r2, #4
 8003e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	69db      	ldr	r3, [r3, #28]
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d003      	beq.n	8003e92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f000 fa86 	bl	800439c <HAL_TIM_IC_CaptureCallback>
 8003e90:	e005      	b.n	8003e9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 fa78 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f000 fa89 	bl	80043b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f003 0310 	and.w	r3, r3, #16
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d020      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f003 0310 	and.w	r3, r3, #16
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d01b      	beq.n	8003ef0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f06f 0210 	mvn.w	r2, #16
 8003ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2208      	movs	r2, #8
 8003ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fa60 	bl	800439c <HAL_TIM_IC_CaptureCallback>
 8003edc:	e005      	b.n	8003eea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 fa52 	bl	8004388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fa63 	bl	80043b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	f003 0301 	and.w	r3, r3, #1
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00c      	beq.n	8003f14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d007      	beq.n	8003f14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f06f 0201 	mvn.w	r2, #1
 8003f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 fa30 	bl	8004374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d104      	bne.n	8003f28 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00c      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d007      	beq.n	8003f42 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 fead 	bl	8004c9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00c      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003f5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 fea5 	bl	8004cb0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00c      	beq.n	8003f8a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d007      	beq.n	8003f8a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fa1d 	bl	80043c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	f003 0320 	and.w	r3, r3, #32
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00c      	beq.n	8003fae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d007      	beq.n	8003fae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f06f 0220 	mvn.w	r2, #32
 8003fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 fe6d 	bl	8004c88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fae:	bf00      	nop
 8003fb0:	3710      	adds	r7, #16
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d101      	bne.n	8003fd6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003fd2:	2302      	movs	r3, #2
 8003fd4:	e0ff      	b.n	80041d6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2b14      	cmp	r3, #20
 8003fe2:	f200 80f0 	bhi.w	80041c6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8003fec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fec:	08004041 	.word	0x08004041
 8003ff0:	080041c7 	.word	0x080041c7
 8003ff4:	080041c7 	.word	0x080041c7
 8003ff8:	080041c7 	.word	0x080041c7
 8003ffc:	08004081 	.word	0x08004081
 8004000:	080041c7 	.word	0x080041c7
 8004004:	080041c7 	.word	0x080041c7
 8004008:	080041c7 	.word	0x080041c7
 800400c:	080040c3 	.word	0x080040c3
 8004010:	080041c7 	.word	0x080041c7
 8004014:	080041c7 	.word	0x080041c7
 8004018:	080041c7 	.word	0x080041c7
 800401c:	08004103 	.word	0x08004103
 8004020:	080041c7 	.word	0x080041c7
 8004024:	080041c7 	.word	0x080041c7
 8004028:	080041c7 	.word	0x080041c7
 800402c:	08004145 	.word	0x08004145
 8004030:	080041c7 	.word	0x080041c7
 8004034:	080041c7 	.word	0x080041c7
 8004038:	080041c7 	.word	0x080041c7
 800403c:	08004185 	.word	0x08004185
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68b9      	ldr	r1, [r7, #8]
 8004046:	4618      	mov	r0, r3
 8004048:	f000 fa72 	bl	8004530 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	699a      	ldr	r2, [r3, #24]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f042 0208 	orr.w	r2, r2, #8
 800405a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	699a      	ldr	r2, [r3, #24]
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 0204 	bic.w	r2, r2, #4
 800406a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	6999      	ldr	r1, [r3, #24]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	691a      	ldr	r2, [r3, #16]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	619a      	str	r2, [r3, #24]
      break;
 800407e:	e0a5      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68b9      	ldr	r1, [r7, #8]
 8004086:	4618      	mov	r0, r3
 8004088:	f000 fac4 	bl	8004614 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	699a      	ldr	r2, [r3, #24]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800409a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699a      	ldr	r2, [r3, #24]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6999      	ldr	r1, [r3, #24]
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	691b      	ldr	r3, [r3, #16]
 80040b6:	021a      	lsls	r2, r3, #8
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	619a      	str	r2, [r3, #24]
      break;
 80040c0:	e084      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	4618      	mov	r0, r3
 80040ca:	f000 fb1b 	bl	8004704 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	69da      	ldr	r2, [r3, #28]
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f042 0208 	orr.w	r2, r2, #8
 80040dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	69da      	ldr	r2, [r3, #28]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0204 	bic.w	r2, r2, #4
 80040ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	69d9      	ldr	r1, [r3, #28]
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	691a      	ldr	r2, [r3, #16]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	61da      	str	r2, [r3, #28]
      break;
 8004100:	e064      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68b9      	ldr	r1, [r7, #8]
 8004108:	4618      	mov	r0, r3
 800410a:	f000 fb71 	bl	80047f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	69da      	ldr	r2, [r3, #28]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800411c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	69da      	ldr	r2, [r3, #28]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800412c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69d9      	ldr	r1, [r3, #28]
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	021a      	lsls	r2, r3, #8
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	61da      	str	r2, [r3, #28]
      break;
 8004142:	e043      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68b9      	ldr	r1, [r7, #8]
 800414a:	4618      	mov	r0, r3
 800414c:	f000 fba8 	bl	80048a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f042 0208 	orr.w	r2, r2, #8
 800415e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f022 0204 	bic.w	r2, r2, #4
 800416e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	691a      	ldr	r2, [r3, #16]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004182:	e023      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	68b9      	ldr	r1, [r7, #8]
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fbda 	bl	8004944 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800419e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041ae:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	021a      	lsls	r2, r3, #8
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80041c4:	e002      	b.n	80041cc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	75fb      	strb	r3, [r7, #23]
      break;
 80041ca:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3718      	adds	r7, #24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}
 80041de:	bf00      	nop

080041e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041ea:	2300      	movs	r3, #0
 80041ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d101      	bne.n	80041fc <HAL_TIM_ConfigClockSource+0x1c>
 80041f8:	2302      	movs	r3, #2
 80041fa:	e0b4      	b.n	8004366 <HAL_TIM_ConfigClockSource+0x186>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	4b56      	ldr	r3, [pc, #344]	@ (8004370 <HAL_TIM_ConfigClockSource+0x190>)
 8004218:	4013      	ands	r3, r2
 800421a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004222:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004234:	d03e      	beq.n	80042b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004236:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800423a:	f200 8087 	bhi.w	800434c <HAL_TIM_ConfigClockSource+0x16c>
 800423e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004242:	f000 8086 	beq.w	8004352 <HAL_TIM_ConfigClockSource+0x172>
 8004246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800424a:	d87f      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 800424c:	2b70      	cmp	r3, #112	@ 0x70
 800424e:	d01a      	beq.n	8004286 <HAL_TIM_ConfigClockSource+0xa6>
 8004250:	2b70      	cmp	r3, #112	@ 0x70
 8004252:	d87b      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 8004254:	2b60      	cmp	r3, #96	@ 0x60
 8004256:	d050      	beq.n	80042fa <HAL_TIM_ConfigClockSource+0x11a>
 8004258:	2b60      	cmp	r3, #96	@ 0x60
 800425a:	d877      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 800425c:	2b50      	cmp	r3, #80	@ 0x50
 800425e:	d03c      	beq.n	80042da <HAL_TIM_ConfigClockSource+0xfa>
 8004260:	2b50      	cmp	r3, #80	@ 0x50
 8004262:	d873      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 8004264:	2b40      	cmp	r3, #64	@ 0x40
 8004266:	d058      	beq.n	800431a <HAL_TIM_ConfigClockSource+0x13a>
 8004268:	2b40      	cmp	r3, #64	@ 0x40
 800426a:	d86f      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 800426c:	2b30      	cmp	r3, #48	@ 0x30
 800426e:	d064      	beq.n	800433a <HAL_TIM_ConfigClockSource+0x15a>
 8004270:	2b30      	cmp	r3, #48	@ 0x30
 8004272:	d86b      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 8004274:	2b20      	cmp	r3, #32
 8004276:	d060      	beq.n	800433a <HAL_TIM_ConfigClockSource+0x15a>
 8004278:	2b20      	cmp	r3, #32
 800427a:	d867      	bhi.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
 800427c:	2b00      	cmp	r3, #0
 800427e:	d05c      	beq.n	800433a <HAL_TIM_ConfigClockSource+0x15a>
 8004280:	2b10      	cmp	r3, #16
 8004282:	d05a      	beq.n	800433a <HAL_TIM_ConfigClockSource+0x15a>
 8004284:	e062      	b.n	800434c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004296:	f000 fc23 	bl	8004ae0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80042a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	609a      	str	r2, [r3, #8]
      break;
 80042b2:	e04f      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042c4:	f000 fc0c 	bl	8004ae0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689a      	ldr	r2, [r3, #8]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042d6:	609a      	str	r2, [r3, #8]
      break;
 80042d8:	e03c      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042e6:	461a      	mov	r2, r3
 80042e8:	f000 fb80 	bl	80049ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2150      	movs	r1, #80	@ 0x50
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fbd9 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 80042f8:	e02c      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004306:	461a      	mov	r2, r3
 8004308:	f000 fb9f 	bl	8004a4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2160      	movs	r1, #96	@ 0x60
 8004312:	4618      	mov	r0, r3
 8004314:	f000 fbc9 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 8004318:	e01c      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004326:	461a      	mov	r2, r3
 8004328:	f000 fb60 	bl	80049ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2140      	movs	r1, #64	@ 0x40
 8004332:	4618      	mov	r0, r3
 8004334:	f000 fbb9 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 8004338:	e00c      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4619      	mov	r1, r3
 8004344:	4610      	mov	r0, r2
 8004346:	f000 fbb0 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 800434a:	e003      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	73fb      	strb	r3, [r7, #15]
      break;
 8004350:	e000      	b.n	8004354 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004352:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004364:	7bfb      	ldrb	r3, [r7, #15]
}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	fffeff88 	.word	0xfffeff88

08004374 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004390:	bf00      	nop
 8004392:	370c      	adds	r7, #12
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043a4:	bf00      	nop
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043b0:	b480      	push	{r7}
 80043b2:	b083      	sub	sp, #12
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043b8:	bf00      	nop
 80043ba:	370c      	adds	r7, #12
 80043bc:	46bd      	mov	sp, r7
 80043be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c2:	4770      	bx	lr

080043c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a46      	ldr	r2, [pc, #280]	@ (8004504 <TIM_Base_SetConfig+0x12c>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d013      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f6:	d00f      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a43      	ldr	r2, [pc, #268]	@ (8004508 <TIM_Base_SetConfig+0x130>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00b      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a42      	ldr	r2, [pc, #264]	@ (800450c <TIM_Base_SetConfig+0x134>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d007      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a41      	ldr	r2, [pc, #260]	@ (8004510 <TIM_Base_SetConfig+0x138>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d003      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a40      	ldr	r2, [pc, #256]	@ (8004514 <TIM_Base_SetConfig+0x13c>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d108      	bne.n	800442a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a35      	ldr	r2, [pc, #212]	@ (8004504 <TIM_Base_SetConfig+0x12c>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d02b      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004438:	d027      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a32      	ldr	r2, [pc, #200]	@ (8004508 <TIM_Base_SetConfig+0x130>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d023      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a31      	ldr	r2, [pc, #196]	@ (800450c <TIM_Base_SetConfig+0x134>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d01f      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a30      	ldr	r2, [pc, #192]	@ (8004510 <TIM_Base_SetConfig+0x138>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d01b      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a2f      	ldr	r2, [pc, #188]	@ (8004514 <TIM_Base_SetConfig+0x13c>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d017      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a2e      	ldr	r2, [pc, #184]	@ (8004518 <TIM_Base_SetConfig+0x140>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d013      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a2d      	ldr	r2, [pc, #180]	@ (800451c <TIM_Base_SetConfig+0x144>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00f      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a2c      	ldr	r2, [pc, #176]	@ (8004520 <TIM_Base_SetConfig+0x148>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00b      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a2b      	ldr	r2, [pc, #172]	@ (8004524 <TIM_Base_SetConfig+0x14c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d007      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a2a      	ldr	r2, [pc, #168]	@ (8004528 <TIM_Base_SetConfig+0x150>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <TIM_Base_SetConfig+0xb2>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a29      	ldr	r2, [pc, #164]	@ (800452c <TIM_Base_SetConfig+0x154>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d108      	bne.n	800449c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	4313      	orrs	r3, r2
 800449a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	4313      	orrs	r3, r2
 80044a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	68fa      	ldr	r2, [r7, #12]
 80044ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	689a      	ldr	r2, [r3, #8]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a10      	ldr	r2, [pc, #64]	@ (8004504 <TIM_Base_SetConfig+0x12c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <TIM_Base_SetConfig+0xf8>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a12      	ldr	r2, [pc, #72]	@ (8004514 <TIM_Base_SetConfig+0x13c>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d103      	bne.n	80044d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	691a      	ldr	r2, [r3, #16]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d105      	bne.n	80044f6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	f023 0201 	bic.w	r2, r3, #1
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	611a      	str	r2, [r3, #16]
  }
}
 80044f6:	bf00      	nop
 80044f8:	3714      	adds	r7, #20
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	40010000 	.word	0x40010000
 8004508:	40000400 	.word	0x40000400
 800450c:	40000800 	.word	0x40000800
 8004510:	40000c00 	.word	0x40000c00
 8004514:	40010400 	.word	0x40010400
 8004518:	40014000 	.word	0x40014000
 800451c:	40014400 	.word	0x40014400
 8004520:	40014800 	.word	0x40014800
 8004524:	40001800 	.word	0x40001800
 8004528:	40001c00 	.word	0x40001c00
 800452c:	40002000 	.word	0x40002000

08004530 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004530:	b480      	push	{r7}
 8004532:	b087      	sub	sp, #28
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
 8004538:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a1b      	ldr	r3, [r3, #32]
 800453e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	f023 0201 	bic.w	r2, r3, #1
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004558:	68fa      	ldr	r2, [r7, #12]
 800455a:	4b2b      	ldr	r3, [pc, #172]	@ (8004608 <TIM_OC1_SetConfig+0xd8>)
 800455c:	4013      	ands	r3, r2
 800455e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f023 0303 	bic.w	r3, r3, #3
 8004566:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	4313      	orrs	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f023 0302 	bic.w	r3, r3, #2
 8004578:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	697a      	ldr	r2, [r7, #20]
 8004580:	4313      	orrs	r3, r2
 8004582:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	4a21      	ldr	r2, [pc, #132]	@ (800460c <TIM_OC1_SetConfig+0xdc>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d003      	beq.n	8004594 <TIM_OC1_SetConfig+0x64>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	4a20      	ldr	r2, [pc, #128]	@ (8004610 <TIM_OC1_SetConfig+0xe0>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d10c      	bne.n	80045ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	f023 0308 	bic.w	r3, r3, #8
 800459a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	f023 0304 	bic.w	r3, r3, #4
 80045ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a16      	ldr	r2, [pc, #88]	@ (800460c <TIM_OC1_SetConfig+0xdc>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d003      	beq.n	80045be <TIM_OC1_SetConfig+0x8e>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <TIM_OC1_SetConfig+0xe0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d111      	bne.n	80045e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	693a      	ldr	r2, [r7, #16]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	4313      	orrs	r3, r2
 80045e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	693a      	ldr	r2, [r7, #16]
 80045e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	621a      	str	r2, [r3, #32]
}
 80045fc:	bf00      	nop
 80045fe:	371c      	adds	r7, #28
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr
 8004608:	fffeff8f 	.word	0xfffeff8f
 800460c:	40010000 	.word	0x40010000
 8004610:	40010400 	.word	0x40010400

08004614 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6a1b      	ldr	r3, [r3, #32]
 8004622:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	f023 0210 	bic.w	r2, r3, #16
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800463c:	68fa      	ldr	r2, [r7, #12]
 800463e:	4b2e      	ldr	r3, [pc, #184]	@ (80046f8 <TIM_OC2_SetConfig+0xe4>)
 8004640:	4013      	ands	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800464a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	021b      	lsls	r3, r3, #8
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	4313      	orrs	r3, r2
 8004656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f023 0320 	bic.w	r3, r3, #32
 800465e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	011b      	lsls	r3, r3, #4
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	4313      	orrs	r3, r2
 800466a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a23      	ldr	r2, [pc, #140]	@ (80046fc <TIM_OC2_SetConfig+0xe8>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d003      	beq.n	800467c <TIM_OC2_SetConfig+0x68>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a22      	ldr	r2, [pc, #136]	@ (8004700 <TIM_OC2_SetConfig+0xec>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d10d      	bne.n	8004698 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	011b      	lsls	r3, r3, #4
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004696:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a18      	ldr	r2, [pc, #96]	@ (80046fc <TIM_OC2_SetConfig+0xe8>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d003      	beq.n	80046a8 <TIM_OC2_SetConfig+0x94>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a17      	ldr	r2, [pc, #92]	@ (8004700 <TIM_OC2_SetConfig+0xec>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d113      	bne.n	80046d0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80046ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80046b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685a      	ldr	r2, [r3, #4]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	697a      	ldr	r2, [r7, #20]
 80046e8:	621a      	str	r2, [r3, #32]
}
 80046ea:	bf00      	nop
 80046ec:	371c      	adds	r7, #28
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	feff8fff 	.word	0xfeff8fff
 80046fc:	40010000 	.word	0x40010000
 8004700:	40010400 	.word	0x40010400

08004704 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6a1b      	ldr	r3, [r3, #32]
 8004712:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a1b      	ldr	r3, [r3, #32]
 8004718:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	4b2d      	ldr	r3, [pc, #180]	@ (80047e4 <TIM_OC3_SetConfig+0xe0>)
 8004730:	4013      	ands	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f023 0303 	bic.w	r3, r3, #3
 800473a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	4313      	orrs	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800474c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	021b      	lsls	r3, r3, #8
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a22      	ldr	r2, [pc, #136]	@ (80047e8 <TIM_OC3_SetConfig+0xe4>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d003      	beq.n	800476a <TIM_OC3_SetConfig+0x66>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a21      	ldr	r2, [pc, #132]	@ (80047ec <TIM_OC3_SetConfig+0xe8>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d10d      	bne.n	8004786 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004770:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	68db      	ldr	r3, [r3, #12]
 8004776:	021b      	lsls	r3, r3, #8
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a17      	ldr	r2, [pc, #92]	@ (80047e8 <TIM_OC3_SetConfig+0xe4>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d003      	beq.n	8004796 <TIM_OC3_SetConfig+0x92>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a16      	ldr	r2, [pc, #88]	@ (80047ec <TIM_OC3_SetConfig+0xe8>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d113      	bne.n	80047be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800479c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80047a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	693a      	ldr	r2, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	011b      	lsls	r3, r3, #4
 80047b8:	693a      	ldr	r2, [r7, #16]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	693a      	ldr	r2, [r7, #16]
 80047c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	621a      	str	r2, [r3, #32]
}
 80047d8:	bf00      	nop
 80047da:	371c      	adds	r7, #28
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	fffeff8f 	.word	0xfffeff8f
 80047e8:	40010000 	.word	0x40010000
 80047ec:	40010400 	.word	0x40010400

080047f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b087      	sub	sp, #28
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a1b      	ldr	r3, [r3, #32]
 80047fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6a1b      	ldr	r3, [r3, #32]
 8004804:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	69db      	ldr	r3, [r3, #28]
 8004816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4b1e      	ldr	r3, [pc, #120]	@ (8004894 <TIM_OC4_SetConfig+0xa4>)
 800481c:	4013      	ands	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004826:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	021b      	lsls	r3, r3, #8
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	4313      	orrs	r3, r2
 8004832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800483a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	031b      	lsls	r3, r3, #12
 8004842:	693a      	ldr	r2, [r7, #16]
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a13      	ldr	r2, [pc, #76]	@ (8004898 <TIM_OC4_SetConfig+0xa8>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d003      	beq.n	8004858 <TIM_OC4_SetConfig+0x68>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a12      	ldr	r2, [pc, #72]	@ (800489c <TIM_OC4_SetConfig+0xac>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d109      	bne.n	800486c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800485e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	019b      	lsls	r3, r3, #6
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	4313      	orrs	r3, r2
 800486a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	697a      	ldr	r2, [r7, #20]
 8004870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	68fa      	ldr	r2, [r7, #12]
 8004876:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	621a      	str	r2, [r3, #32]
}
 8004886:	bf00      	nop
 8004888:	371c      	adds	r7, #28
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	feff8fff 	.word	0xfeff8fff
 8004898:	40010000 	.word	0x40010000
 800489c:	40010400 	.word	0x40010400

080048a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b087      	sub	sp, #28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004938 <TIM_OC5_SetConfig+0x98>)
 80048cc:	4013      	ands	r3, r2
 80048ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	4313      	orrs	r3, r2
 80048d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80048e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	041b      	lsls	r3, r3, #16
 80048e8:	693a      	ldr	r2, [r7, #16]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a12      	ldr	r2, [pc, #72]	@ (800493c <TIM_OC5_SetConfig+0x9c>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d003      	beq.n	80048fe <TIM_OC5_SetConfig+0x5e>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a11      	ldr	r2, [pc, #68]	@ (8004940 <TIM_OC5_SetConfig+0xa0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d109      	bne.n	8004912 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004904:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	021b      	lsls	r3, r3, #8
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	4313      	orrs	r3, r2
 8004910:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	621a      	str	r2, [r3, #32]
}
 800492c:	bf00      	nop
 800492e:	371c      	adds	r7, #28
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	fffeff8f 	.word	0xfffeff8f
 800493c:	40010000 	.word	0x40010000
 8004940:	40010400 	.word	0x40010400

08004944 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004944:	b480      	push	{r7}
 8004946:	b087      	sub	sp, #28
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
 800494c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a1b      	ldr	r3, [r3, #32]
 8004958:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800496a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	4b1c      	ldr	r3, [pc, #112]	@ (80049e0 <TIM_OC6_SetConfig+0x9c>)
 8004970:	4013      	ands	r3, r2
 8004972:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	021b      	lsls	r3, r3, #8
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	4313      	orrs	r3, r2
 800497e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004986:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	051b      	lsls	r3, r3, #20
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a13      	ldr	r2, [pc, #76]	@ (80049e4 <TIM_OC6_SetConfig+0xa0>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d003      	beq.n	80049a4 <TIM_OC6_SetConfig+0x60>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a12      	ldr	r2, [pc, #72]	@ (80049e8 <TIM_OC6_SetConfig+0xa4>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d109      	bne.n	80049b8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	029b      	lsls	r3, r3, #10
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68fa      	ldr	r2, [r7, #12]
 80049c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685a      	ldr	r2, [r3, #4]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	621a      	str	r2, [r3, #32]
}
 80049d2:	bf00      	nop
 80049d4:	371c      	adds	r7, #28
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
 80049de:	bf00      	nop
 80049e0:	feff8fff 	.word	0xfeff8fff
 80049e4:	40010000 	.word	0x40010000
 80049e8:	40010400 	.word	0x40010400

080049ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	f023 0201 	bic.w	r2, r3, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	011b      	lsls	r3, r3, #4
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 030a 	bic.w	r3, r3, #10
 8004a28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b087      	sub	sp, #28
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	60f8      	str	r0, [r7, #12]
 8004a52:	60b9      	str	r1, [r7, #8]
 8004a54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	f023 0210 	bic.w	r2, r3, #16
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004a74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	031b      	lsls	r3, r3, #12
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004a86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	697a      	ldr	r2, [r7, #20]
 8004a9c:	621a      	str	r2, [r3, #32]
}
 8004a9e:	bf00      	nop
 8004aa0:	371c      	adds	r7, #28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b085      	sub	sp, #20
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
 8004ab2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ac0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	f043 0307 	orr.w	r3, r3, #7
 8004acc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	609a      	str	r2, [r3, #8]
}
 8004ad4:	bf00      	nop
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004afa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	021a      	lsls	r2, r3, #8
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	431a      	orrs	r2, r3
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	609a      	str	r2, [r3, #8]
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f003 031f 	and.w	r3, r3, #31
 8004b32:	2201      	movs	r2, #1
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a1a      	ldr	r2, [r3, #32]
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	43db      	mvns	r3, r3
 8004b42:	401a      	ands	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a1a      	ldr	r2, [r3, #32]
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	f003 031f 	and.w	r3, r3, #31
 8004b52:	6879      	ldr	r1, [r7, #4]
 8004b54:	fa01 f303 	lsl.w	r3, r1, r3
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	621a      	str	r2, [r3, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	371c      	adds	r7, #28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
	...

08004b6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e06d      	b.n	8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a30      	ldr	r2, [pc, #192]	@ (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d004      	beq.n	8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a2f      	ldr	r2, [pc, #188]	@ (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d108      	bne.n	8004bca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bbe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bd0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a20      	ldr	r2, [pc, #128]	@ (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d022      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bf6:	d01d      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a1d      	ldr	r2, [pc, #116]	@ (8004c74 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d018      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a1c      	ldr	r2, [pc, #112]	@ (8004c78 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d013      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a1a      	ldr	r2, [pc, #104]	@ (8004c7c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d00e      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a15      	ldr	r2, [pc, #84]	@ (8004c70 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d009      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a16      	ldr	r2, [pc, #88]	@ (8004c80 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d004      	beq.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a15      	ldr	r2, [pc, #84]	@ (8004c84 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d10c      	bne.n	8004c4e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	68ba      	ldr	r2, [r7, #8]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr
 8004c6c:	40010000 	.word	0x40010000
 8004c70:	40010400 	.word	0x40010400
 8004c74:	40000400 	.word	0x40000400
 8004c78:	40000800 	.word	0x40000800
 8004c7c:	40000c00 	.word	0x40000c00
 8004c80:	40014000 	.word	0x40014000
 8004c84:	40001800 	.word	0x40001800

08004c88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c90:	bf00      	nop
 8004c92:	370c      	adds	r7, #12
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b082      	sub	sp, #8
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d101      	bne.n	8004cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e040      	b.n	8004d58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d106      	bne.n	8004cec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f7fc fd7e 	bl	80017e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2224      	movs	r2, #36	@ 0x24
 8004cf0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	681a      	ldr	r2, [r3, #0]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f022 0201 	bic.w	r2, r2, #1
 8004d00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d002      	beq.n	8004d10 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 fb16 	bl	800533c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 f8af 	bl	8004e74 <UART_SetConfig>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d101      	bne.n	8004d20 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e01b      	b.n	8004d58 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	689a      	ldr	r2, [r3, #8]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0201 	orr.w	r2, r2, #1
 8004d4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fb95 	bl	8005480 <UART_CheckIdleState>
 8004d56:	4603      	mov	r3, r0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3708      	adds	r7, #8
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}

08004d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	@ 0x28
 8004d64:	af02      	add	r7, sp, #8
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	60b9      	str	r1, [r7, #8]
 8004d6a:	603b      	str	r3, [r7, #0]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d74:	2b20      	cmp	r3, #32
 8004d76:	d177      	bne.n	8004e68 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <HAL_UART_Transmit+0x24>
 8004d7e:	88fb      	ldrh	r3, [r7, #6]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d101      	bne.n	8004d88 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e070      	b.n	8004e6a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2221      	movs	r2, #33	@ 0x21
 8004d94:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d96:	f7fc ff8d 	bl	8001cb4 <HAL_GetTick>
 8004d9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	88fa      	ldrh	r2, [r7, #6]
 8004da0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	88fa      	ldrh	r2, [r7, #6]
 8004da8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004db4:	d108      	bne.n	8004dc8 <HAL_UART_Transmit+0x68>
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d104      	bne.n	8004dc8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	61bb      	str	r3, [r7, #24]
 8004dc6:	e003      	b.n	8004dd0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dd0:	e02f      	b.n	8004e32 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	9300      	str	r3, [sp, #0]
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	2180      	movs	r1, #128	@ 0x80
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f000 fba6 	bl	800552e <UART_WaitOnFlagUntilTimeout>
 8004de2:	4603      	mov	r3, r0
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d004      	beq.n	8004df2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2220      	movs	r2, #32
 8004dec:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004dee:	2303      	movs	r3, #3
 8004df0:	e03b      	b.n	8004e6a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10b      	bne.n	8004e10 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e06:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	3302      	adds	r3, #2
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	e007      	b.n	8004e20 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	781a      	ldrb	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	b29a      	uxth	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1c9      	bne.n	8004dd2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	697b      	ldr	r3, [r7, #20]
 8004e44:	2200      	movs	r2, #0
 8004e46:	2140      	movs	r1, #64	@ 0x40
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fb70 	bl	800552e <UART_WaitOnFlagUntilTimeout>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d004      	beq.n	8004e5e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2220      	movs	r2, #32
 8004e58:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e005      	b.n	8004e6a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2220      	movs	r2, #32
 8004e62:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e64:	2300      	movs	r3, #0
 8004e66:	e000      	b.n	8004e6a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
  }
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	3720      	adds	r7, #32
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b088      	sub	sp, #32
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	431a      	orrs	r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	4ba6      	ldr	r3, [pc, #664]	@ (8005138 <UART_SetConfig+0x2c4>)
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	6979      	ldr	r1, [r7, #20]
 8004ea8:	430b      	orrs	r3, r1
 8004eaa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	68da      	ldr	r2, [r3, #12]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	430a      	orrs	r2, r1
 8004ec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a1b      	ldr	r3, [r3, #32]
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a94      	ldr	r2, [pc, #592]	@ (800513c <UART_SetConfig+0x2c8>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d120      	bne.n	8004f32 <UART_SetConfig+0xbe>
 8004ef0:	4b93      	ldr	r3, [pc, #588]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004ef2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef6:	f003 0303 	and.w	r3, r3, #3
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	d816      	bhi.n	8004f2c <UART_SetConfig+0xb8>
 8004efe:	a201      	add	r2, pc, #4	@ (adr r2, 8004f04 <UART_SetConfig+0x90>)
 8004f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f04:	08004f15 	.word	0x08004f15
 8004f08:	08004f21 	.word	0x08004f21
 8004f0c:	08004f1b 	.word	0x08004f1b
 8004f10:	08004f27 	.word	0x08004f27
 8004f14:	2301      	movs	r3, #1
 8004f16:	77fb      	strb	r3, [r7, #31]
 8004f18:	e150      	b.n	80051bc <UART_SetConfig+0x348>
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	77fb      	strb	r3, [r7, #31]
 8004f1e:	e14d      	b.n	80051bc <UART_SetConfig+0x348>
 8004f20:	2304      	movs	r3, #4
 8004f22:	77fb      	strb	r3, [r7, #31]
 8004f24:	e14a      	b.n	80051bc <UART_SetConfig+0x348>
 8004f26:	2308      	movs	r3, #8
 8004f28:	77fb      	strb	r3, [r7, #31]
 8004f2a:	e147      	b.n	80051bc <UART_SetConfig+0x348>
 8004f2c:	2310      	movs	r3, #16
 8004f2e:	77fb      	strb	r3, [r7, #31]
 8004f30:	e144      	b.n	80051bc <UART_SetConfig+0x348>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a83      	ldr	r2, [pc, #524]	@ (8005144 <UART_SetConfig+0x2d0>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d132      	bne.n	8004fa2 <UART_SetConfig+0x12e>
 8004f3c:	4b80      	ldr	r3, [pc, #512]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f42:	f003 030c 	and.w	r3, r3, #12
 8004f46:	2b0c      	cmp	r3, #12
 8004f48:	d828      	bhi.n	8004f9c <UART_SetConfig+0x128>
 8004f4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f50 <UART_SetConfig+0xdc>)
 8004f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f50:	08004f85 	.word	0x08004f85
 8004f54:	08004f9d 	.word	0x08004f9d
 8004f58:	08004f9d 	.word	0x08004f9d
 8004f5c:	08004f9d 	.word	0x08004f9d
 8004f60:	08004f91 	.word	0x08004f91
 8004f64:	08004f9d 	.word	0x08004f9d
 8004f68:	08004f9d 	.word	0x08004f9d
 8004f6c:	08004f9d 	.word	0x08004f9d
 8004f70:	08004f8b 	.word	0x08004f8b
 8004f74:	08004f9d 	.word	0x08004f9d
 8004f78:	08004f9d 	.word	0x08004f9d
 8004f7c:	08004f9d 	.word	0x08004f9d
 8004f80:	08004f97 	.word	0x08004f97
 8004f84:	2300      	movs	r3, #0
 8004f86:	77fb      	strb	r3, [r7, #31]
 8004f88:	e118      	b.n	80051bc <UART_SetConfig+0x348>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	77fb      	strb	r3, [r7, #31]
 8004f8e:	e115      	b.n	80051bc <UART_SetConfig+0x348>
 8004f90:	2304      	movs	r3, #4
 8004f92:	77fb      	strb	r3, [r7, #31]
 8004f94:	e112      	b.n	80051bc <UART_SetConfig+0x348>
 8004f96:	2308      	movs	r3, #8
 8004f98:	77fb      	strb	r3, [r7, #31]
 8004f9a:	e10f      	b.n	80051bc <UART_SetConfig+0x348>
 8004f9c:	2310      	movs	r3, #16
 8004f9e:	77fb      	strb	r3, [r7, #31]
 8004fa0:	e10c      	b.n	80051bc <UART_SetConfig+0x348>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a68      	ldr	r2, [pc, #416]	@ (8005148 <UART_SetConfig+0x2d4>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d120      	bne.n	8004fee <UART_SetConfig+0x17a>
 8004fac:	4b64      	ldr	r3, [pc, #400]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fb6:	2b30      	cmp	r3, #48	@ 0x30
 8004fb8:	d013      	beq.n	8004fe2 <UART_SetConfig+0x16e>
 8004fba:	2b30      	cmp	r3, #48	@ 0x30
 8004fbc:	d814      	bhi.n	8004fe8 <UART_SetConfig+0x174>
 8004fbe:	2b20      	cmp	r3, #32
 8004fc0:	d009      	beq.n	8004fd6 <UART_SetConfig+0x162>
 8004fc2:	2b20      	cmp	r3, #32
 8004fc4:	d810      	bhi.n	8004fe8 <UART_SetConfig+0x174>
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d002      	beq.n	8004fd0 <UART_SetConfig+0x15c>
 8004fca:	2b10      	cmp	r3, #16
 8004fcc:	d006      	beq.n	8004fdc <UART_SetConfig+0x168>
 8004fce:	e00b      	b.n	8004fe8 <UART_SetConfig+0x174>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	77fb      	strb	r3, [r7, #31]
 8004fd4:	e0f2      	b.n	80051bc <UART_SetConfig+0x348>
 8004fd6:	2302      	movs	r3, #2
 8004fd8:	77fb      	strb	r3, [r7, #31]
 8004fda:	e0ef      	b.n	80051bc <UART_SetConfig+0x348>
 8004fdc:	2304      	movs	r3, #4
 8004fde:	77fb      	strb	r3, [r7, #31]
 8004fe0:	e0ec      	b.n	80051bc <UART_SetConfig+0x348>
 8004fe2:	2308      	movs	r3, #8
 8004fe4:	77fb      	strb	r3, [r7, #31]
 8004fe6:	e0e9      	b.n	80051bc <UART_SetConfig+0x348>
 8004fe8:	2310      	movs	r3, #16
 8004fea:	77fb      	strb	r3, [r7, #31]
 8004fec:	e0e6      	b.n	80051bc <UART_SetConfig+0x348>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a56      	ldr	r2, [pc, #344]	@ (800514c <UART_SetConfig+0x2d8>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d120      	bne.n	800503a <UART_SetConfig+0x1c6>
 8004ff8:	4b51      	ldr	r3, [pc, #324]	@ (8005140 <UART_SetConfig+0x2cc>)
 8004ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ffe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005002:	2bc0      	cmp	r3, #192	@ 0xc0
 8005004:	d013      	beq.n	800502e <UART_SetConfig+0x1ba>
 8005006:	2bc0      	cmp	r3, #192	@ 0xc0
 8005008:	d814      	bhi.n	8005034 <UART_SetConfig+0x1c0>
 800500a:	2b80      	cmp	r3, #128	@ 0x80
 800500c:	d009      	beq.n	8005022 <UART_SetConfig+0x1ae>
 800500e:	2b80      	cmp	r3, #128	@ 0x80
 8005010:	d810      	bhi.n	8005034 <UART_SetConfig+0x1c0>
 8005012:	2b00      	cmp	r3, #0
 8005014:	d002      	beq.n	800501c <UART_SetConfig+0x1a8>
 8005016:	2b40      	cmp	r3, #64	@ 0x40
 8005018:	d006      	beq.n	8005028 <UART_SetConfig+0x1b4>
 800501a:	e00b      	b.n	8005034 <UART_SetConfig+0x1c0>
 800501c:	2300      	movs	r3, #0
 800501e:	77fb      	strb	r3, [r7, #31]
 8005020:	e0cc      	b.n	80051bc <UART_SetConfig+0x348>
 8005022:	2302      	movs	r3, #2
 8005024:	77fb      	strb	r3, [r7, #31]
 8005026:	e0c9      	b.n	80051bc <UART_SetConfig+0x348>
 8005028:	2304      	movs	r3, #4
 800502a:	77fb      	strb	r3, [r7, #31]
 800502c:	e0c6      	b.n	80051bc <UART_SetConfig+0x348>
 800502e:	2308      	movs	r3, #8
 8005030:	77fb      	strb	r3, [r7, #31]
 8005032:	e0c3      	b.n	80051bc <UART_SetConfig+0x348>
 8005034:	2310      	movs	r3, #16
 8005036:	77fb      	strb	r3, [r7, #31]
 8005038:	e0c0      	b.n	80051bc <UART_SetConfig+0x348>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a44      	ldr	r2, [pc, #272]	@ (8005150 <UART_SetConfig+0x2dc>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d125      	bne.n	8005090 <UART_SetConfig+0x21c>
 8005044:	4b3e      	ldr	r3, [pc, #248]	@ (8005140 <UART_SetConfig+0x2cc>)
 8005046:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800504a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800504e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005052:	d017      	beq.n	8005084 <UART_SetConfig+0x210>
 8005054:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005058:	d817      	bhi.n	800508a <UART_SetConfig+0x216>
 800505a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800505e:	d00b      	beq.n	8005078 <UART_SetConfig+0x204>
 8005060:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005064:	d811      	bhi.n	800508a <UART_SetConfig+0x216>
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <UART_SetConfig+0x1fe>
 800506a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800506e:	d006      	beq.n	800507e <UART_SetConfig+0x20a>
 8005070:	e00b      	b.n	800508a <UART_SetConfig+0x216>
 8005072:	2300      	movs	r3, #0
 8005074:	77fb      	strb	r3, [r7, #31]
 8005076:	e0a1      	b.n	80051bc <UART_SetConfig+0x348>
 8005078:	2302      	movs	r3, #2
 800507a:	77fb      	strb	r3, [r7, #31]
 800507c:	e09e      	b.n	80051bc <UART_SetConfig+0x348>
 800507e:	2304      	movs	r3, #4
 8005080:	77fb      	strb	r3, [r7, #31]
 8005082:	e09b      	b.n	80051bc <UART_SetConfig+0x348>
 8005084:	2308      	movs	r3, #8
 8005086:	77fb      	strb	r3, [r7, #31]
 8005088:	e098      	b.n	80051bc <UART_SetConfig+0x348>
 800508a:	2310      	movs	r3, #16
 800508c:	77fb      	strb	r3, [r7, #31]
 800508e:	e095      	b.n	80051bc <UART_SetConfig+0x348>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a2f      	ldr	r2, [pc, #188]	@ (8005154 <UART_SetConfig+0x2e0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d125      	bne.n	80050e6 <UART_SetConfig+0x272>
 800509a:	4b29      	ldr	r3, [pc, #164]	@ (8005140 <UART_SetConfig+0x2cc>)
 800509c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80050a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050a8:	d017      	beq.n	80050da <UART_SetConfig+0x266>
 80050aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80050ae:	d817      	bhi.n	80050e0 <UART_SetConfig+0x26c>
 80050b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050b4:	d00b      	beq.n	80050ce <UART_SetConfig+0x25a>
 80050b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ba:	d811      	bhi.n	80050e0 <UART_SetConfig+0x26c>
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d003      	beq.n	80050c8 <UART_SetConfig+0x254>
 80050c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050c4:	d006      	beq.n	80050d4 <UART_SetConfig+0x260>
 80050c6:	e00b      	b.n	80050e0 <UART_SetConfig+0x26c>
 80050c8:	2301      	movs	r3, #1
 80050ca:	77fb      	strb	r3, [r7, #31]
 80050cc:	e076      	b.n	80051bc <UART_SetConfig+0x348>
 80050ce:	2302      	movs	r3, #2
 80050d0:	77fb      	strb	r3, [r7, #31]
 80050d2:	e073      	b.n	80051bc <UART_SetConfig+0x348>
 80050d4:	2304      	movs	r3, #4
 80050d6:	77fb      	strb	r3, [r7, #31]
 80050d8:	e070      	b.n	80051bc <UART_SetConfig+0x348>
 80050da:	2308      	movs	r3, #8
 80050dc:	77fb      	strb	r3, [r7, #31]
 80050de:	e06d      	b.n	80051bc <UART_SetConfig+0x348>
 80050e0:	2310      	movs	r3, #16
 80050e2:	77fb      	strb	r3, [r7, #31]
 80050e4:	e06a      	b.n	80051bc <UART_SetConfig+0x348>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a1b      	ldr	r2, [pc, #108]	@ (8005158 <UART_SetConfig+0x2e4>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d138      	bne.n	8005162 <UART_SetConfig+0x2ee>
 80050f0:	4b13      	ldr	r3, [pc, #76]	@ (8005140 <UART_SetConfig+0x2cc>)
 80050f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80050fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80050fe:	d017      	beq.n	8005130 <UART_SetConfig+0x2bc>
 8005100:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005104:	d82a      	bhi.n	800515c <UART_SetConfig+0x2e8>
 8005106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800510a:	d00b      	beq.n	8005124 <UART_SetConfig+0x2b0>
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005110:	d824      	bhi.n	800515c <UART_SetConfig+0x2e8>
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <UART_SetConfig+0x2aa>
 8005116:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800511a:	d006      	beq.n	800512a <UART_SetConfig+0x2b6>
 800511c:	e01e      	b.n	800515c <UART_SetConfig+0x2e8>
 800511e:	2300      	movs	r3, #0
 8005120:	77fb      	strb	r3, [r7, #31]
 8005122:	e04b      	b.n	80051bc <UART_SetConfig+0x348>
 8005124:	2302      	movs	r3, #2
 8005126:	77fb      	strb	r3, [r7, #31]
 8005128:	e048      	b.n	80051bc <UART_SetConfig+0x348>
 800512a:	2304      	movs	r3, #4
 800512c:	77fb      	strb	r3, [r7, #31]
 800512e:	e045      	b.n	80051bc <UART_SetConfig+0x348>
 8005130:	2308      	movs	r3, #8
 8005132:	77fb      	strb	r3, [r7, #31]
 8005134:	e042      	b.n	80051bc <UART_SetConfig+0x348>
 8005136:	bf00      	nop
 8005138:	efff69f3 	.word	0xefff69f3
 800513c:	40011000 	.word	0x40011000
 8005140:	40023800 	.word	0x40023800
 8005144:	40004400 	.word	0x40004400
 8005148:	40004800 	.word	0x40004800
 800514c:	40004c00 	.word	0x40004c00
 8005150:	40005000 	.word	0x40005000
 8005154:	40011400 	.word	0x40011400
 8005158:	40007800 	.word	0x40007800
 800515c:	2310      	movs	r3, #16
 800515e:	77fb      	strb	r3, [r7, #31]
 8005160:	e02c      	b.n	80051bc <UART_SetConfig+0x348>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a72      	ldr	r2, [pc, #456]	@ (8005330 <UART_SetConfig+0x4bc>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d125      	bne.n	80051b8 <UART_SetConfig+0x344>
 800516c:	4b71      	ldr	r3, [pc, #452]	@ (8005334 <UART_SetConfig+0x4c0>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005172:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005176:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800517a:	d017      	beq.n	80051ac <UART_SetConfig+0x338>
 800517c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005180:	d817      	bhi.n	80051b2 <UART_SetConfig+0x33e>
 8005182:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005186:	d00b      	beq.n	80051a0 <UART_SetConfig+0x32c>
 8005188:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800518c:	d811      	bhi.n	80051b2 <UART_SetConfig+0x33e>
 800518e:	2b00      	cmp	r3, #0
 8005190:	d003      	beq.n	800519a <UART_SetConfig+0x326>
 8005192:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005196:	d006      	beq.n	80051a6 <UART_SetConfig+0x332>
 8005198:	e00b      	b.n	80051b2 <UART_SetConfig+0x33e>
 800519a:	2300      	movs	r3, #0
 800519c:	77fb      	strb	r3, [r7, #31]
 800519e:	e00d      	b.n	80051bc <UART_SetConfig+0x348>
 80051a0:	2302      	movs	r3, #2
 80051a2:	77fb      	strb	r3, [r7, #31]
 80051a4:	e00a      	b.n	80051bc <UART_SetConfig+0x348>
 80051a6:	2304      	movs	r3, #4
 80051a8:	77fb      	strb	r3, [r7, #31]
 80051aa:	e007      	b.n	80051bc <UART_SetConfig+0x348>
 80051ac:	2308      	movs	r3, #8
 80051ae:	77fb      	strb	r3, [r7, #31]
 80051b0:	e004      	b.n	80051bc <UART_SetConfig+0x348>
 80051b2:	2310      	movs	r3, #16
 80051b4:	77fb      	strb	r3, [r7, #31]
 80051b6:	e001      	b.n	80051bc <UART_SetConfig+0x348>
 80051b8:	2310      	movs	r3, #16
 80051ba:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051c4:	d15b      	bne.n	800527e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80051c6:	7ffb      	ldrb	r3, [r7, #31]
 80051c8:	2b08      	cmp	r3, #8
 80051ca:	d828      	bhi.n	800521e <UART_SetConfig+0x3aa>
 80051cc:	a201      	add	r2, pc, #4	@ (adr r2, 80051d4 <UART_SetConfig+0x360>)
 80051ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d2:	bf00      	nop
 80051d4:	080051f9 	.word	0x080051f9
 80051d8:	08005201 	.word	0x08005201
 80051dc:	08005209 	.word	0x08005209
 80051e0:	0800521f 	.word	0x0800521f
 80051e4:	0800520f 	.word	0x0800520f
 80051e8:	0800521f 	.word	0x0800521f
 80051ec:	0800521f 	.word	0x0800521f
 80051f0:	0800521f 	.word	0x0800521f
 80051f4:	08005217 	.word	0x08005217
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051f8:	f7fd fe68 	bl	8002ecc <HAL_RCC_GetPCLK1Freq>
 80051fc:	61b8      	str	r0, [r7, #24]
        break;
 80051fe:	e013      	b.n	8005228 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005200:	f7fd fe78 	bl	8002ef4 <HAL_RCC_GetPCLK2Freq>
 8005204:	61b8      	str	r0, [r7, #24]
        break;
 8005206:	e00f      	b.n	8005228 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005208:	4b4b      	ldr	r3, [pc, #300]	@ (8005338 <UART_SetConfig+0x4c4>)
 800520a:	61bb      	str	r3, [r7, #24]
        break;
 800520c:	e00c      	b.n	8005228 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800520e:	f7fd fd4b 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 8005212:	61b8      	str	r0, [r7, #24]
        break;
 8005214:	e008      	b.n	8005228 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005216:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800521a:	61bb      	str	r3, [r7, #24]
        break;
 800521c:	e004      	b.n	8005228 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800521e:	2300      	movs	r3, #0
 8005220:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	77bb      	strb	r3, [r7, #30]
        break;
 8005226:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d074      	beq.n	8005318 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	005a      	lsls	r2, r3, #1
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	085b      	lsrs	r3, r3, #1
 8005238:	441a      	add	r2, r3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005242:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	2b0f      	cmp	r3, #15
 8005248:	d916      	bls.n	8005278 <UART_SetConfig+0x404>
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005250:	d212      	bcs.n	8005278 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f023 030f 	bic.w	r3, r3, #15
 800525a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	085b      	lsrs	r3, r3, #1
 8005260:	b29b      	uxth	r3, r3
 8005262:	f003 0307 	and.w	r3, r3, #7
 8005266:	b29a      	uxth	r2, r3
 8005268:	89fb      	ldrh	r3, [r7, #14]
 800526a:	4313      	orrs	r3, r2
 800526c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	89fa      	ldrh	r2, [r7, #14]
 8005274:	60da      	str	r2, [r3, #12]
 8005276:	e04f      	b.n	8005318 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	77bb      	strb	r3, [r7, #30]
 800527c:	e04c      	b.n	8005318 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800527e:	7ffb      	ldrb	r3, [r7, #31]
 8005280:	2b08      	cmp	r3, #8
 8005282:	d828      	bhi.n	80052d6 <UART_SetConfig+0x462>
 8005284:	a201      	add	r2, pc, #4	@ (adr r2, 800528c <UART_SetConfig+0x418>)
 8005286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800528a:	bf00      	nop
 800528c:	080052b1 	.word	0x080052b1
 8005290:	080052b9 	.word	0x080052b9
 8005294:	080052c1 	.word	0x080052c1
 8005298:	080052d7 	.word	0x080052d7
 800529c:	080052c7 	.word	0x080052c7
 80052a0:	080052d7 	.word	0x080052d7
 80052a4:	080052d7 	.word	0x080052d7
 80052a8:	080052d7 	.word	0x080052d7
 80052ac:	080052cf 	.word	0x080052cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b0:	f7fd fe0c 	bl	8002ecc <HAL_RCC_GetPCLK1Freq>
 80052b4:	61b8      	str	r0, [r7, #24]
        break;
 80052b6:	e013      	b.n	80052e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80052b8:	f7fd fe1c 	bl	8002ef4 <HAL_RCC_GetPCLK2Freq>
 80052bc:	61b8      	str	r0, [r7, #24]
        break;
 80052be:	e00f      	b.n	80052e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005338 <UART_SetConfig+0x4c4>)
 80052c2:	61bb      	str	r3, [r7, #24]
        break;
 80052c4:	e00c      	b.n	80052e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052c6:	f7fd fcef 	bl	8002ca8 <HAL_RCC_GetSysClockFreq>
 80052ca:	61b8      	str	r0, [r7, #24]
        break;
 80052cc:	e008      	b.n	80052e0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052d2:	61bb      	str	r3, [r7, #24]
        break;
 80052d4:	e004      	b.n	80052e0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80052d6:	2300      	movs	r3, #0
 80052d8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	77bb      	strb	r3, [r7, #30]
        break;
 80052de:	bf00      	nop
    }

    if (pclk != 0U)
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d018      	beq.n	8005318 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	085a      	lsrs	r2, r3, #1
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	441a      	add	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b0f      	cmp	r3, #15
 80052fe:	d909      	bls.n	8005314 <UART_SetConfig+0x4a0>
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005306:	d205      	bcs.n	8005314 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	b29a      	uxth	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	60da      	str	r2, [r3, #12]
 8005312:	e001      	b.n	8005318 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005324:	7fbb      	ldrb	r3, [r7, #30]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3720      	adds	r7, #32
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	40007c00 	.word	0x40007c00
 8005334:	40023800 	.word	0x40023800
 8005338:	00f42400 	.word	0x00f42400

0800533c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005348:	f003 0308 	and.w	r3, r3, #8
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00a      	beq.n	8005366 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	430a      	orrs	r2, r1
 8005386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d0:	f003 0310 	and.w	r3, r3, #16
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00a      	beq.n	80053ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f2:	f003 0320 	and.w	r3, r3, #32
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	430a      	orrs	r2, r1
 800540e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005418:	2b00      	cmp	r3, #0
 800541a:	d01a      	beq.n	8005452 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	430a      	orrs	r2, r1
 8005430:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005436:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800543a:	d10a      	bne.n	8005452 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	430a      	orrs	r2, r1
 8005450:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00a      	beq.n	8005474 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	430a      	orrs	r2, r1
 8005472:	605a      	str	r2, [r3, #4]
  }
}
 8005474:	bf00      	nop
 8005476:	370c      	adds	r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b08c      	sub	sp, #48	@ 0x30
 8005484:	af02      	add	r7, sp, #8
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005490:	f7fc fc10 	bl	8001cb4 <HAL_GetTick>
 8005494:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f003 0308 	and.w	r3, r3, #8
 80054a0:	2b08      	cmp	r3, #8
 80054a2:	d12e      	bne.n	8005502 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054a8:	9300      	str	r3, [sp, #0]
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	2200      	movs	r2, #0
 80054ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f83b 	bl	800552e <UART_WaitOnFlagUntilTimeout>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d021      	beq.n	8005502 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	e853 3f00 	ldrex	r3, [r3]
 80054ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054d2:	623b      	str	r3, [r7, #32]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	461a      	mov	r2, r3
 80054da:	6a3b      	ldr	r3, [r7, #32]
 80054dc:	61fb      	str	r3, [r7, #28]
 80054de:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e0:	69b9      	ldr	r1, [r7, #24]
 80054e2:	69fa      	ldr	r2, [r7, #28]
 80054e4:	e841 2300 	strex	r3, r2, [r1]
 80054e8:	617b      	str	r3, [r7, #20]
   return(result);
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1e6      	bne.n	80054be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2220      	movs	r2, #32
 80054f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e011      	b.n	8005526 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2220      	movs	r2, #32
 800550c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3728      	adds	r7, #40	@ 0x28
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}

0800552e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800552e:	b580      	push	{r7, lr}
 8005530:	b084      	sub	sp, #16
 8005532:	af00      	add	r7, sp, #0
 8005534:	60f8      	str	r0, [r7, #12]
 8005536:	60b9      	str	r1, [r7, #8]
 8005538:	603b      	str	r3, [r7, #0]
 800553a:	4613      	mov	r3, r2
 800553c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800553e:	e04f      	b.n	80055e0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005540:	69bb      	ldr	r3, [r7, #24]
 8005542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005546:	d04b      	beq.n	80055e0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005548:	f7fc fbb4 	bl	8001cb4 <HAL_GetTick>
 800554c:	4602      	mov	r2, r0
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	1ad3      	subs	r3, r2, r3
 8005552:	69ba      	ldr	r2, [r7, #24]
 8005554:	429a      	cmp	r2, r3
 8005556:	d302      	bcc.n	800555e <UART_WaitOnFlagUntilTimeout+0x30>
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d101      	bne.n	8005562 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e04e      	b.n	8005600 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 0304 	and.w	r3, r3, #4
 800556c:	2b00      	cmp	r3, #0
 800556e:	d037      	beq.n	80055e0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2b80      	cmp	r3, #128	@ 0x80
 8005574:	d034      	beq.n	80055e0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b40      	cmp	r3, #64	@ 0x40
 800557a:	d031      	beq.n	80055e0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	69db      	ldr	r3, [r3, #28]
 8005582:	f003 0308 	and.w	r3, r3, #8
 8005586:	2b08      	cmp	r3, #8
 8005588:	d110      	bne.n	80055ac <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2208      	movs	r2, #8
 8005590:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 f838 	bl	8005608 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2208      	movs	r2, #8
 800559c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e029      	b.n	8005600 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	69db      	ldr	r3, [r3, #28]
 80055b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055ba:	d111      	bne.n	80055e0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055c4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f000 f81e 	bl	8005608 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2220      	movs	r2, #32
 80055d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e00f      	b.n	8005600 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	69da      	ldr	r2, [r3, #28]
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	4013      	ands	r3, r2
 80055ea:	68ba      	ldr	r2, [r7, #8]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	bf0c      	ite	eq
 80055f0:	2301      	moveq	r3, #1
 80055f2:	2300      	movne	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	461a      	mov	r2, r3
 80055f8:	79fb      	ldrb	r3, [r7, #7]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d0a0      	beq.n	8005540 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005608:	b480      	push	{r7}
 800560a:	b095      	sub	sp, #84	@ 0x54
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005616:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800561e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005620:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005624:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	461a      	mov	r2, r3
 800562c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800562e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005630:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005632:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005634:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005636:	e841 2300 	strex	r3, r2, [r1]
 800563a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800563c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1e6      	bne.n	8005610 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	3308      	adds	r3, #8
 8005648:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	61fb      	str	r3, [r7, #28]
   return(result);
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	f023 0301 	bic.w	r3, r3, #1
 8005658:	64bb      	str	r3, [r7, #72]	@ 0x48
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	3308      	adds	r3, #8
 8005660:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005662:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005664:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005668:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e5      	bne.n	8005642 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800567a:	2b01      	cmp	r3, #1
 800567c:	d118      	bne.n	80056b0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	e853 3f00 	ldrex	r3, [r3]
 800568a:	60bb      	str	r3, [r7, #8]
   return(result);
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	f023 0310 	bic.w	r3, r3, #16
 8005692:	647b      	str	r3, [r7, #68]	@ 0x44
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	461a      	mov	r2, r3
 800569a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800569c:	61bb      	str	r3, [r7, #24]
 800569e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a0:	6979      	ldr	r1, [r7, #20]
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	e841 2300 	strex	r3, r2, [r1]
 80056a8:	613b      	str	r3, [r7, #16]
   return(result);
 80056aa:	693b      	ldr	r3, [r7, #16]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d1e6      	bne.n	800567e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2220      	movs	r2, #32
 80056b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2200      	movs	r2, #0
 80056bc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056c4:	bf00      	nop
 80056c6:	3754      	adds	r7, #84	@ 0x54
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr

080056d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056d0:	b084      	sub	sp, #16
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b084      	sub	sp, #16
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	6078      	str	r0, [r7, #4]
 80056da:	f107 001c 	add.w	r0, r7, #28
 80056de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80056e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80056e6:	2b01      	cmp	r3, #1
 80056e8:	d121      	bne.n	800572e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	68da      	ldr	r2, [r3, #12]
 80056fa:	4b21      	ldr	r3, [pc, #132]	@ (8005780 <USB_CoreInit+0xb0>)
 80056fc:	4013      	ands	r3, r2
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800570e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005712:	2b01      	cmp	r3, #1
 8005714:	d105      	bne.n	8005722 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fa92 	bl	8005c4c <USB_CoreReset>
 8005728:	4603      	mov	r3, r0
 800572a:	73fb      	strb	r3, [r7, #15]
 800572c:	e010      	b.n	8005750 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 fa86 	bl	8005c4c <USB_CoreReset>
 8005740:	4603      	mov	r3, r0
 8005742:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005748:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005750:	7fbb      	ldrb	r3, [r7, #30]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d10b      	bne.n	800576e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	f043 0206 	orr.w	r2, r3, #6
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f043 0220 	orr.w	r2, r3, #32
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800576e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005770:	4618      	mov	r0, r3
 8005772:	3710      	adds	r7, #16
 8005774:	46bd      	mov	sp, r7
 8005776:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800577a:	b004      	add	sp, #16
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	ffbdffbf 	.word	0xffbdffbf

08005784 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	689b      	ldr	r3, [r3, #8]
 8005790:	f023 0201 	bic.w	r2, r3, #1
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	370c      	adds	r7, #12
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr

080057a6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b084      	sub	sp, #16
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
 80057ae:	460b      	mov	r3, r1
 80057b0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80057c2:	78fb      	ldrb	r3, [r7, #3]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d115      	bne.n	80057f4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80057d4:	200a      	movs	r0, #10
 80057d6:	f7fc fa79 	bl	8001ccc <HAL_Delay>
      ms += 10U;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	330a      	adds	r3, #10
 80057de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 fa25 	bl	8005c30 <USB_GetMode>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d01e      	beq.n	800582a <USB_SetCurrentMode+0x84>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80057f0:	d9f0      	bls.n	80057d4 <USB_SetCurrentMode+0x2e>
 80057f2:	e01a      	b.n	800582a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80057f4:	78fb      	ldrb	r3, [r7, #3]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d115      	bne.n	8005826 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005806:	200a      	movs	r0, #10
 8005808:	f7fc fa60 	bl	8001ccc <HAL_Delay>
      ms += 10U;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	330a      	adds	r3, #10
 8005810:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 fa0c 	bl	8005c30 <USB_GetMode>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d005      	beq.n	800582a <USB_SetCurrentMode+0x84>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2bc7      	cmp	r3, #199	@ 0xc7
 8005822:	d9f0      	bls.n	8005806 <USB_SetCurrentMode+0x60>
 8005824:	e001      	b.n	800582a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e005      	b.n	8005836 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2bc8      	cmp	r3, #200	@ 0xc8
 800582e:	d101      	bne.n	8005834 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e000      	b.n	8005836 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
	...

08005840 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005840:	b084      	sub	sp, #16
 8005842:	b580      	push	{r7, lr}
 8005844:	b086      	sub	sp, #24
 8005846:	af00      	add	r7, sp, #0
 8005848:	6078      	str	r0, [r7, #4]
 800584a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800584e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005852:	2300      	movs	r3, #0
 8005854:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800585a:	2300      	movs	r3, #0
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	e009      	b.n	8005874 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	3340      	adds	r3, #64	@ 0x40
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	2200      	movs	r2, #0
 800586c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	3301      	adds	r3, #1
 8005872:	613b      	str	r3, [r7, #16]
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	2b0e      	cmp	r3, #14
 8005878:	d9f2      	bls.n	8005860 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800587a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800587e:	2b00      	cmp	r3, #0
 8005880:	d11c      	bne.n	80058bc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	68fa      	ldr	r2, [r7, #12]
 800588c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005890:	f043 0302 	orr.w	r3, r3, #2
 8005894:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800589a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	601a      	str	r2, [r3, #0]
 80058ba:	e005      	b.n	80058c8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80058ce:	461a      	mov	r2, r3
 80058d0:	2300      	movs	r3, #0
 80058d2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058d4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d10d      	bne.n	80058f8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80058dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d104      	bne.n	80058ee <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80058e4:	2100      	movs	r1, #0
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f968 	bl	8005bbc <USB_SetDevSpeed>
 80058ec:	e008      	b.n	8005900 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80058ee:	2101      	movs	r1, #1
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 f963 	bl	8005bbc <USB_SetDevSpeed>
 80058f6:	e003      	b.n	8005900 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80058f8:	2103      	movs	r1, #3
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 f95e 	bl	8005bbc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005900:	2110      	movs	r1, #16
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 f8fa 	bl	8005afc <USB_FlushTxFifo>
 8005908:	4603      	mov	r3, r0
 800590a:	2b00      	cmp	r3, #0
 800590c:	d001      	beq.n	8005912 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f000 f924 	bl	8005b60 <USB_FlushRxFifo>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005928:	461a      	mov	r2, r3
 800592a:	2300      	movs	r3, #0
 800592c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005934:	461a      	mov	r2, r3
 8005936:	2300      	movs	r3, #0
 8005938:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005940:	461a      	mov	r2, r3
 8005942:	2300      	movs	r3, #0
 8005944:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005946:	2300      	movs	r3, #0
 8005948:	613b      	str	r3, [r7, #16]
 800594a:	e043      	b.n	80059d4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800594c:	693b      	ldr	r3, [r7, #16]
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	4413      	add	r3, r2
 8005954:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800595e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005962:	d118      	bne.n	8005996 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10a      	bne.n	8005980 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	015a      	lsls	r2, r3, #5
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	4413      	add	r3, r2
 8005972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005976:	461a      	mov	r2, r3
 8005978:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800597c:	6013      	str	r3, [r2, #0]
 800597e:	e013      	b.n	80059a8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	015a      	lsls	r2, r3, #5
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4413      	add	r3, r2
 8005988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800598c:	461a      	mov	r2, r3
 800598e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005992:	6013      	str	r3, [r2, #0]
 8005994:	e008      	b.n	80059a8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	015a      	lsls	r2, r3, #5
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	4413      	add	r3, r2
 800599e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a2:	461a      	mov	r2, r3
 80059a4:	2300      	movs	r3, #0
 80059a6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	015a      	lsls	r2, r3, #5
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4413      	add	r3, r2
 80059b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059b4:	461a      	mov	r2, r3
 80059b6:	2300      	movs	r3, #0
 80059b8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	015a      	lsls	r2, r3, #5
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	4413      	add	r3, r2
 80059c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c6:	461a      	mov	r2, r3
 80059c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80059cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	3301      	adds	r3, #1
 80059d2:	613b      	str	r3, [r7, #16]
 80059d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80059d8:	461a      	mov	r2, r3
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	4293      	cmp	r3, r2
 80059de:	d3b5      	bcc.n	800594c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80059e0:	2300      	movs	r3, #0
 80059e2:	613b      	str	r3, [r7, #16]
 80059e4:	e043      	b.n	8005a6e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	015a      	lsls	r2, r3, #5
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	4413      	add	r3, r2
 80059ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059fc:	d118      	bne.n	8005a30 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	015a      	lsls	r2, r3, #5
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a10:	461a      	mov	r2, r3
 8005a12:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a16:	6013      	str	r3, [r2, #0]
 8005a18:	e013      	b.n	8005a42 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	015a      	lsls	r2, r3, #5
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	4413      	add	r3, r2
 8005a22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a26:	461a      	mov	r2, r3
 8005a28:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	e008      	b.n	8005a42 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	015a      	lsls	r2, r3, #5
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4413      	add	r3, r2
 8005a38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	2300      	movs	r3, #0
 8005a40:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	015a      	lsls	r2, r3, #5
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4413      	add	r3, r2
 8005a4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a4e:	461a      	mov	r2, r3
 8005a50:	2300      	movs	r3, #0
 8005a52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	015a      	lsls	r2, r3, #5
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a60:	461a      	mov	r2, r3
 8005a62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a66:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	3301      	adds	r3, #1
 8005a6c:	613b      	str	r3, [r7, #16]
 8005a6e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005a72:	461a      	mov	r2, r3
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d3b5      	bcc.n	80059e6 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	68fa      	ldr	r2, [r7, #12]
 8005a84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a8c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005a9a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005a9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d105      	bne.n	8005ab0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	f043 0210 	orr.w	r2, r3, #16
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	699a      	ldr	r2, [r3, #24]
 8005ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8005af4 <USB_DevInit+0x2b4>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005abc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d005      	beq.n	8005ad0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	699b      	ldr	r3, [r3, #24]
 8005ac8:	f043 0208 	orr.w	r2, r3, #8
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005ad0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d105      	bne.n	8005ae4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	699a      	ldr	r2, [r3, #24]
 8005adc:	4b06      	ldr	r3, [pc, #24]	@ (8005af8 <USB_DevInit+0x2b8>)
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3718      	adds	r7, #24
 8005aea:	46bd      	mov	sp, r7
 8005aec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005af0:	b004      	add	sp, #16
 8005af2:	4770      	bx	lr
 8005af4:	803c3800 	.word	0x803c3800
 8005af8:	40000004 	.word	0x40000004

08005afc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b085      	sub	sp, #20
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005b06:	2300      	movs	r3, #0
 8005b08:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	3301      	adds	r3, #1
 8005b0e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b16:	d901      	bls.n	8005b1c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005b18:	2303      	movs	r3, #3
 8005b1a:	e01b      	b.n	8005b54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	daf2      	bge.n	8005b0a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005b24:	2300      	movs	r3, #0
 8005b26:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	019b      	lsls	r3, r3, #6
 8005b2c:	f043 0220 	orr.w	r2, r3, #32
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	3301      	adds	r3, #1
 8005b38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b40:	d901      	bls.n	8005b46 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e006      	b.n	8005b54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	691b      	ldr	r3, [r3, #16]
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	d0f0      	beq.n	8005b34 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3714      	adds	r7, #20
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b68:	2300      	movs	r3, #0
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b78:	d901      	bls.n	8005b7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	e018      	b.n	8005bb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	daf2      	bge.n	8005b6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005b86:	2300      	movs	r3, #0
 8005b88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2210      	movs	r2, #16
 8005b8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	3301      	adds	r3, #1
 8005b94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005b9c:	d901      	bls.n	8005ba2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e006      	b.n	8005bb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	f003 0310 	and.w	r3, r3, #16
 8005baa:	2b10      	cmp	r3, #16
 8005bac:	d0f0      	beq.n	8005b90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	460b      	mov	r3, r1
 8005bc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	78fb      	ldrb	r3, [r7, #3]
 8005bd6:	68f9      	ldr	r1, [r7, #12]
 8005bd8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3714      	adds	r7, #20
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b085      	sub	sp, #20
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005c08:	f023 0303 	bic.w	r3, r3, #3
 8005c0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c1c:	f043 0302 	orr.w	r3, r3, #2
 8005c20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3714      	adds	r7, #20
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	695b      	ldr	r3, [r3, #20]
 8005c3c:	f003 0301 	and.w	r3, r3, #1
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b085      	sub	sp, #20
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005c54:	2300      	movs	r3, #0
 8005c56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	3301      	adds	r3, #1
 8005c5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c64:	d901      	bls.n	8005c6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e01b      	b.n	8005ca2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	691b      	ldr	r3, [r3, #16]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	daf2      	bge.n	8005c58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	f043 0201 	orr.w	r2, r3, #1
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	3301      	adds	r3, #1
 8005c86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c8e:	d901      	bls.n	8005c94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005c90:	2303      	movs	r3, #3
 8005c92:	e006      	b.n	8005ca2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d0f0      	beq.n	8005c82 <USB_CoreReset+0x36>

  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3714      	adds	r7, #20
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <__cvt>:
 8005cae:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb2:	ec57 6b10 	vmov	r6, r7, d0
 8005cb6:	2f00      	cmp	r7, #0
 8005cb8:	460c      	mov	r4, r1
 8005cba:	4619      	mov	r1, r3
 8005cbc:	463b      	mov	r3, r7
 8005cbe:	bfbb      	ittet	lt
 8005cc0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005cc4:	461f      	movlt	r7, r3
 8005cc6:	2300      	movge	r3, #0
 8005cc8:	232d      	movlt	r3, #45	@ 0x2d
 8005cca:	700b      	strb	r3, [r1, #0]
 8005ccc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005cce:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005cd2:	4691      	mov	r9, r2
 8005cd4:	f023 0820 	bic.w	r8, r3, #32
 8005cd8:	bfbc      	itt	lt
 8005cda:	4632      	movlt	r2, r6
 8005cdc:	4616      	movlt	r6, r2
 8005cde:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005ce2:	d005      	beq.n	8005cf0 <__cvt+0x42>
 8005ce4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005ce8:	d100      	bne.n	8005cec <__cvt+0x3e>
 8005cea:	3401      	adds	r4, #1
 8005cec:	2102      	movs	r1, #2
 8005cee:	e000      	b.n	8005cf2 <__cvt+0x44>
 8005cf0:	2103      	movs	r1, #3
 8005cf2:	ab03      	add	r3, sp, #12
 8005cf4:	9301      	str	r3, [sp, #4]
 8005cf6:	ab02      	add	r3, sp, #8
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	ec47 6b10 	vmov	d0, r6, r7
 8005cfe:	4653      	mov	r3, sl
 8005d00:	4622      	mov	r2, r4
 8005d02:	f000 fe59 	bl	80069b8 <_dtoa_r>
 8005d06:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005d0a:	4605      	mov	r5, r0
 8005d0c:	d119      	bne.n	8005d42 <__cvt+0x94>
 8005d0e:	f019 0f01 	tst.w	r9, #1
 8005d12:	d00e      	beq.n	8005d32 <__cvt+0x84>
 8005d14:	eb00 0904 	add.w	r9, r0, r4
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	4639      	mov	r1, r7
 8005d20:	f7fa fef2 	bl	8000b08 <__aeabi_dcmpeq>
 8005d24:	b108      	cbz	r0, 8005d2a <__cvt+0x7c>
 8005d26:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d2a:	2230      	movs	r2, #48	@ 0x30
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	454b      	cmp	r3, r9
 8005d30:	d31e      	bcc.n	8005d70 <__cvt+0xc2>
 8005d32:	9b03      	ldr	r3, [sp, #12]
 8005d34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d36:	1b5b      	subs	r3, r3, r5
 8005d38:	4628      	mov	r0, r5
 8005d3a:	6013      	str	r3, [r2, #0]
 8005d3c:	b004      	add	sp, #16
 8005d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d42:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d46:	eb00 0904 	add.w	r9, r0, r4
 8005d4a:	d1e5      	bne.n	8005d18 <__cvt+0x6a>
 8005d4c:	7803      	ldrb	r3, [r0, #0]
 8005d4e:	2b30      	cmp	r3, #48	@ 0x30
 8005d50:	d10a      	bne.n	8005d68 <__cvt+0xba>
 8005d52:	2200      	movs	r2, #0
 8005d54:	2300      	movs	r3, #0
 8005d56:	4630      	mov	r0, r6
 8005d58:	4639      	mov	r1, r7
 8005d5a:	f7fa fed5 	bl	8000b08 <__aeabi_dcmpeq>
 8005d5e:	b918      	cbnz	r0, 8005d68 <__cvt+0xba>
 8005d60:	f1c4 0401 	rsb	r4, r4, #1
 8005d64:	f8ca 4000 	str.w	r4, [sl]
 8005d68:	f8da 3000 	ldr.w	r3, [sl]
 8005d6c:	4499      	add	r9, r3
 8005d6e:	e7d3      	b.n	8005d18 <__cvt+0x6a>
 8005d70:	1c59      	adds	r1, r3, #1
 8005d72:	9103      	str	r1, [sp, #12]
 8005d74:	701a      	strb	r2, [r3, #0]
 8005d76:	e7d9      	b.n	8005d2c <__cvt+0x7e>

08005d78 <__exponent>:
 8005d78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d7a:	2900      	cmp	r1, #0
 8005d7c:	bfba      	itte	lt
 8005d7e:	4249      	neglt	r1, r1
 8005d80:	232d      	movlt	r3, #45	@ 0x2d
 8005d82:	232b      	movge	r3, #43	@ 0x2b
 8005d84:	2909      	cmp	r1, #9
 8005d86:	7002      	strb	r2, [r0, #0]
 8005d88:	7043      	strb	r3, [r0, #1]
 8005d8a:	dd29      	ble.n	8005de0 <__exponent+0x68>
 8005d8c:	f10d 0307 	add.w	r3, sp, #7
 8005d90:	461d      	mov	r5, r3
 8005d92:	270a      	movs	r7, #10
 8005d94:	461a      	mov	r2, r3
 8005d96:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d9a:	fb07 1416 	mls	r4, r7, r6, r1
 8005d9e:	3430      	adds	r4, #48	@ 0x30
 8005da0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005da4:	460c      	mov	r4, r1
 8005da6:	2c63      	cmp	r4, #99	@ 0x63
 8005da8:	f103 33ff 	add.w	r3, r3, #4294967295
 8005dac:	4631      	mov	r1, r6
 8005dae:	dcf1      	bgt.n	8005d94 <__exponent+0x1c>
 8005db0:	3130      	adds	r1, #48	@ 0x30
 8005db2:	1e94      	subs	r4, r2, #2
 8005db4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005db8:	1c41      	adds	r1, r0, #1
 8005dba:	4623      	mov	r3, r4
 8005dbc:	42ab      	cmp	r3, r5
 8005dbe:	d30a      	bcc.n	8005dd6 <__exponent+0x5e>
 8005dc0:	f10d 0309 	add.w	r3, sp, #9
 8005dc4:	1a9b      	subs	r3, r3, r2
 8005dc6:	42ac      	cmp	r4, r5
 8005dc8:	bf88      	it	hi
 8005dca:	2300      	movhi	r3, #0
 8005dcc:	3302      	adds	r3, #2
 8005dce:	4403      	add	r3, r0
 8005dd0:	1a18      	subs	r0, r3, r0
 8005dd2:	b003      	add	sp, #12
 8005dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dd6:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005dda:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005dde:	e7ed      	b.n	8005dbc <__exponent+0x44>
 8005de0:	2330      	movs	r3, #48	@ 0x30
 8005de2:	3130      	adds	r1, #48	@ 0x30
 8005de4:	7083      	strb	r3, [r0, #2]
 8005de6:	70c1      	strb	r1, [r0, #3]
 8005de8:	1d03      	adds	r3, r0, #4
 8005dea:	e7f1      	b.n	8005dd0 <__exponent+0x58>

08005dec <_printf_float>:
 8005dec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005df0:	b08d      	sub	sp, #52	@ 0x34
 8005df2:	460c      	mov	r4, r1
 8005df4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005df8:	4616      	mov	r6, r2
 8005dfa:	461f      	mov	r7, r3
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	f000 fcdb 	bl	80067b8 <_localeconv_r>
 8005e02:	6803      	ldr	r3, [r0, #0]
 8005e04:	9304      	str	r3, [sp, #16]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fa fa52 	bl	80002b0 <strlen>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e10:	f8d8 3000 	ldr.w	r3, [r8]
 8005e14:	9005      	str	r0, [sp, #20]
 8005e16:	3307      	adds	r3, #7
 8005e18:	f023 0307 	bic.w	r3, r3, #7
 8005e1c:	f103 0208 	add.w	r2, r3, #8
 8005e20:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e24:	f8d4 b000 	ldr.w	fp, [r4]
 8005e28:	f8c8 2000 	str.w	r2, [r8]
 8005e2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e30:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005e34:	9307      	str	r3, [sp, #28]
 8005e36:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e3a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e42:	4b9c      	ldr	r3, [pc, #624]	@ (80060b4 <_printf_float+0x2c8>)
 8005e44:	f04f 32ff 	mov.w	r2, #4294967295
 8005e48:	f7fa fe90 	bl	8000b6c <__aeabi_dcmpun>
 8005e4c:	bb70      	cbnz	r0, 8005eac <_printf_float+0xc0>
 8005e4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e52:	4b98      	ldr	r3, [pc, #608]	@ (80060b4 <_printf_float+0x2c8>)
 8005e54:	f04f 32ff 	mov.w	r2, #4294967295
 8005e58:	f7fa fe6a 	bl	8000b30 <__aeabi_dcmple>
 8005e5c:	bb30      	cbnz	r0, 8005eac <_printf_float+0xc0>
 8005e5e:	2200      	movs	r2, #0
 8005e60:	2300      	movs	r3, #0
 8005e62:	4640      	mov	r0, r8
 8005e64:	4649      	mov	r1, r9
 8005e66:	f7fa fe59 	bl	8000b1c <__aeabi_dcmplt>
 8005e6a:	b110      	cbz	r0, 8005e72 <_printf_float+0x86>
 8005e6c:	232d      	movs	r3, #45	@ 0x2d
 8005e6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e72:	4a91      	ldr	r2, [pc, #580]	@ (80060b8 <_printf_float+0x2cc>)
 8005e74:	4b91      	ldr	r3, [pc, #580]	@ (80060bc <_printf_float+0x2d0>)
 8005e76:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e7a:	bf94      	ite	ls
 8005e7c:	4690      	movls	r8, r2
 8005e7e:	4698      	movhi	r8, r3
 8005e80:	2303      	movs	r3, #3
 8005e82:	6123      	str	r3, [r4, #16]
 8005e84:	f02b 0304 	bic.w	r3, fp, #4
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	f04f 0900 	mov.w	r9, #0
 8005e8e:	9700      	str	r7, [sp, #0]
 8005e90:	4633      	mov	r3, r6
 8005e92:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005e94:	4621      	mov	r1, r4
 8005e96:	4628      	mov	r0, r5
 8005e98:	f000 f9d2 	bl	8006240 <_printf_common>
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	f040 808d 	bne.w	8005fbc <_printf_float+0x1d0>
 8005ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea6:	b00d      	add	sp, #52	@ 0x34
 8005ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eac:	4642      	mov	r2, r8
 8005eae:	464b      	mov	r3, r9
 8005eb0:	4640      	mov	r0, r8
 8005eb2:	4649      	mov	r1, r9
 8005eb4:	f7fa fe5a 	bl	8000b6c <__aeabi_dcmpun>
 8005eb8:	b140      	cbz	r0, 8005ecc <_printf_float+0xe0>
 8005eba:	464b      	mov	r3, r9
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	bfbc      	itt	lt
 8005ec0:	232d      	movlt	r3, #45	@ 0x2d
 8005ec2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005ec6:	4a7e      	ldr	r2, [pc, #504]	@ (80060c0 <_printf_float+0x2d4>)
 8005ec8:	4b7e      	ldr	r3, [pc, #504]	@ (80060c4 <_printf_float+0x2d8>)
 8005eca:	e7d4      	b.n	8005e76 <_printf_float+0x8a>
 8005ecc:	6863      	ldr	r3, [r4, #4]
 8005ece:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005ed2:	9206      	str	r2, [sp, #24]
 8005ed4:	1c5a      	adds	r2, r3, #1
 8005ed6:	d13b      	bne.n	8005f50 <_printf_float+0x164>
 8005ed8:	2306      	movs	r3, #6
 8005eda:	6063      	str	r3, [r4, #4]
 8005edc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	6022      	str	r2, [r4, #0]
 8005ee4:	9303      	str	r3, [sp, #12]
 8005ee6:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ee8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005eec:	ab09      	add	r3, sp, #36	@ 0x24
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	6861      	ldr	r1, [r4, #4]
 8005ef2:	ec49 8b10 	vmov	d0, r8, r9
 8005ef6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005efa:	4628      	mov	r0, r5
 8005efc:	f7ff fed7 	bl	8005cae <__cvt>
 8005f00:	9b06      	ldr	r3, [sp, #24]
 8005f02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f04:	2b47      	cmp	r3, #71	@ 0x47
 8005f06:	4680      	mov	r8, r0
 8005f08:	d129      	bne.n	8005f5e <_printf_float+0x172>
 8005f0a:	1cc8      	adds	r0, r1, #3
 8005f0c:	db02      	blt.n	8005f14 <_printf_float+0x128>
 8005f0e:	6863      	ldr	r3, [r4, #4]
 8005f10:	4299      	cmp	r1, r3
 8005f12:	dd41      	ble.n	8005f98 <_printf_float+0x1ac>
 8005f14:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f18:	fa5f fa8a 	uxtb.w	sl, sl
 8005f1c:	3901      	subs	r1, #1
 8005f1e:	4652      	mov	r2, sl
 8005f20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005f24:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f26:	f7ff ff27 	bl	8005d78 <__exponent>
 8005f2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f2c:	1813      	adds	r3, r2, r0
 8005f2e:	2a01      	cmp	r2, #1
 8005f30:	4681      	mov	r9, r0
 8005f32:	6123      	str	r3, [r4, #16]
 8005f34:	dc02      	bgt.n	8005f3c <_printf_float+0x150>
 8005f36:	6822      	ldr	r2, [r4, #0]
 8005f38:	07d2      	lsls	r2, r2, #31
 8005f3a:	d501      	bpl.n	8005f40 <_printf_float+0x154>
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	6123      	str	r3, [r4, #16]
 8005f40:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d0a2      	beq.n	8005e8e <_printf_float+0xa2>
 8005f48:	232d      	movs	r3, #45	@ 0x2d
 8005f4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f4e:	e79e      	b.n	8005e8e <_printf_float+0xa2>
 8005f50:	9a06      	ldr	r2, [sp, #24]
 8005f52:	2a47      	cmp	r2, #71	@ 0x47
 8005f54:	d1c2      	bne.n	8005edc <_printf_float+0xf0>
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1c0      	bne.n	8005edc <_printf_float+0xf0>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e7bd      	b.n	8005eda <_printf_float+0xee>
 8005f5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f62:	d9db      	bls.n	8005f1c <_printf_float+0x130>
 8005f64:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f68:	d118      	bne.n	8005f9c <_printf_float+0x1b0>
 8005f6a:	2900      	cmp	r1, #0
 8005f6c:	6863      	ldr	r3, [r4, #4]
 8005f6e:	dd0b      	ble.n	8005f88 <_printf_float+0x19c>
 8005f70:	6121      	str	r1, [r4, #16]
 8005f72:	b913      	cbnz	r3, 8005f7a <_printf_float+0x18e>
 8005f74:	6822      	ldr	r2, [r4, #0]
 8005f76:	07d0      	lsls	r0, r2, #31
 8005f78:	d502      	bpl.n	8005f80 <_printf_float+0x194>
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	440b      	add	r3, r1
 8005f7e:	6123      	str	r3, [r4, #16]
 8005f80:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f82:	f04f 0900 	mov.w	r9, #0
 8005f86:	e7db      	b.n	8005f40 <_printf_float+0x154>
 8005f88:	b913      	cbnz	r3, 8005f90 <_printf_float+0x1a4>
 8005f8a:	6822      	ldr	r2, [r4, #0]
 8005f8c:	07d2      	lsls	r2, r2, #31
 8005f8e:	d501      	bpl.n	8005f94 <_printf_float+0x1a8>
 8005f90:	3302      	adds	r3, #2
 8005f92:	e7f4      	b.n	8005f7e <_printf_float+0x192>
 8005f94:	2301      	movs	r3, #1
 8005f96:	e7f2      	b.n	8005f7e <_printf_float+0x192>
 8005f98:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f9e:	4299      	cmp	r1, r3
 8005fa0:	db05      	blt.n	8005fae <_printf_float+0x1c2>
 8005fa2:	6823      	ldr	r3, [r4, #0]
 8005fa4:	6121      	str	r1, [r4, #16]
 8005fa6:	07d8      	lsls	r0, r3, #31
 8005fa8:	d5ea      	bpl.n	8005f80 <_printf_float+0x194>
 8005faa:	1c4b      	adds	r3, r1, #1
 8005fac:	e7e7      	b.n	8005f7e <_printf_float+0x192>
 8005fae:	2900      	cmp	r1, #0
 8005fb0:	bfd4      	ite	le
 8005fb2:	f1c1 0202 	rsble	r2, r1, #2
 8005fb6:	2201      	movgt	r2, #1
 8005fb8:	4413      	add	r3, r2
 8005fba:	e7e0      	b.n	8005f7e <_printf_float+0x192>
 8005fbc:	6823      	ldr	r3, [r4, #0]
 8005fbe:	055a      	lsls	r2, r3, #21
 8005fc0:	d407      	bmi.n	8005fd2 <_printf_float+0x1e6>
 8005fc2:	6923      	ldr	r3, [r4, #16]
 8005fc4:	4642      	mov	r2, r8
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4628      	mov	r0, r5
 8005fca:	47b8      	blx	r7
 8005fcc:	3001      	adds	r0, #1
 8005fce:	d12b      	bne.n	8006028 <_printf_float+0x23c>
 8005fd0:	e767      	b.n	8005ea2 <_printf_float+0xb6>
 8005fd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005fd6:	f240 80dd 	bls.w	8006194 <_printf_float+0x3a8>
 8005fda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005fde:	2200      	movs	r2, #0
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f7fa fd91 	bl	8000b08 <__aeabi_dcmpeq>
 8005fe6:	2800      	cmp	r0, #0
 8005fe8:	d033      	beq.n	8006052 <_printf_float+0x266>
 8005fea:	4a37      	ldr	r2, [pc, #220]	@ (80060c8 <_printf_float+0x2dc>)
 8005fec:	2301      	movs	r3, #1
 8005fee:	4631      	mov	r1, r6
 8005ff0:	4628      	mov	r0, r5
 8005ff2:	47b8      	blx	r7
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	f43f af54 	beq.w	8005ea2 <_printf_float+0xb6>
 8005ffa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005ffe:	4543      	cmp	r3, r8
 8006000:	db02      	blt.n	8006008 <_printf_float+0x21c>
 8006002:	6823      	ldr	r3, [r4, #0]
 8006004:	07d8      	lsls	r0, r3, #31
 8006006:	d50f      	bpl.n	8006028 <_printf_float+0x23c>
 8006008:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800600c:	4631      	mov	r1, r6
 800600e:	4628      	mov	r0, r5
 8006010:	47b8      	blx	r7
 8006012:	3001      	adds	r0, #1
 8006014:	f43f af45 	beq.w	8005ea2 <_printf_float+0xb6>
 8006018:	f04f 0900 	mov.w	r9, #0
 800601c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006020:	f104 0a1a 	add.w	sl, r4, #26
 8006024:	45c8      	cmp	r8, r9
 8006026:	dc09      	bgt.n	800603c <_printf_float+0x250>
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	079b      	lsls	r3, r3, #30
 800602c:	f100 8103 	bmi.w	8006236 <_printf_float+0x44a>
 8006030:	68e0      	ldr	r0, [r4, #12]
 8006032:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006034:	4298      	cmp	r0, r3
 8006036:	bfb8      	it	lt
 8006038:	4618      	movlt	r0, r3
 800603a:	e734      	b.n	8005ea6 <_printf_float+0xba>
 800603c:	2301      	movs	r3, #1
 800603e:	4652      	mov	r2, sl
 8006040:	4631      	mov	r1, r6
 8006042:	4628      	mov	r0, r5
 8006044:	47b8      	blx	r7
 8006046:	3001      	adds	r0, #1
 8006048:	f43f af2b 	beq.w	8005ea2 <_printf_float+0xb6>
 800604c:	f109 0901 	add.w	r9, r9, #1
 8006050:	e7e8      	b.n	8006024 <_printf_float+0x238>
 8006052:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006054:	2b00      	cmp	r3, #0
 8006056:	dc39      	bgt.n	80060cc <_printf_float+0x2e0>
 8006058:	4a1b      	ldr	r2, [pc, #108]	@ (80060c8 <_printf_float+0x2dc>)
 800605a:	2301      	movs	r3, #1
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	f43f af1d 	beq.w	8005ea2 <_printf_float+0xb6>
 8006068:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800606c:	ea59 0303 	orrs.w	r3, r9, r3
 8006070:	d102      	bne.n	8006078 <_printf_float+0x28c>
 8006072:	6823      	ldr	r3, [r4, #0]
 8006074:	07d9      	lsls	r1, r3, #31
 8006076:	d5d7      	bpl.n	8006028 <_printf_float+0x23c>
 8006078:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800607c:	4631      	mov	r1, r6
 800607e:	4628      	mov	r0, r5
 8006080:	47b8      	blx	r7
 8006082:	3001      	adds	r0, #1
 8006084:	f43f af0d 	beq.w	8005ea2 <_printf_float+0xb6>
 8006088:	f04f 0a00 	mov.w	sl, #0
 800608c:	f104 0b1a 	add.w	fp, r4, #26
 8006090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006092:	425b      	negs	r3, r3
 8006094:	4553      	cmp	r3, sl
 8006096:	dc01      	bgt.n	800609c <_printf_float+0x2b0>
 8006098:	464b      	mov	r3, r9
 800609a:	e793      	b.n	8005fc4 <_printf_float+0x1d8>
 800609c:	2301      	movs	r3, #1
 800609e:	465a      	mov	r2, fp
 80060a0:	4631      	mov	r1, r6
 80060a2:	4628      	mov	r0, r5
 80060a4:	47b8      	blx	r7
 80060a6:	3001      	adds	r0, #1
 80060a8:	f43f aefb 	beq.w	8005ea2 <_printf_float+0xb6>
 80060ac:	f10a 0a01 	add.w	sl, sl, #1
 80060b0:	e7ee      	b.n	8006090 <_printf_float+0x2a4>
 80060b2:	bf00      	nop
 80060b4:	7fefffff 	.word	0x7fefffff
 80060b8:	08008970 	.word	0x08008970
 80060bc:	08008974 	.word	0x08008974
 80060c0:	08008978 	.word	0x08008978
 80060c4:	0800897c 	.word	0x0800897c
 80060c8:	08008980 	.word	0x08008980
 80060cc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060ce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80060d2:	4553      	cmp	r3, sl
 80060d4:	bfa8      	it	ge
 80060d6:	4653      	movge	r3, sl
 80060d8:	2b00      	cmp	r3, #0
 80060da:	4699      	mov	r9, r3
 80060dc:	dc36      	bgt.n	800614c <_printf_float+0x360>
 80060de:	f04f 0b00 	mov.w	fp, #0
 80060e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060e6:	f104 021a 	add.w	r2, r4, #26
 80060ea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060ec:	9306      	str	r3, [sp, #24]
 80060ee:	eba3 0309 	sub.w	r3, r3, r9
 80060f2:	455b      	cmp	r3, fp
 80060f4:	dc31      	bgt.n	800615a <_printf_float+0x36e>
 80060f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f8:	459a      	cmp	sl, r3
 80060fa:	dc3a      	bgt.n	8006172 <_printf_float+0x386>
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	07da      	lsls	r2, r3, #31
 8006100:	d437      	bmi.n	8006172 <_printf_float+0x386>
 8006102:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006104:	ebaa 0903 	sub.w	r9, sl, r3
 8006108:	9b06      	ldr	r3, [sp, #24]
 800610a:	ebaa 0303 	sub.w	r3, sl, r3
 800610e:	4599      	cmp	r9, r3
 8006110:	bfa8      	it	ge
 8006112:	4699      	movge	r9, r3
 8006114:	f1b9 0f00 	cmp.w	r9, #0
 8006118:	dc33      	bgt.n	8006182 <_printf_float+0x396>
 800611a:	f04f 0800 	mov.w	r8, #0
 800611e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006122:	f104 0b1a 	add.w	fp, r4, #26
 8006126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006128:	ebaa 0303 	sub.w	r3, sl, r3
 800612c:	eba3 0309 	sub.w	r3, r3, r9
 8006130:	4543      	cmp	r3, r8
 8006132:	f77f af79 	ble.w	8006028 <_printf_float+0x23c>
 8006136:	2301      	movs	r3, #1
 8006138:	465a      	mov	r2, fp
 800613a:	4631      	mov	r1, r6
 800613c:	4628      	mov	r0, r5
 800613e:	47b8      	blx	r7
 8006140:	3001      	adds	r0, #1
 8006142:	f43f aeae 	beq.w	8005ea2 <_printf_float+0xb6>
 8006146:	f108 0801 	add.w	r8, r8, #1
 800614a:	e7ec      	b.n	8006126 <_printf_float+0x33a>
 800614c:	4642      	mov	r2, r8
 800614e:	4631      	mov	r1, r6
 8006150:	4628      	mov	r0, r5
 8006152:	47b8      	blx	r7
 8006154:	3001      	adds	r0, #1
 8006156:	d1c2      	bne.n	80060de <_printf_float+0x2f2>
 8006158:	e6a3      	b.n	8005ea2 <_printf_float+0xb6>
 800615a:	2301      	movs	r3, #1
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	9206      	str	r2, [sp, #24]
 8006162:	47b8      	blx	r7
 8006164:	3001      	adds	r0, #1
 8006166:	f43f ae9c 	beq.w	8005ea2 <_printf_float+0xb6>
 800616a:	9a06      	ldr	r2, [sp, #24]
 800616c:	f10b 0b01 	add.w	fp, fp, #1
 8006170:	e7bb      	b.n	80060ea <_printf_float+0x2fe>
 8006172:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006176:	4631      	mov	r1, r6
 8006178:	4628      	mov	r0, r5
 800617a:	47b8      	blx	r7
 800617c:	3001      	adds	r0, #1
 800617e:	d1c0      	bne.n	8006102 <_printf_float+0x316>
 8006180:	e68f      	b.n	8005ea2 <_printf_float+0xb6>
 8006182:	9a06      	ldr	r2, [sp, #24]
 8006184:	464b      	mov	r3, r9
 8006186:	4442      	add	r2, r8
 8006188:	4631      	mov	r1, r6
 800618a:	4628      	mov	r0, r5
 800618c:	47b8      	blx	r7
 800618e:	3001      	adds	r0, #1
 8006190:	d1c3      	bne.n	800611a <_printf_float+0x32e>
 8006192:	e686      	b.n	8005ea2 <_printf_float+0xb6>
 8006194:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006198:	f1ba 0f01 	cmp.w	sl, #1
 800619c:	dc01      	bgt.n	80061a2 <_printf_float+0x3b6>
 800619e:	07db      	lsls	r3, r3, #31
 80061a0:	d536      	bpl.n	8006210 <_printf_float+0x424>
 80061a2:	2301      	movs	r3, #1
 80061a4:	4642      	mov	r2, r8
 80061a6:	4631      	mov	r1, r6
 80061a8:	4628      	mov	r0, r5
 80061aa:	47b8      	blx	r7
 80061ac:	3001      	adds	r0, #1
 80061ae:	f43f ae78 	beq.w	8005ea2 <_printf_float+0xb6>
 80061b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061b6:	4631      	mov	r1, r6
 80061b8:	4628      	mov	r0, r5
 80061ba:	47b8      	blx	r7
 80061bc:	3001      	adds	r0, #1
 80061be:	f43f ae70 	beq.w	8005ea2 <_printf_float+0xb6>
 80061c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061c6:	2200      	movs	r2, #0
 80061c8:	2300      	movs	r3, #0
 80061ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061ce:	f7fa fc9b 	bl	8000b08 <__aeabi_dcmpeq>
 80061d2:	b9c0      	cbnz	r0, 8006206 <_printf_float+0x41a>
 80061d4:	4653      	mov	r3, sl
 80061d6:	f108 0201 	add.w	r2, r8, #1
 80061da:	4631      	mov	r1, r6
 80061dc:	4628      	mov	r0, r5
 80061de:	47b8      	blx	r7
 80061e0:	3001      	adds	r0, #1
 80061e2:	d10c      	bne.n	80061fe <_printf_float+0x412>
 80061e4:	e65d      	b.n	8005ea2 <_printf_float+0xb6>
 80061e6:	2301      	movs	r3, #1
 80061e8:	465a      	mov	r2, fp
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	f43f ae56 	beq.w	8005ea2 <_printf_float+0xb6>
 80061f6:	f108 0801 	add.w	r8, r8, #1
 80061fa:	45d0      	cmp	r8, sl
 80061fc:	dbf3      	blt.n	80061e6 <_printf_float+0x3fa>
 80061fe:	464b      	mov	r3, r9
 8006200:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006204:	e6df      	b.n	8005fc6 <_printf_float+0x1da>
 8006206:	f04f 0800 	mov.w	r8, #0
 800620a:	f104 0b1a 	add.w	fp, r4, #26
 800620e:	e7f4      	b.n	80061fa <_printf_float+0x40e>
 8006210:	2301      	movs	r3, #1
 8006212:	4642      	mov	r2, r8
 8006214:	e7e1      	b.n	80061da <_printf_float+0x3ee>
 8006216:	2301      	movs	r3, #1
 8006218:	464a      	mov	r2, r9
 800621a:	4631      	mov	r1, r6
 800621c:	4628      	mov	r0, r5
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	f43f ae3e 	beq.w	8005ea2 <_printf_float+0xb6>
 8006226:	f108 0801 	add.w	r8, r8, #1
 800622a:	68e3      	ldr	r3, [r4, #12]
 800622c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800622e:	1a5b      	subs	r3, r3, r1
 8006230:	4543      	cmp	r3, r8
 8006232:	dcf0      	bgt.n	8006216 <_printf_float+0x42a>
 8006234:	e6fc      	b.n	8006030 <_printf_float+0x244>
 8006236:	f04f 0800 	mov.w	r8, #0
 800623a:	f104 0919 	add.w	r9, r4, #25
 800623e:	e7f4      	b.n	800622a <_printf_float+0x43e>

08006240 <_printf_common>:
 8006240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006244:	4616      	mov	r6, r2
 8006246:	4698      	mov	r8, r3
 8006248:	688a      	ldr	r2, [r1, #8]
 800624a:	690b      	ldr	r3, [r1, #16]
 800624c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006250:	4293      	cmp	r3, r2
 8006252:	bfb8      	it	lt
 8006254:	4613      	movlt	r3, r2
 8006256:	6033      	str	r3, [r6, #0]
 8006258:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800625c:	4607      	mov	r7, r0
 800625e:	460c      	mov	r4, r1
 8006260:	b10a      	cbz	r2, 8006266 <_printf_common+0x26>
 8006262:	3301      	adds	r3, #1
 8006264:	6033      	str	r3, [r6, #0]
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	0699      	lsls	r1, r3, #26
 800626a:	bf42      	ittt	mi
 800626c:	6833      	ldrmi	r3, [r6, #0]
 800626e:	3302      	addmi	r3, #2
 8006270:	6033      	strmi	r3, [r6, #0]
 8006272:	6825      	ldr	r5, [r4, #0]
 8006274:	f015 0506 	ands.w	r5, r5, #6
 8006278:	d106      	bne.n	8006288 <_printf_common+0x48>
 800627a:	f104 0a19 	add.w	sl, r4, #25
 800627e:	68e3      	ldr	r3, [r4, #12]
 8006280:	6832      	ldr	r2, [r6, #0]
 8006282:	1a9b      	subs	r3, r3, r2
 8006284:	42ab      	cmp	r3, r5
 8006286:	dc26      	bgt.n	80062d6 <_printf_common+0x96>
 8006288:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800628c:	6822      	ldr	r2, [r4, #0]
 800628e:	3b00      	subs	r3, #0
 8006290:	bf18      	it	ne
 8006292:	2301      	movne	r3, #1
 8006294:	0692      	lsls	r2, r2, #26
 8006296:	d42b      	bmi.n	80062f0 <_printf_common+0xb0>
 8006298:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800629c:	4641      	mov	r1, r8
 800629e:	4638      	mov	r0, r7
 80062a0:	47c8      	blx	r9
 80062a2:	3001      	adds	r0, #1
 80062a4:	d01e      	beq.n	80062e4 <_printf_common+0xa4>
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	6922      	ldr	r2, [r4, #16]
 80062aa:	f003 0306 	and.w	r3, r3, #6
 80062ae:	2b04      	cmp	r3, #4
 80062b0:	bf02      	ittt	eq
 80062b2:	68e5      	ldreq	r5, [r4, #12]
 80062b4:	6833      	ldreq	r3, [r6, #0]
 80062b6:	1aed      	subeq	r5, r5, r3
 80062b8:	68a3      	ldr	r3, [r4, #8]
 80062ba:	bf0c      	ite	eq
 80062bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062c0:	2500      	movne	r5, #0
 80062c2:	4293      	cmp	r3, r2
 80062c4:	bfc4      	itt	gt
 80062c6:	1a9b      	subgt	r3, r3, r2
 80062c8:	18ed      	addgt	r5, r5, r3
 80062ca:	2600      	movs	r6, #0
 80062cc:	341a      	adds	r4, #26
 80062ce:	42b5      	cmp	r5, r6
 80062d0:	d11a      	bne.n	8006308 <_printf_common+0xc8>
 80062d2:	2000      	movs	r0, #0
 80062d4:	e008      	b.n	80062e8 <_printf_common+0xa8>
 80062d6:	2301      	movs	r3, #1
 80062d8:	4652      	mov	r2, sl
 80062da:	4641      	mov	r1, r8
 80062dc:	4638      	mov	r0, r7
 80062de:	47c8      	blx	r9
 80062e0:	3001      	adds	r0, #1
 80062e2:	d103      	bne.n	80062ec <_printf_common+0xac>
 80062e4:	f04f 30ff 	mov.w	r0, #4294967295
 80062e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ec:	3501      	adds	r5, #1
 80062ee:	e7c6      	b.n	800627e <_printf_common+0x3e>
 80062f0:	18e1      	adds	r1, r4, r3
 80062f2:	1c5a      	adds	r2, r3, #1
 80062f4:	2030      	movs	r0, #48	@ 0x30
 80062f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062fa:	4422      	add	r2, r4
 80062fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006300:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006304:	3302      	adds	r3, #2
 8006306:	e7c7      	b.n	8006298 <_printf_common+0x58>
 8006308:	2301      	movs	r3, #1
 800630a:	4622      	mov	r2, r4
 800630c:	4641      	mov	r1, r8
 800630e:	4638      	mov	r0, r7
 8006310:	47c8      	blx	r9
 8006312:	3001      	adds	r0, #1
 8006314:	d0e6      	beq.n	80062e4 <_printf_common+0xa4>
 8006316:	3601      	adds	r6, #1
 8006318:	e7d9      	b.n	80062ce <_printf_common+0x8e>
	...

0800631c <_printf_i>:
 800631c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006320:	7e0f      	ldrb	r7, [r1, #24]
 8006322:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006324:	2f78      	cmp	r7, #120	@ 0x78
 8006326:	4691      	mov	r9, r2
 8006328:	4680      	mov	r8, r0
 800632a:	460c      	mov	r4, r1
 800632c:	469a      	mov	sl, r3
 800632e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006332:	d807      	bhi.n	8006344 <_printf_i+0x28>
 8006334:	2f62      	cmp	r7, #98	@ 0x62
 8006336:	d80a      	bhi.n	800634e <_printf_i+0x32>
 8006338:	2f00      	cmp	r7, #0
 800633a:	f000 80d2 	beq.w	80064e2 <_printf_i+0x1c6>
 800633e:	2f58      	cmp	r7, #88	@ 0x58
 8006340:	f000 80b9 	beq.w	80064b6 <_printf_i+0x19a>
 8006344:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006348:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800634c:	e03a      	b.n	80063c4 <_printf_i+0xa8>
 800634e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006352:	2b15      	cmp	r3, #21
 8006354:	d8f6      	bhi.n	8006344 <_printf_i+0x28>
 8006356:	a101      	add	r1, pc, #4	@ (adr r1, 800635c <_printf_i+0x40>)
 8006358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800635c:	080063b5 	.word	0x080063b5
 8006360:	080063c9 	.word	0x080063c9
 8006364:	08006345 	.word	0x08006345
 8006368:	08006345 	.word	0x08006345
 800636c:	08006345 	.word	0x08006345
 8006370:	08006345 	.word	0x08006345
 8006374:	080063c9 	.word	0x080063c9
 8006378:	08006345 	.word	0x08006345
 800637c:	08006345 	.word	0x08006345
 8006380:	08006345 	.word	0x08006345
 8006384:	08006345 	.word	0x08006345
 8006388:	080064c9 	.word	0x080064c9
 800638c:	080063f3 	.word	0x080063f3
 8006390:	08006483 	.word	0x08006483
 8006394:	08006345 	.word	0x08006345
 8006398:	08006345 	.word	0x08006345
 800639c:	080064eb 	.word	0x080064eb
 80063a0:	08006345 	.word	0x08006345
 80063a4:	080063f3 	.word	0x080063f3
 80063a8:	08006345 	.word	0x08006345
 80063ac:	08006345 	.word	0x08006345
 80063b0:	0800648b 	.word	0x0800648b
 80063b4:	6833      	ldr	r3, [r6, #0]
 80063b6:	1d1a      	adds	r2, r3, #4
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6032      	str	r2, [r6, #0]
 80063bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063c4:	2301      	movs	r3, #1
 80063c6:	e09d      	b.n	8006504 <_printf_i+0x1e8>
 80063c8:	6833      	ldr	r3, [r6, #0]
 80063ca:	6820      	ldr	r0, [r4, #0]
 80063cc:	1d19      	adds	r1, r3, #4
 80063ce:	6031      	str	r1, [r6, #0]
 80063d0:	0606      	lsls	r6, r0, #24
 80063d2:	d501      	bpl.n	80063d8 <_printf_i+0xbc>
 80063d4:	681d      	ldr	r5, [r3, #0]
 80063d6:	e003      	b.n	80063e0 <_printf_i+0xc4>
 80063d8:	0645      	lsls	r5, r0, #25
 80063da:	d5fb      	bpl.n	80063d4 <_printf_i+0xb8>
 80063dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063e0:	2d00      	cmp	r5, #0
 80063e2:	da03      	bge.n	80063ec <_printf_i+0xd0>
 80063e4:	232d      	movs	r3, #45	@ 0x2d
 80063e6:	426d      	negs	r5, r5
 80063e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063ec:	4859      	ldr	r0, [pc, #356]	@ (8006554 <_printf_i+0x238>)
 80063ee:	230a      	movs	r3, #10
 80063f0:	e011      	b.n	8006416 <_printf_i+0xfa>
 80063f2:	6821      	ldr	r1, [r4, #0]
 80063f4:	6833      	ldr	r3, [r6, #0]
 80063f6:	0608      	lsls	r0, r1, #24
 80063f8:	f853 5b04 	ldr.w	r5, [r3], #4
 80063fc:	d402      	bmi.n	8006404 <_printf_i+0xe8>
 80063fe:	0649      	lsls	r1, r1, #25
 8006400:	bf48      	it	mi
 8006402:	b2ad      	uxthmi	r5, r5
 8006404:	2f6f      	cmp	r7, #111	@ 0x6f
 8006406:	4853      	ldr	r0, [pc, #332]	@ (8006554 <_printf_i+0x238>)
 8006408:	6033      	str	r3, [r6, #0]
 800640a:	bf14      	ite	ne
 800640c:	230a      	movne	r3, #10
 800640e:	2308      	moveq	r3, #8
 8006410:	2100      	movs	r1, #0
 8006412:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006416:	6866      	ldr	r6, [r4, #4]
 8006418:	60a6      	str	r6, [r4, #8]
 800641a:	2e00      	cmp	r6, #0
 800641c:	bfa2      	ittt	ge
 800641e:	6821      	ldrge	r1, [r4, #0]
 8006420:	f021 0104 	bicge.w	r1, r1, #4
 8006424:	6021      	strge	r1, [r4, #0]
 8006426:	b90d      	cbnz	r5, 800642c <_printf_i+0x110>
 8006428:	2e00      	cmp	r6, #0
 800642a:	d04b      	beq.n	80064c4 <_printf_i+0x1a8>
 800642c:	4616      	mov	r6, r2
 800642e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006432:	fb03 5711 	mls	r7, r3, r1, r5
 8006436:	5dc7      	ldrb	r7, [r0, r7]
 8006438:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800643c:	462f      	mov	r7, r5
 800643e:	42bb      	cmp	r3, r7
 8006440:	460d      	mov	r5, r1
 8006442:	d9f4      	bls.n	800642e <_printf_i+0x112>
 8006444:	2b08      	cmp	r3, #8
 8006446:	d10b      	bne.n	8006460 <_printf_i+0x144>
 8006448:	6823      	ldr	r3, [r4, #0]
 800644a:	07df      	lsls	r7, r3, #31
 800644c:	d508      	bpl.n	8006460 <_printf_i+0x144>
 800644e:	6923      	ldr	r3, [r4, #16]
 8006450:	6861      	ldr	r1, [r4, #4]
 8006452:	4299      	cmp	r1, r3
 8006454:	bfde      	ittt	le
 8006456:	2330      	movle	r3, #48	@ 0x30
 8006458:	f806 3c01 	strble.w	r3, [r6, #-1]
 800645c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006460:	1b92      	subs	r2, r2, r6
 8006462:	6122      	str	r2, [r4, #16]
 8006464:	f8cd a000 	str.w	sl, [sp]
 8006468:	464b      	mov	r3, r9
 800646a:	aa03      	add	r2, sp, #12
 800646c:	4621      	mov	r1, r4
 800646e:	4640      	mov	r0, r8
 8006470:	f7ff fee6 	bl	8006240 <_printf_common>
 8006474:	3001      	adds	r0, #1
 8006476:	d14a      	bne.n	800650e <_printf_i+0x1f2>
 8006478:	f04f 30ff 	mov.w	r0, #4294967295
 800647c:	b004      	add	sp, #16
 800647e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006482:	6823      	ldr	r3, [r4, #0]
 8006484:	f043 0320 	orr.w	r3, r3, #32
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	4833      	ldr	r0, [pc, #204]	@ (8006558 <_printf_i+0x23c>)
 800648c:	2778      	movs	r7, #120	@ 0x78
 800648e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	6831      	ldr	r1, [r6, #0]
 8006496:	061f      	lsls	r7, r3, #24
 8006498:	f851 5b04 	ldr.w	r5, [r1], #4
 800649c:	d402      	bmi.n	80064a4 <_printf_i+0x188>
 800649e:	065f      	lsls	r7, r3, #25
 80064a0:	bf48      	it	mi
 80064a2:	b2ad      	uxthmi	r5, r5
 80064a4:	6031      	str	r1, [r6, #0]
 80064a6:	07d9      	lsls	r1, r3, #31
 80064a8:	bf44      	itt	mi
 80064aa:	f043 0320 	orrmi.w	r3, r3, #32
 80064ae:	6023      	strmi	r3, [r4, #0]
 80064b0:	b11d      	cbz	r5, 80064ba <_printf_i+0x19e>
 80064b2:	2310      	movs	r3, #16
 80064b4:	e7ac      	b.n	8006410 <_printf_i+0xf4>
 80064b6:	4827      	ldr	r0, [pc, #156]	@ (8006554 <_printf_i+0x238>)
 80064b8:	e7e9      	b.n	800648e <_printf_i+0x172>
 80064ba:	6823      	ldr	r3, [r4, #0]
 80064bc:	f023 0320 	bic.w	r3, r3, #32
 80064c0:	6023      	str	r3, [r4, #0]
 80064c2:	e7f6      	b.n	80064b2 <_printf_i+0x196>
 80064c4:	4616      	mov	r6, r2
 80064c6:	e7bd      	b.n	8006444 <_printf_i+0x128>
 80064c8:	6833      	ldr	r3, [r6, #0]
 80064ca:	6825      	ldr	r5, [r4, #0]
 80064cc:	6961      	ldr	r1, [r4, #20]
 80064ce:	1d18      	adds	r0, r3, #4
 80064d0:	6030      	str	r0, [r6, #0]
 80064d2:	062e      	lsls	r6, r5, #24
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	d501      	bpl.n	80064dc <_printf_i+0x1c0>
 80064d8:	6019      	str	r1, [r3, #0]
 80064da:	e002      	b.n	80064e2 <_printf_i+0x1c6>
 80064dc:	0668      	lsls	r0, r5, #25
 80064de:	d5fb      	bpl.n	80064d8 <_printf_i+0x1bc>
 80064e0:	8019      	strh	r1, [r3, #0]
 80064e2:	2300      	movs	r3, #0
 80064e4:	6123      	str	r3, [r4, #16]
 80064e6:	4616      	mov	r6, r2
 80064e8:	e7bc      	b.n	8006464 <_printf_i+0x148>
 80064ea:	6833      	ldr	r3, [r6, #0]
 80064ec:	1d1a      	adds	r2, r3, #4
 80064ee:	6032      	str	r2, [r6, #0]
 80064f0:	681e      	ldr	r6, [r3, #0]
 80064f2:	6862      	ldr	r2, [r4, #4]
 80064f4:	2100      	movs	r1, #0
 80064f6:	4630      	mov	r0, r6
 80064f8:	f7f9 fe8a 	bl	8000210 <memchr>
 80064fc:	b108      	cbz	r0, 8006502 <_printf_i+0x1e6>
 80064fe:	1b80      	subs	r0, r0, r6
 8006500:	6060      	str	r0, [r4, #4]
 8006502:	6863      	ldr	r3, [r4, #4]
 8006504:	6123      	str	r3, [r4, #16]
 8006506:	2300      	movs	r3, #0
 8006508:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800650c:	e7aa      	b.n	8006464 <_printf_i+0x148>
 800650e:	6923      	ldr	r3, [r4, #16]
 8006510:	4632      	mov	r2, r6
 8006512:	4649      	mov	r1, r9
 8006514:	4640      	mov	r0, r8
 8006516:	47d0      	blx	sl
 8006518:	3001      	adds	r0, #1
 800651a:	d0ad      	beq.n	8006478 <_printf_i+0x15c>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	079b      	lsls	r3, r3, #30
 8006520:	d413      	bmi.n	800654a <_printf_i+0x22e>
 8006522:	68e0      	ldr	r0, [r4, #12]
 8006524:	9b03      	ldr	r3, [sp, #12]
 8006526:	4298      	cmp	r0, r3
 8006528:	bfb8      	it	lt
 800652a:	4618      	movlt	r0, r3
 800652c:	e7a6      	b.n	800647c <_printf_i+0x160>
 800652e:	2301      	movs	r3, #1
 8006530:	4632      	mov	r2, r6
 8006532:	4649      	mov	r1, r9
 8006534:	4640      	mov	r0, r8
 8006536:	47d0      	blx	sl
 8006538:	3001      	adds	r0, #1
 800653a:	d09d      	beq.n	8006478 <_printf_i+0x15c>
 800653c:	3501      	adds	r5, #1
 800653e:	68e3      	ldr	r3, [r4, #12]
 8006540:	9903      	ldr	r1, [sp, #12]
 8006542:	1a5b      	subs	r3, r3, r1
 8006544:	42ab      	cmp	r3, r5
 8006546:	dcf2      	bgt.n	800652e <_printf_i+0x212>
 8006548:	e7eb      	b.n	8006522 <_printf_i+0x206>
 800654a:	2500      	movs	r5, #0
 800654c:	f104 0619 	add.w	r6, r4, #25
 8006550:	e7f5      	b.n	800653e <_printf_i+0x222>
 8006552:	bf00      	nop
 8006554:	08008982 	.word	0x08008982
 8006558:	08008993 	.word	0x08008993

0800655c <std>:
 800655c:	2300      	movs	r3, #0
 800655e:	b510      	push	{r4, lr}
 8006560:	4604      	mov	r4, r0
 8006562:	e9c0 3300 	strd	r3, r3, [r0]
 8006566:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800656a:	6083      	str	r3, [r0, #8]
 800656c:	8181      	strh	r1, [r0, #12]
 800656e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006570:	81c2      	strh	r2, [r0, #14]
 8006572:	6183      	str	r3, [r0, #24]
 8006574:	4619      	mov	r1, r3
 8006576:	2208      	movs	r2, #8
 8006578:	305c      	adds	r0, #92	@ 0x5c
 800657a:	f000 f914 	bl	80067a6 <memset>
 800657e:	4b0d      	ldr	r3, [pc, #52]	@ (80065b4 <std+0x58>)
 8006580:	6263      	str	r3, [r4, #36]	@ 0x24
 8006582:	4b0d      	ldr	r3, [pc, #52]	@ (80065b8 <std+0x5c>)
 8006584:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006586:	4b0d      	ldr	r3, [pc, #52]	@ (80065bc <std+0x60>)
 8006588:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800658a:	4b0d      	ldr	r3, [pc, #52]	@ (80065c0 <std+0x64>)
 800658c:	6323      	str	r3, [r4, #48]	@ 0x30
 800658e:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <std+0x68>)
 8006590:	6224      	str	r4, [r4, #32]
 8006592:	429c      	cmp	r4, r3
 8006594:	d006      	beq.n	80065a4 <std+0x48>
 8006596:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800659a:	4294      	cmp	r4, r2
 800659c:	d002      	beq.n	80065a4 <std+0x48>
 800659e:	33d0      	adds	r3, #208	@ 0xd0
 80065a0:	429c      	cmp	r4, r3
 80065a2:	d105      	bne.n	80065b0 <std+0x54>
 80065a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065ac:	f000 b978 	b.w	80068a0 <__retarget_lock_init_recursive>
 80065b0:	bd10      	pop	{r4, pc}
 80065b2:	bf00      	nop
 80065b4:	08006721 	.word	0x08006721
 80065b8:	08006743 	.word	0x08006743
 80065bc:	0800677b 	.word	0x0800677b
 80065c0:	0800679f 	.word	0x0800679f
 80065c4:	20000888 	.word	0x20000888

080065c8 <stdio_exit_handler>:
 80065c8:	4a02      	ldr	r2, [pc, #8]	@ (80065d4 <stdio_exit_handler+0xc>)
 80065ca:	4903      	ldr	r1, [pc, #12]	@ (80065d8 <stdio_exit_handler+0x10>)
 80065cc:	4803      	ldr	r0, [pc, #12]	@ (80065dc <stdio_exit_handler+0x14>)
 80065ce:	f000 b869 	b.w	80066a4 <_fwalk_sglue>
 80065d2:	bf00      	nop
 80065d4:	2000000c 	.word	0x2000000c
 80065d8:	080081fd 	.word	0x080081fd
 80065dc:	2000001c 	.word	0x2000001c

080065e0 <cleanup_stdio>:
 80065e0:	6841      	ldr	r1, [r0, #4]
 80065e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006614 <cleanup_stdio+0x34>)
 80065e4:	4299      	cmp	r1, r3
 80065e6:	b510      	push	{r4, lr}
 80065e8:	4604      	mov	r4, r0
 80065ea:	d001      	beq.n	80065f0 <cleanup_stdio+0x10>
 80065ec:	f001 fe06 	bl	80081fc <_fflush_r>
 80065f0:	68a1      	ldr	r1, [r4, #8]
 80065f2:	4b09      	ldr	r3, [pc, #36]	@ (8006618 <cleanup_stdio+0x38>)
 80065f4:	4299      	cmp	r1, r3
 80065f6:	d002      	beq.n	80065fe <cleanup_stdio+0x1e>
 80065f8:	4620      	mov	r0, r4
 80065fa:	f001 fdff 	bl	80081fc <_fflush_r>
 80065fe:	68e1      	ldr	r1, [r4, #12]
 8006600:	4b06      	ldr	r3, [pc, #24]	@ (800661c <cleanup_stdio+0x3c>)
 8006602:	4299      	cmp	r1, r3
 8006604:	d004      	beq.n	8006610 <cleanup_stdio+0x30>
 8006606:	4620      	mov	r0, r4
 8006608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800660c:	f001 bdf6 	b.w	80081fc <_fflush_r>
 8006610:	bd10      	pop	{r4, pc}
 8006612:	bf00      	nop
 8006614:	20000888 	.word	0x20000888
 8006618:	200008f0 	.word	0x200008f0
 800661c:	20000958 	.word	0x20000958

08006620 <global_stdio_init.part.0>:
 8006620:	b510      	push	{r4, lr}
 8006622:	4b0b      	ldr	r3, [pc, #44]	@ (8006650 <global_stdio_init.part.0+0x30>)
 8006624:	4c0b      	ldr	r4, [pc, #44]	@ (8006654 <global_stdio_init.part.0+0x34>)
 8006626:	4a0c      	ldr	r2, [pc, #48]	@ (8006658 <global_stdio_init.part.0+0x38>)
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	4620      	mov	r0, r4
 800662c:	2200      	movs	r2, #0
 800662e:	2104      	movs	r1, #4
 8006630:	f7ff ff94 	bl	800655c <std>
 8006634:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006638:	2201      	movs	r2, #1
 800663a:	2109      	movs	r1, #9
 800663c:	f7ff ff8e 	bl	800655c <std>
 8006640:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006644:	2202      	movs	r2, #2
 8006646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800664a:	2112      	movs	r1, #18
 800664c:	f7ff bf86 	b.w	800655c <std>
 8006650:	200009c0 	.word	0x200009c0
 8006654:	20000888 	.word	0x20000888
 8006658:	080065c9 	.word	0x080065c9

0800665c <__sfp_lock_acquire>:
 800665c:	4801      	ldr	r0, [pc, #4]	@ (8006664 <__sfp_lock_acquire+0x8>)
 800665e:	f000 b920 	b.w	80068a2 <__retarget_lock_acquire_recursive>
 8006662:	bf00      	nop
 8006664:	200009c9 	.word	0x200009c9

08006668 <__sfp_lock_release>:
 8006668:	4801      	ldr	r0, [pc, #4]	@ (8006670 <__sfp_lock_release+0x8>)
 800666a:	f000 b91b 	b.w	80068a4 <__retarget_lock_release_recursive>
 800666e:	bf00      	nop
 8006670:	200009c9 	.word	0x200009c9

08006674 <__sinit>:
 8006674:	b510      	push	{r4, lr}
 8006676:	4604      	mov	r4, r0
 8006678:	f7ff fff0 	bl	800665c <__sfp_lock_acquire>
 800667c:	6a23      	ldr	r3, [r4, #32]
 800667e:	b11b      	cbz	r3, 8006688 <__sinit+0x14>
 8006680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006684:	f7ff bff0 	b.w	8006668 <__sfp_lock_release>
 8006688:	4b04      	ldr	r3, [pc, #16]	@ (800669c <__sinit+0x28>)
 800668a:	6223      	str	r3, [r4, #32]
 800668c:	4b04      	ldr	r3, [pc, #16]	@ (80066a0 <__sinit+0x2c>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1f5      	bne.n	8006680 <__sinit+0xc>
 8006694:	f7ff ffc4 	bl	8006620 <global_stdio_init.part.0>
 8006698:	e7f2      	b.n	8006680 <__sinit+0xc>
 800669a:	bf00      	nop
 800669c:	080065e1 	.word	0x080065e1
 80066a0:	200009c0 	.word	0x200009c0

080066a4 <_fwalk_sglue>:
 80066a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066a8:	4607      	mov	r7, r0
 80066aa:	4688      	mov	r8, r1
 80066ac:	4614      	mov	r4, r2
 80066ae:	2600      	movs	r6, #0
 80066b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066b4:	f1b9 0901 	subs.w	r9, r9, #1
 80066b8:	d505      	bpl.n	80066c6 <_fwalk_sglue+0x22>
 80066ba:	6824      	ldr	r4, [r4, #0]
 80066bc:	2c00      	cmp	r4, #0
 80066be:	d1f7      	bne.n	80066b0 <_fwalk_sglue+0xc>
 80066c0:	4630      	mov	r0, r6
 80066c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066c6:	89ab      	ldrh	r3, [r5, #12]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d907      	bls.n	80066dc <_fwalk_sglue+0x38>
 80066cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066d0:	3301      	adds	r3, #1
 80066d2:	d003      	beq.n	80066dc <_fwalk_sglue+0x38>
 80066d4:	4629      	mov	r1, r5
 80066d6:	4638      	mov	r0, r7
 80066d8:	47c0      	blx	r8
 80066da:	4306      	orrs	r6, r0
 80066dc:	3568      	adds	r5, #104	@ 0x68
 80066de:	e7e9      	b.n	80066b4 <_fwalk_sglue+0x10>

080066e0 <siprintf>:
 80066e0:	b40e      	push	{r1, r2, r3}
 80066e2:	b500      	push	{lr}
 80066e4:	b09c      	sub	sp, #112	@ 0x70
 80066e6:	ab1d      	add	r3, sp, #116	@ 0x74
 80066e8:	9002      	str	r0, [sp, #8]
 80066ea:	9006      	str	r0, [sp, #24]
 80066ec:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066f0:	4809      	ldr	r0, [pc, #36]	@ (8006718 <siprintf+0x38>)
 80066f2:	9107      	str	r1, [sp, #28]
 80066f4:	9104      	str	r1, [sp, #16]
 80066f6:	4909      	ldr	r1, [pc, #36]	@ (800671c <siprintf+0x3c>)
 80066f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80066fc:	9105      	str	r1, [sp, #20]
 80066fe:	6800      	ldr	r0, [r0, #0]
 8006700:	9301      	str	r3, [sp, #4]
 8006702:	a902      	add	r1, sp, #8
 8006704:	f001 fbfa 	bl	8007efc <_svfiprintf_r>
 8006708:	9b02      	ldr	r3, [sp, #8]
 800670a:	2200      	movs	r2, #0
 800670c:	701a      	strb	r2, [r3, #0]
 800670e:	b01c      	add	sp, #112	@ 0x70
 8006710:	f85d eb04 	ldr.w	lr, [sp], #4
 8006714:	b003      	add	sp, #12
 8006716:	4770      	bx	lr
 8006718:	20000018 	.word	0x20000018
 800671c:	ffff0208 	.word	0xffff0208

08006720 <__sread>:
 8006720:	b510      	push	{r4, lr}
 8006722:	460c      	mov	r4, r1
 8006724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006728:	f000 f86c 	bl	8006804 <_read_r>
 800672c:	2800      	cmp	r0, #0
 800672e:	bfab      	itete	ge
 8006730:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006732:	89a3      	ldrhlt	r3, [r4, #12]
 8006734:	181b      	addge	r3, r3, r0
 8006736:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800673a:	bfac      	ite	ge
 800673c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800673e:	81a3      	strhlt	r3, [r4, #12]
 8006740:	bd10      	pop	{r4, pc}

08006742 <__swrite>:
 8006742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006746:	461f      	mov	r7, r3
 8006748:	898b      	ldrh	r3, [r1, #12]
 800674a:	05db      	lsls	r3, r3, #23
 800674c:	4605      	mov	r5, r0
 800674e:	460c      	mov	r4, r1
 8006750:	4616      	mov	r6, r2
 8006752:	d505      	bpl.n	8006760 <__swrite+0x1e>
 8006754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006758:	2302      	movs	r3, #2
 800675a:	2200      	movs	r2, #0
 800675c:	f000 f840 	bl	80067e0 <_lseek_r>
 8006760:	89a3      	ldrh	r3, [r4, #12]
 8006762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006766:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800676a:	81a3      	strh	r3, [r4, #12]
 800676c:	4632      	mov	r2, r6
 800676e:	463b      	mov	r3, r7
 8006770:	4628      	mov	r0, r5
 8006772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006776:	f000 b857 	b.w	8006828 <_write_r>

0800677a <__sseek>:
 800677a:	b510      	push	{r4, lr}
 800677c:	460c      	mov	r4, r1
 800677e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006782:	f000 f82d 	bl	80067e0 <_lseek_r>
 8006786:	1c43      	adds	r3, r0, #1
 8006788:	89a3      	ldrh	r3, [r4, #12]
 800678a:	bf15      	itete	ne
 800678c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800678e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006792:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006796:	81a3      	strheq	r3, [r4, #12]
 8006798:	bf18      	it	ne
 800679a:	81a3      	strhne	r3, [r4, #12]
 800679c:	bd10      	pop	{r4, pc}

0800679e <__sclose>:
 800679e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067a2:	f000 b80d 	b.w	80067c0 <_close_r>

080067a6 <memset>:
 80067a6:	4402      	add	r2, r0
 80067a8:	4603      	mov	r3, r0
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d100      	bne.n	80067b0 <memset+0xa>
 80067ae:	4770      	bx	lr
 80067b0:	f803 1b01 	strb.w	r1, [r3], #1
 80067b4:	e7f9      	b.n	80067aa <memset+0x4>
	...

080067b8 <_localeconv_r>:
 80067b8:	4800      	ldr	r0, [pc, #0]	@ (80067bc <_localeconv_r+0x4>)
 80067ba:	4770      	bx	lr
 80067bc:	20000158 	.word	0x20000158

080067c0 <_close_r>:
 80067c0:	b538      	push	{r3, r4, r5, lr}
 80067c2:	4d06      	ldr	r5, [pc, #24]	@ (80067dc <_close_r+0x1c>)
 80067c4:	2300      	movs	r3, #0
 80067c6:	4604      	mov	r4, r0
 80067c8:	4608      	mov	r0, r1
 80067ca:	602b      	str	r3, [r5, #0]
 80067cc:	f7fb f97c 	bl	8001ac8 <_close>
 80067d0:	1c43      	adds	r3, r0, #1
 80067d2:	d102      	bne.n	80067da <_close_r+0x1a>
 80067d4:	682b      	ldr	r3, [r5, #0]
 80067d6:	b103      	cbz	r3, 80067da <_close_r+0x1a>
 80067d8:	6023      	str	r3, [r4, #0]
 80067da:	bd38      	pop	{r3, r4, r5, pc}
 80067dc:	200009c4 	.word	0x200009c4

080067e0 <_lseek_r>:
 80067e0:	b538      	push	{r3, r4, r5, lr}
 80067e2:	4d07      	ldr	r5, [pc, #28]	@ (8006800 <_lseek_r+0x20>)
 80067e4:	4604      	mov	r4, r0
 80067e6:	4608      	mov	r0, r1
 80067e8:	4611      	mov	r1, r2
 80067ea:	2200      	movs	r2, #0
 80067ec:	602a      	str	r2, [r5, #0]
 80067ee:	461a      	mov	r2, r3
 80067f0:	f7fb f991 	bl	8001b16 <_lseek>
 80067f4:	1c43      	adds	r3, r0, #1
 80067f6:	d102      	bne.n	80067fe <_lseek_r+0x1e>
 80067f8:	682b      	ldr	r3, [r5, #0]
 80067fa:	b103      	cbz	r3, 80067fe <_lseek_r+0x1e>
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	bd38      	pop	{r3, r4, r5, pc}
 8006800:	200009c4 	.word	0x200009c4

08006804 <_read_r>:
 8006804:	b538      	push	{r3, r4, r5, lr}
 8006806:	4d07      	ldr	r5, [pc, #28]	@ (8006824 <_read_r+0x20>)
 8006808:	4604      	mov	r4, r0
 800680a:	4608      	mov	r0, r1
 800680c:	4611      	mov	r1, r2
 800680e:	2200      	movs	r2, #0
 8006810:	602a      	str	r2, [r5, #0]
 8006812:	461a      	mov	r2, r3
 8006814:	f7fb f91f 	bl	8001a56 <_read>
 8006818:	1c43      	adds	r3, r0, #1
 800681a:	d102      	bne.n	8006822 <_read_r+0x1e>
 800681c:	682b      	ldr	r3, [r5, #0]
 800681e:	b103      	cbz	r3, 8006822 <_read_r+0x1e>
 8006820:	6023      	str	r3, [r4, #0]
 8006822:	bd38      	pop	{r3, r4, r5, pc}
 8006824:	200009c4 	.word	0x200009c4

08006828 <_write_r>:
 8006828:	b538      	push	{r3, r4, r5, lr}
 800682a:	4d07      	ldr	r5, [pc, #28]	@ (8006848 <_write_r+0x20>)
 800682c:	4604      	mov	r4, r0
 800682e:	4608      	mov	r0, r1
 8006830:	4611      	mov	r1, r2
 8006832:	2200      	movs	r2, #0
 8006834:	602a      	str	r2, [r5, #0]
 8006836:	461a      	mov	r2, r3
 8006838:	f7fb f92a 	bl	8001a90 <_write>
 800683c:	1c43      	adds	r3, r0, #1
 800683e:	d102      	bne.n	8006846 <_write_r+0x1e>
 8006840:	682b      	ldr	r3, [r5, #0]
 8006842:	b103      	cbz	r3, 8006846 <_write_r+0x1e>
 8006844:	6023      	str	r3, [r4, #0]
 8006846:	bd38      	pop	{r3, r4, r5, pc}
 8006848:	200009c4 	.word	0x200009c4

0800684c <__errno>:
 800684c:	4b01      	ldr	r3, [pc, #4]	@ (8006854 <__errno+0x8>)
 800684e:	6818      	ldr	r0, [r3, #0]
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	20000018 	.word	0x20000018

08006858 <__libc_init_array>:
 8006858:	b570      	push	{r4, r5, r6, lr}
 800685a:	4d0d      	ldr	r5, [pc, #52]	@ (8006890 <__libc_init_array+0x38>)
 800685c:	4c0d      	ldr	r4, [pc, #52]	@ (8006894 <__libc_init_array+0x3c>)
 800685e:	1b64      	subs	r4, r4, r5
 8006860:	10a4      	asrs	r4, r4, #2
 8006862:	2600      	movs	r6, #0
 8006864:	42a6      	cmp	r6, r4
 8006866:	d109      	bne.n	800687c <__libc_init_array+0x24>
 8006868:	4d0b      	ldr	r5, [pc, #44]	@ (8006898 <__libc_init_array+0x40>)
 800686a:	4c0c      	ldr	r4, [pc, #48]	@ (800689c <__libc_init_array+0x44>)
 800686c:	f002 f864 	bl	8008938 <_init>
 8006870:	1b64      	subs	r4, r4, r5
 8006872:	10a4      	asrs	r4, r4, #2
 8006874:	2600      	movs	r6, #0
 8006876:	42a6      	cmp	r6, r4
 8006878:	d105      	bne.n	8006886 <__libc_init_array+0x2e>
 800687a:	bd70      	pop	{r4, r5, r6, pc}
 800687c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006880:	4798      	blx	r3
 8006882:	3601      	adds	r6, #1
 8006884:	e7ee      	b.n	8006864 <__libc_init_array+0xc>
 8006886:	f855 3b04 	ldr.w	r3, [r5], #4
 800688a:	4798      	blx	r3
 800688c:	3601      	adds	r6, #1
 800688e:	e7f2      	b.n	8006876 <__libc_init_array+0x1e>
 8006890:	08008ce8 	.word	0x08008ce8
 8006894:	08008ce8 	.word	0x08008ce8
 8006898:	08008ce8 	.word	0x08008ce8
 800689c:	08008cec 	.word	0x08008cec

080068a0 <__retarget_lock_init_recursive>:
 80068a0:	4770      	bx	lr

080068a2 <__retarget_lock_acquire_recursive>:
 80068a2:	4770      	bx	lr

080068a4 <__retarget_lock_release_recursive>:
 80068a4:	4770      	bx	lr

080068a6 <quorem>:
 80068a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068aa:	6903      	ldr	r3, [r0, #16]
 80068ac:	690c      	ldr	r4, [r1, #16]
 80068ae:	42a3      	cmp	r3, r4
 80068b0:	4607      	mov	r7, r0
 80068b2:	db7e      	blt.n	80069b2 <quorem+0x10c>
 80068b4:	3c01      	subs	r4, #1
 80068b6:	f101 0814 	add.w	r8, r1, #20
 80068ba:	00a3      	lsls	r3, r4, #2
 80068bc:	f100 0514 	add.w	r5, r0, #20
 80068c0:	9300      	str	r3, [sp, #0]
 80068c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068c6:	9301      	str	r3, [sp, #4]
 80068c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068d0:	3301      	adds	r3, #1
 80068d2:	429a      	cmp	r2, r3
 80068d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80068dc:	d32e      	bcc.n	800693c <quorem+0x96>
 80068de:	f04f 0a00 	mov.w	sl, #0
 80068e2:	46c4      	mov	ip, r8
 80068e4:	46ae      	mov	lr, r5
 80068e6:	46d3      	mov	fp, sl
 80068e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068ec:	b298      	uxth	r0, r3
 80068ee:	fb06 a000 	mla	r0, r6, r0, sl
 80068f2:	0c02      	lsrs	r2, r0, #16
 80068f4:	0c1b      	lsrs	r3, r3, #16
 80068f6:	fb06 2303 	mla	r3, r6, r3, r2
 80068fa:	f8de 2000 	ldr.w	r2, [lr]
 80068fe:	b280      	uxth	r0, r0
 8006900:	b292      	uxth	r2, r2
 8006902:	1a12      	subs	r2, r2, r0
 8006904:	445a      	add	r2, fp
 8006906:	f8de 0000 	ldr.w	r0, [lr]
 800690a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800690e:	b29b      	uxth	r3, r3
 8006910:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006914:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006918:	b292      	uxth	r2, r2
 800691a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800691e:	45e1      	cmp	r9, ip
 8006920:	f84e 2b04 	str.w	r2, [lr], #4
 8006924:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006928:	d2de      	bcs.n	80068e8 <quorem+0x42>
 800692a:	9b00      	ldr	r3, [sp, #0]
 800692c:	58eb      	ldr	r3, [r5, r3]
 800692e:	b92b      	cbnz	r3, 800693c <quorem+0x96>
 8006930:	9b01      	ldr	r3, [sp, #4]
 8006932:	3b04      	subs	r3, #4
 8006934:	429d      	cmp	r5, r3
 8006936:	461a      	mov	r2, r3
 8006938:	d32f      	bcc.n	800699a <quorem+0xf4>
 800693a:	613c      	str	r4, [r7, #16]
 800693c:	4638      	mov	r0, r7
 800693e:	f001 f979 	bl	8007c34 <__mcmp>
 8006942:	2800      	cmp	r0, #0
 8006944:	db25      	blt.n	8006992 <quorem+0xec>
 8006946:	4629      	mov	r1, r5
 8006948:	2000      	movs	r0, #0
 800694a:	f858 2b04 	ldr.w	r2, [r8], #4
 800694e:	f8d1 c000 	ldr.w	ip, [r1]
 8006952:	fa1f fe82 	uxth.w	lr, r2
 8006956:	fa1f f38c 	uxth.w	r3, ip
 800695a:	eba3 030e 	sub.w	r3, r3, lr
 800695e:	4403      	add	r3, r0
 8006960:	0c12      	lsrs	r2, r2, #16
 8006962:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006966:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800696a:	b29b      	uxth	r3, r3
 800696c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006970:	45c1      	cmp	r9, r8
 8006972:	f841 3b04 	str.w	r3, [r1], #4
 8006976:	ea4f 4022 	mov.w	r0, r2, asr #16
 800697a:	d2e6      	bcs.n	800694a <quorem+0xa4>
 800697c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006980:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006984:	b922      	cbnz	r2, 8006990 <quorem+0xea>
 8006986:	3b04      	subs	r3, #4
 8006988:	429d      	cmp	r5, r3
 800698a:	461a      	mov	r2, r3
 800698c:	d30b      	bcc.n	80069a6 <quorem+0x100>
 800698e:	613c      	str	r4, [r7, #16]
 8006990:	3601      	adds	r6, #1
 8006992:	4630      	mov	r0, r6
 8006994:	b003      	add	sp, #12
 8006996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800699a:	6812      	ldr	r2, [r2, #0]
 800699c:	3b04      	subs	r3, #4
 800699e:	2a00      	cmp	r2, #0
 80069a0:	d1cb      	bne.n	800693a <quorem+0x94>
 80069a2:	3c01      	subs	r4, #1
 80069a4:	e7c6      	b.n	8006934 <quorem+0x8e>
 80069a6:	6812      	ldr	r2, [r2, #0]
 80069a8:	3b04      	subs	r3, #4
 80069aa:	2a00      	cmp	r2, #0
 80069ac:	d1ef      	bne.n	800698e <quorem+0xe8>
 80069ae:	3c01      	subs	r4, #1
 80069b0:	e7ea      	b.n	8006988 <quorem+0xe2>
 80069b2:	2000      	movs	r0, #0
 80069b4:	e7ee      	b.n	8006994 <quorem+0xee>
	...

080069b8 <_dtoa_r>:
 80069b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069bc:	69c7      	ldr	r7, [r0, #28]
 80069be:	b099      	sub	sp, #100	@ 0x64
 80069c0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80069c4:	ec55 4b10 	vmov	r4, r5, d0
 80069c8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80069ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80069cc:	4683      	mov	fp, r0
 80069ce:	920e      	str	r2, [sp, #56]	@ 0x38
 80069d0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80069d2:	b97f      	cbnz	r7, 80069f4 <_dtoa_r+0x3c>
 80069d4:	2010      	movs	r0, #16
 80069d6:	f000 fdfd 	bl	80075d4 <malloc>
 80069da:	4602      	mov	r2, r0
 80069dc:	f8cb 001c 	str.w	r0, [fp, #28]
 80069e0:	b920      	cbnz	r0, 80069ec <_dtoa_r+0x34>
 80069e2:	4ba7      	ldr	r3, [pc, #668]	@ (8006c80 <_dtoa_r+0x2c8>)
 80069e4:	21ef      	movs	r1, #239	@ 0xef
 80069e6:	48a7      	ldr	r0, [pc, #668]	@ (8006c84 <_dtoa_r+0x2cc>)
 80069e8:	f001 fc68 	bl	80082bc <__assert_func>
 80069ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069f0:	6007      	str	r7, [r0, #0]
 80069f2:	60c7      	str	r7, [r0, #12]
 80069f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069f8:	6819      	ldr	r1, [r3, #0]
 80069fa:	b159      	cbz	r1, 8006a14 <_dtoa_r+0x5c>
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	604a      	str	r2, [r1, #4]
 8006a00:	2301      	movs	r3, #1
 8006a02:	4093      	lsls	r3, r2
 8006a04:	608b      	str	r3, [r1, #8]
 8006a06:	4658      	mov	r0, fp
 8006a08:	f000 feda 	bl	80077c0 <_Bfree>
 8006a0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a10:	2200      	movs	r2, #0
 8006a12:	601a      	str	r2, [r3, #0]
 8006a14:	1e2b      	subs	r3, r5, #0
 8006a16:	bfb9      	ittee	lt
 8006a18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a1c:	9303      	strlt	r3, [sp, #12]
 8006a1e:	2300      	movge	r3, #0
 8006a20:	6033      	strge	r3, [r6, #0]
 8006a22:	9f03      	ldr	r7, [sp, #12]
 8006a24:	4b98      	ldr	r3, [pc, #608]	@ (8006c88 <_dtoa_r+0x2d0>)
 8006a26:	bfbc      	itt	lt
 8006a28:	2201      	movlt	r2, #1
 8006a2a:	6032      	strlt	r2, [r6, #0]
 8006a2c:	43bb      	bics	r3, r7
 8006a2e:	d112      	bne.n	8006a56 <_dtoa_r+0x9e>
 8006a30:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006a32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a36:	6013      	str	r3, [r2, #0]
 8006a38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a3c:	4323      	orrs	r3, r4
 8006a3e:	f000 854d 	beq.w	80074dc <_dtoa_r+0xb24>
 8006a42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006a44:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006c9c <_dtoa_r+0x2e4>
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	f000 854f 	beq.w	80074ec <_dtoa_r+0xb34>
 8006a4e:	f10a 0303 	add.w	r3, sl, #3
 8006a52:	f000 bd49 	b.w	80074e8 <_dtoa_r+0xb30>
 8006a56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	ec51 0b17 	vmov	r0, r1, d7
 8006a60:	2300      	movs	r3, #0
 8006a62:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006a66:	f7fa f84f 	bl	8000b08 <__aeabi_dcmpeq>
 8006a6a:	4680      	mov	r8, r0
 8006a6c:	b158      	cbz	r0, 8006a86 <_dtoa_r+0xce>
 8006a6e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006a70:	2301      	movs	r3, #1
 8006a72:	6013      	str	r3, [r2, #0]
 8006a74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006a76:	b113      	cbz	r3, 8006a7e <_dtoa_r+0xc6>
 8006a78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006a7a:	4b84      	ldr	r3, [pc, #528]	@ (8006c8c <_dtoa_r+0x2d4>)
 8006a7c:	6013      	str	r3, [r2, #0]
 8006a7e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006ca0 <_dtoa_r+0x2e8>
 8006a82:	f000 bd33 	b.w	80074ec <_dtoa_r+0xb34>
 8006a86:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006a8a:	aa16      	add	r2, sp, #88	@ 0x58
 8006a8c:	a917      	add	r1, sp, #92	@ 0x5c
 8006a8e:	4658      	mov	r0, fp
 8006a90:	f001 f980 	bl	8007d94 <__d2b>
 8006a94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006a98:	4681      	mov	r9, r0
 8006a9a:	2e00      	cmp	r6, #0
 8006a9c:	d077      	beq.n	8006b8e <_dtoa_r+0x1d6>
 8006a9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006aa0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aa8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006aac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ab0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006ab4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006ab8:	4619      	mov	r1, r3
 8006aba:	2200      	movs	r2, #0
 8006abc:	4b74      	ldr	r3, [pc, #464]	@ (8006c90 <_dtoa_r+0x2d8>)
 8006abe:	f7f9 fc03 	bl	80002c8 <__aeabi_dsub>
 8006ac2:	a369      	add	r3, pc, #420	@ (adr r3, 8006c68 <_dtoa_r+0x2b0>)
 8006ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac8:	f7f9 fdb6 	bl	8000638 <__aeabi_dmul>
 8006acc:	a368      	add	r3, pc, #416	@ (adr r3, 8006c70 <_dtoa_r+0x2b8>)
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	f7f9 fbfb 	bl	80002cc <__adddf3>
 8006ad6:	4604      	mov	r4, r0
 8006ad8:	4630      	mov	r0, r6
 8006ada:	460d      	mov	r5, r1
 8006adc:	f7f9 fd42 	bl	8000564 <__aeabi_i2d>
 8006ae0:	a365      	add	r3, pc, #404	@ (adr r3, 8006c78 <_dtoa_r+0x2c0>)
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f7f9 fda7 	bl	8000638 <__aeabi_dmul>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4620      	mov	r0, r4
 8006af0:	4629      	mov	r1, r5
 8006af2:	f7f9 fbeb 	bl	80002cc <__adddf3>
 8006af6:	4604      	mov	r4, r0
 8006af8:	460d      	mov	r5, r1
 8006afa:	f7fa f84d 	bl	8000b98 <__aeabi_d2iz>
 8006afe:	2200      	movs	r2, #0
 8006b00:	4607      	mov	r7, r0
 8006b02:	2300      	movs	r3, #0
 8006b04:	4620      	mov	r0, r4
 8006b06:	4629      	mov	r1, r5
 8006b08:	f7fa f808 	bl	8000b1c <__aeabi_dcmplt>
 8006b0c:	b140      	cbz	r0, 8006b20 <_dtoa_r+0x168>
 8006b0e:	4638      	mov	r0, r7
 8006b10:	f7f9 fd28 	bl	8000564 <__aeabi_i2d>
 8006b14:	4622      	mov	r2, r4
 8006b16:	462b      	mov	r3, r5
 8006b18:	f7f9 fff6 	bl	8000b08 <__aeabi_dcmpeq>
 8006b1c:	b900      	cbnz	r0, 8006b20 <_dtoa_r+0x168>
 8006b1e:	3f01      	subs	r7, #1
 8006b20:	2f16      	cmp	r7, #22
 8006b22:	d851      	bhi.n	8006bc8 <_dtoa_r+0x210>
 8006b24:	4b5b      	ldr	r3, [pc, #364]	@ (8006c94 <_dtoa_r+0x2dc>)
 8006b26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b32:	f7f9 fff3 	bl	8000b1c <__aeabi_dcmplt>
 8006b36:	2800      	cmp	r0, #0
 8006b38:	d048      	beq.n	8006bcc <_dtoa_r+0x214>
 8006b3a:	3f01      	subs	r7, #1
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006b40:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006b42:	1b9b      	subs	r3, r3, r6
 8006b44:	1e5a      	subs	r2, r3, #1
 8006b46:	bf44      	itt	mi
 8006b48:	f1c3 0801 	rsbmi	r8, r3, #1
 8006b4c:	2300      	movmi	r3, #0
 8006b4e:	9208      	str	r2, [sp, #32]
 8006b50:	bf54      	ite	pl
 8006b52:	f04f 0800 	movpl.w	r8, #0
 8006b56:	9308      	strmi	r3, [sp, #32]
 8006b58:	2f00      	cmp	r7, #0
 8006b5a:	db39      	blt.n	8006bd0 <_dtoa_r+0x218>
 8006b5c:	9b08      	ldr	r3, [sp, #32]
 8006b5e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006b60:	443b      	add	r3, r7
 8006b62:	9308      	str	r3, [sp, #32]
 8006b64:	2300      	movs	r3, #0
 8006b66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b6a:	2b09      	cmp	r3, #9
 8006b6c:	d864      	bhi.n	8006c38 <_dtoa_r+0x280>
 8006b6e:	2b05      	cmp	r3, #5
 8006b70:	bfc4      	itt	gt
 8006b72:	3b04      	subgt	r3, #4
 8006b74:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b78:	f1a3 0302 	sub.w	r3, r3, #2
 8006b7c:	bfcc      	ite	gt
 8006b7e:	2400      	movgt	r4, #0
 8006b80:	2401      	movle	r4, #1
 8006b82:	2b03      	cmp	r3, #3
 8006b84:	d863      	bhi.n	8006c4e <_dtoa_r+0x296>
 8006b86:	e8df f003 	tbb	[pc, r3]
 8006b8a:	372a      	.short	0x372a
 8006b8c:	5535      	.short	0x5535
 8006b8e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006b92:	441e      	add	r6, r3
 8006b94:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b98:	2b20      	cmp	r3, #32
 8006b9a:	bfc1      	itttt	gt
 8006b9c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006ba0:	409f      	lslgt	r7, r3
 8006ba2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006ba6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006baa:	bfd6      	itet	le
 8006bac:	f1c3 0320 	rsble	r3, r3, #32
 8006bb0:	ea47 0003 	orrgt.w	r0, r7, r3
 8006bb4:	fa04 f003 	lslle.w	r0, r4, r3
 8006bb8:	f7f9 fcc4 	bl	8000544 <__aeabi_ui2d>
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006bc2:	3e01      	subs	r6, #1
 8006bc4:	9214      	str	r2, [sp, #80]	@ 0x50
 8006bc6:	e777      	b.n	8006ab8 <_dtoa_r+0x100>
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e7b8      	b.n	8006b3e <_dtoa_r+0x186>
 8006bcc:	9012      	str	r0, [sp, #72]	@ 0x48
 8006bce:	e7b7      	b.n	8006b40 <_dtoa_r+0x188>
 8006bd0:	427b      	negs	r3, r7
 8006bd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	eba8 0807 	sub.w	r8, r8, r7
 8006bda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006bdc:	e7c4      	b.n	8006b68 <_dtoa_r+0x1b0>
 8006bde:	2300      	movs	r3, #0
 8006be0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006be2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	dc35      	bgt.n	8006c54 <_dtoa_r+0x29c>
 8006be8:	2301      	movs	r3, #1
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	9307      	str	r3, [sp, #28]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006bf2:	e00b      	b.n	8006c0c <_dtoa_r+0x254>
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e7f3      	b.n	8006be0 <_dtoa_r+0x228>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bfe:	18fb      	adds	r3, r7, r3
 8006c00:	9300      	str	r3, [sp, #0]
 8006c02:	3301      	adds	r3, #1
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	9307      	str	r3, [sp, #28]
 8006c08:	bfb8      	it	lt
 8006c0a:	2301      	movlt	r3, #1
 8006c0c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006c10:	2100      	movs	r1, #0
 8006c12:	2204      	movs	r2, #4
 8006c14:	f102 0514 	add.w	r5, r2, #20
 8006c18:	429d      	cmp	r5, r3
 8006c1a:	d91f      	bls.n	8006c5c <_dtoa_r+0x2a4>
 8006c1c:	6041      	str	r1, [r0, #4]
 8006c1e:	4658      	mov	r0, fp
 8006c20:	f000 fd8e 	bl	8007740 <_Balloc>
 8006c24:	4682      	mov	sl, r0
 8006c26:	2800      	cmp	r0, #0
 8006c28:	d13c      	bne.n	8006ca4 <_dtoa_r+0x2ec>
 8006c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8006c98 <_dtoa_r+0x2e0>)
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c32:	e6d8      	b.n	80069e6 <_dtoa_r+0x2e>
 8006c34:	2301      	movs	r3, #1
 8006c36:	e7e0      	b.n	8006bfa <_dtoa_r+0x242>
 8006c38:	2401      	movs	r4, #1
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c3e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c40:	f04f 33ff 	mov.w	r3, #4294967295
 8006c44:	9300      	str	r3, [sp, #0]
 8006c46:	9307      	str	r3, [sp, #28]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	2312      	movs	r3, #18
 8006c4c:	e7d0      	b.n	8006bf0 <_dtoa_r+0x238>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c52:	e7f5      	b.n	8006c40 <_dtoa_r+0x288>
 8006c54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c56:	9300      	str	r3, [sp, #0]
 8006c58:	9307      	str	r3, [sp, #28]
 8006c5a:	e7d7      	b.n	8006c0c <_dtoa_r+0x254>
 8006c5c:	3101      	adds	r1, #1
 8006c5e:	0052      	lsls	r2, r2, #1
 8006c60:	e7d8      	b.n	8006c14 <_dtoa_r+0x25c>
 8006c62:	bf00      	nop
 8006c64:	f3af 8000 	nop.w
 8006c68:	636f4361 	.word	0x636f4361
 8006c6c:	3fd287a7 	.word	0x3fd287a7
 8006c70:	8b60c8b3 	.word	0x8b60c8b3
 8006c74:	3fc68a28 	.word	0x3fc68a28
 8006c78:	509f79fb 	.word	0x509f79fb
 8006c7c:	3fd34413 	.word	0x3fd34413
 8006c80:	080089b1 	.word	0x080089b1
 8006c84:	080089c8 	.word	0x080089c8
 8006c88:	7ff00000 	.word	0x7ff00000
 8006c8c:	08008981 	.word	0x08008981
 8006c90:	3ff80000 	.word	0x3ff80000
 8006c94:	08008ac0 	.word	0x08008ac0
 8006c98:	08008a20 	.word	0x08008a20
 8006c9c:	080089ad 	.word	0x080089ad
 8006ca0:	08008980 	.word	0x08008980
 8006ca4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ca8:	6018      	str	r0, [r3, #0]
 8006caa:	9b07      	ldr	r3, [sp, #28]
 8006cac:	2b0e      	cmp	r3, #14
 8006cae:	f200 80a4 	bhi.w	8006dfa <_dtoa_r+0x442>
 8006cb2:	2c00      	cmp	r4, #0
 8006cb4:	f000 80a1 	beq.w	8006dfa <_dtoa_r+0x442>
 8006cb8:	2f00      	cmp	r7, #0
 8006cba:	dd33      	ble.n	8006d24 <_dtoa_r+0x36c>
 8006cbc:	4bad      	ldr	r3, [pc, #692]	@ (8006f74 <_dtoa_r+0x5bc>)
 8006cbe:	f007 020f 	and.w	r2, r7, #15
 8006cc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cc6:	ed93 7b00 	vldr	d7, [r3]
 8006cca:	05f8      	lsls	r0, r7, #23
 8006ccc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006cd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cd4:	d516      	bpl.n	8006d04 <_dtoa_r+0x34c>
 8006cd6:	4ba8      	ldr	r3, [pc, #672]	@ (8006f78 <_dtoa_r+0x5c0>)
 8006cd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ce0:	f7f9 fdd4 	bl	800088c <__aeabi_ddiv>
 8006ce4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ce8:	f004 040f 	and.w	r4, r4, #15
 8006cec:	2603      	movs	r6, #3
 8006cee:	4da2      	ldr	r5, [pc, #648]	@ (8006f78 <_dtoa_r+0x5c0>)
 8006cf0:	b954      	cbnz	r4, 8006d08 <_dtoa_r+0x350>
 8006cf2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cfa:	f7f9 fdc7 	bl	800088c <__aeabi_ddiv>
 8006cfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d02:	e028      	b.n	8006d56 <_dtoa_r+0x39e>
 8006d04:	2602      	movs	r6, #2
 8006d06:	e7f2      	b.n	8006cee <_dtoa_r+0x336>
 8006d08:	07e1      	lsls	r1, r4, #31
 8006d0a:	d508      	bpl.n	8006d1e <_dtoa_r+0x366>
 8006d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d14:	f7f9 fc90 	bl	8000638 <__aeabi_dmul>
 8006d18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d1c:	3601      	adds	r6, #1
 8006d1e:	1064      	asrs	r4, r4, #1
 8006d20:	3508      	adds	r5, #8
 8006d22:	e7e5      	b.n	8006cf0 <_dtoa_r+0x338>
 8006d24:	f000 80d2 	beq.w	8006ecc <_dtoa_r+0x514>
 8006d28:	427c      	negs	r4, r7
 8006d2a:	4b92      	ldr	r3, [pc, #584]	@ (8006f74 <_dtoa_r+0x5bc>)
 8006d2c:	4d92      	ldr	r5, [pc, #584]	@ (8006f78 <_dtoa_r+0x5c0>)
 8006d2e:	f004 020f 	and.w	r2, r4, #15
 8006d32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d3e:	f7f9 fc7b 	bl	8000638 <__aeabi_dmul>
 8006d42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d46:	1124      	asrs	r4, r4, #4
 8006d48:	2300      	movs	r3, #0
 8006d4a:	2602      	movs	r6, #2
 8006d4c:	2c00      	cmp	r4, #0
 8006d4e:	f040 80b2 	bne.w	8006eb6 <_dtoa_r+0x4fe>
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1d3      	bne.n	8006cfe <_dtoa_r+0x346>
 8006d56:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006d58:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f000 80b7 	beq.w	8006ed0 <_dtoa_r+0x518>
 8006d62:	4b86      	ldr	r3, [pc, #536]	@ (8006f7c <_dtoa_r+0x5c4>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	4620      	mov	r0, r4
 8006d68:	4629      	mov	r1, r5
 8006d6a:	f7f9 fed7 	bl	8000b1c <__aeabi_dcmplt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	f000 80ae 	beq.w	8006ed0 <_dtoa_r+0x518>
 8006d74:	9b07      	ldr	r3, [sp, #28]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	f000 80aa 	beq.w	8006ed0 <_dtoa_r+0x518>
 8006d7c:	9b00      	ldr	r3, [sp, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	dd37      	ble.n	8006df2 <_dtoa_r+0x43a>
 8006d82:	1e7b      	subs	r3, r7, #1
 8006d84:	9304      	str	r3, [sp, #16]
 8006d86:	4620      	mov	r0, r4
 8006d88:	4b7d      	ldr	r3, [pc, #500]	@ (8006f80 <_dtoa_r+0x5c8>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	4629      	mov	r1, r5
 8006d8e:	f7f9 fc53 	bl	8000638 <__aeabi_dmul>
 8006d92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d96:	9c00      	ldr	r4, [sp, #0]
 8006d98:	3601      	adds	r6, #1
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7f9 fbe2 	bl	8000564 <__aeabi_i2d>
 8006da0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006da4:	f7f9 fc48 	bl	8000638 <__aeabi_dmul>
 8006da8:	4b76      	ldr	r3, [pc, #472]	@ (8006f84 <_dtoa_r+0x5cc>)
 8006daa:	2200      	movs	r2, #0
 8006dac:	f7f9 fa8e 	bl	80002cc <__adddf3>
 8006db0:	4605      	mov	r5, r0
 8006db2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006db6:	2c00      	cmp	r4, #0
 8006db8:	f040 808d 	bne.w	8006ed6 <_dtoa_r+0x51e>
 8006dbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dc0:	4b71      	ldr	r3, [pc, #452]	@ (8006f88 <_dtoa_r+0x5d0>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f7f9 fa80 	bl	80002c8 <__aeabi_dsub>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	460b      	mov	r3, r1
 8006dcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dd0:	462a      	mov	r2, r5
 8006dd2:	4633      	mov	r3, r6
 8006dd4:	f7f9 fec0 	bl	8000b58 <__aeabi_dcmpgt>
 8006dd8:	2800      	cmp	r0, #0
 8006dda:	f040 828b 	bne.w	80072f4 <_dtoa_r+0x93c>
 8006dde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006de2:	462a      	mov	r2, r5
 8006de4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006de8:	f7f9 fe98 	bl	8000b1c <__aeabi_dcmplt>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	f040 8128 	bne.w	8007042 <_dtoa_r+0x68a>
 8006df2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006df6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006dfa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	f2c0 815a 	blt.w	80070b6 <_dtoa_r+0x6fe>
 8006e02:	2f0e      	cmp	r7, #14
 8006e04:	f300 8157 	bgt.w	80070b6 <_dtoa_r+0x6fe>
 8006e08:	4b5a      	ldr	r3, [pc, #360]	@ (8006f74 <_dtoa_r+0x5bc>)
 8006e0a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006e0e:	ed93 7b00 	vldr	d7, [r3]
 8006e12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	ed8d 7b00 	vstr	d7, [sp]
 8006e1a:	da03      	bge.n	8006e24 <_dtoa_r+0x46c>
 8006e1c:	9b07      	ldr	r3, [sp, #28]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	f340 8101 	ble.w	8007026 <_dtoa_r+0x66e>
 8006e24:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006e28:	4656      	mov	r6, sl
 8006e2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e2e:	4620      	mov	r0, r4
 8006e30:	4629      	mov	r1, r5
 8006e32:	f7f9 fd2b 	bl	800088c <__aeabi_ddiv>
 8006e36:	f7f9 feaf 	bl	8000b98 <__aeabi_d2iz>
 8006e3a:	4680      	mov	r8, r0
 8006e3c:	f7f9 fb92 	bl	8000564 <__aeabi_i2d>
 8006e40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e44:	f7f9 fbf8 	bl	8000638 <__aeabi_dmul>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	4620      	mov	r0, r4
 8006e4e:	4629      	mov	r1, r5
 8006e50:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e54:	f7f9 fa38 	bl	80002c8 <__aeabi_dsub>
 8006e58:	f806 4b01 	strb.w	r4, [r6], #1
 8006e5c:	9d07      	ldr	r5, [sp, #28]
 8006e5e:	eba6 040a 	sub.w	r4, r6, sl
 8006e62:	42a5      	cmp	r5, r4
 8006e64:	4602      	mov	r2, r0
 8006e66:	460b      	mov	r3, r1
 8006e68:	f040 8117 	bne.w	800709a <_dtoa_r+0x6e2>
 8006e6c:	f7f9 fa2e 	bl	80002cc <__adddf3>
 8006e70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e74:	4604      	mov	r4, r0
 8006e76:	460d      	mov	r5, r1
 8006e78:	f7f9 fe6e 	bl	8000b58 <__aeabi_dcmpgt>
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	f040 80f9 	bne.w	8007074 <_dtoa_r+0x6bc>
 8006e82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e86:	4620      	mov	r0, r4
 8006e88:	4629      	mov	r1, r5
 8006e8a:	f7f9 fe3d 	bl	8000b08 <__aeabi_dcmpeq>
 8006e8e:	b118      	cbz	r0, 8006e98 <_dtoa_r+0x4e0>
 8006e90:	f018 0f01 	tst.w	r8, #1
 8006e94:	f040 80ee 	bne.w	8007074 <_dtoa_r+0x6bc>
 8006e98:	4649      	mov	r1, r9
 8006e9a:	4658      	mov	r0, fp
 8006e9c:	f000 fc90 	bl	80077c0 <_Bfree>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	7033      	strb	r3, [r6, #0]
 8006ea4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ea6:	3701      	adds	r7, #1
 8006ea8:	601f      	str	r7, [r3, #0]
 8006eaa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f000 831d 	beq.w	80074ec <_dtoa_r+0xb34>
 8006eb2:	601e      	str	r6, [r3, #0]
 8006eb4:	e31a      	b.n	80074ec <_dtoa_r+0xb34>
 8006eb6:	07e2      	lsls	r2, r4, #31
 8006eb8:	d505      	bpl.n	8006ec6 <_dtoa_r+0x50e>
 8006eba:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ebe:	f7f9 fbbb 	bl	8000638 <__aeabi_dmul>
 8006ec2:	3601      	adds	r6, #1
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	1064      	asrs	r4, r4, #1
 8006ec8:	3508      	adds	r5, #8
 8006eca:	e73f      	b.n	8006d4c <_dtoa_r+0x394>
 8006ecc:	2602      	movs	r6, #2
 8006ece:	e742      	b.n	8006d56 <_dtoa_r+0x39e>
 8006ed0:	9c07      	ldr	r4, [sp, #28]
 8006ed2:	9704      	str	r7, [sp, #16]
 8006ed4:	e761      	b.n	8006d9a <_dtoa_r+0x3e2>
 8006ed6:	4b27      	ldr	r3, [pc, #156]	@ (8006f74 <_dtoa_r+0x5bc>)
 8006ed8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006eda:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ede:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006ee2:	4454      	add	r4, sl
 8006ee4:	2900      	cmp	r1, #0
 8006ee6:	d053      	beq.n	8006f90 <_dtoa_r+0x5d8>
 8006ee8:	4928      	ldr	r1, [pc, #160]	@ (8006f8c <_dtoa_r+0x5d4>)
 8006eea:	2000      	movs	r0, #0
 8006eec:	f7f9 fcce 	bl	800088c <__aeabi_ddiv>
 8006ef0:	4633      	mov	r3, r6
 8006ef2:	462a      	mov	r2, r5
 8006ef4:	f7f9 f9e8 	bl	80002c8 <__aeabi_dsub>
 8006ef8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006efc:	4656      	mov	r6, sl
 8006efe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f02:	f7f9 fe49 	bl	8000b98 <__aeabi_d2iz>
 8006f06:	4605      	mov	r5, r0
 8006f08:	f7f9 fb2c 	bl	8000564 <__aeabi_i2d>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f14:	f7f9 f9d8 	bl	80002c8 <__aeabi_dsub>
 8006f18:	3530      	adds	r5, #48	@ 0x30
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	460b      	mov	r3, r1
 8006f1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f22:	f806 5b01 	strb.w	r5, [r6], #1
 8006f26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f2a:	f7f9 fdf7 	bl	8000b1c <__aeabi_dcmplt>
 8006f2e:	2800      	cmp	r0, #0
 8006f30:	d171      	bne.n	8007016 <_dtoa_r+0x65e>
 8006f32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f36:	4911      	ldr	r1, [pc, #68]	@ (8006f7c <_dtoa_r+0x5c4>)
 8006f38:	2000      	movs	r0, #0
 8006f3a:	f7f9 f9c5 	bl	80002c8 <__aeabi_dsub>
 8006f3e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f42:	f7f9 fdeb 	bl	8000b1c <__aeabi_dcmplt>
 8006f46:	2800      	cmp	r0, #0
 8006f48:	f040 8095 	bne.w	8007076 <_dtoa_r+0x6be>
 8006f4c:	42a6      	cmp	r6, r4
 8006f4e:	f43f af50 	beq.w	8006df2 <_dtoa_r+0x43a>
 8006f52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f56:	4b0a      	ldr	r3, [pc, #40]	@ (8006f80 <_dtoa_r+0x5c8>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f7f9 fb6d 	bl	8000638 <__aeabi_dmul>
 8006f5e:	4b08      	ldr	r3, [pc, #32]	@ (8006f80 <_dtoa_r+0x5c8>)
 8006f60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f64:	2200      	movs	r2, #0
 8006f66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f6a:	f7f9 fb65 	bl	8000638 <__aeabi_dmul>
 8006f6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f72:	e7c4      	b.n	8006efe <_dtoa_r+0x546>
 8006f74:	08008ac0 	.word	0x08008ac0
 8006f78:	08008a98 	.word	0x08008a98
 8006f7c:	3ff00000 	.word	0x3ff00000
 8006f80:	40240000 	.word	0x40240000
 8006f84:	401c0000 	.word	0x401c0000
 8006f88:	40140000 	.word	0x40140000
 8006f8c:	3fe00000 	.word	0x3fe00000
 8006f90:	4631      	mov	r1, r6
 8006f92:	4628      	mov	r0, r5
 8006f94:	f7f9 fb50 	bl	8000638 <__aeabi_dmul>
 8006f98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f9c:	9415      	str	r4, [sp, #84]	@ 0x54
 8006f9e:	4656      	mov	r6, sl
 8006fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fa4:	f7f9 fdf8 	bl	8000b98 <__aeabi_d2iz>
 8006fa8:	4605      	mov	r5, r0
 8006faa:	f7f9 fadb 	bl	8000564 <__aeabi_i2d>
 8006fae:	4602      	mov	r2, r0
 8006fb0:	460b      	mov	r3, r1
 8006fb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fb6:	f7f9 f987 	bl	80002c8 <__aeabi_dsub>
 8006fba:	3530      	adds	r5, #48	@ 0x30
 8006fbc:	f806 5b01 	strb.w	r5, [r6], #1
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	42a6      	cmp	r6, r4
 8006fc6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fca:	f04f 0200 	mov.w	r2, #0
 8006fce:	d124      	bne.n	800701a <_dtoa_r+0x662>
 8006fd0:	4bac      	ldr	r3, [pc, #688]	@ (8007284 <_dtoa_r+0x8cc>)
 8006fd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006fd6:	f7f9 f979 	bl	80002cc <__adddf3>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fe2:	f7f9 fdb9 	bl	8000b58 <__aeabi_dcmpgt>
 8006fe6:	2800      	cmp	r0, #0
 8006fe8:	d145      	bne.n	8007076 <_dtoa_r+0x6be>
 8006fea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fee:	49a5      	ldr	r1, [pc, #660]	@ (8007284 <_dtoa_r+0x8cc>)
 8006ff0:	2000      	movs	r0, #0
 8006ff2:	f7f9 f969 	bl	80002c8 <__aeabi_dsub>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ffe:	f7f9 fd8d 	bl	8000b1c <__aeabi_dcmplt>
 8007002:	2800      	cmp	r0, #0
 8007004:	f43f aef5 	beq.w	8006df2 <_dtoa_r+0x43a>
 8007008:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800700a:	1e73      	subs	r3, r6, #1
 800700c:	9315      	str	r3, [sp, #84]	@ 0x54
 800700e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007012:	2b30      	cmp	r3, #48	@ 0x30
 8007014:	d0f8      	beq.n	8007008 <_dtoa_r+0x650>
 8007016:	9f04      	ldr	r7, [sp, #16]
 8007018:	e73e      	b.n	8006e98 <_dtoa_r+0x4e0>
 800701a:	4b9b      	ldr	r3, [pc, #620]	@ (8007288 <_dtoa_r+0x8d0>)
 800701c:	f7f9 fb0c 	bl	8000638 <__aeabi_dmul>
 8007020:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007024:	e7bc      	b.n	8006fa0 <_dtoa_r+0x5e8>
 8007026:	d10c      	bne.n	8007042 <_dtoa_r+0x68a>
 8007028:	4b98      	ldr	r3, [pc, #608]	@ (800728c <_dtoa_r+0x8d4>)
 800702a:	2200      	movs	r2, #0
 800702c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007030:	f7f9 fb02 	bl	8000638 <__aeabi_dmul>
 8007034:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007038:	f7f9 fd84 	bl	8000b44 <__aeabi_dcmpge>
 800703c:	2800      	cmp	r0, #0
 800703e:	f000 8157 	beq.w	80072f0 <_dtoa_r+0x938>
 8007042:	2400      	movs	r4, #0
 8007044:	4625      	mov	r5, r4
 8007046:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007048:	43db      	mvns	r3, r3
 800704a:	9304      	str	r3, [sp, #16]
 800704c:	4656      	mov	r6, sl
 800704e:	2700      	movs	r7, #0
 8007050:	4621      	mov	r1, r4
 8007052:	4658      	mov	r0, fp
 8007054:	f000 fbb4 	bl	80077c0 <_Bfree>
 8007058:	2d00      	cmp	r5, #0
 800705a:	d0dc      	beq.n	8007016 <_dtoa_r+0x65e>
 800705c:	b12f      	cbz	r7, 800706a <_dtoa_r+0x6b2>
 800705e:	42af      	cmp	r7, r5
 8007060:	d003      	beq.n	800706a <_dtoa_r+0x6b2>
 8007062:	4639      	mov	r1, r7
 8007064:	4658      	mov	r0, fp
 8007066:	f000 fbab 	bl	80077c0 <_Bfree>
 800706a:	4629      	mov	r1, r5
 800706c:	4658      	mov	r0, fp
 800706e:	f000 fba7 	bl	80077c0 <_Bfree>
 8007072:	e7d0      	b.n	8007016 <_dtoa_r+0x65e>
 8007074:	9704      	str	r7, [sp, #16]
 8007076:	4633      	mov	r3, r6
 8007078:	461e      	mov	r6, r3
 800707a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800707e:	2a39      	cmp	r2, #57	@ 0x39
 8007080:	d107      	bne.n	8007092 <_dtoa_r+0x6da>
 8007082:	459a      	cmp	sl, r3
 8007084:	d1f8      	bne.n	8007078 <_dtoa_r+0x6c0>
 8007086:	9a04      	ldr	r2, [sp, #16]
 8007088:	3201      	adds	r2, #1
 800708a:	9204      	str	r2, [sp, #16]
 800708c:	2230      	movs	r2, #48	@ 0x30
 800708e:	f88a 2000 	strb.w	r2, [sl]
 8007092:	781a      	ldrb	r2, [r3, #0]
 8007094:	3201      	adds	r2, #1
 8007096:	701a      	strb	r2, [r3, #0]
 8007098:	e7bd      	b.n	8007016 <_dtoa_r+0x65e>
 800709a:	4b7b      	ldr	r3, [pc, #492]	@ (8007288 <_dtoa_r+0x8d0>)
 800709c:	2200      	movs	r2, #0
 800709e:	f7f9 facb 	bl	8000638 <__aeabi_dmul>
 80070a2:	2200      	movs	r2, #0
 80070a4:	2300      	movs	r3, #0
 80070a6:	4604      	mov	r4, r0
 80070a8:	460d      	mov	r5, r1
 80070aa:	f7f9 fd2d 	bl	8000b08 <__aeabi_dcmpeq>
 80070ae:	2800      	cmp	r0, #0
 80070b0:	f43f aebb 	beq.w	8006e2a <_dtoa_r+0x472>
 80070b4:	e6f0      	b.n	8006e98 <_dtoa_r+0x4e0>
 80070b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80070b8:	2a00      	cmp	r2, #0
 80070ba:	f000 80db 	beq.w	8007274 <_dtoa_r+0x8bc>
 80070be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070c0:	2a01      	cmp	r2, #1
 80070c2:	f300 80bf 	bgt.w	8007244 <_dtoa_r+0x88c>
 80070c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80070c8:	2a00      	cmp	r2, #0
 80070ca:	f000 80b7 	beq.w	800723c <_dtoa_r+0x884>
 80070ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80070d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80070d4:	4646      	mov	r6, r8
 80070d6:	9a08      	ldr	r2, [sp, #32]
 80070d8:	2101      	movs	r1, #1
 80070da:	441a      	add	r2, r3
 80070dc:	4658      	mov	r0, fp
 80070de:	4498      	add	r8, r3
 80070e0:	9208      	str	r2, [sp, #32]
 80070e2:	f000 fc21 	bl	8007928 <__i2b>
 80070e6:	4605      	mov	r5, r0
 80070e8:	b15e      	cbz	r6, 8007102 <_dtoa_r+0x74a>
 80070ea:	9b08      	ldr	r3, [sp, #32]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	dd08      	ble.n	8007102 <_dtoa_r+0x74a>
 80070f0:	42b3      	cmp	r3, r6
 80070f2:	9a08      	ldr	r2, [sp, #32]
 80070f4:	bfa8      	it	ge
 80070f6:	4633      	movge	r3, r6
 80070f8:	eba8 0803 	sub.w	r8, r8, r3
 80070fc:	1af6      	subs	r6, r6, r3
 80070fe:	1ad3      	subs	r3, r2, r3
 8007100:	9308      	str	r3, [sp, #32]
 8007102:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007104:	b1f3      	cbz	r3, 8007144 <_dtoa_r+0x78c>
 8007106:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 80b7 	beq.w	800727c <_dtoa_r+0x8c4>
 800710e:	b18c      	cbz	r4, 8007134 <_dtoa_r+0x77c>
 8007110:	4629      	mov	r1, r5
 8007112:	4622      	mov	r2, r4
 8007114:	4658      	mov	r0, fp
 8007116:	f000 fcc7 	bl	8007aa8 <__pow5mult>
 800711a:	464a      	mov	r2, r9
 800711c:	4601      	mov	r1, r0
 800711e:	4605      	mov	r5, r0
 8007120:	4658      	mov	r0, fp
 8007122:	f000 fc17 	bl	8007954 <__multiply>
 8007126:	4649      	mov	r1, r9
 8007128:	9004      	str	r0, [sp, #16]
 800712a:	4658      	mov	r0, fp
 800712c:	f000 fb48 	bl	80077c0 <_Bfree>
 8007130:	9b04      	ldr	r3, [sp, #16]
 8007132:	4699      	mov	r9, r3
 8007134:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007136:	1b1a      	subs	r2, r3, r4
 8007138:	d004      	beq.n	8007144 <_dtoa_r+0x78c>
 800713a:	4649      	mov	r1, r9
 800713c:	4658      	mov	r0, fp
 800713e:	f000 fcb3 	bl	8007aa8 <__pow5mult>
 8007142:	4681      	mov	r9, r0
 8007144:	2101      	movs	r1, #1
 8007146:	4658      	mov	r0, fp
 8007148:	f000 fbee 	bl	8007928 <__i2b>
 800714c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800714e:	4604      	mov	r4, r0
 8007150:	2b00      	cmp	r3, #0
 8007152:	f000 81cf 	beq.w	80074f4 <_dtoa_r+0xb3c>
 8007156:	461a      	mov	r2, r3
 8007158:	4601      	mov	r1, r0
 800715a:	4658      	mov	r0, fp
 800715c:	f000 fca4 	bl	8007aa8 <__pow5mult>
 8007160:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007162:	2b01      	cmp	r3, #1
 8007164:	4604      	mov	r4, r0
 8007166:	f300 8095 	bgt.w	8007294 <_dtoa_r+0x8dc>
 800716a:	9b02      	ldr	r3, [sp, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	f040 8087 	bne.w	8007280 <_dtoa_r+0x8c8>
 8007172:	9b03      	ldr	r3, [sp, #12]
 8007174:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007178:	2b00      	cmp	r3, #0
 800717a:	f040 8089 	bne.w	8007290 <_dtoa_r+0x8d8>
 800717e:	9b03      	ldr	r3, [sp, #12]
 8007180:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007184:	0d1b      	lsrs	r3, r3, #20
 8007186:	051b      	lsls	r3, r3, #20
 8007188:	b12b      	cbz	r3, 8007196 <_dtoa_r+0x7de>
 800718a:	9b08      	ldr	r3, [sp, #32]
 800718c:	3301      	adds	r3, #1
 800718e:	9308      	str	r3, [sp, #32]
 8007190:	f108 0801 	add.w	r8, r8, #1
 8007194:	2301      	movs	r3, #1
 8007196:	930a      	str	r3, [sp, #40]	@ 0x28
 8007198:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800719a:	2b00      	cmp	r3, #0
 800719c:	f000 81b0 	beq.w	8007500 <_dtoa_r+0xb48>
 80071a0:	6923      	ldr	r3, [r4, #16]
 80071a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80071a6:	6918      	ldr	r0, [r3, #16]
 80071a8:	f000 fb72 	bl	8007890 <__hi0bits>
 80071ac:	f1c0 0020 	rsb	r0, r0, #32
 80071b0:	9b08      	ldr	r3, [sp, #32]
 80071b2:	4418      	add	r0, r3
 80071b4:	f010 001f 	ands.w	r0, r0, #31
 80071b8:	d077      	beq.n	80072aa <_dtoa_r+0x8f2>
 80071ba:	f1c0 0320 	rsb	r3, r0, #32
 80071be:	2b04      	cmp	r3, #4
 80071c0:	dd6b      	ble.n	800729a <_dtoa_r+0x8e2>
 80071c2:	9b08      	ldr	r3, [sp, #32]
 80071c4:	f1c0 001c 	rsb	r0, r0, #28
 80071c8:	4403      	add	r3, r0
 80071ca:	4480      	add	r8, r0
 80071cc:	4406      	add	r6, r0
 80071ce:	9308      	str	r3, [sp, #32]
 80071d0:	f1b8 0f00 	cmp.w	r8, #0
 80071d4:	dd05      	ble.n	80071e2 <_dtoa_r+0x82a>
 80071d6:	4649      	mov	r1, r9
 80071d8:	4642      	mov	r2, r8
 80071da:	4658      	mov	r0, fp
 80071dc:	f000 fcbe 	bl	8007b5c <__lshift>
 80071e0:	4681      	mov	r9, r0
 80071e2:	9b08      	ldr	r3, [sp, #32]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	dd05      	ble.n	80071f4 <_dtoa_r+0x83c>
 80071e8:	4621      	mov	r1, r4
 80071ea:	461a      	mov	r2, r3
 80071ec:	4658      	mov	r0, fp
 80071ee:	f000 fcb5 	bl	8007b5c <__lshift>
 80071f2:	4604      	mov	r4, r0
 80071f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d059      	beq.n	80072ae <_dtoa_r+0x8f6>
 80071fa:	4621      	mov	r1, r4
 80071fc:	4648      	mov	r0, r9
 80071fe:	f000 fd19 	bl	8007c34 <__mcmp>
 8007202:	2800      	cmp	r0, #0
 8007204:	da53      	bge.n	80072ae <_dtoa_r+0x8f6>
 8007206:	1e7b      	subs	r3, r7, #1
 8007208:	9304      	str	r3, [sp, #16]
 800720a:	4649      	mov	r1, r9
 800720c:	2300      	movs	r3, #0
 800720e:	220a      	movs	r2, #10
 8007210:	4658      	mov	r0, fp
 8007212:	f000 faf7 	bl	8007804 <__multadd>
 8007216:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007218:	4681      	mov	r9, r0
 800721a:	2b00      	cmp	r3, #0
 800721c:	f000 8172 	beq.w	8007504 <_dtoa_r+0xb4c>
 8007220:	2300      	movs	r3, #0
 8007222:	4629      	mov	r1, r5
 8007224:	220a      	movs	r2, #10
 8007226:	4658      	mov	r0, fp
 8007228:	f000 faec 	bl	8007804 <__multadd>
 800722c:	9b00      	ldr	r3, [sp, #0]
 800722e:	2b00      	cmp	r3, #0
 8007230:	4605      	mov	r5, r0
 8007232:	dc67      	bgt.n	8007304 <_dtoa_r+0x94c>
 8007234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007236:	2b02      	cmp	r3, #2
 8007238:	dc41      	bgt.n	80072be <_dtoa_r+0x906>
 800723a:	e063      	b.n	8007304 <_dtoa_r+0x94c>
 800723c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800723e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007242:	e746      	b.n	80070d2 <_dtoa_r+0x71a>
 8007244:	9b07      	ldr	r3, [sp, #28]
 8007246:	1e5c      	subs	r4, r3, #1
 8007248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800724a:	42a3      	cmp	r3, r4
 800724c:	bfbf      	itttt	lt
 800724e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007250:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007252:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007254:	1ae3      	sublt	r3, r4, r3
 8007256:	bfb4      	ite	lt
 8007258:	18d2      	addlt	r2, r2, r3
 800725a:	1b1c      	subge	r4, r3, r4
 800725c:	9b07      	ldr	r3, [sp, #28]
 800725e:	bfbc      	itt	lt
 8007260:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007262:	2400      	movlt	r4, #0
 8007264:	2b00      	cmp	r3, #0
 8007266:	bfb5      	itete	lt
 8007268:	eba8 0603 	sublt.w	r6, r8, r3
 800726c:	9b07      	ldrge	r3, [sp, #28]
 800726e:	2300      	movlt	r3, #0
 8007270:	4646      	movge	r6, r8
 8007272:	e730      	b.n	80070d6 <_dtoa_r+0x71e>
 8007274:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007276:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007278:	4646      	mov	r6, r8
 800727a:	e735      	b.n	80070e8 <_dtoa_r+0x730>
 800727c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800727e:	e75c      	b.n	800713a <_dtoa_r+0x782>
 8007280:	2300      	movs	r3, #0
 8007282:	e788      	b.n	8007196 <_dtoa_r+0x7de>
 8007284:	3fe00000 	.word	0x3fe00000
 8007288:	40240000 	.word	0x40240000
 800728c:	40140000 	.word	0x40140000
 8007290:	9b02      	ldr	r3, [sp, #8]
 8007292:	e780      	b.n	8007196 <_dtoa_r+0x7de>
 8007294:	2300      	movs	r3, #0
 8007296:	930a      	str	r3, [sp, #40]	@ 0x28
 8007298:	e782      	b.n	80071a0 <_dtoa_r+0x7e8>
 800729a:	d099      	beq.n	80071d0 <_dtoa_r+0x818>
 800729c:	9a08      	ldr	r2, [sp, #32]
 800729e:	331c      	adds	r3, #28
 80072a0:	441a      	add	r2, r3
 80072a2:	4498      	add	r8, r3
 80072a4:	441e      	add	r6, r3
 80072a6:	9208      	str	r2, [sp, #32]
 80072a8:	e792      	b.n	80071d0 <_dtoa_r+0x818>
 80072aa:	4603      	mov	r3, r0
 80072ac:	e7f6      	b.n	800729c <_dtoa_r+0x8e4>
 80072ae:	9b07      	ldr	r3, [sp, #28]
 80072b0:	9704      	str	r7, [sp, #16]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	dc20      	bgt.n	80072f8 <_dtoa_r+0x940>
 80072b6:	9300      	str	r3, [sp, #0]
 80072b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	dd1e      	ble.n	80072fc <_dtoa_r+0x944>
 80072be:	9b00      	ldr	r3, [sp, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	f47f aec0 	bne.w	8007046 <_dtoa_r+0x68e>
 80072c6:	4621      	mov	r1, r4
 80072c8:	2205      	movs	r2, #5
 80072ca:	4658      	mov	r0, fp
 80072cc:	f000 fa9a 	bl	8007804 <__multadd>
 80072d0:	4601      	mov	r1, r0
 80072d2:	4604      	mov	r4, r0
 80072d4:	4648      	mov	r0, r9
 80072d6:	f000 fcad 	bl	8007c34 <__mcmp>
 80072da:	2800      	cmp	r0, #0
 80072dc:	f77f aeb3 	ble.w	8007046 <_dtoa_r+0x68e>
 80072e0:	4656      	mov	r6, sl
 80072e2:	2331      	movs	r3, #49	@ 0x31
 80072e4:	f806 3b01 	strb.w	r3, [r6], #1
 80072e8:	9b04      	ldr	r3, [sp, #16]
 80072ea:	3301      	adds	r3, #1
 80072ec:	9304      	str	r3, [sp, #16]
 80072ee:	e6ae      	b.n	800704e <_dtoa_r+0x696>
 80072f0:	9c07      	ldr	r4, [sp, #28]
 80072f2:	9704      	str	r7, [sp, #16]
 80072f4:	4625      	mov	r5, r4
 80072f6:	e7f3      	b.n	80072e0 <_dtoa_r+0x928>
 80072f8:	9b07      	ldr	r3, [sp, #28]
 80072fa:	9300      	str	r3, [sp, #0]
 80072fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072fe:	2b00      	cmp	r3, #0
 8007300:	f000 8104 	beq.w	800750c <_dtoa_r+0xb54>
 8007304:	2e00      	cmp	r6, #0
 8007306:	dd05      	ble.n	8007314 <_dtoa_r+0x95c>
 8007308:	4629      	mov	r1, r5
 800730a:	4632      	mov	r2, r6
 800730c:	4658      	mov	r0, fp
 800730e:	f000 fc25 	bl	8007b5c <__lshift>
 8007312:	4605      	mov	r5, r0
 8007314:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007316:	2b00      	cmp	r3, #0
 8007318:	d05a      	beq.n	80073d0 <_dtoa_r+0xa18>
 800731a:	6869      	ldr	r1, [r5, #4]
 800731c:	4658      	mov	r0, fp
 800731e:	f000 fa0f 	bl	8007740 <_Balloc>
 8007322:	4606      	mov	r6, r0
 8007324:	b928      	cbnz	r0, 8007332 <_dtoa_r+0x97a>
 8007326:	4b84      	ldr	r3, [pc, #528]	@ (8007538 <_dtoa_r+0xb80>)
 8007328:	4602      	mov	r2, r0
 800732a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800732e:	f7ff bb5a 	b.w	80069e6 <_dtoa_r+0x2e>
 8007332:	692a      	ldr	r2, [r5, #16]
 8007334:	3202      	adds	r2, #2
 8007336:	0092      	lsls	r2, r2, #2
 8007338:	f105 010c 	add.w	r1, r5, #12
 800733c:	300c      	adds	r0, #12
 800733e:	f000 ffaf 	bl	80082a0 <memcpy>
 8007342:	2201      	movs	r2, #1
 8007344:	4631      	mov	r1, r6
 8007346:	4658      	mov	r0, fp
 8007348:	f000 fc08 	bl	8007b5c <__lshift>
 800734c:	f10a 0301 	add.w	r3, sl, #1
 8007350:	9307      	str	r3, [sp, #28]
 8007352:	9b00      	ldr	r3, [sp, #0]
 8007354:	4453      	add	r3, sl
 8007356:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007358:	9b02      	ldr	r3, [sp, #8]
 800735a:	f003 0301 	and.w	r3, r3, #1
 800735e:	462f      	mov	r7, r5
 8007360:	930a      	str	r3, [sp, #40]	@ 0x28
 8007362:	4605      	mov	r5, r0
 8007364:	9b07      	ldr	r3, [sp, #28]
 8007366:	4621      	mov	r1, r4
 8007368:	3b01      	subs	r3, #1
 800736a:	4648      	mov	r0, r9
 800736c:	9300      	str	r3, [sp, #0]
 800736e:	f7ff fa9a 	bl	80068a6 <quorem>
 8007372:	4639      	mov	r1, r7
 8007374:	9002      	str	r0, [sp, #8]
 8007376:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800737a:	4648      	mov	r0, r9
 800737c:	f000 fc5a 	bl	8007c34 <__mcmp>
 8007380:	462a      	mov	r2, r5
 8007382:	9008      	str	r0, [sp, #32]
 8007384:	4621      	mov	r1, r4
 8007386:	4658      	mov	r0, fp
 8007388:	f000 fc70 	bl	8007c6c <__mdiff>
 800738c:	68c2      	ldr	r2, [r0, #12]
 800738e:	4606      	mov	r6, r0
 8007390:	bb02      	cbnz	r2, 80073d4 <_dtoa_r+0xa1c>
 8007392:	4601      	mov	r1, r0
 8007394:	4648      	mov	r0, r9
 8007396:	f000 fc4d 	bl	8007c34 <__mcmp>
 800739a:	4602      	mov	r2, r0
 800739c:	4631      	mov	r1, r6
 800739e:	4658      	mov	r0, fp
 80073a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80073a2:	f000 fa0d 	bl	80077c0 <_Bfree>
 80073a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073aa:	9e07      	ldr	r6, [sp, #28]
 80073ac:	ea43 0102 	orr.w	r1, r3, r2
 80073b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073b2:	4319      	orrs	r1, r3
 80073b4:	d110      	bne.n	80073d8 <_dtoa_r+0xa20>
 80073b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80073ba:	d029      	beq.n	8007410 <_dtoa_r+0xa58>
 80073bc:	9b08      	ldr	r3, [sp, #32]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	dd02      	ble.n	80073c8 <_dtoa_r+0xa10>
 80073c2:	9b02      	ldr	r3, [sp, #8]
 80073c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80073c8:	9b00      	ldr	r3, [sp, #0]
 80073ca:	f883 8000 	strb.w	r8, [r3]
 80073ce:	e63f      	b.n	8007050 <_dtoa_r+0x698>
 80073d0:	4628      	mov	r0, r5
 80073d2:	e7bb      	b.n	800734c <_dtoa_r+0x994>
 80073d4:	2201      	movs	r2, #1
 80073d6:	e7e1      	b.n	800739c <_dtoa_r+0x9e4>
 80073d8:	9b08      	ldr	r3, [sp, #32]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	db04      	blt.n	80073e8 <_dtoa_r+0xa30>
 80073de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073e0:	430b      	orrs	r3, r1
 80073e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073e4:	430b      	orrs	r3, r1
 80073e6:	d120      	bne.n	800742a <_dtoa_r+0xa72>
 80073e8:	2a00      	cmp	r2, #0
 80073ea:	dded      	ble.n	80073c8 <_dtoa_r+0xa10>
 80073ec:	4649      	mov	r1, r9
 80073ee:	2201      	movs	r2, #1
 80073f0:	4658      	mov	r0, fp
 80073f2:	f000 fbb3 	bl	8007b5c <__lshift>
 80073f6:	4621      	mov	r1, r4
 80073f8:	4681      	mov	r9, r0
 80073fa:	f000 fc1b 	bl	8007c34 <__mcmp>
 80073fe:	2800      	cmp	r0, #0
 8007400:	dc03      	bgt.n	800740a <_dtoa_r+0xa52>
 8007402:	d1e1      	bne.n	80073c8 <_dtoa_r+0xa10>
 8007404:	f018 0f01 	tst.w	r8, #1
 8007408:	d0de      	beq.n	80073c8 <_dtoa_r+0xa10>
 800740a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800740e:	d1d8      	bne.n	80073c2 <_dtoa_r+0xa0a>
 8007410:	9a00      	ldr	r2, [sp, #0]
 8007412:	2339      	movs	r3, #57	@ 0x39
 8007414:	7013      	strb	r3, [r2, #0]
 8007416:	4633      	mov	r3, r6
 8007418:	461e      	mov	r6, r3
 800741a:	3b01      	subs	r3, #1
 800741c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007420:	2a39      	cmp	r2, #57	@ 0x39
 8007422:	d052      	beq.n	80074ca <_dtoa_r+0xb12>
 8007424:	3201      	adds	r2, #1
 8007426:	701a      	strb	r2, [r3, #0]
 8007428:	e612      	b.n	8007050 <_dtoa_r+0x698>
 800742a:	2a00      	cmp	r2, #0
 800742c:	dd07      	ble.n	800743e <_dtoa_r+0xa86>
 800742e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007432:	d0ed      	beq.n	8007410 <_dtoa_r+0xa58>
 8007434:	9a00      	ldr	r2, [sp, #0]
 8007436:	f108 0301 	add.w	r3, r8, #1
 800743a:	7013      	strb	r3, [r2, #0]
 800743c:	e608      	b.n	8007050 <_dtoa_r+0x698>
 800743e:	9b07      	ldr	r3, [sp, #28]
 8007440:	9a07      	ldr	r2, [sp, #28]
 8007442:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007446:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007448:	4293      	cmp	r3, r2
 800744a:	d028      	beq.n	800749e <_dtoa_r+0xae6>
 800744c:	4649      	mov	r1, r9
 800744e:	2300      	movs	r3, #0
 8007450:	220a      	movs	r2, #10
 8007452:	4658      	mov	r0, fp
 8007454:	f000 f9d6 	bl	8007804 <__multadd>
 8007458:	42af      	cmp	r7, r5
 800745a:	4681      	mov	r9, r0
 800745c:	f04f 0300 	mov.w	r3, #0
 8007460:	f04f 020a 	mov.w	r2, #10
 8007464:	4639      	mov	r1, r7
 8007466:	4658      	mov	r0, fp
 8007468:	d107      	bne.n	800747a <_dtoa_r+0xac2>
 800746a:	f000 f9cb 	bl	8007804 <__multadd>
 800746e:	4607      	mov	r7, r0
 8007470:	4605      	mov	r5, r0
 8007472:	9b07      	ldr	r3, [sp, #28]
 8007474:	3301      	adds	r3, #1
 8007476:	9307      	str	r3, [sp, #28]
 8007478:	e774      	b.n	8007364 <_dtoa_r+0x9ac>
 800747a:	f000 f9c3 	bl	8007804 <__multadd>
 800747e:	4629      	mov	r1, r5
 8007480:	4607      	mov	r7, r0
 8007482:	2300      	movs	r3, #0
 8007484:	220a      	movs	r2, #10
 8007486:	4658      	mov	r0, fp
 8007488:	f000 f9bc 	bl	8007804 <__multadd>
 800748c:	4605      	mov	r5, r0
 800748e:	e7f0      	b.n	8007472 <_dtoa_r+0xaba>
 8007490:	9b00      	ldr	r3, [sp, #0]
 8007492:	2b00      	cmp	r3, #0
 8007494:	bfcc      	ite	gt
 8007496:	461e      	movgt	r6, r3
 8007498:	2601      	movle	r6, #1
 800749a:	4456      	add	r6, sl
 800749c:	2700      	movs	r7, #0
 800749e:	4649      	mov	r1, r9
 80074a0:	2201      	movs	r2, #1
 80074a2:	4658      	mov	r0, fp
 80074a4:	f000 fb5a 	bl	8007b5c <__lshift>
 80074a8:	4621      	mov	r1, r4
 80074aa:	4681      	mov	r9, r0
 80074ac:	f000 fbc2 	bl	8007c34 <__mcmp>
 80074b0:	2800      	cmp	r0, #0
 80074b2:	dcb0      	bgt.n	8007416 <_dtoa_r+0xa5e>
 80074b4:	d102      	bne.n	80074bc <_dtoa_r+0xb04>
 80074b6:	f018 0f01 	tst.w	r8, #1
 80074ba:	d1ac      	bne.n	8007416 <_dtoa_r+0xa5e>
 80074bc:	4633      	mov	r3, r6
 80074be:	461e      	mov	r6, r3
 80074c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074c4:	2a30      	cmp	r2, #48	@ 0x30
 80074c6:	d0fa      	beq.n	80074be <_dtoa_r+0xb06>
 80074c8:	e5c2      	b.n	8007050 <_dtoa_r+0x698>
 80074ca:	459a      	cmp	sl, r3
 80074cc:	d1a4      	bne.n	8007418 <_dtoa_r+0xa60>
 80074ce:	9b04      	ldr	r3, [sp, #16]
 80074d0:	3301      	adds	r3, #1
 80074d2:	9304      	str	r3, [sp, #16]
 80074d4:	2331      	movs	r3, #49	@ 0x31
 80074d6:	f88a 3000 	strb.w	r3, [sl]
 80074da:	e5b9      	b.n	8007050 <_dtoa_r+0x698>
 80074dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80074de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800753c <_dtoa_r+0xb84>
 80074e2:	b11b      	cbz	r3, 80074ec <_dtoa_r+0xb34>
 80074e4:	f10a 0308 	add.w	r3, sl, #8
 80074e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80074ea:	6013      	str	r3, [r2, #0]
 80074ec:	4650      	mov	r0, sl
 80074ee:	b019      	add	sp, #100	@ 0x64
 80074f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	f77f ae37 	ble.w	800716a <_dtoa_r+0x7b2>
 80074fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007500:	2001      	movs	r0, #1
 8007502:	e655      	b.n	80071b0 <_dtoa_r+0x7f8>
 8007504:	9b00      	ldr	r3, [sp, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	f77f aed6 	ble.w	80072b8 <_dtoa_r+0x900>
 800750c:	4656      	mov	r6, sl
 800750e:	4621      	mov	r1, r4
 8007510:	4648      	mov	r0, r9
 8007512:	f7ff f9c8 	bl	80068a6 <quorem>
 8007516:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800751a:	f806 8b01 	strb.w	r8, [r6], #1
 800751e:	9b00      	ldr	r3, [sp, #0]
 8007520:	eba6 020a 	sub.w	r2, r6, sl
 8007524:	4293      	cmp	r3, r2
 8007526:	ddb3      	ble.n	8007490 <_dtoa_r+0xad8>
 8007528:	4649      	mov	r1, r9
 800752a:	2300      	movs	r3, #0
 800752c:	220a      	movs	r2, #10
 800752e:	4658      	mov	r0, fp
 8007530:	f000 f968 	bl	8007804 <__multadd>
 8007534:	4681      	mov	r9, r0
 8007536:	e7ea      	b.n	800750e <_dtoa_r+0xb56>
 8007538:	08008a20 	.word	0x08008a20
 800753c:	080089a4 	.word	0x080089a4

08007540 <_free_r>:
 8007540:	b538      	push	{r3, r4, r5, lr}
 8007542:	4605      	mov	r5, r0
 8007544:	2900      	cmp	r1, #0
 8007546:	d041      	beq.n	80075cc <_free_r+0x8c>
 8007548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800754c:	1f0c      	subs	r4, r1, #4
 800754e:	2b00      	cmp	r3, #0
 8007550:	bfb8      	it	lt
 8007552:	18e4      	addlt	r4, r4, r3
 8007554:	f000 f8e8 	bl	8007728 <__malloc_lock>
 8007558:	4a1d      	ldr	r2, [pc, #116]	@ (80075d0 <_free_r+0x90>)
 800755a:	6813      	ldr	r3, [r2, #0]
 800755c:	b933      	cbnz	r3, 800756c <_free_r+0x2c>
 800755e:	6063      	str	r3, [r4, #4]
 8007560:	6014      	str	r4, [r2, #0]
 8007562:	4628      	mov	r0, r5
 8007564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007568:	f000 b8e4 	b.w	8007734 <__malloc_unlock>
 800756c:	42a3      	cmp	r3, r4
 800756e:	d908      	bls.n	8007582 <_free_r+0x42>
 8007570:	6820      	ldr	r0, [r4, #0]
 8007572:	1821      	adds	r1, r4, r0
 8007574:	428b      	cmp	r3, r1
 8007576:	bf01      	itttt	eq
 8007578:	6819      	ldreq	r1, [r3, #0]
 800757a:	685b      	ldreq	r3, [r3, #4]
 800757c:	1809      	addeq	r1, r1, r0
 800757e:	6021      	streq	r1, [r4, #0]
 8007580:	e7ed      	b.n	800755e <_free_r+0x1e>
 8007582:	461a      	mov	r2, r3
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	b10b      	cbz	r3, 800758c <_free_r+0x4c>
 8007588:	42a3      	cmp	r3, r4
 800758a:	d9fa      	bls.n	8007582 <_free_r+0x42>
 800758c:	6811      	ldr	r1, [r2, #0]
 800758e:	1850      	adds	r0, r2, r1
 8007590:	42a0      	cmp	r0, r4
 8007592:	d10b      	bne.n	80075ac <_free_r+0x6c>
 8007594:	6820      	ldr	r0, [r4, #0]
 8007596:	4401      	add	r1, r0
 8007598:	1850      	adds	r0, r2, r1
 800759a:	4283      	cmp	r3, r0
 800759c:	6011      	str	r1, [r2, #0]
 800759e:	d1e0      	bne.n	8007562 <_free_r+0x22>
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	6053      	str	r3, [r2, #4]
 80075a6:	4408      	add	r0, r1
 80075a8:	6010      	str	r0, [r2, #0]
 80075aa:	e7da      	b.n	8007562 <_free_r+0x22>
 80075ac:	d902      	bls.n	80075b4 <_free_r+0x74>
 80075ae:	230c      	movs	r3, #12
 80075b0:	602b      	str	r3, [r5, #0]
 80075b2:	e7d6      	b.n	8007562 <_free_r+0x22>
 80075b4:	6820      	ldr	r0, [r4, #0]
 80075b6:	1821      	adds	r1, r4, r0
 80075b8:	428b      	cmp	r3, r1
 80075ba:	bf04      	itt	eq
 80075bc:	6819      	ldreq	r1, [r3, #0]
 80075be:	685b      	ldreq	r3, [r3, #4]
 80075c0:	6063      	str	r3, [r4, #4]
 80075c2:	bf04      	itt	eq
 80075c4:	1809      	addeq	r1, r1, r0
 80075c6:	6021      	streq	r1, [r4, #0]
 80075c8:	6054      	str	r4, [r2, #4]
 80075ca:	e7ca      	b.n	8007562 <_free_r+0x22>
 80075cc:	bd38      	pop	{r3, r4, r5, pc}
 80075ce:	bf00      	nop
 80075d0:	200009d0 	.word	0x200009d0

080075d4 <malloc>:
 80075d4:	4b02      	ldr	r3, [pc, #8]	@ (80075e0 <malloc+0xc>)
 80075d6:	4601      	mov	r1, r0
 80075d8:	6818      	ldr	r0, [r3, #0]
 80075da:	f000 b825 	b.w	8007628 <_malloc_r>
 80075de:	bf00      	nop
 80075e0:	20000018 	.word	0x20000018

080075e4 <sbrk_aligned>:
 80075e4:	b570      	push	{r4, r5, r6, lr}
 80075e6:	4e0f      	ldr	r6, [pc, #60]	@ (8007624 <sbrk_aligned+0x40>)
 80075e8:	460c      	mov	r4, r1
 80075ea:	6831      	ldr	r1, [r6, #0]
 80075ec:	4605      	mov	r5, r0
 80075ee:	b911      	cbnz	r1, 80075f6 <sbrk_aligned+0x12>
 80075f0:	f000 fe46 	bl	8008280 <_sbrk_r>
 80075f4:	6030      	str	r0, [r6, #0]
 80075f6:	4621      	mov	r1, r4
 80075f8:	4628      	mov	r0, r5
 80075fa:	f000 fe41 	bl	8008280 <_sbrk_r>
 80075fe:	1c43      	adds	r3, r0, #1
 8007600:	d103      	bne.n	800760a <sbrk_aligned+0x26>
 8007602:	f04f 34ff 	mov.w	r4, #4294967295
 8007606:	4620      	mov	r0, r4
 8007608:	bd70      	pop	{r4, r5, r6, pc}
 800760a:	1cc4      	adds	r4, r0, #3
 800760c:	f024 0403 	bic.w	r4, r4, #3
 8007610:	42a0      	cmp	r0, r4
 8007612:	d0f8      	beq.n	8007606 <sbrk_aligned+0x22>
 8007614:	1a21      	subs	r1, r4, r0
 8007616:	4628      	mov	r0, r5
 8007618:	f000 fe32 	bl	8008280 <_sbrk_r>
 800761c:	3001      	adds	r0, #1
 800761e:	d1f2      	bne.n	8007606 <sbrk_aligned+0x22>
 8007620:	e7ef      	b.n	8007602 <sbrk_aligned+0x1e>
 8007622:	bf00      	nop
 8007624:	200009cc 	.word	0x200009cc

08007628 <_malloc_r>:
 8007628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800762c:	1ccd      	adds	r5, r1, #3
 800762e:	f025 0503 	bic.w	r5, r5, #3
 8007632:	3508      	adds	r5, #8
 8007634:	2d0c      	cmp	r5, #12
 8007636:	bf38      	it	cc
 8007638:	250c      	movcc	r5, #12
 800763a:	2d00      	cmp	r5, #0
 800763c:	4606      	mov	r6, r0
 800763e:	db01      	blt.n	8007644 <_malloc_r+0x1c>
 8007640:	42a9      	cmp	r1, r5
 8007642:	d904      	bls.n	800764e <_malloc_r+0x26>
 8007644:	230c      	movs	r3, #12
 8007646:	6033      	str	r3, [r6, #0]
 8007648:	2000      	movs	r0, #0
 800764a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800764e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007724 <_malloc_r+0xfc>
 8007652:	f000 f869 	bl	8007728 <__malloc_lock>
 8007656:	f8d8 3000 	ldr.w	r3, [r8]
 800765a:	461c      	mov	r4, r3
 800765c:	bb44      	cbnz	r4, 80076b0 <_malloc_r+0x88>
 800765e:	4629      	mov	r1, r5
 8007660:	4630      	mov	r0, r6
 8007662:	f7ff ffbf 	bl	80075e4 <sbrk_aligned>
 8007666:	1c43      	adds	r3, r0, #1
 8007668:	4604      	mov	r4, r0
 800766a:	d158      	bne.n	800771e <_malloc_r+0xf6>
 800766c:	f8d8 4000 	ldr.w	r4, [r8]
 8007670:	4627      	mov	r7, r4
 8007672:	2f00      	cmp	r7, #0
 8007674:	d143      	bne.n	80076fe <_malloc_r+0xd6>
 8007676:	2c00      	cmp	r4, #0
 8007678:	d04b      	beq.n	8007712 <_malloc_r+0xea>
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	4639      	mov	r1, r7
 800767e:	4630      	mov	r0, r6
 8007680:	eb04 0903 	add.w	r9, r4, r3
 8007684:	f000 fdfc 	bl	8008280 <_sbrk_r>
 8007688:	4581      	cmp	r9, r0
 800768a:	d142      	bne.n	8007712 <_malloc_r+0xea>
 800768c:	6821      	ldr	r1, [r4, #0]
 800768e:	1a6d      	subs	r5, r5, r1
 8007690:	4629      	mov	r1, r5
 8007692:	4630      	mov	r0, r6
 8007694:	f7ff ffa6 	bl	80075e4 <sbrk_aligned>
 8007698:	3001      	adds	r0, #1
 800769a:	d03a      	beq.n	8007712 <_malloc_r+0xea>
 800769c:	6823      	ldr	r3, [r4, #0]
 800769e:	442b      	add	r3, r5
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	f8d8 3000 	ldr.w	r3, [r8]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	bb62      	cbnz	r2, 8007704 <_malloc_r+0xdc>
 80076aa:	f8c8 7000 	str.w	r7, [r8]
 80076ae:	e00f      	b.n	80076d0 <_malloc_r+0xa8>
 80076b0:	6822      	ldr	r2, [r4, #0]
 80076b2:	1b52      	subs	r2, r2, r5
 80076b4:	d420      	bmi.n	80076f8 <_malloc_r+0xd0>
 80076b6:	2a0b      	cmp	r2, #11
 80076b8:	d917      	bls.n	80076ea <_malloc_r+0xc2>
 80076ba:	1961      	adds	r1, r4, r5
 80076bc:	42a3      	cmp	r3, r4
 80076be:	6025      	str	r5, [r4, #0]
 80076c0:	bf18      	it	ne
 80076c2:	6059      	strne	r1, [r3, #4]
 80076c4:	6863      	ldr	r3, [r4, #4]
 80076c6:	bf08      	it	eq
 80076c8:	f8c8 1000 	streq.w	r1, [r8]
 80076cc:	5162      	str	r2, [r4, r5]
 80076ce:	604b      	str	r3, [r1, #4]
 80076d0:	4630      	mov	r0, r6
 80076d2:	f000 f82f 	bl	8007734 <__malloc_unlock>
 80076d6:	f104 000b 	add.w	r0, r4, #11
 80076da:	1d23      	adds	r3, r4, #4
 80076dc:	f020 0007 	bic.w	r0, r0, #7
 80076e0:	1ac2      	subs	r2, r0, r3
 80076e2:	bf1c      	itt	ne
 80076e4:	1a1b      	subne	r3, r3, r0
 80076e6:	50a3      	strne	r3, [r4, r2]
 80076e8:	e7af      	b.n	800764a <_malloc_r+0x22>
 80076ea:	6862      	ldr	r2, [r4, #4]
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	bf0c      	ite	eq
 80076f0:	f8c8 2000 	streq.w	r2, [r8]
 80076f4:	605a      	strne	r2, [r3, #4]
 80076f6:	e7eb      	b.n	80076d0 <_malloc_r+0xa8>
 80076f8:	4623      	mov	r3, r4
 80076fa:	6864      	ldr	r4, [r4, #4]
 80076fc:	e7ae      	b.n	800765c <_malloc_r+0x34>
 80076fe:	463c      	mov	r4, r7
 8007700:	687f      	ldr	r7, [r7, #4]
 8007702:	e7b6      	b.n	8007672 <_malloc_r+0x4a>
 8007704:	461a      	mov	r2, r3
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	42a3      	cmp	r3, r4
 800770a:	d1fb      	bne.n	8007704 <_malloc_r+0xdc>
 800770c:	2300      	movs	r3, #0
 800770e:	6053      	str	r3, [r2, #4]
 8007710:	e7de      	b.n	80076d0 <_malloc_r+0xa8>
 8007712:	230c      	movs	r3, #12
 8007714:	6033      	str	r3, [r6, #0]
 8007716:	4630      	mov	r0, r6
 8007718:	f000 f80c 	bl	8007734 <__malloc_unlock>
 800771c:	e794      	b.n	8007648 <_malloc_r+0x20>
 800771e:	6005      	str	r5, [r0, #0]
 8007720:	e7d6      	b.n	80076d0 <_malloc_r+0xa8>
 8007722:	bf00      	nop
 8007724:	200009d0 	.word	0x200009d0

08007728 <__malloc_lock>:
 8007728:	4801      	ldr	r0, [pc, #4]	@ (8007730 <__malloc_lock+0x8>)
 800772a:	f7ff b8ba 	b.w	80068a2 <__retarget_lock_acquire_recursive>
 800772e:	bf00      	nop
 8007730:	200009c8 	.word	0x200009c8

08007734 <__malloc_unlock>:
 8007734:	4801      	ldr	r0, [pc, #4]	@ (800773c <__malloc_unlock+0x8>)
 8007736:	f7ff b8b5 	b.w	80068a4 <__retarget_lock_release_recursive>
 800773a:	bf00      	nop
 800773c:	200009c8 	.word	0x200009c8

08007740 <_Balloc>:
 8007740:	b570      	push	{r4, r5, r6, lr}
 8007742:	69c6      	ldr	r6, [r0, #28]
 8007744:	4604      	mov	r4, r0
 8007746:	460d      	mov	r5, r1
 8007748:	b976      	cbnz	r6, 8007768 <_Balloc+0x28>
 800774a:	2010      	movs	r0, #16
 800774c:	f7ff ff42 	bl	80075d4 <malloc>
 8007750:	4602      	mov	r2, r0
 8007752:	61e0      	str	r0, [r4, #28]
 8007754:	b920      	cbnz	r0, 8007760 <_Balloc+0x20>
 8007756:	4b18      	ldr	r3, [pc, #96]	@ (80077b8 <_Balloc+0x78>)
 8007758:	4818      	ldr	r0, [pc, #96]	@ (80077bc <_Balloc+0x7c>)
 800775a:	216b      	movs	r1, #107	@ 0x6b
 800775c:	f000 fdae 	bl	80082bc <__assert_func>
 8007760:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007764:	6006      	str	r6, [r0, #0]
 8007766:	60c6      	str	r6, [r0, #12]
 8007768:	69e6      	ldr	r6, [r4, #28]
 800776a:	68f3      	ldr	r3, [r6, #12]
 800776c:	b183      	cbz	r3, 8007790 <_Balloc+0x50>
 800776e:	69e3      	ldr	r3, [r4, #28]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007776:	b9b8      	cbnz	r0, 80077a8 <_Balloc+0x68>
 8007778:	2101      	movs	r1, #1
 800777a:	fa01 f605 	lsl.w	r6, r1, r5
 800777e:	1d72      	adds	r2, r6, #5
 8007780:	0092      	lsls	r2, r2, #2
 8007782:	4620      	mov	r0, r4
 8007784:	f000 fdb8 	bl	80082f8 <_calloc_r>
 8007788:	b160      	cbz	r0, 80077a4 <_Balloc+0x64>
 800778a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800778e:	e00e      	b.n	80077ae <_Balloc+0x6e>
 8007790:	2221      	movs	r2, #33	@ 0x21
 8007792:	2104      	movs	r1, #4
 8007794:	4620      	mov	r0, r4
 8007796:	f000 fdaf 	bl	80082f8 <_calloc_r>
 800779a:	69e3      	ldr	r3, [r4, #28]
 800779c:	60f0      	str	r0, [r6, #12]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1e4      	bne.n	800776e <_Balloc+0x2e>
 80077a4:	2000      	movs	r0, #0
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	6802      	ldr	r2, [r0, #0]
 80077aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077ae:	2300      	movs	r3, #0
 80077b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077b4:	e7f7      	b.n	80077a6 <_Balloc+0x66>
 80077b6:	bf00      	nop
 80077b8:	080089b1 	.word	0x080089b1
 80077bc:	08008a31 	.word	0x08008a31

080077c0 <_Bfree>:
 80077c0:	b570      	push	{r4, r5, r6, lr}
 80077c2:	69c6      	ldr	r6, [r0, #28]
 80077c4:	4605      	mov	r5, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	b976      	cbnz	r6, 80077e8 <_Bfree+0x28>
 80077ca:	2010      	movs	r0, #16
 80077cc:	f7ff ff02 	bl	80075d4 <malloc>
 80077d0:	4602      	mov	r2, r0
 80077d2:	61e8      	str	r0, [r5, #28]
 80077d4:	b920      	cbnz	r0, 80077e0 <_Bfree+0x20>
 80077d6:	4b09      	ldr	r3, [pc, #36]	@ (80077fc <_Bfree+0x3c>)
 80077d8:	4809      	ldr	r0, [pc, #36]	@ (8007800 <_Bfree+0x40>)
 80077da:	218f      	movs	r1, #143	@ 0x8f
 80077dc:	f000 fd6e 	bl	80082bc <__assert_func>
 80077e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077e4:	6006      	str	r6, [r0, #0]
 80077e6:	60c6      	str	r6, [r0, #12]
 80077e8:	b13c      	cbz	r4, 80077fa <_Bfree+0x3a>
 80077ea:	69eb      	ldr	r3, [r5, #28]
 80077ec:	6862      	ldr	r2, [r4, #4]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077f4:	6021      	str	r1, [r4, #0]
 80077f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077fa:	bd70      	pop	{r4, r5, r6, pc}
 80077fc:	080089b1 	.word	0x080089b1
 8007800:	08008a31 	.word	0x08008a31

08007804 <__multadd>:
 8007804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007808:	690d      	ldr	r5, [r1, #16]
 800780a:	4607      	mov	r7, r0
 800780c:	460c      	mov	r4, r1
 800780e:	461e      	mov	r6, r3
 8007810:	f101 0c14 	add.w	ip, r1, #20
 8007814:	2000      	movs	r0, #0
 8007816:	f8dc 3000 	ldr.w	r3, [ip]
 800781a:	b299      	uxth	r1, r3
 800781c:	fb02 6101 	mla	r1, r2, r1, r6
 8007820:	0c1e      	lsrs	r6, r3, #16
 8007822:	0c0b      	lsrs	r3, r1, #16
 8007824:	fb02 3306 	mla	r3, r2, r6, r3
 8007828:	b289      	uxth	r1, r1
 800782a:	3001      	adds	r0, #1
 800782c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007830:	4285      	cmp	r5, r0
 8007832:	f84c 1b04 	str.w	r1, [ip], #4
 8007836:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800783a:	dcec      	bgt.n	8007816 <__multadd+0x12>
 800783c:	b30e      	cbz	r6, 8007882 <__multadd+0x7e>
 800783e:	68a3      	ldr	r3, [r4, #8]
 8007840:	42ab      	cmp	r3, r5
 8007842:	dc19      	bgt.n	8007878 <__multadd+0x74>
 8007844:	6861      	ldr	r1, [r4, #4]
 8007846:	4638      	mov	r0, r7
 8007848:	3101      	adds	r1, #1
 800784a:	f7ff ff79 	bl	8007740 <_Balloc>
 800784e:	4680      	mov	r8, r0
 8007850:	b928      	cbnz	r0, 800785e <__multadd+0x5a>
 8007852:	4602      	mov	r2, r0
 8007854:	4b0c      	ldr	r3, [pc, #48]	@ (8007888 <__multadd+0x84>)
 8007856:	480d      	ldr	r0, [pc, #52]	@ (800788c <__multadd+0x88>)
 8007858:	21ba      	movs	r1, #186	@ 0xba
 800785a:	f000 fd2f 	bl	80082bc <__assert_func>
 800785e:	6922      	ldr	r2, [r4, #16]
 8007860:	3202      	adds	r2, #2
 8007862:	f104 010c 	add.w	r1, r4, #12
 8007866:	0092      	lsls	r2, r2, #2
 8007868:	300c      	adds	r0, #12
 800786a:	f000 fd19 	bl	80082a0 <memcpy>
 800786e:	4621      	mov	r1, r4
 8007870:	4638      	mov	r0, r7
 8007872:	f7ff ffa5 	bl	80077c0 <_Bfree>
 8007876:	4644      	mov	r4, r8
 8007878:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800787c:	3501      	adds	r5, #1
 800787e:	615e      	str	r6, [r3, #20]
 8007880:	6125      	str	r5, [r4, #16]
 8007882:	4620      	mov	r0, r4
 8007884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007888:	08008a20 	.word	0x08008a20
 800788c:	08008a31 	.word	0x08008a31

08007890 <__hi0bits>:
 8007890:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007894:	4603      	mov	r3, r0
 8007896:	bf36      	itet	cc
 8007898:	0403      	lslcc	r3, r0, #16
 800789a:	2000      	movcs	r0, #0
 800789c:	2010      	movcc	r0, #16
 800789e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078a2:	bf3c      	itt	cc
 80078a4:	021b      	lslcc	r3, r3, #8
 80078a6:	3008      	addcc	r0, #8
 80078a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078ac:	bf3c      	itt	cc
 80078ae:	011b      	lslcc	r3, r3, #4
 80078b0:	3004      	addcc	r0, #4
 80078b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078b6:	bf3c      	itt	cc
 80078b8:	009b      	lslcc	r3, r3, #2
 80078ba:	3002      	addcc	r0, #2
 80078bc:	2b00      	cmp	r3, #0
 80078be:	db05      	blt.n	80078cc <__hi0bits+0x3c>
 80078c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078c4:	f100 0001 	add.w	r0, r0, #1
 80078c8:	bf08      	it	eq
 80078ca:	2020      	moveq	r0, #32
 80078cc:	4770      	bx	lr

080078ce <__lo0bits>:
 80078ce:	6803      	ldr	r3, [r0, #0]
 80078d0:	4602      	mov	r2, r0
 80078d2:	f013 0007 	ands.w	r0, r3, #7
 80078d6:	d00b      	beq.n	80078f0 <__lo0bits+0x22>
 80078d8:	07d9      	lsls	r1, r3, #31
 80078da:	d421      	bmi.n	8007920 <__lo0bits+0x52>
 80078dc:	0798      	lsls	r0, r3, #30
 80078de:	bf49      	itett	mi
 80078e0:	085b      	lsrmi	r3, r3, #1
 80078e2:	089b      	lsrpl	r3, r3, #2
 80078e4:	2001      	movmi	r0, #1
 80078e6:	6013      	strmi	r3, [r2, #0]
 80078e8:	bf5c      	itt	pl
 80078ea:	6013      	strpl	r3, [r2, #0]
 80078ec:	2002      	movpl	r0, #2
 80078ee:	4770      	bx	lr
 80078f0:	b299      	uxth	r1, r3
 80078f2:	b909      	cbnz	r1, 80078f8 <__lo0bits+0x2a>
 80078f4:	0c1b      	lsrs	r3, r3, #16
 80078f6:	2010      	movs	r0, #16
 80078f8:	b2d9      	uxtb	r1, r3
 80078fa:	b909      	cbnz	r1, 8007900 <__lo0bits+0x32>
 80078fc:	3008      	adds	r0, #8
 80078fe:	0a1b      	lsrs	r3, r3, #8
 8007900:	0719      	lsls	r1, r3, #28
 8007902:	bf04      	itt	eq
 8007904:	091b      	lsreq	r3, r3, #4
 8007906:	3004      	addeq	r0, #4
 8007908:	0799      	lsls	r1, r3, #30
 800790a:	bf04      	itt	eq
 800790c:	089b      	lsreq	r3, r3, #2
 800790e:	3002      	addeq	r0, #2
 8007910:	07d9      	lsls	r1, r3, #31
 8007912:	d403      	bmi.n	800791c <__lo0bits+0x4e>
 8007914:	085b      	lsrs	r3, r3, #1
 8007916:	f100 0001 	add.w	r0, r0, #1
 800791a:	d003      	beq.n	8007924 <__lo0bits+0x56>
 800791c:	6013      	str	r3, [r2, #0]
 800791e:	4770      	bx	lr
 8007920:	2000      	movs	r0, #0
 8007922:	4770      	bx	lr
 8007924:	2020      	movs	r0, #32
 8007926:	4770      	bx	lr

08007928 <__i2b>:
 8007928:	b510      	push	{r4, lr}
 800792a:	460c      	mov	r4, r1
 800792c:	2101      	movs	r1, #1
 800792e:	f7ff ff07 	bl	8007740 <_Balloc>
 8007932:	4602      	mov	r2, r0
 8007934:	b928      	cbnz	r0, 8007942 <__i2b+0x1a>
 8007936:	4b05      	ldr	r3, [pc, #20]	@ (800794c <__i2b+0x24>)
 8007938:	4805      	ldr	r0, [pc, #20]	@ (8007950 <__i2b+0x28>)
 800793a:	f240 1145 	movw	r1, #325	@ 0x145
 800793e:	f000 fcbd 	bl	80082bc <__assert_func>
 8007942:	2301      	movs	r3, #1
 8007944:	6144      	str	r4, [r0, #20]
 8007946:	6103      	str	r3, [r0, #16]
 8007948:	bd10      	pop	{r4, pc}
 800794a:	bf00      	nop
 800794c:	08008a20 	.word	0x08008a20
 8007950:	08008a31 	.word	0x08008a31

08007954 <__multiply>:
 8007954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007958:	4614      	mov	r4, r2
 800795a:	690a      	ldr	r2, [r1, #16]
 800795c:	6923      	ldr	r3, [r4, #16]
 800795e:	429a      	cmp	r2, r3
 8007960:	bfa8      	it	ge
 8007962:	4623      	movge	r3, r4
 8007964:	460f      	mov	r7, r1
 8007966:	bfa4      	itt	ge
 8007968:	460c      	movge	r4, r1
 800796a:	461f      	movge	r7, r3
 800796c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007970:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007974:	68a3      	ldr	r3, [r4, #8]
 8007976:	6861      	ldr	r1, [r4, #4]
 8007978:	eb0a 0609 	add.w	r6, sl, r9
 800797c:	42b3      	cmp	r3, r6
 800797e:	b085      	sub	sp, #20
 8007980:	bfb8      	it	lt
 8007982:	3101      	addlt	r1, #1
 8007984:	f7ff fedc 	bl	8007740 <_Balloc>
 8007988:	b930      	cbnz	r0, 8007998 <__multiply+0x44>
 800798a:	4602      	mov	r2, r0
 800798c:	4b44      	ldr	r3, [pc, #272]	@ (8007aa0 <__multiply+0x14c>)
 800798e:	4845      	ldr	r0, [pc, #276]	@ (8007aa4 <__multiply+0x150>)
 8007990:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007994:	f000 fc92 	bl	80082bc <__assert_func>
 8007998:	f100 0514 	add.w	r5, r0, #20
 800799c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80079a0:	462b      	mov	r3, r5
 80079a2:	2200      	movs	r2, #0
 80079a4:	4543      	cmp	r3, r8
 80079a6:	d321      	bcc.n	80079ec <__multiply+0x98>
 80079a8:	f107 0114 	add.w	r1, r7, #20
 80079ac:	f104 0214 	add.w	r2, r4, #20
 80079b0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80079b4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80079b8:	9302      	str	r3, [sp, #8]
 80079ba:	1b13      	subs	r3, r2, r4
 80079bc:	3b15      	subs	r3, #21
 80079be:	f023 0303 	bic.w	r3, r3, #3
 80079c2:	3304      	adds	r3, #4
 80079c4:	f104 0715 	add.w	r7, r4, #21
 80079c8:	42ba      	cmp	r2, r7
 80079ca:	bf38      	it	cc
 80079cc:	2304      	movcc	r3, #4
 80079ce:	9301      	str	r3, [sp, #4]
 80079d0:	9b02      	ldr	r3, [sp, #8]
 80079d2:	9103      	str	r1, [sp, #12]
 80079d4:	428b      	cmp	r3, r1
 80079d6:	d80c      	bhi.n	80079f2 <__multiply+0x9e>
 80079d8:	2e00      	cmp	r6, #0
 80079da:	dd03      	ble.n	80079e4 <__multiply+0x90>
 80079dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d05b      	beq.n	8007a9c <__multiply+0x148>
 80079e4:	6106      	str	r6, [r0, #16]
 80079e6:	b005      	add	sp, #20
 80079e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079ec:	f843 2b04 	str.w	r2, [r3], #4
 80079f0:	e7d8      	b.n	80079a4 <__multiply+0x50>
 80079f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80079f6:	f1ba 0f00 	cmp.w	sl, #0
 80079fa:	d024      	beq.n	8007a46 <__multiply+0xf2>
 80079fc:	f104 0e14 	add.w	lr, r4, #20
 8007a00:	46a9      	mov	r9, r5
 8007a02:	f04f 0c00 	mov.w	ip, #0
 8007a06:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007a0a:	f8d9 3000 	ldr.w	r3, [r9]
 8007a0e:	fa1f fb87 	uxth.w	fp, r7
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a18:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007a1c:	f8d9 7000 	ldr.w	r7, [r9]
 8007a20:	4463      	add	r3, ip
 8007a22:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007a26:	fb0a c70b 	mla	r7, sl, fp, ip
 8007a2a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a34:	4572      	cmp	r2, lr
 8007a36:	f849 3b04 	str.w	r3, [r9], #4
 8007a3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007a3e:	d8e2      	bhi.n	8007a06 <__multiply+0xb2>
 8007a40:	9b01      	ldr	r3, [sp, #4]
 8007a42:	f845 c003 	str.w	ip, [r5, r3]
 8007a46:	9b03      	ldr	r3, [sp, #12]
 8007a48:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a4c:	3104      	adds	r1, #4
 8007a4e:	f1b9 0f00 	cmp.w	r9, #0
 8007a52:	d021      	beq.n	8007a98 <__multiply+0x144>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	f104 0c14 	add.w	ip, r4, #20
 8007a5a:	46ae      	mov	lr, r5
 8007a5c:	f04f 0a00 	mov.w	sl, #0
 8007a60:	f8bc b000 	ldrh.w	fp, [ip]
 8007a64:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007a68:	fb09 770b 	mla	r7, r9, fp, r7
 8007a6c:	4457      	add	r7, sl
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007a74:	f84e 3b04 	str.w	r3, [lr], #4
 8007a78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a80:	f8be 3000 	ldrh.w	r3, [lr]
 8007a84:	fb09 330a 	mla	r3, r9, sl, r3
 8007a88:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007a8c:	4562      	cmp	r2, ip
 8007a8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a92:	d8e5      	bhi.n	8007a60 <__multiply+0x10c>
 8007a94:	9f01      	ldr	r7, [sp, #4]
 8007a96:	51eb      	str	r3, [r5, r7]
 8007a98:	3504      	adds	r5, #4
 8007a9a:	e799      	b.n	80079d0 <__multiply+0x7c>
 8007a9c:	3e01      	subs	r6, #1
 8007a9e:	e79b      	b.n	80079d8 <__multiply+0x84>
 8007aa0:	08008a20 	.word	0x08008a20
 8007aa4:	08008a31 	.word	0x08008a31

08007aa8 <__pow5mult>:
 8007aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aac:	4615      	mov	r5, r2
 8007aae:	f012 0203 	ands.w	r2, r2, #3
 8007ab2:	4607      	mov	r7, r0
 8007ab4:	460e      	mov	r6, r1
 8007ab6:	d007      	beq.n	8007ac8 <__pow5mult+0x20>
 8007ab8:	4c25      	ldr	r4, [pc, #148]	@ (8007b50 <__pow5mult+0xa8>)
 8007aba:	3a01      	subs	r2, #1
 8007abc:	2300      	movs	r3, #0
 8007abe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ac2:	f7ff fe9f 	bl	8007804 <__multadd>
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	10ad      	asrs	r5, r5, #2
 8007aca:	d03d      	beq.n	8007b48 <__pow5mult+0xa0>
 8007acc:	69fc      	ldr	r4, [r7, #28]
 8007ace:	b97c      	cbnz	r4, 8007af0 <__pow5mult+0x48>
 8007ad0:	2010      	movs	r0, #16
 8007ad2:	f7ff fd7f 	bl	80075d4 <malloc>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	61f8      	str	r0, [r7, #28]
 8007ada:	b928      	cbnz	r0, 8007ae8 <__pow5mult+0x40>
 8007adc:	4b1d      	ldr	r3, [pc, #116]	@ (8007b54 <__pow5mult+0xac>)
 8007ade:	481e      	ldr	r0, [pc, #120]	@ (8007b58 <__pow5mult+0xb0>)
 8007ae0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007ae4:	f000 fbea 	bl	80082bc <__assert_func>
 8007ae8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007aec:	6004      	str	r4, [r0, #0]
 8007aee:	60c4      	str	r4, [r0, #12]
 8007af0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007af4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007af8:	b94c      	cbnz	r4, 8007b0e <__pow5mult+0x66>
 8007afa:	f240 2171 	movw	r1, #625	@ 0x271
 8007afe:	4638      	mov	r0, r7
 8007b00:	f7ff ff12 	bl	8007928 <__i2b>
 8007b04:	2300      	movs	r3, #0
 8007b06:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	6003      	str	r3, [r0, #0]
 8007b0e:	f04f 0900 	mov.w	r9, #0
 8007b12:	07eb      	lsls	r3, r5, #31
 8007b14:	d50a      	bpl.n	8007b2c <__pow5mult+0x84>
 8007b16:	4631      	mov	r1, r6
 8007b18:	4622      	mov	r2, r4
 8007b1a:	4638      	mov	r0, r7
 8007b1c:	f7ff ff1a 	bl	8007954 <__multiply>
 8007b20:	4631      	mov	r1, r6
 8007b22:	4680      	mov	r8, r0
 8007b24:	4638      	mov	r0, r7
 8007b26:	f7ff fe4b 	bl	80077c0 <_Bfree>
 8007b2a:	4646      	mov	r6, r8
 8007b2c:	106d      	asrs	r5, r5, #1
 8007b2e:	d00b      	beq.n	8007b48 <__pow5mult+0xa0>
 8007b30:	6820      	ldr	r0, [r4, #0]
 8007b32:	b938      	cbnz	r0, 8007b44 <__pow5mult+0x9c>
 8007b34:	4622      	mov	r2, r4
 8007b36:	4621      	mov	r1, r4
 8007b38:	4638      	mov	r0, r7
 8007b3a:	f7ff ff0b 	bl	8007954 <__multiply>
 8007b3e:	6020      	str	r0, [r4, #0]
 8007b40:	f8c0 9000 	str.w	r9, [r0]
 8007b44:	4604      	mov	r4, r0
 8007b46:	e7e4      	b.n	8007b12 <__pow5mult+0x6a>
 8007b48:	4630      	mov	r0, r6
 8007b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b4e:	bf00      	nop
 8007b50:	08008a8c 	.word	0x08008a8c
 8007b54:	080089b1 	.word	0x080089b1
 8007b58:	08008a31 	.word	0x08008a31

08007b5c <__lshift>:
 8007b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b60:	460c      	mov	r4, r1
 8007b62:	6849      	ldr	r1, [r1, #4]
 8007b64:	6923      	ldr	r3, [r4, #16]
 8007b66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b6a:	68a3      	ldr	r3, [r4, #8]
 8007b6c:	4607      	mov	r7, r0
 8007b6e:	4691      	mov	r9, r2
 8007b70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b74:	f108 0601 	add.w	r6, r8, #1
 8007b78:	42b3      	cmp	r3, r6
 8007b7a:	db0b      	blt.n	8007b94 <__lshift+0x38>
 8007b7c:	4638      	mov	r0, r7
 8007b7e:	f7ff fddf 	bl	8007740 <_Balloc>
 8007b82:	4605      	mov	r5, r0
 8007b84:	b948      	cbnz	r0, 8007b9a <__lshift+0x3e>
 8007b86:	4602      	mov	r2, r0
 8007b88:	4b28      	ldr	r3, [pc, #160]	@ (8007c2c <__lshift+0xd0>)
 8007b8a:	4829      	ldr	r0, [pc, #164]	@ (8007c30 <__lshift+0xd4>)
 8007b8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b90:	f000 fb94 	bl	80082bc <__assert_func>
 8007b94:	3101      	adds	r1, #1
 8007b96:	005b      	lsls	r3, r3, #1
 8007b98:	e7ee      	b.n	8007b78 <__lshift+0x1c>
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	f100 0114 	add.w	r1, r0, #20
 8007ba0:	f100 0210 	add.w	r2, r0, #16
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	4553      	cmp	r3, sl
 8007ba8:	db33      	blt.n	8007c12 <__lshift+0xb6>
 8007baa:	6920      	ldr	r0, [r4, #16]
 8007bac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bb0:	f104 0314 	add.w	r3, r4, #20
 8007bb4:	f019 091f 	ands.w	r9, r9, #31
 8007bb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007bc0:	d02b      	beq.n	8007c1a <__lshift+0xbe>
 8007bc2:	f1c9 0e20 	rsb	lr, r9, #32
 8007bc6:	468a      	mov	sl, r1
 8007bc8:	2200      	movs	r2, #0
 8007bca:	6818      	ldr	r0, [r3, #0]
 8007bcc:	fa00 f009 	lsl.w	r0, r0, r9
 8007bd0:	4310      	orrs	r0, r2
 8007bd2:	f84a 0b04 	str.w	r0, [sl], #4
 8007bd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bda:	459c      	cmp	ip, r3
 8007bdc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007be0:	d8f3      	bhi.n	8007bca <__lshift+0x6e>
 8007be2:	ebac 0304 	sub.w	r3, ip, r4
 8007be6:	3b15      	subs	r3, #21
 8007be8:	f023 0303 	bic.w	r3, r3, #3
 8007bec:	3304      	adds	r3, #4
 8007bee:	f104 0015 	add.w	r0, r4, #21
 8007bf2:	4584      	cmp	ip, r0
 8007bf4:	bf38      	it	cc
 8007bf6:	2304      	movcc	r3, #4
 8007bf8:	50ca      	str	r2, [r1, r3]
 8007bfa:	b10a      	cbz	r2, 8007c00 <__lshift+0xa4>
 8007bfc:	f108 0602 	add.w	r6, r8, #2
 8007c00:	3e01      	subs	r6, #1
 8007c02:	4638      	mov	r0, r7
 8007c04:	612e      	str	r6, [r5, #16]
 8007c06:	4621      	mov	r1, r4
 8007c08:	f7ff fdda 	bl	80077c0 <_Bfree>
 8007c0c:	4628      	mov	r0, r5
 8007c0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c12:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c16:	3301      	adds	r3, #1
 8007c18:	e7c5      	b.n	8007ba6 <__lshift+0x4a>
 8007c1a:	3904      	subs	r1, #4
 8007c1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c20:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c24:	459c      	cmp	ip, r3
 8007c26:	d8f9      	bhi.n	8007c1c <__lshift+0xc0>
 8007c28:	e7ea      	b.n	8007c00 <__lshift+0xa4>
 8007c2a:	bf00      	nop
 8007c2c:	08008a20 	.word	0x08008a20
 8007c30:	08008a31 	.word	0x08008a31

08007c34 <__mcmp>:
 8007c34:	690a      	ldr	r2, [r1, #16]
 8007c36:	4603      	mov	r3, r0
 8007c38:	6900      	ldr	r0, [r0, #16]
 8007c3a:	1a80      	subs	r0, r0, r2
 8007c3c:	b530      	push	{r4, r5, lr}
 8007c3e:	d10e      	bne.n	8007c5e <__mcmp+0x2a>
 8007c40:	3314      	adds	r3, #20
 8007c42:	3114      	adds	r1, #20
 8007c44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c54:	4295      	cmp	r5, r2
 8007c56:	d003      	beq.n	8007c60 <__mcmp+0x2c>
 8007c58:	d205      	bcs.n	8007c66 <__mcmp+0x32>
 8007c5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c5e:	bd30      	pop	{r4, r5, pc}
 8007c60:	42a3      	cmp	r3, r4
 8007c62:	d3f3      	bcc.n	8007c4c <__mcmp+0x18>
 8007c64:	e7fb      	b.n	8007c5e <__mcmp+0x2a>
 8007c66:	2001      	movs	r0, #1
 8007c68:	e7f9      	b.n	8007c5e <__mcmp+0x2a>
	...

08007c6c <__mdiff>:
 8007c6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c70:	4689      	mov	r9, r1
 8007c72:	4606      	mov	r6, r0
 8007c74:	4611      	mov	r1, r2
 8007c76:	4648      	mov	r0, r9
 8007c78:	4614      	mov	r4, r2
 8007c7a:	f7ff ffdb 	bl	8007c34 <__mcmp>
 8007c7e:	1e05      	subs	r5, r0, #0
 8007c80:	d112      	bne.n	8007ca8 <__mdiff+0x3c>
 8007c82:	4629      	mov	r1, r5
 8007c84:	4630      	mov	r0, r6
 8007c86:	f7ff fd5b 	bl	8007740 <_Balloc>
 8007c8a:	4602      	mov	r2, r0
 8007c8c:	b928      	cbnz	r0, 8007c9a <__mdiff+0x2e>
 8007c8e:	4b3f      	ldr	r3, [pc, #252]	@ (8007d8c <__mdiff+0x120>)
 8007c90:	f240 2137 	movw	r1, #567	@ 0x237
 8007c94:	483e      	ldr	r0, [pc, #248]	@ (8007d90 <__mdiff+0x124>)
 8007c96:	f000 fb11 	bl	80082bc <__assert_func>
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ca0:	4610      	mov	r0, r2
 8007ca2:	b003      	add	sp, #12
 8007ca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca8:	bfbc      	itt	lt
 8007caa:	464b      	movlt	r3, r9
 8007cac:	46a1      	movlt	r9, r4
 8007cae:	4630      	mov	r0, r6
 8007cb0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007cb4:	bfba      	itte	lt
 8007cb6:	461c      	movlt	r4, r3
 8007cb8:	2501      	movlt	r5, #1
 8007cba:	2500      	movge	r5, #0
 8007cbc:	f7ff fd40 	bl	8007740 <_Balloc>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	b918      	cbnz	r0, 8007ccc <__mdiff+0x60>
 8007cc4:	4b31      	ldr	r3, [pc, #196]	@ (8007d8c <__mdiff+0x120>)
 8007cc6:	f240 2145 	movw	r1, #581	@ 0x245
 8007cca:	e7e3      	b.n	8007c94 <__mdiff+0x28>
 8007ccc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cd0:	6926      	ldr	r6, [r4, #16]
 8007cd2:	60c5      	str	r5, [r0, #12]
 8007cd4:	f109 0310 	add.w	r3, r9, #16
 8007cd8:	f109 0514 	add.w	r5, r9, #20
 8007cdc:	f104 0e14 	add.w	lr, r4, #20
 8007ce0:	f100 0b14 	add.w	fp, r0, #20
 8007ce4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ce8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007cec:	9301      	str	r3, [sp, #4]
 8007cee:	46d9      	mov	r9, fp
 8007cf0:	f04f 0c00 	mov.w	ip, #0
 8007cf4:	9b01      	ldr	r3, [sp, #4]
 8007cf6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007cfa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007cfe:	9301      	str	r3, [sp, #4]
 8007d00:	fa1f f38a 	uxth.w	r3, sl
 8007d04:	4619      	mov	r1, r3
 8007d06:	b283      	uxth	r3, r0
 8007d08:	1acb      	subs	r3, r1, r3
 8007d0a:	0c00      	lsrs	r0, r0, #16
 8007d0c:	4463      	add	r3, ip
 8007d0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d16:	b29b      	uxth	r3, r3
 8007d18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d1c:	4576      	cmp	r6, lr
 8007d1e:	f849 3b04 	str.w	r3, [r9], #4
 8007d22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d26:	d8e5      	bhi.n	8007cf4 <__mdiff+0x88>
 8007d28:	1b33      	subs	r3, r6, r4
 8007d2a:	3b15      	subs	r3, #21
 8007d2c:	f023 0303 	bic.w	r3, r3, #3
 8007d30:	3415      	adds	r4, #21
 8007d32:	3304      	adds	r3, #4
 8007d34:	42a6      	cmp	r6, r4
 8007d36:	bf38      	it	cc
 8007d38:	2304      	movcc	r3, #4
 8007d3a:	441d      	add	r5, r3
 8007d3c:	445b      	add	r3, fp
 8007d3e:	461e      	mov	r6, r3
 8007d40:	462c      	mov	r4, r5
 8007d42:	4544      	cmp	r4, r8
 8007d44:	d30e      	bcc.n	8007d64 <__mdiff+0xf8>
 8007d46:	f108 0103 	add.w	r1, r8, #3
 8007d4a:	1b49      	subs	r1, r1, r5
 8007d4c:	f021 0103 	bic.w	r1, r1, #3
 8007d50:	3d03      	subs	r5, #3
 8007d52:	45a8      	cmp	r8, r5
 8007d54:	bf38      	it	cc
 8007d56:	2100      	movcc	r1, #0
 8007d58:	440b      	add	r3, r1
 8007d5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d5e:	b191      	cbz	r1, 8007d86 <__mdiff+0x11a>
 8007d60:	6117      	str	r7, [r2, #16]
 8007d62:	e79d      	b.n	8007ca0 <__mdiff+0x34>
 8007d64:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d68:	46e6      	mov	lr, ip
 8007d6a:	0c08      	lsrs	r0, r1, #16
 8007d6c:	fa1c fc81 	uxtah	ip, ip, r1
 8007d70:	4471      	add	r1, lr
 8007d72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d76:	b289      	uxth	r1, r1
 8007d78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d7c:	f846 1b04 	str.w	r1, [r6], #4
 8007d80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d84:	e7dd      	b.n	8007d42 <__mdiff+0xd6>
 8007d86:	3f01      	subs	r7, #1
 8007d88:	e7e7      	b.n	8007d5a <__mdiff+0xee>
 8007d8a:	bf00      	nop
 8007d8c:	08008a20 	.word	0x08008a20
 8007d90:	08008a31 	.word	0x08008a31

08007d94 <__d2b>:
 8007d94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d98:	460f      	mov	r7, r1
 8007d9a:	2101      	movs	r1, #1
 8007d9c:	ec59 8b10 	vmov	r8, r9, d0
 8007da0:	4616      	mov	r6, r2
 8007da2:	f7ff fccd 	bl	8007740 <_Balloc>
 8007da6:	4604      	mov	r4, r0
 8007da8:	b930      	cbnz	r0, 8007db8 <__d2b+0x24>
 8007daa:	4602      	mov	r2, r0
 8007dac:	4b23      	ldr	r3, [pc, #140]	@ (8007e3c <__d2b+0xa8>)
 8007dae:	4824      	ldr	r0, [pc, #144]	@ (8007e40 <__d2b+0xac>)
 8007db0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007db4:	f000 fa82 	bl	80082bc <__assert_func>
 8007db8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007dbc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007dc0:	b10d      	cbz	r5, 8007dc6 <__d2b+0x32>
 8007dc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007dc6:	9301      	str	r3, [sp, #4]
 8007dc8:	f1b8 0300 	subs.w	r3, r8, #0
 8007dcc:	d023      	beq.n	8007e16 <__d2b+0x82>
 8007dce:	4668      	mov	r0, sp
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	f7ff fd7c 	bl	80078ce <__lo0bits>
 8007dd6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007dda:	b1d0      	cbz	r0, 8007e12 <__d2b+0x7e>
 8007ddc:	f1c0 0320 	rsb	r3, r0, #32
 8007de0:	fa02 f303 	lsl.w	r3, r2, r3
 8007de4:	430b      	orrs	r3, r1
 8007de6:	40c2      	lsrs	r2, r0
 8007de8:	6163      	str	r3, [r4, #20]
 8007dea:	9201      	str	r2, [sp, #4]
 8007dec:	9b01      	ldr	r3, [sp, #4]
 8007dee:	61a3      	str	r3, [r4, #24]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	bf0c      	ite	eq
 8007df4:	2201      	moveq	r2, #1
 8007df6:	2202      	movne	r2, #2
 8007df8:	6122      	str	r2, [r4, #16]
 8007dfa:	b1a5      	cbz	r5, 8007e26 <__d2b+0x92>
 8007dfc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007e00:	4405      	add	r5, r0
 8007e02:	603d      	str	r5, [r7, #0]
 8007e04:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007e08:	6030      	str	r0, [r6, #0]
 8007e0a:	4620      	mov	r0, r4
 8007e0c:	b003      	add	sp, #12
 8007e0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e12:	6161      	str	r1, [r4, #20]
 8007e14:	e7ea      	b.n	8007dec <__d2b+0x58>
 8007e16:	a801      	add	r0, sp, #4
 8007e18:	f7ff fd59 	bl	80078ce <__lo0bits>
 8007e1c:	9b01      	ldr	r3, [sp, #4]
 8007e1e:	6163      	str	r3, [r4, #20]
 8007e20:	3020      	adds	r0, #32
 8007e22:	2201      	movs	r2, #1
 8007e24:	e7e8      	b.n	8007df8 <__d2b+0x64>
 8007e26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e2e:	6038      	str	r0, [r7, #0]
 8007e30:	6918      	ldr	r0, [r3, #16]
 8007e32:	f7ff fd2d 	bl	8007890 <__hi0bits>
 8007e36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e3a:	e7e5      	b.n	8007e08 <__d2b+0x74>
 8007e3c:	08008a20 	.word	0x08008a20
 8007e40:	08008a31 	.word	0x08008a31

08007e44 <__ssputs_r>:
 8007e44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e48:	688e      	ldr	r6, [r1, #8]
 8007e4a:	461f      	mov	r7, r3
 8007e4c:	42be      	cmp	r6, r7
 8007e4e:	680b      	ldr	r3, [r1, #0]
 8007e50:	4682      	mov	sl, r0
 8007e52:	460c      	mov	r4, r1
 8007e54:	4690      	mov	r8, r2
 8007e56:	d82d      	bhi.n	8007eb4 <__ssputs_r+0x70>
 8007e58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e5c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e60:	d026      	beq.n	8007eb0 <__ssputs_r+0x6c>
 8007e62:	6965      	ldr	r5, [r4, #20]
 8007e64:	6909      	ldr	r1, [r1, #16]
 8007e66:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e6a:	eba3 0901 	sub.w	r9, r3, r1
 8007e6e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e72:	1c7b      	adds	r3, r7, #1
 8007e74:	444b      	add	r3, r9
 8007e76:	106d      	asrs	r5, r5, #1
 8007e78:	429d      	cmp	r5, r3
 8007e7a:	bf38      	it	cc
 8007e7c:	461d      	movcc	r5, r3
 8007e7e:	0553      	lsls	r3, r2, #21
 8007e80:	d527      	bpl.n	8007ed2 <__ssputs_r+0x8e>
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7ff fbd0 	bl	8007628 <_malloc_r>
 8007e88:	4606      	mov	r6, r0
 8007e8a:	b360      	cbz	r0, 8007ee6 <__ssputs_r+0xa2>
 8007e8c:	6921      	ldr	r1, [r4, #16]
 8007e8e:	464a      	mov	r2, r9
 8007e90:	f000 fa06 	bl	80082a0 <memcpy>
 8007e94:	89a3      	ldrh	r3, [r4, #12]
 8007e96:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e9e:	81a3      	strh	r3, [r4, #12]
 8007ea0:	6126      	str	r6, [r4, #16]
 8007ea2:	6165      	str	r5, [r4, #20]
 8007ea4:	444e      	add	r6, r9
 8007ea6:	eba5 0509 	sub.w	r5, r5, r9
 8007eaa:	6026      	str	r6, [r4, #0]
 8007eac:	60a5      	str	r5, [r4, #8]
 8007eae:	463e      	mov	r6, r7
 8007eb0:	42be      	cmp	r6, r7
 8007eb2:	d900      	bls.n	8007eb6 <__ssputs_r+0x72>
 8007eb4:	463e      	mov	r6, r7
 8007eb6:	6820      	ldr	r0, [r4, #0]
 8007eb8:	4632      	mov	r2, r6
 8007eba:	4641      	mov	r1, r8
 8007ebc:	f000 f9c6 	bl	800824c <memmove>
 8007ec0:	68a3      	ldr	r3, [r4, #8]
 8007ec2:	1b9b      	subs	r3, r3, r6
 8007ec4:	60a3      	str	r3, [r4, #8]
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	4433      	add	r3, r6
 8007eca:	6023      	str	r3, [r4, #0]
 8007ecc:	2000      	movs	r0, #0
 8007ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed2:	462a      	mov	r2, r5
 8007ed4:	f000 fa36 	bl	8008344 <_realloc_r>
 8007ed8:	4606      	mov	r6, r0
 8007eda:	2800      	cmp	r0, #0
 8007edc:	d1e0      	bne.n	8007ea0 <__ssputs_r+0x5c>
 8007ede:	6921      	ldr	r1, [r4, #16]
 8007ee0:	4650      	mov	r0, sl
 8007ee2:	f7ff fb2d 	bl	8007540 <_free_r>
 8007ee6:	230c      	movs	r3, #12
 8007ee8:	f8ca 3000 	str.w	r3, [sl]
 8007eec:	89a3      	ldrh	r3, [r4, #12]
 8007eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ef2:	81a3      	strh	r3, [r4, #12]
 8007ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef8:	e7e9      	b.n	8007ece <__ssputs_r+0x8a>
	...

08007efc <_svfiprintf_r>:
 8007efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f00:	4698      	mov	r8, r3
 8007f02:	898b      	ldrh	r3, [r1, #12]
 8007f04:	061b      	lsls	r3, r3, #24
 8007f06:	b09d      	sub	sp, #116	@ 0x74
 8007f08:	4607      	mov	r7, r0
 8007f0a:	460d      	mov	r5, r1
 8007f0c:	4614      	mov	r4, r2
 8007f0e:	d510      	bpl.n	8007f32 <_svfiprintf_r+0x36>
 8007f10:	690b      	ldr	r3, [r1, #16]
 8007f12:	b973      	cbnz	r3, 8007f32 <_svfiprintf_r+0x36>
 8007f14:	2140      	movs	r1, #64	@ 0x40
 8007f16:	f7ff fb87 	bl	8007628 <_malloc_r>
 8007f1a:	6028      	str	r0, [r5, #0]
 8007f1c:	6128      	str	r0, [r5, #16]
 8007f1e:	b930      	cbnz	r0, 8007f2e <_svfiprintf_r+0x32>
 8007f20:	230c      	movs	r3, #12
 8007f22:	603b      	str	r3, [r7, #0]
 8007f24:	f04f 30ff 	mov.w	r0, #4294967295
 8007f28:	b01d      	add	sp, #116	@ 0x74
 8007f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f2e:	2340      	movs	r3, #64	@ 0x40
 8007f30:	616b      	str	r3, [r5, #20]
 8007f32:	2300      	movs	r3, #0
 8007f34:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f36:	2320      	movs	r3, #32
 8007f38:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f40:	2330      	movs	r3, #48	@ 0x30
 8007f42:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080e0 <_svfiprintf_r+0x1e4>
 8007f46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f4a:	f04f 0901 	mov.w	r9, #1
 8007f4e:	4623      	mov	r3, r4
 8007f50:	469a      	mov	sl, r3
 8007f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f56:	b10a      	cbz	r2, 8007f5c <_svfiprintf_r+0x60>
 8007f58:	2a25      	cmp	r2, #37	@ 0x25
 8007f5a:	d1f9      	bne.n	8007f50 <_svfiprintf_r+0x54>
 8007f5c:	ebba 0b04 	subs.w	fp, sl, r4
 8007f60:	d00b      	beq.n	8007f7a <_svfiprintf_r+0x7e>
 8007f62:	465b      	mov	r3, fp
 8007f64:	4622      	mov	r2, r4
 8007f66:	4629      	mov	r1, r5
 8007f68:	4638      	mov	r0, r7
 8007f6a:	f7ff ff6b 	bl	8007e44 <__ssputs_r>
 8007f6e:	3001      	adds	r0, #1
 8007f70:	f000 80a7 	beq.w	80080c2 <_svfiprintf_r+0x1c6>
 8007f74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f76:	445a      	add	r2, fp
 8007f78:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	f000 809f 	beq.w	80080c2 <_svfiprintf_r+0x1c6>
 8007f84:	2300      	movs	r3, #0
 8007f86:	f04f 32ff 	mov.w	r2, #4294967295
 8007f8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f8e:	f10a 0a01 	add.w	sl, sl, #1
 8007f92:	9304      	str	r3, [sp, #16]
 8007f94:	9307      	str	r3, [sp, #28]
 8007f96:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f9a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f9c:	4654      	mov	r4, sl
 8007f9e:	2205      	movs	r2, #5
 8007fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa4:	484e      	ldr	r0, [pc, #312]	@ (80080e0 <_svfiprintf_r+0x1e4>)
 8007fa6:	f7f8 f933 	bl	8000210 <memchr>
 8007faa:	9a04      	ldr	r2, [sp, #16]
 8007fac:	b9d8      	cbnz	r0, 8007fe6 <_svfiprintf_r+0xea>
 8007fae:	06d0      	lsls	r0, r2, #27
 8007fb0:	bf44      	itt	mi
 8007fb2:	2320      	movmi	r3, #32
 8007fb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fb8:	0711      	lsls	r1, r2, #28
 8007fba:	bf44      	itt	mi
 8007fbc:	232b      	movmi	r3, #43	@ 0x2b
 8007fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc8:	d015      	beq.n	8007ff6 <_svfiprintf_r+0xfa>
 8007fca:	9a07      	ldr	r2, [sp, #28]
 8007fcc:	4654      	mov	r4, sl
 8007fce:	2000      	movs	r0, #0
 8007fd0:	f04f 0c0a 	mov.w	ip, #10
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fda:	3b30      	subs	r3, #48	@ 0x30
 8007fdc:	2b09      	cmp	r3, #9
 8007fde:	d94b      	bls.n	8008078 <_svfiprintf_r+0x17c>
 8007fe0:	b1b0      	cbz	r0, 8008010 <_svfiprintf_r+0x114>
 8007fe2:	9207      	str	r2, [sp, #28]
 8007fe4:	e014      	b.n	8008010 <_svfiprintf_r+0x114>
 8007fe6:	eba0 0308 	sub.w	r3, r0, r8
 8007fea:	fa09 f303 	lsl.w	r3, r9, r3
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	9304      	str	r3, [sp, #16]
 8007ff2:	46a2      	mov	sl, r4
 8007ff4:	e7d2      	b.n	8007f9c <_svfiprintf_r+0xa0>
 8007ff6:	9b03      	ldr	r3, [sp, #12]
 8007ff8:	1d19      	adds	r1, r3, #4
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	9103      	str	r1, [sp, #12]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	bfbb      	ittet	lt
 8008002:	425b      	neglt	r3, r3
 8008004:	f042 0202 	orrlt.w	r2, r2, #2
 8008008:	9307      	strge	r3, [sp, #28]
 800800a:	9307      	strlt	r3, [sp, #28]
 800800c:	bfb8      	it	lt
 800800e:	9204      	strlt	r2, [sp, #16]
 8008010:	7823      	ldrb	r3, [r4, #0]
 8008012:	2b2e      	cmp	r3, #46	@ 0x2e
 8008014:	d10a      	bne.n	800802c <_svfiprintf_r+0x130>
 8008016:	7863      	ldrb	r3, [r4, #1]
 8008018:	2b2a      	cmp	r3, #42	@ 0x2a
 800801a:	d132      	bne.n	8008082 <_svfiprintf_r+0x186>
 800801c:	9b03      	ldr	r3, [sp, #12]
 800801e:	1d1a      	adds	r2, r3, #4
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	9203      	str	r2, [sp, #12]
 8008024:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008028:	3402      	adds	r4, #2
 800802a:	9305      	str	r3, [sp, #20]
 800802c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080f0 <_svfiprintf_r+0x1f4>
 8008030:	7821      	ldrb	r1, [r4, #0]
 8008032:	2203      	movs	r2, #3
 8008034:	4650      	mov	r0, sl
 8008036:	f7f8 f8eb 	bl	8000210 <memchr>
 800803a:	b138      	cbz	r0, 800804c <_svfiprintf_r+0x150>
 800803c:	9b04      	ldr	r3, [sp, #16]
 800803e:	eba0 000a 	sub.w	r0, r0, sl
 8008042:	2240      	movs	r2, #64	@ 0x40
 8008044:	4082      	lsls	r2, r0
 8008046:	4313      	orrs	r3, r2
 8008048:	3401      	adds	r4, #1
 800804a:	9304      	str	r3, [sp, #16]
 800804c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008050:	4824      	ldr	r0, [pc, #144]	@ (80080e4 <_svfiprintf_r+0x1e8>)
 8008052:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008056:	2206      	movs	r2, #6
 8008058:	f7f8 f8da 	bl	8000210 <memchr>
 800805c:	2800      	cmp	r0, #0
 800805e:	d036      	beq.n	80080ce <_svfiprintf_r+0x1d2>
 8008060:	4b21      	ldr	r3, [pc, #132]	@ (80080e8 <_svfiprintf_r+0x1ec>)
 8008062:	bb1b      	cbnz	r3, 80080ac <_svfiprintf_r+0x1b0>
 8008064:	9b03      	ldr	r3, [sp, #12]
 8008066:	3307      	adds	r3, #7
 8008068:	f023 0307 	bic.w	r3, r3, #7
 800806c:	3308      	adds	r3, #8
 800806e:	9303      	str	r3, [sp, #12]
 8008070:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008072:	4433      	add	r3, r6
 8008074:	9309      	str	r3, [sp, #36]	@ 0x24
 8008076:	e76a      	b.n	8007f4e <_svfiprintf_r+0x52>
 8008078:	fb0c 3202 	mla	r2, ip, r2, r3
 800807c:	460c      	mov	r4, r1
 800807e:	2001      	movs	r0, #1
 8008080:	e7a8      	b.n	8007fd4 <_svfiprintf_r+0xd8>
 8008082:	2300      	movs	r3, #0
 8008084:	3401      	adds	r4, #1
 8008086:	9305      	str	r3, [sp, #20]
 8008088:	4619      	mov	r1, r3
 800808a:	f04f 0c0a 	mov.w	ip, #10
 800808e:	4620      	mov	r0, r4
 8008090:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008094:	3a30      	subs	r2, #48	@ 0x30
 8008096:	2a09      	cmp	r2, #9
 8008098:	d903      	bls.n	80080a2 <_svfiprintf_r+0x1a6>
 800809a:	2b00      	cmp	r3, #0
 800809c:	d0c6      	beq.n	800802c <_svfiprintf_r+0x130>
 800809e:	9105      	str	r1, [sp, #20]
 80080a0:	e7c4      	b.n	800802c <_svfiprintf_r+0x130>
 80080a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a6:	4604      	mov	r4, r0
 80080a8:	2301      	movs	r3, #1
 80080aa:	e7f0      	b.n	800808e <_svfiprintf_r+0x192>
 80080ac:	ab03      	add	r3, sp, #12
 80080ae:	9300      	str	r3, [sp, #0]
 80080b0:	462a      	mov	r2, r5
 80080b2:	4b0e      	ldr	r3, [pc, #56]	@ (80080ec <_svfiprintf_r+0x1f0>)
 80080b4:	a904      	add	r1, sp, #16
 80080b6:	4638      	mov	r0, r7
 80080b8:	f7fd fe98 	bl	8005dec <_printf_float>
 80080bc:	1c42      	adds	r2, r0, #1
 80080be:	4606      	mov	r6, r0
 80080c0:	d1d6      	bne.n	8008070 <_svfiprintf_r+0x174>
 80080c2:	89ab      	ldrh	r3, [r5, #12]
 80080c4:	065b      	lsls	r3, r3, #25
 80080c6:	f53f af2d 	bmi.w	8007f24 <_svfiprintf_r+0x28>
 80080ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080cc:	e72c      	b.n	8007f28 <_svfiprintf_r+0x2c>
 80080ce:	ab03      	add	r3, sp, #12
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	462a      	mov	r2, r5
 80080d4:	4b05      	ldr	r3, [pc, #20]	@ (80080ec <_svfiprintf_r+0x1f0>)
 80080d6:	a904      	add	r1, sp, #16
 80080d8:	4638      	mov	r0, r7
 80080da:	f7fe f91f 	bl	800631c <_printf_i>
 80080de:	e7ed      	b.n	80080bc <_svfiprintf_r+0x1c0>
 80080e0:	08008b88 	.word	0x08008b88
 80080e4:	08008b92 	.word	0x08008b92
 80080e8:	08005ded 	.word	0x08005ded
 80080ec:	08007e45 	.word	0x08007e45
 80080f0:	08008b8e 	.word	0x08008b8e

080080f4 <__sflush_r>:
 80080f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080fc:	0716      	lsls	r6, r2, #28
 80080fe:	4605      	mov	r5, r0
 8008100:	460c      	mov	r4, r1
 8008102:	d454      	bmi.n	80081ae <__sflush_r+0xba>
 8008104:	684b      	ldr	r3, [r1, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	dc02      	bgt.n	8008110 <__sflush_r+0x1c>
 800810a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800810c:	2b00      	cmp	r3, #0
 800810e:	dd48      	ble.n	80081a2 <__sflush_r+0xae>
 8008110:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008112:	2e00      	cmp	r6, #0
 8008114:	d045      	beq.n	80081a2 <__sflush_r+0xae>
 8008116:	2300      	movs	r3, #0
 8008118:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800811c:	682f      	ldr	r7, [r5, #0]
 800811e:	6a21      	ldr	r1, [r4, #32]
 8008120:	602b      	str	r3, [r5, #0]
 8008122:	d030      	beq.n	8008186 <__sflush_r+0x92>
 8008124:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008126:	89a3      	ldrh	r3, [r4, #12]
 8008128:	0759      	lsls	r1, r3, #29
 800812a:	d505      	bpl.n	8008138 <__sflush_r+0x44>
 800812c:	6863      	ldr	r3, [r4, #4]
 800812e:	1ad2      	subs	r2, r2, r3
 8008130:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008132:	b10b      	cbz	r3, 8008138 <__sflush_r+0x44>
 8008134:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008136:	1ad2      	subs	r2, r2, r3
 8008138:	2300      	movs	r3, #0
 800813a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800813c:	6a21      	ldr	r1, [r4, #32]
 800813e:	4628      	mov	r0, r5
 8008140:	47b0      	blx	r6
 8008142:	1c43      	adds	r3, r0, #1
 8008144:	89a3      	ldrh	r3, [r4, #12]
 8008146:	d106      	bne.n	8008156 <__sflush_r+0x62>
 8008148:	6829      	ldr	r1, [r5, #0]
 800814a:	291d      	cmp	r1, #29
 800814c:	d82b      	bhi.n	80081a6 <__sflush_r+0xb2>
 800814e:	4a2a      	ldr	r2, [pc, #168]	@ (80081f8 <__sflush_r+0x104>)
 8008150:	410a      	asrs	r2, r1
 8008152:	07d6      	lsls	r6, r2, #31
 8008154:	d427      	bmi.n	80081a6 <__sflush_r+0xb2>
 8008156:	2200      	movs	r2, #0
 8008158:	6062      	str	r2, [r4, #4]
 800815a:	04d9      	lsls	r1, r3, #19
 800815c:	6922      	ldr	r2, [r4, #16]
 800815e:	6022      	str	r2, [r4, #0]
 8008160:	d504      	bpl.n	800816c <__sflush_r+0x78>
 8008162:	1c42      	adds	r2, r0, #1
 8008164:	d101      	bne.n	800816a <__sflush_r+0x76>
 8008166:	682b      	ldr	r3, [r5, #0]
 8008168:	b903      	cbnz	r3, 800816c <__sflush_r+0x78>
 800816a:	6560      	str	r0, [r4, #84]	@ 0x54
 800816c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800816e:	602f      	str	r7, [r5, #0]
 8008170:	b1b9      	cbz	r1, 80081a2 <__sflush_r+0xae>
 8008172:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008176:	4299      	cmp	r1, r3
 8008178:	d002      	beq.n	8008180 <__sflush_r+0x8c>
 800817a:	4628      	mov	r0, r5
 800817c:	f7ff f9e0 	bl	8007540 <_free_r>
 8008180:	2300      	movs	r3, #0
 8008182:	6363      	str	r3, [r4, #52]	@ 0x34
 8008184:	e00d      	b.n	80081a2 <__sflush_r+0xae>
 8008186:	2301      	movs	r3, #1
 8008188:	4628      	mov	r0, r5
 800818a:	47b0      	blx	r6
 800818c:	4602      	mov	r2, r0
 800818e:	1c50      	adds	r0, r2, #1
 8008190:	d1c9      	bne.n	8008126 <__sflush_r+0x32>
 8008192:	682b      	ldr	r3, [r5, #0]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d0c6      	beq.n	8008126 <__sflush_r+0x32>
 8008198:	2b1d      	cmp	r3, #29
 800819a:	d001      	beq.n	80081a0 <__sflush_r+0xac>
 800819c:	2b16      	cmp	r3, #22
 800819e:	d11e      	bne.n	80081de <__sflush_r+0xea>
 80081a0:	602f      	str	r7, [r5, #0]
 80081a2:	2000      	movs	r0, #0
 80081a4:	e022      	b.n	80081ec <__sflush_r+0xf8>
 80081a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081aa:	b21b      	sxth	r3, r3
 80081ac:	e01b      	b.n	80081e6 <__sflush_r+0xf2>
 80081ae:	690f      	ldr	r7, [r1, #16]
 80081b0:	2f00      	cmp	r7, #0
 80081b2:	d0f6      	beq.n	80081a2 <__sflush_r+0xae>
 80081b4:	0793      	lsls	r3, r2, #30
 80081b6:	680e      	ldr	r6, [r1, #0]
 80081b8:	bf08      	it	eq
 80081ba:	694b      	ldreq	r3, [r1, #20]
 80081bc:	600f      	str	r7, [r1, #0]
 80081be:	bf18      	it	ne
 80081c0:	2300      	movne	r3, #0
 80081c2:	eba6 0807 	sub.w	r8, r6, r7
 80081c6:	608b      	str	r3, [r1, #8]
 80081c8:	f1b8 0f00 	cmp.w	r8, #0
 80081cc:	dde9      	ble.n	80081a2 <__sflush_r+0xae>
 80081ce:	6a21      	ldr	r1, [r4, #32]
 80081d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081d2:	4643      	mov	r3, r8
 80081d4:	463a      	mov	r2, r7
 80081d6:	4628      	mov	r0, r5
 80081d8:	47b0      	blx	r6
 80081da:	2800      	cmp	r0, #0
 80081dc:	dc08      	bgt.n	80081f0 <__sflush_r+0xfc>
 80081de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081e6:	81a3      	strh	r3, [r4, #12]
 80081e8:	f04f 30ff 	mov.w	r0, #4294967295
 80081ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f0:	4407      	add	r7, r0
 80081f2:	eba8 0800 	sub.w	r8, r8, r0
 80081f6:	e7e7      	b.n	80081c8 <__sflush_r+0xd4>
 80081f8:	dfbffffe 	.word	0xdfbffffe

080081fc <_fflush_r>:
 80081fc:	b538      	push	{r3, r4, r5, lr}
 80081fe:	690b      	ldr	r3, [r1, #16]
 8008200:	4605      	mov	r5, r0
 8008202:	460c      	mov	r4, r1
 8008204:	b913      	cbnz	r3, 800820c <_fflush_r+0x10>
 8008206:	2500      	movs	r5, #0
 8008208:	4628      	mov	r0, r5
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	b118      	cbz	r0, 8008216 <_fflush_r+0x1a>
 800820e:	6a03      	ldr	r3, [r0, #32]
 8008210:	b90b      	cbnz	r3, 8008216 <_fflush_r+0x1a>
 8008212:	f7fe fa2f 	bl	8006674 <__sinit>
 8008216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d0f3      	beq.n	8008206 <_fflush_r+0xa>
 800821e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008220:	07d0      	lsls	r0, r2, #31
 8008222:	d404      	bmi.n	800822e <_fflush_r+0x32>
 8008224:	0599      	lsls	r1, r3, #22
 8008226:	d402      	bmi.n	800822e <_fflush_r+0x32>
 8008228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800822a:	f7fe fb3a 	bl	80068a2 <__retarget_lock_acquire_recursive>
 800822e:	4628      	mov	r0, r5
 8008230:	4621      	mov	r1, r4
 8008232:	f7ff ff5f 	bl	80080f4 <__sflush_r>
 8008236:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008238:	07da      	lsls	r2, r3, #31
 800823a:	4605      	mov	r5, r0
 800823c:	d4e4      	bmi.n	8008208 <_fflush_r+0xc>
 800823e:	89a3      	ldrh	r3, [r4, #12]
 8008240:	059b      	lsls	r3, r3, #22
 8008242:	d4e1      	bmi.n	8008208 <_fflush_r+0xc>
 8008244:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008246:	f7fe fb2d 	bl	80068a4 <__retarget_lock_release_recursive>
 800824a:	e7dd      	b.n	8008208 <_fflush_r+0xc>

0800824c <memmove>:
 800824c:	4288      	cmp	r0, r1
 800824e:	b510      	push	{r4, lr}
 8008250:	eb01 0402 	add.w	r4, r1, r2
 8008254:	d902      	bls.n	800825c <memmove+0x10>
 8008256:	4284      	cmp	r4, r0
 8008258:	4623      	mov	r3, r4
 800825a:	d807      	bhi.n	800826c <memmove+0x20>
 800825c:	1e43      	subs	r3, r0, #1
 800825e:	42a1      	cmp	r1, r4
 8008260:	d008      	beq.n	8008274 <memmove+0x28>
 8008262:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008266:	f803 2f01 	strb.w	r2, [r3, #1]!
 800826a:	e7f8      	b.n	800825e <memmove+0x12>
 800826c:	4402      	add	r2, r0
 800826e:	4601      	mov	r1, r0
 8008270:	428a      	cmp	r2, r1
 8008272:	d100      	bne.n	8008276 <memmove+0x2a>
 8008274:	bd10      	pop	{r4, pc}
 8008276:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800827a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800827e:	e7f7      	b.n	8008270 <memmove+0x24>

08008280 <_sbrk_r>:
 8008280:	b538      	push	{r3, r4, r5, lr}
 8008282:	4d06      	ldr	r5, [pc, #24]	@ (800829c <_sbrk_r+0x1c>)
 8008284:	2300      	movs	r3, #0
 8008286:	4604      	mov	r4, r0
 8008288:	4608      	mov	r0, r1
 800828a:	602b      	str	r3, [r5, #0]
 800828c:	f7f9 fc50 	bl	8001b30 <_sbrk>
 8008290:	1c43      	adds	r3, r0, #1
 8008292:	d102      	bne.n	800829a <_sbrk_r+0x1a>
 8008294:	682b      	ldr	r3, [r5, #0]
 8008296:	b103      	cbz	r3, 800829a <_sbrk_r+0x1a>
 8008298:	6023      	str	r3, [r4, #0]
 800829a:	bd38      	pop	{r3, r4, r5, pc}
 800829c:	200009c4 	.word	0x200009c4

080082a0 <memcpy>:
 80082a0:	440a      	add	r2, r1
 80082a2:	4291      	cmp	r1, r2
 80082a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80082a8:	d100      	bne.n	80082ac <memcpy+0xc>
 80082aa:	4770      	bx	lr
 80082ac:	b510      	push	{r4, lr}
 80082ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082b6:	4291      	cmp	r1, r2
 80082b8:	d1f9      	bne.n	80082ae <memcpy+0xe>
 80082ba:	bd10      	pop	{r4, pc}

080082bc <__assert_func>:
 80082bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082be:	4614      	mov	r4, r2
 80082c0:	461a      	mov	r2, r3
 80082c2:	4b09      	ldr	r3, [pc, #36]	@ (80082e8 <__assert_func+0x2c>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	4605      	mov	r5, r0
 80082c8:	68d8      	ldr	r0, [r3, #12]
 80082ca:	b954      	cbnz	r4, 80082e2 <__assert_func+0x26>
 80082cc:	4b07      	ldr	r3, [pc, #28]	@ (80082ec <__assert_func+0x30>)
 80082ce:	461c      	mov	r4, r3
 80082d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082d4:	9100      	str	r1, [sp, #0]
 80082d6:	462b      	mov	r3, r5
 80082d8:	4905      	ldr	r1, [pc, #20]	@ (80082f0 <__assert_func+0x34>)
 80082da:	f000 f86f 	bl	80083bc <fiprintf>
 80082de:	f000 f87f 	bl	80083e0 <abort>
 80082e2:	4b04      	ldr	r3, [pc, #16]	@ (80082f4 <__assert_func+0x38>)
 80082e4:	e7f4      	b.n	80082d0 <__assert_func+0x14>
 80082e6:	bf00      	nop
 80082e8:	20000018 	.word	0x20000018
 80082ec:	08008bde 	.word	0x08008bde
 80082f0:	08008bb0 	.word	0x08008bb0
 80082f4:	08008ba3 	.word	0x08008ba3

080082f8 <_calloc_r>:
 80082f8:	b570      	push	{r4, r5, r6, lr}
 80082fa:	fba1 5402 	umull	r5, r4, r1, r2
 80082fe:	b93c      	cbnz	r4, 8008310 <_calloc_r+0x18>
 8008300:	4629      	mov	r1, r5
 8008302:	f7ff f991 	bl	8007628 <_malloc_r>
 8008306:	4606      	mov	r6, r0
 8008308:	b928      	cbnz	r0, 8008316 <_calloc_r+0x1e>
 800830a:	2600      	movs	r6, #0
 800830c:	4630      	mov	r0, r6
 800830e:	bd70      	pop	{r4, r5, r6, pc}
 8008310:	220c      	movs	r2, #12
 8008312:	6002      	str	r2, [r0, #0]
 8008314:	e7f9      	b.n	800830a <_calloc_r+0x12>
 8008316:	462a      	mov	r2, r5
 8008318:	4621      	mov	r1, r4
 800831a:	f7fe fa44 	bl	80067a6 <memset>
 800831e:	e7f5      	b.n	800830c <_calloc_r+0x14>

08008320 <__ascii_mbtowc>:
 8008320:	b082      	sub	sp, #8
 8008322:	b901      	cbnz	r1, 8008326 <__ascii_mbtowc+0x6>
 8008324:	a901      	add	r1, sp, #4
 8008326:	b142      	cbz	r2, 800833a <__ascii_mbtowc+0x1a>
 8008328:	b14b      	cbz	r3, 800833e <__ascii_mbtowc+0x1e>
 800832a:	7813      	ldrb	r3, [r2, #0]
 800832c:	600b      	str	r3, [r1, #0]
 800832e:	7812      	ldrb	r2, [r2, #0]
 8008330:	1e10      	subs	r0, r2, #0
 8008332:	bf18      	it	ne
 8008334:	2001      	movne	r0, #1
 8008336:	b002      	add	sp, #8
 8008338:	4770      	bx	lr
 800833a:	4610      	mov	r0, r2
 800833c:	e7fb      	b.n	8008336 <__ascii_mbtowc+0x16>
 800833e:	f06f 0001 	mvn.w	r0, #1
 8008342:	e7f8      	b.n	8008336 <__ascii_mbtowc+0x16>

08008344 <_realloc_r>:
 8008344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008348:	4680      	mov	r8, r0
 800834a:	4615      	mov	r5, r2
 800834c:	460c      	mov	r4, r1
 800834e:	b921      	cbnz	r1, 800835a <_realloc_r+0x16>
 8008350:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008354:	4611      	mov	r1, r2
 8008356:	f7ff b967 	b.w	8007628 <_malloc_r>
 800835a:	b92a      	cbnz	r2, 8008368 <_realloc_r+0x24>
 800835c:	f7ff f8f0 	bl	8007540 <_free_r>
 8008360:	2400      	movs	r4, #0
 8008362:	4620      	mov	r0, r4
 8008364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008368:	f000 f841 	bl	80083ee <_malloc_usable_size_r>
 800836c:	4285      	cmp	r5, r0
 800836e:	4606      	mov	r6, r0
 8008370:	d802      	bhi.n	8008378 <_realloc_r+0x34>
 8008372:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008376:	d8f4      	bhi.n	8008362 <_realloc_r+0x1e>
 8008378:	4629      	mov	r1, r5
 800837a:	4640      	mov	r0, r8
 800837c:	f7ff f954 	bl	8007628 <_malloc_r>
 8008380:	4607      	mov	r7, r0
 8008382:	2800      	cmp	r0, #0
 8008384:	d0ec      	beq.n	8008360 <_realloc_r+0x1c>
 8008386:	42b5      	cmp	r5, r6
 8008388:	462a      	mov	r2, r5
 800838a:	4621      	mov	r1, r4
 800838c:	bf28      	it	cs
 800838e:	4632      	movcs	r2, r6
 8008390:	f7ff ff86 	bl	80082a0 <memcpy>
 8008394:	4621      	mov	r1, r4
 8008396:	4640      	mov	r0, r8
 8008398:	f7ff f8d2 	bl	8007540 <_free_r>
 800839c:	463c      	mov	r4, r7
 800839e:	e7e0      	b.n	8008362 <_realloc_r+0x1e>

080083a0 <__ascii_wctomb>:
 80083a0:	4603      	mov	r3, r0
 80083a2:	4608      	mov	r0, r1
 80083a4:	b141      	cbz	r1, 80083b8 <__ascii_wctomb+0x18>
 80083a6:	2aff      	cmp	r2, #255	@ 0xff
 80083a8:	d904      	bls.n	80083b4 <__ascii_wctomb+0x14>
 80083aa:	228a      	movs	r2, #138	@ 0x8a
 80083ac:	601a      	str	r2, [r3, #0]
 80083ae:	f04f 30ff 	mov.w	r0, #4294967295
 80083b2:	4770      	bx	lr
 80083b4:	700a      	strb	r2, [r1, #0]
 80083b6:	2001      	movs	r0, #1
 80083b8:	4770      	bx	lr
	...

080083bc <fiprintf>:
 80083bc:	b40e      	push	{r1, r2, r3}
 80083be:	b503      	push	{r0, r1, lr}
 80083c0:	4601      	mov	r1, r0
 80083c2:	ab03      	add	r3, sp, #12
 80083c4:	4805      	ldr	r0, [pc, #20]	@ (80083dc <fiprintf+0x20>)
 80083c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ca:	6800      	ldr	r0, [r0, #0]
 80083cc:	9301      	str	r3, [sp, #4]
 80083ce:	f000 f83f 	bl	8008450 <_vfiprintf_r>
 80083d2:	b002      	add	sp, #8
 80083d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80083d8:	b003      	add	sp, #12
 80083da:	4770      	bx	lr
 80083dc:	20000018 	.word	0x20000018

080083e0 <abort>:
 80083e0:	b508      	push	{r3, lr}
 80083e2:	2006      	movs	r0, #6
 80083e4:	f000 fa08 	bl	80087f8 <raise>
 80083e8:	2001      	movs	r0, #1
 80083ea:	f7f9 fb29 	bl	8001a40 <_exit>

080083ee <_malloc_usable_size_r>:
 80083ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083f2:	1f18      	subs	r0, r3, #4
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	bfbc      	itt	lt
 80083f8:	580b      	ldrlt	r3, [r1, r0]
 80083fa:	18c0      	addlt	r0, r0, r3
 80083fc:	4770      	bx	lr

080083fe <__sfputc_r>:
 80083fe:	6893      	ldr	r3, [r2, #8]
 8008400:	3b01      	subs	r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	b410      	push	{r4}
 8008406:	6093      	str	r3, [r2, #8]
 8008408:	da08      	bge.n	800841c <__sfputc_r+0x1e>
 800840a:	6994      	ldr	r4, [r2, #24]
 800840c:	42a3      	cmp	r3, r4
 800840e:	db01      	blt.n	8008414 <__sfputc_r+0x16>
 8008410:	290a      	cmp	r1, #10
 8008412:	d103      	bne.n	800841c <__sfputc_r+0x1e>
 8008414:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008418:	f000 b932 	b.w	8008680 <__swbuf_r>
 800841c:	6813      	ldr	r3, [r2, #0]
 800841e:	1c58      	adds	r0, r3, #1
 8008420:	6010      	str	r0, [r2, #0]
 8008422:	7019      	strb	r1, [r3, #0]
 8008424:	4608      	mov	r0, r1
 8008426:	f85d 4b04 	ldr.w	r4, [sp], #4
 800842a:	4770      	bx	lr

0800842c <__sfputs_r>:
 800842c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800842e:	4606      	mov	r6, r0
 8008430:	460f      	mov	r7, r1
 8008432:	4614      	mov	r4, r2
 8008434:	18d5      	adds	r5, r2, r3
 8008436:	42ac      	cmp	r4, r5
 8008438:	d101      	bne.n	800843e <__sfputs_r+0x12>
 800843a:	2000      	movs	r0, #0
 800843c:	e007      	b.n	800844e <__sfputs_r+0x22>
 800843e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008442:	463a      	mov	r2, r7
 8008444:	4630      	mov	r0, r6
 8008446:	f7ff ffda 	bl	80083fe <__sfputc_r>
 800844a:	1c43      	adds	r3, r0, #1
 800844c:	d1f3      	bne.n	8008436 <__sfputs_r+0xa>
 800844e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008450 <_vfiprintf_r>:
 8008450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008454:	460d      	mov	r5, r1
 8008456:	b09d      	sub	sp, #116	@ 0x74
 8008458:	4614      	mov	r4, r2
 800845a:	4698      	mov	r8, r3
 800845c:	4606      	mov	r6, r0
 800845e:	b118      	cbz	r0, 8008468 <_vfiprintf_r+0x18>
 8008460:	6a03      	ldr	r3, [r0, #32]
 8008462:	b90b      	cbnz	r3, 8008468 <_vfiprintf_r+0x18>
 8008464:	f7fe f906 	bl	8006674 <__sinit>
 8008468:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800846a:	07d9      	lsls	r1, r3, #31
 800846c:	d405      	bmi.n	800847a <_vfiprintf_r+0x2a>
 800846e:	89ab      	ldrh	r3, [r5, #12]
 8008470:	059a      	lsls	r2, r3, #22
 8008472:	d402      	bmi.n	800847a <_vfiprintf_r+0x2a>
 8008474:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008476:	f7fe fa14 	bl	80068a2 <__retarget_lock_acquire_recursive>
 800847a:	89ab      	ldrh	r3, [r5, #12]
 800847c:	071b      	lsls	r3, r3, #28
 800847e:	d501      	bpl.n	8008484 <_vfiprintf_r+0x34>
 8008480:	692b      	ldr	r3, [r5, #16]
 8008482:	b99b      	cbnz	r3, 80084ac <_vfiprintf_r+0x5c>
 8008484:	4629      	mov	r1, r5
 8008486:	4630      	mov	r0, r6
 8008488:	f000 f938 	bl	80086fc <__swsetup_r>
 800848c:	b170      	cbz	r0, 80084ac <_vfiprintf_r+0x5c>
 800848e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008490:	07dc      	lsls	r4, r3, #31
 8008492:	d504      	bpl.n	800849e <_vfiprintf_r+0x4e>
 8008494:	f04f 30ff 	mov.w	r0, #4294967295
 8008498:	b01d      	add	sp, #116	@ 0x74
 800849a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800849e:	89ab      	ldrh	r3, [r5, #12]
 80084a0:	0598      	lsls	r0, r3, #22
 80084a2:	d4f7      	bmi.n	8008494 <_vfiprintf_r+0x44>
 80084a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80084a6:	f7fe f9fd 	bl	80068a4 <__retarget_lock_release_recursive>
 80084aa:	e7f3      	b.n	8008494 <_vfiprintf_r+0x44>
 80084ac:	2300      	movs	r3, #0
 80084ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80084b0:	2320      	movs	r3, #32
 80084b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80084ba:	2330      	movs	r3, #48	@ 0x30
 80084bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800866c <_vfiprintf_r+0x21c>
 80084c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084c4:	f04f 0901 	mov.w	r9, #1
 80084c8:	4623      	mov	r3, r4
 80084ca:	469a      	mov	sl, r3
 80084cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084d0:	b10a      	cbz	r2, 80084d6 <_vfiprintf_r+0x86>
 80084d2:	2a25      	cmp	r2, #37	@ 0x25
 80084d4:	d1f9      	bne.n	80084ca <_vfiprintf_r+0x7a>
 80084d6:	ebba 0b04 	subs.w	fp, sl, r4
 80084da:	d00b      	beq.n	80084f4 <_vfiprintf_r+0xa4>
 80084dc:	465b      	mov	r3, fp
 80084de:	4622      	mov	r2, r4
 80084e0:	4629      	mov	r1, r5
 80084e2:	4630      	mov	r0, r6
 80084e4:	f7ff ffa2 	bl	800842c <__sfputs_r>
 80084e8:	3001      	adds	r0, #1
 80084ea:	f000 80a7 	beq.w	800863c <_vfiprintf_r+0x1ec>
 80084ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084f0:	445a      	add	r2, fp
 80084f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80084f4:	f89a 3000 	ldrb.w	r3, [sl]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f000 809f 	beq.w	800863c <_vfiprintf_r+0x1ec>
 80084fe:	2300      	movs	r3, #0
 8008500:	f04f 32ff 	mov.w	r2, #4294967295
 8008504:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008508:	f10a 0a01 	add.w	sl, sl, #1
 800850c:	9304      	str	r3, [sp, #16]
 800850e:	9307      	str	r3, [sp, #28]
 8008510:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008514:	931a      	str	r3, [sp, #104]	@ 0x68
 8008516:	4654      	mov	r4, sl
 8008518:	2205      	movs	r2, #5
 800851a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800851e:	4853      	ldr	r0, [pc, #332]	@ (800866c <_vfiprintf_r+0x21c>)
 8008520:	f7f7 fe76 	bl	8000210 <memchr>
 8008524:	9a04      	ldr	r2, [sp, #16]
 8008526:	b9d8      	cbnz	r0, 8008560 <_vfiprintf_r+0x110>
 8008528:	06d1      	lsls	r1, r2, #27
 800852a:	bf44      	itt	mi
 800852c:	2320      	movmi	r3, #32
 800852e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008532:	0713      	lsls	r3, r2, #28
 8008534:	bf44      	itt	mi
 8008536:	232b      	movmi	r3, #43	@ 0x2b
 8008538:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800853c:	f89a 3000 	ldrb.w	r3, [sl]
 8008540:	2b2a      	cmp	r3, #42	@ 0x2a
 8008542:	d015      	beq.n	8008570 <_vfiprintf_r+0x120>
 8008544:	9a07      	ldr	r2, [sp, #28]
 8008546:	4654      	mov	r4, sl
 8008548:	2000      	movs	r0, #0
 800854a:	f04f 0c0a 	mov.w	ip, #10
 800854e:	4621      	mov	r1, r4
 8008550:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008554:	3b30      	subs	r3, #48	@ 0x30
 8008556:	2b09      	cmp	r3, #9
 8008558:	d94b      	bls.n	80085f2 <_vfiprintf_r+0x1a2>
 800855a:	b1b0      	cbz	r0, 800858a <_vfiprintf_r+0x13a>
 800855c:	9207      	str	r2, [sp, #28]
 800855e:	e014      	b.n	800858a <_vfiprintf_r+0x13a>
 8008560:	eba0 0308 	sub.w	r3, r0, r8
 8008564:	fa09 f303 	lsl.w	r3, r9, r3
 8008568:	4313      	orrs	r3, r2
 800856a:	9304      	str	r3, [sp, #16]
 800856c:	46a2      	mov	sl, r4
 800856e:	e7d2      	b.n	8008516 <_vfiprintf_r+0xc6>
 8008570:	9b03      	ldr	r3, [sp, #12]
 8008572:	1d19      	adds	r1, r3, #4
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	9103      	str	r1, [sp, #12]
 8008578:	2b00      	cmp	r3, #0
 800857a:	bfbb      	ittet	lt
 800857c:	425b      	neglt	r3, r3
 800857e:	f042 0202 	orrlt.w	r2, r2, #2
 8008582:	9307      	strge	r3, [sp, #28]
 8008584:	9307      	strlt	r3, [sp, #28]
 8008586:	bfb8      	it	lt
 8008588:	9204      	strlt	r2, [sp, #16]
 800858a:	7823      	ldrb	r3, [r4, #0]
 800858c:	2b2e      	cmp	r3, #46	@ 0x2e
 800858e:	d10a      	bne.n	80085a6 <_vfiprintf_r+0x156>
 8008590:	7863      	ldrb	r3, [r4, #1]
 8008592:	2b2a      	cmp	r3, #42	@ 0x2a
 8008594:	d132      	bne.n	80085fc <_vfiprintf_r+0x1ac>
 8008596:	9b03      	ldr	r3, [sp, #12]
 8008598:	1d1a      	adds	r2, r3, #4
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	9203      	str	r2, [sp, #12]
 800859e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80085a2:	3402      	adds	r4, #2
 80085a4:	9305      	str	r3, [sp, #20]
 80085a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800867c <_vfiprintf_r+0x22c>
 80085aa:	7821      	ldrb	r1, [r4, #0]
 80085ac:	2203      	movs	r2, #3
 80085ae:	4650      	mov	r0, sl
 80085b0:	f7f7 fe2e 	bl	8000210 <memchr>
 80085b4:	b138      	cbz	r0, 80085c6 <_vfiprintf_r+0x176>
 80085b6:	9b04      	ldr	r3, [sp, #16]
 80085b8:	eba0 000a 	sub.w	r0, r0, sl
 80085bc:	2240      	movs	r2, #64	@ 0x40
 80085be:	4082      	lsls	r2, r0
 80085c0:	4313      	orrs	r3, r2
 80085c2:	3401      	adds	r4, #1
 80085c4:	9304      	str	r3, [sp, #16]
 80085c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ca:	4829      	ldr	r0, [pc, #164]	@ (8008670 <_vfiprintf_r+0x220>)
 80085cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085d0:	2206      	movs	r2, #6
 80085d2:	f7f7 fe1d 	bl	8000210 <memchr>
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d03f      	beq.n	800865a <_vfiprintf_r+0x20a>
 80085da:	4b26      	ldr	r3, [pc, #152]	@ (8008674 <_vfiprintf_r+0x224>)
 80085dc:	bb1b      	cbnz	r3, 8008626 <_vfiprintf_r+0x1d6>
 80085de:	9b03      	ldr	r3, [sp, #12]
 80085e0:	3307      	adds	r3, #7
 80085e2:	f023 0307 	bic.w	r3, r3, #7
 80085e6:	3308      	adds	r3, #8
 80085e8:	9303      	str	r3, [sp, #12]
 80085ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ec:	443b      	add	r3, r7
 80085ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80085f0:	e76a      	b.n	80084c8 <_vfiprintf_r+0x78>
 80085f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80085f6:	460c      	mov	r4, r1
 80085f8:	2001      	movs	r0, #1
 80085fa:	e7a8      	b.n	800854e <_vfiprintf_r+0xfe>
 80085fc:	2300      	movs	r3, #0
 80085fe:	3401      	adds	r4, #1
 8008600:	9305      	str	r3, [sp, #20]
 8008602:	4619      	mov	r1, r3
 8008604:	f04f 0c0a 	mov.w	ip, #10
 8008608:	4620      	mov	r0, r4
 800860a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800860e:	3a30      	subs	r2, #48	@ 0x30
 8008610:	2a09      	cmp	r2, #9
 8008612:	d903      	bls.n	800861c <_vfiprintf_r+0x1cc>
 8008614:	2b00      	cmp	r3, #0
 8008616:	d0c6      	beq.n	80085a6 <_vfiprintf_r+0x156>
 8008618:	9105      	str	r1, [sp, #20]
 800861a:	e7c4      	b.n	80085a6 <_vfiprintf_r+0x156>
 800861c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008620:	4604      	mov	r4, r0
 8008622:	2301      	movs	r3, #1
 8008624:	e7f0      	b.n	8008608 <_vfiprintf_r+0x1b8>
 8008626:	ab03      	add	r3, sp, #12
 8008628:	9300      	str	r3, [sp, #0]
 800862a:	462a      	mov	r2, r5
 800862c:	4b12      	ldr	r3, [pc, #72]	@ (8008678 <_vfiprintf_r+0x228>)
 800862e:	a904      	add	r1, sp, #16
 8008630:	4630      	mov	r0, r6
 8008632:	f7fd fbdb 	bl	8005dec <_printf_float>
 8008636:	4607      	mov	r7, r0
 8008638:	1c78      	adds	r0, r7, #1
 800863a:	d1d6      	bne.n	80085ea <_vfiprintf_r+0x19a>
 800863c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800863e:	07d9      	lsls	r1, r3, #31
 8008640:	d405      	bmi.n	800864e <_vfiprintf_r+0x1fe>
 8008642:	89ab      	ldrh	r3, [r5, #12]
 8008644:	059a      	lsls	r2, r3, #22
 8008646:	d402      	bmi.n	800864e <_vfiprintf_r+0x1fe>
 8008648:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800864a:	f7fe f92b 	bl	80068a4 <__retarget_lock_release_recursive>
 800864e:	89ab      	ldrh	r3, [r5, #12]
 8008650:	065b      	lsls	r3, r3, #25
 8008652:	f53f af1f 	bmi.w	8008494 <_vfiprintf_r+0x44>
 8008656:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008658:	e71e      	b.n	8008498 <_vfiprintf_r+0x48>
 800865a:	ab03      	add	r3, sp, #12
 800865c:	9300      	str	r3, [sp, #0]
 800865e:	462a      	mov	r2, r5
 8008660:	4b05      	ldr	r3, [pc, #20]	@ (8008678 <_vfiprintf_r+0x228>)
 8008662:	a904      	add	r1, sp, #16
 8008664:	4630      	mov	r0, r6
 8008666:	f7fd fe59 	bl	800631c <_printf_i>
 800866a:	e7e4      	b.n	8008636 <_vfiprintf_r+0x1e6>
 800866c:	08008b88 	.word	0x08008b88
 8008670:	08008b92 	.word	0x08008b92
 8008674:	08005ded 	.word	0x08005ded
 8008678:	0800842d 	.word	0x0800842d
 800867c:	08008b8e 	.word	0x08008b8e

08008680 <__swbuf_r>:
 8008680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008682:	460e      	mov	r6, r1
 8008684:	4614      	mov	r4, r2
 8008686:	4605      	mov	r5, r0
 8008688:	b118      	cbz	r0, 8008692 <__swbuf_r+0x12>
 800868a:	6a03      	ldr	r3, [r0, #32]
 800868c:	b90b      	cbnz	r3, 8008692 <__swbuf_r+0x12>
 800868e:	f7fd fff1 	bl	8006674 <__sinit>
 8008692:	69a3      	ldr	r3, [r4, #24]
 8008694:	60a3      	str	r3, [r4, #8]
 8008696:	89a3      	ldrh	r3, [r4, #12]
 8008698:	071a      	lsls	r2, r3, #28
 800869a:	d501      	bpl.n	80086a0 <__swbuf_r+0x20>
 800869c:	6923      	ldr	r3, [r4, #16]
 800869e:	b943      	cbnz	r3, 80086b2 <__swbuf_r+0x32>
 80086a0:	4621      	mov	r1, r4
 80086a2:	4628      	mov	r0, r5
 80086a4:	f000 f82a 	bl	80086fc <__swsetup_r>
 80086a8:	b118      	cbz	r0, 80086b2 <__swbuf_r+0x32>
 80086aa:	f04f 37ff 	mov.w	r7, #4294967295
 80086ae:	4638      	mov	r0, r7
 80086b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086b2:	6823      	ldr	r3, [r4, #0]
 80086b4:	6922      	ldr	r2, [r4, #16]
 80086b6:	1a98      	subs	r0, r3, r2
 80086b8:	6963      	ldr	r3, [r4, #20]
 80086ba:	b2f6      	uxtb	r6, r6
 80086bc:	4283      	cmp	r3, r0
 80086be:	4637      	mov	r7, r6
 80086c0:	dc05      	bgt.n	80086ce <__swbuf_r+0x4e>
 80086c2:	4621      	mov	r1, r4
 80086c4:	4628      	mov	r0, r5
 80086c6:	f7ff fd99 	bl	80081fc <_fflush_r>
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d1ed      	bne.n	80086aa <__swbuf_r+0x2a>
 80086ce:	68a3      	ldr	r3, [r4, #8]
 80086d0:	3b01      	subs	r3, #1
 80086d2:	60a3      	str	r3, [r4, #8]
 80086d4:	6823      	ldr	r3, [r4, #0]
 80086d6:	1c5a      	adds	r2, r3, #1
 80086d8:	6022      	str	r2, [r4, #0]
 80086da:	701e      	strb	r6, [r3, #0]
 80086dc:	6962      	ldr	r2, [r4, #20]
 80086de:	1c43      	adds	r3, r0, #1
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d004      	beq.n	80086ee <__swbuf_r+0x6e>
 80086e4:	89a3      	ldrh	r3, [r4, #12]
 80086e6:	07db      	lsls	r3, r3, #31
 80086e8:	d5e1      	bpl.n	80086ae <__swbuf_r+0x2e>
 80086ea:	2e0a      	cmp	r6, #10
 80086ec:	d1df      	bne.n	80086ae <__swbuf_r+0x2e>
 80086ee:	4621      	mov	r1, r4
 80086f0:	4628      	mov	r0, r5
 80086f2:	f7ff fd83 	bl	80081fc <_fflush_r>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d0d9      	beq.n	80086ae <__swbuf_r+0x2e>
 80086fa:	e7d6      	b.n	80086aa <__swbuf_r+0x2a>

080086fc <__swsetup_r>:
 80086fc:	b538      	push	{r3, r4, r5, lr}
 80086fe:	4b29      	ldr	r3, [pc, #164]	@ (80087a4 <__swsetup_r+0xa8>)
 8008700:	4605      	mov	r5, r0
 8008702:	6818      	ldr	r0, [r3, #0]
 8008704:	460c      	mov	r4, r1
 8008706:	b118      	cbz	r0, 8008710 <__swsetup_r+0x14>
 8008708:	6a03      	ldr	r3, [r0, #32]
 800870a:	b90b      	cbnz	r3, 8008710 <__swsetup_r+0x14>
 800870c:	f7fd ffb2 	bl	8006674 <__sinit>
 8008710:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008714:	0719      	lsls	r1, r3, #28
 8008716:	d422      	bmi.n	800875e <__swsetup_r+0x62>
 8008718:	06da      	lsls	r2, r3, #27
 800871a:	d407      	bmi.n	800872c <__swsetup_r+0x30>
 800871c:	2209      	movs	r2, #9
 800871e:	602a      	str	r2, [r5, #0]
 8008720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008724:	81a3      	strh	r3, [r4, #12]
 8008726:	f04f 30ff 	mov.w	r0, #4294967295
 800872a:	e033      	b.n	8008794 <__swsetup_r+0x98>
 800872c:	0758      	lsls	r0, r3, #29
 800872e:	d512      	bpl.n	8008756 <__swsetup_r+0x5a>
 8008730:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008732:	b141      	cbz	r1, 8008746 <__swsetup_r+0x4a>
 8008734:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008738:	4299      	cmp	r1, r3
 800873a:	d002      	beq.n	8008742 <__swsetup_r+0x46>
 800873c:	4628      	mov	r0, r5
 800873e:	f7fe feff 	bl	8007540 <_free_r>
 8008742:	2300      	movs	r3, #0
 8008744:	6363      	str	r3, [r4, #52]	@ 0x34
 8008746:	89a3      	ldrh	r3, [r4, #12]
 8008748:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800874c:	81a3      	strh	r3, [r4, #12]
 800874e:	2300      	movs	r3, #0
 8008750:	6063      	str	r3, [r4, #4]
 8008752:	6923      	ldr	r3, [r4, #16]
 8008754:	6023      	str	r3, [r4, #0]
 8008756:	89a3      	ldrh	r3, [r4, #12]
 8008758:	f043 0308 	orr.w	r3, r3, #8
 800875c:	81a3      	strh	r3, [r4, #12]
 800875e:	6923      	ldr	r3, [r4, #16]
 8008760:	b94b      	cbnz	r3, 8008776 <__swsetup_r+0x7a>
 8008762:	89a3      	ldrh	r3, [r4, #12]
 8008764:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800876c:	d003      	beq.n	8008776 <__swsetup_r+0x7a>
 800876e:	4621      	mov	r1, r4
 8008770:	4628      	mov	r0, r5
 8008772:	f000 f883 	bl	800887c <__smakebuf_r>
 8008776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800877a:	f013 0201 	ands.w	r2, r3, #1
 800877e:	d00a      	beq.n	8008796 <__swsetup_r+0x9a>
 8008780:	2200      	movs	r2, #0
 8008782:	60a2      	str	r2, [r4, #8]
 8008784:	6962      	ldr	r2, [r4, #20]
 8008786:	4252      	negs	r2, r2
 8008788:	61a2      	str	r2, [r4, #24]
 800878a:	6922      	ldr	r2, [r4, #16]
 800878c:	b942      	cbnz	r2, 80087a0 <__swsetup_r+0xa4>
 800878e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008792:	d1c5      	bne.n	8008720 <__swsetup_r+0x24>
 8008794:	bd38      	pop	{r3, r4, r5, pc}
 8008796:	0799      	lsls	r1, r3, #30
 8008798:	bf58      	it	pl
 800879a:	6962      	ldrpl	r2, [r4, #20]
 800879c:	60a2      	str	r2, [r4, #8]
 800879e:	e7f4      	b.n	800878a <__swsetup_r+0x8e>
 80087a0:	2000      	movs	r0, #0
 80087a2:	e7f7      	b.n	8008794 <__swsetup_r+0x98>
 80087a4:	20000018 	.word	0x20000018

080087a8 <_raise_r>:
 80087a8:	291f      	cmp	r1, #31
 80087aa:	b538      	push	{r3, r4, r5, lr}
 80087ac:	4605      	mov	r5, r0
 80087ae:	460c      	mov	r4, r1
 80087b0:	d904      	bls.n	80087bc <_raise_r+0x14>
 80087b2:	2316      	movs	r3, #22
 80087b4:	6003      	str	r3, [r0, #0]
 80087b6:	f04f 30ff 	mov.w	r0, #4294967295
 80087ba:	bd38      	pop	{r3, r4, r5, pc}
 80087bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087be:	b112      	cbz	r2, 80087c6 <_raise_r+0x1e>
 80087c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087c4:	b94b      	cbnz	r3, 80087da <_raise_r+0x32>
 80087c6:	4628      	mov	r0, r5
 80087c8:	f000 f830 	bl	800882c <_getpid_r>
 80087cc:	4622      	mov	r2, r4
 80087ce:	4601      	mov	r1, r0
 80087d0:	4628      	mov	r0, r5
 80087d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087d6:	f000 b817 	b.w	8008808 <_kill_r>
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d00a      	beq.n	80087f4 <_raise_r+0x4c>
 80087de:	1c59      	adds	r1, r3, #1
 80087e0:	d103      	bne.n	80087ea <_raise_r+0x42>
 80087e2:	2316      	movs	r3, #22
 80087e4:	6003      	str	r3, [r0, #0]
 80087e6:	2001      	movs	r0, #1
 80087e8:	e7e7      	b.n	80087ba <_raise_r+0x12>
 80087ea:	2100      	movs	r1, #0
 80087ec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087f0:	4620      	mov	r0, r4
 80087f2:	4798      	blx	r3
 80087f4:	2000      	movs	r0, #0
 80087f6:	e7e0      	b.n	80087ba <_raise_r+0x12>

080087f8 <raise>:
 80087f8:	4b02      	ldr	r3, [pc, #8]	@ (8008804 <raise+0xc>)
 80087fa:	4601      	mov	r1, r0
 80087fc:	6818      	ldr	r0, [r3, #0]
 80087fe:	f7ff bfd3 	b.w	80087a8 <_raise_r>
 8008802:	bf00      	nop
 8008804:	20000018 	.word	0x20000018

08008808 <_kill_r>:
 8008808:	b538      	push	{r3, r4, r5, lr}
 800880a:	4d07      	ldr	r5, [pc, #28]	@ (8008828 <_kill_r+0x20>)
 800880c:	2300      	movs	r3, #0
 800880e:	4604      	mov	r4, r0
 8008810:	4608      	mov	r0, r1
 8008812:	4611      	mov	r1, r2
 8008814:	602b      	str	r3, [r5, #0]
 8008816:	f7f9 f903 	bl	8001a20 <_kill>
 800881a:	1c43      	adds	r3, r0, #1
 800881c:	d102      	bne.n	8008824 <_kill_r+0x1c>
 800881e:	682b      	ldr	r3, [r5, #0]
 8008820:	b103      	cbz	r3, 8008824 <_kill_r+0x1c>
 8008822:	6023      	str	r3, [r4, #0]
 8008824:	bd38      	pop	{r3, r4, r5, pc}
 8008826:	bf00      	nop
 8008828:	200009c4 	.word	0x200009c4

0800882c <_getpid_r>:
 800882c:	f7f9 b8f0 	b.w	8001a10 <_getpid>

08008830 <__swhatbuf_r>:
 8008830:	b570      	push	{r4, r5, r6, lr}
 8008832:	460c      	mov	r4, r1
 8008834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008838:	2900      	cmp	r1, #0
 800883a:	b096      	sub	sp, #88	@ 0x58
 800883c:	4615      	mov	r5, r2
 800883e:	461e      	mov	r6, r3
 8008840:	da0d      	bge.n	800885e <__swhatbuf_r+0x2e>
 8008842:	89a3      	ldrh	r3, [r4, #12]
 8008844:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008848:	f04f 0100 	mov.w	r1, #0
 800884c:	bf14      	ite	ne
 800884e:	2340      	movne	r3, #64	@ 0x40
 8008850:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008854:	2000      	movs	r0, #0
 8008856:	6031      	str	r1, [r6, #0]
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	b016      	add	sp, #88	@ 0x58
 800885c:	bd70      	pop	{r4, r5, r6, pc}
 800885e:	466a      	mov	r2, sp
 8008860:	f000 f848 	bl	80088f4 <_fstat_r>
 8008864:	2800      	cmp	r0, #0
 8008866:	dbec      	blt.n	8008842 <__swhatbuf_r+0x12>
 8008868:	9901      	ldr	r1, [sp, #4]
 800886a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800886e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008872:	4259      	negs	r1, r3
 8008874:	4159      	adcs	r1, r3
 8008876:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800887a:	e7eb      	b.n	8008854 <__swhatbuf_r+0x24>

0800887c <__smakebuf_r>:
 800887c:	898b      	ldrh	r3, [r1, #12]
 800887e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008880:	079d      	lsls	r5, r3, #30
 8008882:	4606      	mov	r6, r0
 8008884:	460c      	mov	r4, r1
 8008886:	d507      	bpl.n	8008898 <__smakebuf_r+0x1c>
 8008888:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800888c:	6023      	str	r3, [r4, #0]
 800888e:	6123      	str	r3, [r4, #16]
 8008890:	2301      	movs	r3, #1
 8008892:	6163      	str	r3, [r4, #20]
 8008894:	b003      	add	sp, #12
 8008896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008898:	ab01      	add	r3, sp, #4
 800889a:	466a      	mov	r2, sp
 800889c:	f7ff ffc8 	bl	8008830 <__swhatbuf_r>
 80088a0:	9f00      	ldr	r7, [sp, #0]
 80088a2:	4605      	mov	r5, r0
 80088a4:	4639      	mov	r1, r7
 80088a6:	4630      	mov	r0, r6
 80088a8:	f7fe febe 	bl	8007628 <_malloc_r>
 80088ac:	b948      	cbnz	r0, 80088c2 <__smakebuf_r+0x46>
 80088ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088b2:	059a      	lsls	r2, r3, #22
 80088b4:	d4ee      	bmi.n	8008894 <__smakebuf_r+0x18>
 80088b6:	f023 0303 	bic.w	r3, r3, #3
 80088ba:	f043 0302 	orr.w	r3, r3, #2
 80088be:	81a3      	strh	r3, [r4, #12]
 80088c0:	e7e2      	b.n	8008888 <__smakebuf_r+0xc>
 80088c2:	89a3      	ldrh	r3, [r4, #12]
 80088c4:	6020      	str	r0, [r4, #0]
 80088c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ca:	81a3      	strh	r3, [r4, #12]
 80088cc:	9b01      	ldr	r3, [sp, #4]
 80088ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80088d2:	b15b      	cbz	r3, 80088ec <__smakebuf_r+0x70>
 80088d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088d8:	4630      	mov	r0, r6
 80088da:	f000 f81d 	bl	8008918 <_isatty_r>
 80088de:	b128      	cbz	r0, 80088ec <__smakebuf_r+0x70>
 80088e0:	89a3      	ldrh	r3, [r4, #12]
 80088e2:	f023 0303 	bic.w	r3, r3, #3
 80088e6:	f043 0301 	orr.w	r3, r3, #1
 80088ea:	81a3      	strh	r3, [r4, #12]
 80088ec:	89a3      	ldrh	r3, [r4, #12]
 80088ee:	431d      	orrs	r5, r3
 80088f0:	81a5      	strh	r5, [r4, #12]
 80088f2:	e7cf      	b.n	8008894 <__smakebuf_r+0x18>

080088f4 <_fstat_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4d07      	ldr	r5, [pc, #28]	@ (8008914 <_fstat_r+0x20>)
 80088f8:	2300      	movs	r3, #0
 80088fa:	4604      	mov	r4, r0
 80088fc:	4608      	mov	r0, r1
 80088fe:	4611      	mov	r1, r2
 8008900:	602b      	str	r3, [r5, #0]
 8008902:	f7f9 f8ed 	bl	8001ae0 <_fstat>
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	d102      	bne.n	8008910 <_fstat_r+0x1c>
 800890a:	682b      	ldr	r3, [r5, #0]
 800890c:	b103      	cbz	r3, 8008910 <_fstat_r+0x1c>
 800890e:	6023      	str	r3, [r4, #0]
 8008910:	bd38      	pop	{r3, r4, r5, pc}
 8008912:	bf00      	nop
 8008914:	200009c4 	.word	0x200009c4

08008918 <_isatty_r>:
 8008918:	b538      	push	{r3, r4, r5, lr}
 800891a:	4d06      	ldr	r5, [pc, #24]	@ (8008934 <_isatty_r+0x1c>)
 800891c:	2300      	movs	r3, #0
 800891e:	4604      	mov	r4, r0
 8008920:	4608      	mov	r0, r1
 8008922:	602b      	str	r3, [r5, #0]
 8008924:	f7f9 f8ec 	bl	8001b00 <_isatty>
 8008928:	1c43      	adds	r3, r0, #1
 800892a:	d102      	bne.n	8008932 <_isatty_r+0x1a>
 800892c:	682b      	ldr	r3, [r5, #0]
 800892e:	b103      	cbz	r3, 8008932 <_isatty_r+0x1a>
 8008930:	6023      	str	r3, [r4, #0]
 8008932:	bd38      	pop	{r3, r4, r5, pc}
 8008934:	200009c4 	.word	0x200009c4

08008938 <_init>:
 8008938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800893a:	bf00      	nop
 800893c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800893e:	bc08      	pop	{r3}
 8008940:	469e      	mov	lr, r3
 8008942:	4770      	bx	lr

08008944 <_fini>:
 8008944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008946:	bf00      	nop
 8008948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800894a:	bc08      	pop	{r3}
 800894c:	469e      	mov	lr, r3
 800894e:	4770      	bx	lr
