#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001606b77d2c0 .scope module, "IF_ID_reg_tb" "IF_ID_reg_tb" 2 6;
 .timescale -9 -10;
v000001606b77bc30_0 .var "CLK", 0 0;
v000001606b77bcd0_0 .var "INSTRUCTION", 31 0;
v000001606b77bd70_0 .net "OUT_INSTRUCTION", 31 0, v000001606b77d5e0_0;  1 drivers
v000001606b77be10_0 .net "OUT_PC_PLUS_4", 31 0, v000001606b77d680_0;  1 drivers
v000001606b77beb0_0 .var "PC_PLUS_4", 31 0;
v000001606b7c4840_0 .var "RESET", 0 0;
S_000001606b77d450 .scope module, "if_id_reg_t" "IF_ID_reg" 2 17, 3 10 0, S_000001606b77d2c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 32 "OUT_INSTRUCTION";
    .port_info 5 /OUTPUT 32 "OUT_PC_PLUS_4";
v000001606b77a7d0_0 .net "CLK", 0 0, v000001606b77bc30_0;  1 drivers
v000001606b792f50_0 .net "INSTRUCTION", 31 0, v000001606b77bcd0_0;  1 drivers
v000001606b77d5e0_0 .var "OUT_INSTRUCTION", 31 0;
v000001606b77d680_0 .var "OUT_PC_PLUS_4", 31 0;
v000001606b77baf0_0 .net "PC_PLUS_4", 31 0, v000001606b77beb0_0;  1 drivers
v000001606b77bb90_0 .net "RESET", 0 0, v000001606b7c4840_0;  1 drivers
E_000001606b7c9fc0 .event posedge, v000001606b77bb90_0, v000001606b77a7d0_0;
    .scope S_000001606b77d450;
T_0 ;
    %wait E_000001606b7c9fc0;
    %load/vec4 v000001606b77bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001606b77d5e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001606b77d680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001606b792f50_0;
    %assign/vec4 v000001606b77d5e0_0, 0;
    %load/vec4 v000001606b77baf0_0;
    %assign/vec4 v000001606b77d680_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001606b77d2c0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001606b77bc30_0, 0, 1;
T_1.0 ;
    %delay 40, 0;
    %load/vec4 v000001606b77bc30_0;
    %inv;
    %store/vec4 v000001606b77bc30_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000001606b77d2c0;
T_2 ;
    %vpi_call 2 36 "$dumpfile", "IF_ID_reg_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001606b77d2c0 {0 0 0};
    %vpi_call 2 38 "$monitor", "Time: %0t | INSTRUCTION: %d | PC_PLUS_4: %d | OUT_INSTRUCTION: %d | OUT_PC_PLUS_4: %d", $time, v000001606b77bcd0_0, v000001606b77beb0_0, v000001606b77bd70_0, v000001606b77be10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001606b7c4840_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001606b77bcd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001606b77beb0_0, 0, 32;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001606b7c4840_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001606b77bcd0_0, 0, 32;
    %pushi/vec4 104, 0, 32;
    %store/vec4 v000001606b77beb0_0, 0, 32;
    %delay 80, 0;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000001606b77bcd0_0, 0, 32;
    %pushi/vec4 204, 0, 32;
    %store/vec4 v000001606b77beb0_0, 0, 32;
    %delay 80, 0;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v000001606b77bcd0_0, 0, 32;
    %pushi/vec4 304, 0, 32;
    %store/vec4 v000001606b77beb0_0, 0, 32;
    %delay 80, 0;
    %pushi/vec4 400, 0, 32;
    %store/vec4 v000001606b77bcd0_0, 0, 32;
    %pushi/vec4 404, 0, 32;
    %store/vec4 v000001606b77beb0_0, 0, 32;
    %delay 80, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "IF_ID_REG_tb.v";
    "./IF_ID_reg.v";
