/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* OP0_INN */
#define OP0_INN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INN_0_INBUF_ENABLED 0u
#define OP0_INN_0_INIT_DRIVESTATE 1u
#define OP0_INN_0_INIT_MUXSEL 0u
#define OP0_INN_0_INPUT_SYNC 2u
#define OP0_INN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INN_0_NUM 1u
#define OP0_INN_0_PORT GPIO_PRT9
#define OP0_INN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP0_INN_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INN_INBUF_ENABLED 0u
#define OP0_INN_INIT_DRIVESTATE 1u
#define OP0_INN_INIT_MUXSEL 0u
#define OP0_INN_INPUT_SYNC 2u
#define OP0_INN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INN_NUM 1u
#define OP0_INN_PORT GPIO_PRT9
#define OP0_INN_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP0_INP */
#define OP0_INP_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INP_0_INBUF_ENABLED 0u
#define OP0_INP_0_INIT_DRIVESTATE 1u
#define OP0_INP_0_INIT_MUXSEL 0u
#define OP0_INP_0_INPUT_SYNC 2u
#define OP0_INP_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INP_0_NUM 0u
#define OP0_INP_0_PORT GPIO_PRT9
#define OP0_INP_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INP_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP0_INP_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_INP_INBUF_ENABLED 0u
#define OP0_INP_INIT_DRIVESTATE 1u
#define OP0_INP_INIT_MUXSEL 0u
#define OP0_INP_INPUT_SYNC 2u
#define OP0_INP_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_INP_NUM 0u
#define OP0_INP_PORT GPIO_PRT9
#define OP0_INP_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_INP_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP0_OUT */
#define OP0_OUT_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_OUT_0_INBUF_ENABLED 0u
#define OP0_OUT_0_INIT_DRIVESTATE 1u
#define OP0_OUT_0_INIT_MUXSEL 0u
#define OP0_OUT_0_INPUT_SYNC 2u
#define OP0_OUT_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_OUT_0_NUM 2u
#define OP0_OUT_0_PORT GPIO_PRT9
#define OP0_OUT_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_OUT_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP0_OUT_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP0_OUT_INBUF_ENABLED 0u
#define OP0_OUT_INIT_DRIVESTATE 1u
#define OP0_OUT_INIT_MUXSEL 0u
#define OP0_OUT_INPUT_SYNC 2u
#define OP0_OUT_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP0_OUT_NUM 2u
#define OP0_OUT_PORT GPIO_PRT9
#define OP0_OUT_SLEWRATE CY_GPIO_SLEW_FAST
#define OP0_OUT_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP1_INN */
#define OP1_INN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INN_0_INBUF_ENABLED 0u
#define OP1_INN_0_INIT_DRIVESTATE 1u
#define OP1_INN_0_INIT_MUXSEL 0u
#define OP1_INN_0_INPUT_SYNC 2u
#define OP1_INN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INN_0_NUM 4u
#define OP1_INN_0_PORT GPIO_PRT9
#define OP1_INN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP1_INN_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INN_INBUF_ENABLED 0u
#define OP1_INN_INIT_DRIVESTATE 1u
#define OP1_INN_INIT_MUXSEL 0u
#define OP1_INN_INPUT_SYNC 2u
#define OP1_INN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INN_NUM 4u
#define OP1_INN_PORT GPIO_PRT9
#define OP1_INN_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP1_INP */
#define OP1_INP_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INP_0_INBUF_ENABLED 0u
#define OP1_INP_0_INIT_DRIVESTATE 1u
#define OP1_INP_0_INIT_MUXSEL 0u
#define OP1_INP_0_INPUT_SYNC 2u
#define OP1_INP_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INP_0_NUM 5u
#define OP1_INP_0_PORT GPIO_PRT9
#define OP1_INP_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INP_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP1_INP_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_INP_INBUF_ENABLED 0u
#define OP1_INP_INIT_DRIVESTATE 1u
#define OP1_INP_INIT_MUXSEL 0u
#define OP1_INP_INPUT_SYNC 2u
#define OP1_INP_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_INP_NUM 5u
#define OP1_INP_PORT GPIO_PRT9
#define OP1_INP_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_INP_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OP1_OUT */
#define OP1_OUT_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_OUT_0_INBUF_ENABLED 0u
#define OP1_OUT_0_INIT_DRIVESTATE 1u
#define OP1_OUT_0_INIT_MUXSEL 0u
#define OP1_OUT_0_INPUT_SYNC 2u
#define OP1_OUT_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_OUT_0_NUM 3u
#define OP1_OUT_0_PORT GPIO_PRT9
#define OP1_OUT_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_OUT_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OP1_OUT_DRIVEMODE CY_GPIO_DM_ANALOG
#define OP1_OUT_INBUF_ENABLED 0u
#define OP1_OUT_INIT_DRIVESTATE 1u
#define OP1_OUT_INIT_MUXSEL 0u
#define OP1_OUT_INPUT_SYNC 2u
#define OP1_OUT_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OP1_OUT_NUM 3u
#define OP1_OUT_PORT GPIO_PRT9
#define OP1_OUT_SLEWRATE CY_GPIO_SLEW_FAST
#define OP1_OUT_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* INPUT_PIN */
#define INPUT_PIN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define INPUT_PIN_0_INBUF_ENABLED 0u
#define INPUT_PIN_0_INIT_DRIVESTATE 1u
#define INPUT_PIN_0_INIT_MUXSEL 0u
#define INPUT_PIN_0_INPUT_SYNC 2u
#define INPUT_PIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define INPUT_PIN_0_NUM 2u
#define INPUT_PIN_0_PORT GPIO_PRT10
#define INPUT_PIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define INPUT_PIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define INPUT_PIN_DRIVEMODE CY_GPIO_DM_ANALOG
#define INPUT_PIN_INBUF_ENABLED 0u
#define INPUT_PIN_INIT_DRIVESTATE 1u
#define INPUT_PIN_INIT_MUXSEL 0u
#define INPUT_PIN_INPUT_SYNC 2u
#define INPUT_PIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define INPUT_PIN_NUM 2u
#define INPUT_PIN_PORT GPIO_PRT10
#define INPUT_PIN_SLEWRATE CY_GPIO_SLEW_FAST
#define INPUT_PIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* OUTPUT_PIN */
#define OUTPUT_PIN_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define OUTPUT_PIN_0_INBUF_ENABLED 0u
#define OUTPUT_PIN_0_INIT_DRIVESTATE 1u
#define OUTPUT_PIN_0_INIT_MUXSEL 0u
#define OUTPUT_PIN_0_INPUT_SYNC 2u
#define OUTPUT_PIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OUTPUT_PIN_0_NUM 6u
#define OUTPUT_PIN_0_PORT GPIO_PRT9
#define OUTPUT_PIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define OUTPUT_PIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define OUTPUT_PIN_DRIVEMODE CY_GPIO_DM_ANALOG
#define OUTPUT_PIN_INBUF_ENABLED 0u
#define OUTPUT_PIN_INIT_DRIVESTATE 1u
#define OUTPUT_PIN_INIT_MUXSEL 0u
#define OUTPUT_PIN_INPUT_SYNC 2u
#define OUTPUT_PIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define OUTPUT_PIN_NUM 6u
#define OUTPUT_PIN_PORT GPIO_PRT9
#define OUTPUT_PIN_SLEWRATE CY_GPIO_SLEW_FAST
#define OUTPUT_PIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* STATUS_LED */
#define STATUS_LED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define STATUS_LED_0_INBUF_ENABLED 0u
#define STATUS_LED_0_INIT_DRIVESTATE 0u
#define STATUS_LED_0_INIT_MUXSEL 0u
#define STATUS_LED_0_INPUT_SYNC 2u
#define STATUS_LED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define STATUS_LED_0_NUM 1u
#define STATUS_LED_0_PORT GPIO_PRT7
#define STATUS_LED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define STATUS_LED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define STATUS_LED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define STATUS_LED_INBUF_ENABLED 0u
#define STATUS_LED_INIT_DRIVESTATE 0u
#define STATUS_LED_INIT_MUXSEL 0u
#define STATUS_LED_INPUT_SYNC 2u
#define STATUS_LED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define STATUS_LED_NUM 1u
#define STATUS_LED_PORT GPIO_PRT7
#define STATUS_LED_SLEWRATE CY_GPIO_SLEW_FAST
#define STATUS_LED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ANALYZER_UART_rx */
#define ANALYZER_UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define ANALYZER_UART_rx_0_INBUF_ENABLED 1u
#define ANALYZER_UART_rx_0_INIT_DRIVESTATE 1u
#define ANALYZER_UART_rx_0_INIT_MUXSEL 18u
#define ANALYZER_UART_rx_0_INPUT_SYNC 2u
#define ANALYZER_UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ANALYZER_UART_rx_0_NUM 0u
#define ANALYZER_UART_rx_0_PORT GPIO_PRT5
#define ANALYZER_UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ANALYZER_UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ANALYZER_UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define ANALYZER_UART_rx_INBUF_ENABLED 1u
#define ANALYZER_UART_rx_INIT_DRIVESTATE 1u
#define ANALYZER_UART_rx_INIT_MUXSEL 18u
#define ANALYZER_UART_rx_INPUT_SYNC 2u
#define ANALYZER_UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ANALYZER_UART_rx_NUM 0u
#define ANALYZER_UART_rx_PORT GPIO_PRT5
#define ANALYZER_UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define ANALYZER_UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* ANALYZER_UART_tx */
#define ANALYZER_UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ANALYZER_UART_tx_0_INBUF_ENABLED 0u
#define ANALYZER_UART_tx_0_INIT_DRIVESTATE 1u
#define ANALYZER_UART_tx_0_INIT_MUXSEL 18u
#define ANALYZER_UART_tx_0_INPUT_SYNC 2u
#define ANALYZER_UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ANALYZER_UART_tx_0_NUM 1u
#define ANALYZER_UART_tx_0_PORT GPIO_PRT5
#define ANALYZER_UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define ANALYZER_UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define ANALYZER_UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define ANALYZER_UART_tx_INBUF_ENABLED 0u
#define ANALYZER_UART_tx_INIT_DRIVESTATE 1u
#define ANALYZER_UART_tx_INIT_MUXSEL 18u
#define ANALYZER_UART_tx_INPUT_SYNC 2u
#define ANALYZER_UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define ANALYZER_UART_tx_NUM 1u
#define ANALYZER_UART_tx_PORT GPIO_PRT5
#define ANALYZER_UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define ANALYZER_UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
