vendor_name = ModelSim
source_file = 1, C:/Data/GIT/Bananachine/ALU/letter_m.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga_tb.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/real_banana.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/banana.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/reg_file.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga_control.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/bit_gen.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/rom_async.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/sprite.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/bananachine_tb.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/bananachine.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/cpu.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/reg.dat
source_file = 1, C:/Data/GIT/Bananachine/ALU/palette.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/memory.dat
source_file = 1, C:/Data/GIT/Bananachine/ALU/basic_mem.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/datapath.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/alu_rf.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/muxes.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/instruction_reg.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/controller.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/pc_counter.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/alu_rf.sdc
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/letter_f.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/clut_mem.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga_counter.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/loaded_mem.mif
source_file = 1, C:/Data/GIT/Bananachine/ALU/ram.qip
source_file = 1, C:/Data/GIT/Bananachine/ALU/ram.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/altsyncram_d6n1.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/altsyncram_v582.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/decode_dla.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/mux_chb.tdf
design_name = bananachine
instance = comp, \vga_clk~output , vga_clk~output, bananachine, 1
instance = comp, \vga_h_sync~output , vga_h_sync~output, bananachine, 1
instance = comp, \vga_v_sync~output , vga_v_sync~output, bananachine, 1
instance = comp, \vga_sync~output , vga_sync~output, bananachine, 1
instance = comp, \vga_blank~output , vga_blank~output, bananachine, 1
instance = comp, \vga_red[0]~output , vga_red[0]~output, bananachine, 1
instance = comp, \vga_red[1]~output , vga_red[1]~output, bananachine, 1
instance = comp, \vga_red[2]~output , vga_red[2]~output, bananachine, 1
instance = comp, \vga_red[3]~output , vga_red[3]~output, bananachine, 1
instance = comp, \vga_red[4]~output , vga_red[4]~output, bananachine, 1
instance = comp, \vga_red[5]~output , vga_red[5]~output, bananachine, 1
instance = comp, \vga_red[6]~output , vga_red[6]~output, bananachine, 1
instance = comp, \vga_red[7]~output , vga_red[7]~output, bananachine, 1
instance = comp, \vga_green[0]~output , vga_green[0]~output, bananachine, 1
instance = comp, \vga_green[1]~output , vga_green[1]~output, bananachine, 1
instance = comp, \vga_green[2]~output , vga_green[2]~output, bananachine, 1
instance = comp, \vga_green[3]~output , vga_green[3]~output, bananachine, 1
instance = comp, \vga_green[4]~output , vga_green[4]~output, bananachine, 1
instance = comp, \vga_green[5]~output , vga_green[5]~output, bananachine, 1
instance = comp, \vga_green[6]~output , vga_green[6]~output, bananachine, 1
instance = comp, \vga_green[7]~output , vga_green[7]~output, bananachine, 1
instance = comp, \vga_blue[0]~output , vga_blue[0]~output, bananachine, 1
instance = comp, \vga_blue[1]~output , vga_blue[1]~output, bananachine, 1
instance = comp, \vga_blue[2]~output , vga_blue[2]~output, bananachine, 1
instance = comp, \vga_blue[3]~output , vga_blue[3]~output, bananachine, 1
instance = comp, \vga_blue[4]~output , vga_blue[4]~output, bananachine, 1
instance = comp, \vga_blue[5]~output , vga_blue[5]~output, bananachine, 1
instance = comp, \vga_blue[6]~output , vga_blue[6]~output, bananachine, 1
instance = comp, \vga_blue[7]~output , vga_blue[7]~output, bananachine, 1
instance = comp, \clk~input , clk~input, bananachine, 1
instance = comp, \vga|bit_gen|control|clk_25MHz~_wirecell , vga|bit_gen|control|clk_25MHz~_wirecell, bananachine, 1
instance = comp, \reset~input , reset~input, bananachine, 1
instance = comp, \vga|bit_gen|control|clk_25MHz , vga|bit_gen|control|clk_25MHz, bananachine, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~9 , vga|bit_gen|control|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~1 , vga|bit_gen|control|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~45 , vga|bit_gen|control|Add1~45, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[11]~1 , vga|bit_gen|control|h_count[11]~1, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[7] , vga|bit_gen|control|h_count[7], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~57 , vga|bit_gen|control|Add1~57, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[8] , vga|bit_gen|control|h_count[8], bananachine, 1
instance = comp, \vga|bit_gen|control|Equal0~2 , vga|bit_gen|control|Equal0~2, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~37 , vga|bit_gen|control|Add1~37, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[9] , vga|bit_gen|control|h_count[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Equal1~0 , vga|bit_gen|sprite_m|Equal1~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~33 , vga|bit_gen|control|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[10] , vga|bit_gen|control|h_count[10], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~13 , vga|bit_gen|control|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[11] , vga|bit_gen|control|h_count[11], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~21 , vga|bit_gen|control|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[12] , vga|bit_gen|control|h_count[12], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~25 , vga|bit_gen|control|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[13] , vga|bit_gen|control|h_count[13], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~29 , vga|bit_gen|control|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[14] , vga|bit_gen|control|h_count[14], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~17 , vga|bit_gen|control|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[15] , vga|bit_gen|control|h_count[15], bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~0 , vga|bit_gen|control|Equal2~0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[11]~0 , vga|bit_gen|control|h_count[11]~0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[0] , vga|bit_gen|control|h_count[0], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~53 , vga|bit_gen|control|Add1~53, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[1] , vga|bit_gen|control|h_count[1], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~49 , vga|bit_gen|control|Add1~49, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[2] , vga|bit_gen|control|h_count[2], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~61 , vga|bit_gen|control|Add1~61, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[3] , vga|bit_gen|control|h_count[3], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~41 , vga|bit_gen|control|Add1~41, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[4] , vga|bit_gen|control|h_count[4], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~5 , vga|bit_gen|control|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[5] , vga|bit_gen|control|h_count[5], bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[6] , vga|bit_gen|control|h_count[6], bananachine, 1
instance = comp, \vga|bit_gen|control|Equal3~0 , vga|bit_gen|control|Equal3~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal3~1 , vga|bit_gen|control|Equal3~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal0~0 , vga|bit_gen|control|Equal0~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~1 , vga|bit_gen|control|Equal2~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~2 , vga|bit_gen|control|Equal2~2, bananachine, 1
instance = comp, \vga|bit_gen|control|h_sync~1 , vga|bit_gen|control|h_sync~1, bananachine, 1
instance = comp, \vga|bit_gen|control|h_sync~0 , vga|bit_gen|control|h_sync~0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_sync , vga|bit_gen|control|h_sync, bananachine, 1
instance = comp, \vga|bit_gen|vga_hsync , vga|bit_gen|vga_hsync, bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~13 , vga|bit_gen|control|Add0~13, bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~5 , vga|bit_gen|control|Add0~5, bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~45 , vga|bit_gen|control|Add0~45, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal0~1 , vga|bit_gen|control|Equal0~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[1]~1 , vga|bit_gen|control|v_count[1]~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[3] , vga|bit_gen|control|v_count[3], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~37 , vga|bit_gen|control|Add0~37, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[4] , vga|bit_gen|control|v_count[4], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~49 , vga|bit_gen|control|Add0~49, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[5] , vga|bit_gen|control|v_count[5], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~53 , vga|bit_gen|control|Add0~53, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[6] , vga|bit_gen|control|v_count[6], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~57 , vga|bit_gen|control|Add0~57, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[7] , vga|bit_gen|control|v_count[7], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~61 , vga|bit_gen|control|Add0~61, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[8] , vga|bit_gen|control|v_count[8], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~17 , vga|bit_gen|control|Add0~17, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[9] , vga|bit_gen|control|v_count[9], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~41 , vga|bit_gen|control|Add0~41, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[10] , vga|bit_gen|control|v_count[10], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~9 , vga|bit_gen|control|Add0~9, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[11] , vga|bit_gen|control|v_count[11], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~21 , vga|bit_gen|control|Add0~21, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[12] , vga|bit_gen|control|v_count[12], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~25 , vga|bit_gen|control|Add0~25, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[13] , vga|bit_gen|control|v_count[13], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~33 , vga|bit_gen|control|Add0~33, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[14] , vga|bit_gen|control|v_count[14], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~29 , vga|bit_gen|control|Add0~29, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[15] , vga|bit_gen|control|v_count[15], bananachine, 1
instance = comp, \vga|bit_gen|control|Equal1~0 , vga|bit_gen|control|Equal1~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal1~2 , vga|bit_gen|control|Equal1~2, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal1~1 , vga|bit_gen|control|Equal1~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[1]~0 , vga|bit_gen|control|v_count[1]~0, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[0] , vga|bit_gen|control|v_count[0], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~1 , vga|bit_gen|control|Add0~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[1] , vga|bit_gen|control|v_count[1], bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[2] , vga|bit_gen|control|v_count[2], bananachine, 1
instance = comp, \vga|bit_gen|control|Equal6~0 , vga|bit_gen|control|Equal6~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal6~1 , vga|bit_gen|control|Equal6~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal5~0 , vga|bit_gen|control|Equal5~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal5~1 , vga|bit_gen|control|Equal5~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_sync~0 , vga|bit_gen|control|v_sync~0, bananachine, 1
instance = comp, \vga|bit_gen|control|v_sync , vga|bit_gen|control|v_sync, bananachine, 1
instance = comp, \vga|bit_gen|vga_vsync , vga|bit_gen|vga_vsync, bananachine, 1
instance = comp, \vga|bit_gen|control|h_bright~0 , vga|bit_gen|control|h_bright~0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_bright , vga|bit_gen|control|h_bright, bananachine, 1
instance = comp, \vga|bit_gen|control|v_bright~0 , vga|bit_gen|control|v_bright~0, bananachine, 1
instance = comp, \vga|bit_gen|control|v_bright , vga|bit_gen|control|v_bright, bananachine, 1
instance = comp, \vga|bit_gen|control|blank_n , vga|bit_gen|control|blank_n, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x~3 , vga|bit_gen|sprite_p1|cnt_x~3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] , new_mem|ram_rtl_0|auto_generated|address_reg_b[2], bananachine, 1
instance = comp, \cpu|dp|mem_address~0 , cpu|dp|mem_address~0, bananachine, 1
instance = comp, \cpu|cont|Decoder1~1 , cpu|cont|Decoder1~1, bananachine, 1
instance = comp, \cpu|cont|previous_state~0 , cpu|cont|previous_state~0, bananachine, 1
instance = comp, \cpu|cont|previous_state[2] , cpu|cont|previous_state[2], bananachine, 1
instance = comp, \cpu|cont|previous_state~2 , cpu|cont|previous_state~2, bananachine, 1
instance = comp, \cpu|cont|previous_state[3] , cpu|cont|previous_state[3], bananachine, 1
instance = comp, \cpu|cont|previous_state~3 , cpu|cont|previous_state~3, bananachine, 1
instance = comp, \cpu|cont|previous_state[0] , cpu|cont|previous_state[0], bananachine, 1
instance = comp, \cpu|cont|previous_state[7] , cpu|cont|previous_state[7], bananachine, 1
instance = comp, \cpu|cont|previous_state[6] , cpu|cont|previous_state[6], bananachine, 1
instance = comp, \cpu|cont|pc_src[0]~1 , cpu|cont|pc_src[0]~1, bananachine, 1
instance = comp, \cpu|cont|previous_state~1 , cpu|cont|previous_state~1, bananachine, 1
instance = comp, \cpu|cont|previous_state[1] , cpu|cont|previous_state[1], bananachine, 1
instance = comp, \cpu|cont|Decoder1~5 , cpu|cont|Decoder1~5, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] , new_mem|ram_rtl_0|auto_generated|address_reg_b[1], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0, bananachine, 1
instance = comp, \~GND , ~GND, bananachine, 1
instance = comp, \vga_counter_i|counter~0 , vga_counter_i|counter~0, bananachine, 1
instance = comp, \vga_counter_i|counter[0] , vga_counter_i|counter[0], bananachine, 1
instance = comp, \vga_counter_i|counter~1 , vga_counter_i|counter~1, bananachine, 1
instance = comp, \vga_counter_i|counter[1] , vga_counter_i|counter[1], bananachine, 1
instance = comp, \vga_counter_i|counter~2 , vga_counter_i|counter~2, bananachine, 1
instance = comp, \vga_counter_i|counter[2] , vga_counter_i|counter[2], bananachine, 1
instance = comp, \mux8_i|Mux13~0 , mux8_i|Mux13~0, bananachine, 1
instance = comp, \mux8_i|Mux3~0 , mux8_i|Mux3~0, bananachine, 1
instance = comp, \vga_counter_i|counter[2]~_wirecell , vga_counter_i|counter[2]~_wirecell, bananachine, 1
instance = comp, \mux8_i|Mux3~1 , mux8_i|Mux3~1, bananachine, 1
instance = comp, \mux8_i|Mux13~1 , mux8_i|Mux13~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0, bananachine, 1
instance = comp, \cpu|cont|Decoder1~4 , cpu|cont|Decoder1~4, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[0]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[0] , cpu|dp|reg_file|RAM_rtl_1_bypass[0], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[1]~feeder , cpu|dp|instruction_reg_i|A_index_flopr|q[1]~feeder, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[1] , cpu|dp|instruction_reg_i|A_index_flopr|q[1], bananachine, 1
instance = comp, \cpu|cont|Decoder1~3 , cpu|cont|Decoder1~3, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[0] , cpu|dp|instruction_reg_i|B_index_flopr|q[0], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[6] , cpu|dp|reg_file|RAM_rtl_0_bypass[6], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[8] , cpu|dp|reg_file|RAM_rtl_0_bypass[8], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[5] , cpu|dp|reg_file|RAM_rtl_0_bypass[5], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[7] , cpu|dp|reg_file|RAM_rtl_0_bypass[7], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~3 , cpu|dp|reg_file|RAM~3, bananachine, 1
instance = comp, \cpu|cont|Selector4~0 , cpu|cont|Selector4~0, bananachine, 1
instance = comp, \cpu|cont|pc_src[1]~0 , cpu|cont|pc_src[1]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[7]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[7]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[7] , cpu|dp|reg_file|RAM_rtl_1_bypass[7], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[5] , cpu|dp|reg_file|RAM_rtl_1_bypass[5], bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[2] , cpu|dp|instruction_reg_i|B_index_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[13] , cpu|dp|reg_file|RAM_rtl_0_bypass[13], bananachine, 1
instance = comp, \cpu|cont|Selector12~1 , cpu|cont|Selector12~1, bananachine, 1
instance = comp, \cpu|cont|Selector12~0 , cpu|cont|Selector12~0, bananachine, 1
instance = comp, \cpu|cont|Selector4~1 , cpu|cont|Selector4~1, bananachine, 1
instance = comp, \cpu|cont|Selector12~2 , cpu|cont|Selector12~2, bananachine, 1
instance = comp, \cpu|cont|Selector12~3 , cpu|cont|Selector12~3, bananachine, 1
instance = comp, \cpu|cont|Selector10~1 , cpu|cont|Selector10~1, bananachine, 1
instance = comp, \cpu|cont|Selector10~2 , cpu|cont|Selector10~2, bananachine, 1
instance = comp, \cpu|cont|Selector10~8 , cpu|cont|Selector10~8, bananachine, 1
instance = comp, \cpu|dp|mem_address[0]~5 , cpu|dp|mem_address[0]~5, bananachine, 1
instance = comp, \cpu|dp|mem_address[1]~6 , cpu|dp|mem_address[1]~6, bananachine, 1
instance = comp, \cpu|dp|mem_address[2]~7 , cpu|dp|mem_address[2]~7, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[24] , cpu|dp|reg_file|RAM_rtl_1_bypass[24], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[23] , cpu|dp|reg_file|RAM_rtl_1_bypass[23], bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[1] , cpu|dp|instruction_reg_i|B_index_flopr|q[1], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[18] , cpu|dp|reg_file|RAM_rtl_1_bypass[18], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[19] , cpu|dp|reg_file|RAM_rtl_1_bypass[19], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[20] , cpu|dp|reg_file|RAM_rtl_1_bypass[20], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[21] , cpu|dp|reg_file|RAM_rtl_1_bypass[21], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[22] , cpu|dp|reg_file|RAM_rtl_1_bypass[22], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[34] , cpu|dp|reg_file|RAM_rtl_0_bypass[34], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[33] , cpu|dp|reg_file|RAM_rtl_0_bypass[33], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[35] , cpu|dp|reg_file|RAM_rtl_1_bypass[35], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[36] , cpu|dp|reg_file|RAM_rtl_1_bypass[36], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[37] , cpu|dp|reg_file|RAM_rtl_0_bypass[37], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[39] , cpu|dp|reg_file|RAM_rtl_1_bypass[39], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 , cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[40] , cpu|dp|reg_file|RAM_rtl_1_bypass[40], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~1 , cpu|dp|reg_B_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[15] , cpu|dp|reg_B_flopr|q[15], bananachine, 1
instance = comp, \cpu|cont|Selector11~2 , cpu|cont|Selector11~2, bananachine, 1
instance = comp, \cpu|cont|Selector4~2 , cpu|cont|Selector4~2, bananachine, 1
instance = comp, \cpu|cont|Selector12~6 , cpu|cont|Selector12~6, bananachine, 1
instance = comp, \cpu|cont|Selector8~4 , cpu|cont|Selector8~4, bananachine, 1
instance = comp, \cpu|cont|Selector8~2 , cpu|cont|Selector8~2, bananachine, 1
instance = comp, \cpu|cont|Selector8~5 , cpu|cont|Selector8~5, bananachine, 1
instance = comp, \cpu|cont|Selector8~0 , cpu|cont|Selector8~0, bananachine, 1
instance = comp, \cpu|cont|Selector8~1 , cpu|cont|Selector8~1, bananachine, 1
instance = comp, \cpu|cont|Selector8~3 , cpu|cont|Selector8~3, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[7]~8 , cpu|dp|alu_B_mux|mux2_output[7]~8, bananachine, 1
instance = comp, \cpu|dp|mem_address[7]~12 , cpu|dp|mem_address[7]~12, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[25] , cpu|dp|reg_file|RAM_rtl_1_bypass[25], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[26] , cpu|dp|reg_file|RAM_rtl_1_bypass[26], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~12 , cpu|dp|reg_B_flopr|q~12, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[8] , cpu|dp|reg_B_flopr|q[8], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~15 , cpu|dp|alu_rf_i|alu_out[1]~15, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~18 , cpu|dp|alu_rf_i|alu_out[15]~18, bananachine, 1
instance = comp, \cpu|cont|Selector7~0 , cpu|cont|Selector7~0, bananachine, 1
instance = comp, \cpu|cont|Selector7~1 , cpu|cont|Selector7~1, bananachine, 1
instance = comp, \cpu|cont|Selector6~0 , cpu|cont|Selector6~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~0 , cpu|dp|alu_rf_i|ShiftLeft0~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[18] , cpu|dp|reg_file|RAM_rtl_0_bypass[18], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[17]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[17]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[17] , cpu|dp|reg_file|RAM_rtl_0_bypass[17], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 , cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~9 , cpu|dp|reg_A_flopr|q~9, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[4] , cpu|dp|reg_A_flopr|q[4], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[4]~8 , cpu|dp|data_to_mem_store[4]~8, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[28] , cpu|dp|reg_file|RAM_rtl_1_bypass[28], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[27] , cpu|dp|reg_file|RAM_rtl_1_bypass[27], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~13 , cpu|dp|reg_B_flopr|q~13, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[9] , cpu|dp|reg_B_flopr|q[9], bananachine, 1
instance = comp, \cpu|dp|mem_address[9]~14 , cpu|dp|mem_address[9]~14, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[30] , cpu|dp|reg_file|RAM_rtl_1_bypass[30], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[29] , cpu|dp|reg_file|RAM_rtl_1_bypass[29], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~14 , cpu|dp|reg_B_flopr|q~14, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[10] , cpu|dp|reg_B_flopr|q[10], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~45 , cpu|dp|pc_counter_i|Add0~45, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~49 , cpu|dp|pc_counter_i|Add0~49, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~53 , cpu|dp|pc_counter_i|Add0~53, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[10] , cpu|dp|pc_counter_i|incremented_pc[10], bananachine, 1
instance = comp, \cpu|cont|Selector12~4 , cpu|cont|Selector12~4, bananachine, 1
instance = comp, \cpu|cont|Selector12~5 , cpu|cont|Selector12~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~105 , cpu|dp|alu_rf_i|alu_out[10]~105, bananachine, 1
instance = comp, \cpu|cont|Selector10~3 , cpu|cont|Selector10~3, bananachine, 1
instance = comp, \cpu|cont|Selector10~4 , cpu|cont|Selector10~4, bananachine, 1
instance = comp, \cpu|dp|mem_address[11]~16 , cpu|dp|mem_address[11]~16, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[34] , cpu|dp|reg_file|RAM_rtl_1_bypass[34], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[33] , cpu|dp|reg_file|RAM_rtl_1_bypass[33], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~16 , cpu|dp|reg_B_flopr|q~16, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[12] , cpu|dp|reg_B_flopr|q[12], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~57 , cpu|dp|pc_counter_i|Add0~57, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~61 , cpu|dp|pc_counter_i|Add0~61, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[12] , cpu|dp|pc_counter_i|incremented_pc[12], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[6]~7 , cpu|dp|alu_B_mux|mux2_output[6]~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~0 , cpu|dp|alu_rf_i|always0~0, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[5]~6 , cpu|dp|alu_B_mux|mux2_output[5]~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~2 , cpu|dp|alu_rf_i|always0~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[38] , cpu|dp|reg_file|RAM_rtl_1_bypass[38], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[37] , cpu|dp|reg_file|RAM_rtl_1_bypass[37], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~2 , cpu|dp|reg_B_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[14] , cpu|dp|reg_B_flopr|q[14], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~1 , cpu|dp|alu_rf_i|always0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~3 , cpu|dp|alu_rf_i|always0~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~9 , cpu|dp|alu_rf_i|alu_out[15]~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~10 , cpu|dp|alu_rf_i|alu_out[15]~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~122 , cpu|dp|alu_rf_i|alu_out~122, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~14 , cpu|dp|alu_rf_i|alu_out~14, bananachine, 1
instance = comp, \cpu|cont|WideOr7~1 , cpu|cont|WideOr7~1, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[12]~12 , cpu|dp|alu_B_mux|mux2_output[12]~12, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[11]~2 , cpu|dp|alu_B_mux|mux2_output[11]~2, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[10]~15 , cpu|dp|alu_B_mux|mux2_output[10]~15, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[9]~1 , cpu|dp|alu_B_mux|mux2_output[9]~1, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[8]~0 , cpu|dp|alu_B_mux|mux2_output[8]~0, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[3]~4 , cpu|dp|alu_B_mux|mux2_output[3]~4, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[2]~3 , cpu|dp|alu_B_mux|mux2_output[2]~3, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[1]~9 , cpu|dp|alu_B_mux|mux2_output[1]~9, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[0]~11 , cpu|dp|alu_B_mux|mux2_output[0]~11, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~21 , cpu|dp|alu_rf_i|Add3~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~25 , cpu|dp|alu_rf_i|Add3~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~45 , cpu|dp|alu_rf_i|Add3~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~49 , cpu|dp|alu_rf_i|Add3~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~53 , cpu|dp|alu_rf_i|Add3~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~57 , cpu|dp|alu_rf_i|Add3~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~61 , cpu|dp|alu_rf_i|Add3~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~29 , cpu|dp|alu_rf_i|Add3~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~1 , cpu|dp|alu_rf_i|Add3~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~5 , cpu|dp|alu_rf_i|Add3~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~9 , cpu|dp|alu_rf_i|Add3~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~13 , cpu|dp|alu_rf_i|Add3~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~17 , cpu|dp|alu_rf_i|Add3~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~123 , cpu|dp|alu_rf_i|alu_out~123, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~16 , cpu|dp|alu_rf_i|alu_out[1]~16, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~17 , cpu|dp|alu_rf_i|alu_out[15]~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~20 , cpu|dp|alu_rf_i|alu_out[1]~20, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~19 , cpu|dp|alu_rf_i|alu_out[15]~19, bananachine, 1
instance = comp, \cpu|cont|WideOr7~0 , cpu|cont|WideOr7~0, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[12]~4 , cpu|dp|alu_A_mux|mux2_output[12]~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~125 , cpu|dp|alu_rf_i|alu_out~125, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~0 , cpu|dp|alu_rf_i|Selector7~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~24 , cpu|dp|alu_rf_i|alu_out[15]~24, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~25 , cpu|dp|alu_rf_i|alu_out[15]~25, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[10]~2 , cpu|dp|alu_A_mux|mux2_output[10]~2, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[11]~3 , cpu|dp|alu_A_mux|mux2_output[11]~3, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[9]~1 , cpu|dp|alu_A_mux|mux2_output[9]~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~126 , cpu|dp|alu_rf_i|alu_out~126, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[2]~7 , cpu|dp|alu_A_mux|mux2_output[2]~7, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[4]~9 , cpu|dp|alu_A_mux|mux2_output[4]~9, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[3]~8 , cpu|dp|alu_A_mux|mux2_output[3]~8, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[1]~13 , cpu|dp|alu_A_mux|mux2_output[1]~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~11 , cpu|dp|alu_rf_i|ShiftLeft0~11, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[0]~15 , cpu|dp|alu_A_mux|mux2_output[0]~15, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~10 , cpu|dp|alu_rf_i|ShiftLeft0~10, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[5]~10 , cpu|dp|alu_A_mux|mux2_output[5]~10, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[8]~0 , cpu|dp|alu_A_mux|mux2_output[8]~0, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[7]~12 , cpu|dp|alu_A_mux|mux2_output[7]~12, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[6]~11 , cpu|dp|alu_A_mux|mux2_output[6]~11, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~12 , cpu|dp|alu_rf_i|ShiftLeft0~12, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~127 , cpu|dp|alu_rf_i|alu_out~127, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~77 , cpu|dp|alu_rf_i|Add5~77, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~81 , cpu|dp|alu_rf_i|Add5~81, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~85 , cpu|dp|alu_rf_i|Add5~85, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~89 , cpu|dp|alu_rf_i|Add5~89, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~93 , cpu|dp|alu_rf_i|Add5~93, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~13 , cpu|dp|alu_rf_i|Add5~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~17 , cpu|dp|alu_rf_i|Add5~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~21 , cpu|dp|alu_rf_i|Add5~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~25 , cpu|dp|alu_rf_i|Add5~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~29 , cpu|dp|alu_rf_i|Add5~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~33 , cpu|dp|alu_rf_i|Add5~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~37 , cpu|dp|alu_rf_i|Add5~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~41 , cpu|dp|alu_rf_i|Add5~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~45 , cpu|dp|alu_rf_i|Add5~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~49 , cpu|dp|alu_rf_i|Add5~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~53 , cpu|dp|alu_rf_i|Add5~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~57 , cpu|dp|alu_rf_i|Add5~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~61 , cpu|dp|alu_rf_i|Add5~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~128 , cpu|dp|alu_rf_i|alu_out~128, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~66 , cpu|dp|alu_rf_i|Add0~66, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~13 , cpu|dp|alu_rf_i|Add0~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~17 , cpu|dp|alu_rf_i|Add0~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~21 , cpu|dp|alu_rf_i|Add0~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~25 , cpu|dp|alu_rf_i|Add0~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~29 , cpu|dp|alu_rf_i|Add0~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~33 , cpu|dp|alu_rf_i|Add0~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~37 , cpu|dp|alu_rf_i|Add0~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~41 , cpu|dp|alu_rf_i|Add0~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~45 , cpu|dp|alu_rf_i|Add0~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~49 , cpu|dp|alu_rf_i|Add0~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~53 , cpu|dp|alu_rf_i|Add0~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~57 , cpu|dp|alu_rf_i|Add0~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~61 , cpu|dp|alu_rf_i|Add0~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~124 , cpu|dp|alu_rf_i|alu_out~124, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~129 , cpu|dp|alu_rf_i|alu_out~129, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[15]~10 , cpu|dp|alu_B_mux|mux2_output[15]~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~32 , cpu|dp|alu_rf_i|alu_out[1]~32, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~33 , cpu|dp|alu_rf_i|alu_out[1]~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[12] , cpu|dp|alu_rf_i|alu_out[12], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~16 , cpu|dp|pc_flopenr|q~16, bananachine, 1
instance = comp, \cpu|cont|Decoder1~2 , cpu|cont|Decoder1~2, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[13]~1 , cpu|dp|pc_flopenr|q[13]~1, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[12] , cpu|dp|pc_flopenr|q[12], bananachine, 1
instance = comp, \cpu|dp|mem_address[12]~17 , cpu|dp|mem_address[12]~17, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a78 , new_mem|ram_rtl_0|auto_generated|ram_block1a78, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a110 , new_mem|ram_rtl_0|auto_generated|ram_block1a110, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a94 , new_mem|ram_rtl_0|auto_generated|ram_block1a94, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a126 , new_mem|ram_rtl_0|auto_generated|ram_block1a126, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|cont|Decoder1~0 , cpu|cont|Decoder1~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3]~0 , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3]~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[2] , cpu|dp|instruction_reg_i|op_code_flopr|q[2], bananachine, 1
instance = comp, \cpu|cont|Selector10~5 , cpu|cont|Selector10~5, bananachine, 1
instance = comp, \cpu|cont|Selector9~1 , cpu|cont|Selector9~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~61 , cpu|dp|alu_rf_i|alu_out[1]~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~106 , cpu|dp|alu_rf_i|alu_out~106, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~107 , cpu|dp|alu_rf_i|alu_out[10]~107, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~108 , cpu|dp|alu_rf_i|alu_out[10]~108, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~135 , cpu|dp|alu_rf_i|alu_out~135, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~5 , cpu|dp|alu_rf_i|ShiftLeft0~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~4 , cpu|dp|alu_rf_i|ShiftLeft0~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~6 , cpu|dp|alu_rf_i|ShiftLeft0~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~136 , cpu|dp|alu_rf_i|alu_out~136, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~110 , cpu|dp|alu_rf_i|alu_out[10]~110, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~109 , cpu|dp|alu_rf_i|alu_out[10]~109, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~111 , cpu|dp|alu_rf_i|alu_out[10]~111, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~137 , cpu|dp|alu_rf_i|alu_out~137, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~116 , cpu|dp|alu_rf_i|alu_out~116, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~63 , cpu|dp|alu_rf_i|alu_out[1]~63, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~117 , cpu|dp|alu_rf_i|alu_out~117, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~118 , cpu|dp|alu_rf_i|alu_out~118, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10] , cpu|dp|alu_rf_i|alu_out[10], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~14 , cpu|dp|pc_flopenr|q~14, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[10] , cpu|dp|pc_flopenr|q[10], bananachine, 1
instance = comp, \cpu|dp|mem_address[10]~15 , cpu|dp|mem_address[10]~15, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a116 , new_mem|ram_rtl_0|auto_generated|ram_block1a116, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a100 , new_mem|ram_rtl_0|auto_generated|ram_block1a100, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a68 , new_mem|ram_rtl_0|auto_generated|ram_block1a68, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a84 , new_mem|ram_rtl_0|auto_generated|ram_block1a84, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a52 , new_mem|ram_rtl_0|auto_generated|ram_block1a52, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a36 , new_mem|ram_rtl_0|auto_generated|ram_block1a36, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a4 , new_mem|ram_rtl_0|auto_generated|ram_block1a4, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a20 , new_mem|ram_rtl_0|auto_generated|ram_block1a20, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[4]~5 , cpu|dp|alu_B_mux|mux2_output[4]~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~51 , cpu|dp|alu_rf_i|alu_out[1]~51, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~54 , cpu|dp|alu_rf_i|alu_out[1]~54, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10]~50 , cpu|dp|alu_rf_i|alu_out[10]~50, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~55 , cpu|dp|alu_rf_i|alu_out~55, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~74 , cpu|dp|alu_rf_i|alu_out~74, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~8 , cpu|dp|alu_rf_i|always0~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~9 , cpu|dp|alu_rf_i|always0~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~58 , cpu|dp|alu_rf_i|alu_out[1]~58, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~59 , cpu|dp|alu_rf_i|alu_out[1]~59, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~72 , cpu|dp|alu_rf_i|alu_out~72, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~62 , cpu|dp|alu_rf_i|alu_out~62, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~3 , cpu|dp|alu_rf_i|ShiftLeft0~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~64 , cpu|dp|alu_rf_i|alu_out[1]~64, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~130 , cpu|dp|alu_rf_i|alu_out~130, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~56 , cpu|dp|alu_rf_i|alu_out~56, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~73 , cpu|dp|alu_rf_i|alu_out~73, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~57 , cpu|dp|alu_rf_i|alu_out[1]~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~131 , cpu|dp|alu_rf_i|alu_out~131, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~75 , cpu|dp|alu_rf_i|alu_out~75, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[3] , cpu|dp|alu_rf_i|alu_out[3], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~13 , cpu|dp|pc_counter_i|Add0~13, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~17 , cpu|dp|pc_counter_i|Add0~17, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~21 , cpu|dp|pc_counter_i|Add0~21, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~25 , cpu|dp|pc_counter_i|Add0~25, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[3] , cpu|dp|pc_counter_i|incremented_pc[3], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~7 , cpu|dp|pc_flopenr|q~7, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[3] , cpu|dp|pc_flopenr|q[3], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~29 , cpu|dp|pc_counter_i|Add0~29, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~33 , cpu|dp|pc_counter_i|Add0~33, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~37 , cpu|dp|pc_counter_i|Add0~37, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[6] , cpu|dp|pc_counter_i|incremented_pc[6], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~96 , cpu|dp|alu_rf_i|alu_out~96, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~77 , cpu|dp|alu_rf_i|alu_out~77, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5]~83 , cpu|dp|alu_rf_i|alu_out[5]~83, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5]~84 , cpu|dp|alu_rf_i|alu_out[5]~84, bananachine, 1
instance = comp, \cpu|cont|Selector10~6 , cpu|cont|Selector10~6, bananachine, 1
instance = comp, \cpu|cont|Selector10~9 , cpu|cont|Selector10~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5]~79 , cpu|dp|alu_rf_i|alu_out[5]~79, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5]~78 , cpu|dp|alu_rf_i|alu_out[5]~78, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~94 , cpu|dp|alu_rf_i|alu_out~94, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~80 , cpu|dp|alu_rf_i|alu_out~80, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~95 , cpu|dp|alu_rf_i|alu_out~95, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~86 , cpu|dp|alu_rf_i|alu_out[1]~86, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~97 , cpu|dp|alu_rf_i|alu_out~97, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~98 , cpu|dp|alu_rf_i|alu_out~98, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[6] , cpu|dp|alu_rf_i|alu_out[6], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~10 , cpu|dp|pc_flopenr|q~10, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[6] , cpu|dp|pc_flopenr|q[6], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~41 , cpu|dp|pc_counter_i|Add0~41, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[8] , cpu|dp|pc_counter_i|incremented_pc[8], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~3 , cpu|dp|alu_rf_i|Selector7~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal0~0 , cpu|dp|alu_rf_i|Equal0~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~4 , cpu|dp|alu_rf_i|alu_out[1]~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~5 , cpu|dp|alu_rf_i|Selector7~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~6 , cpu|dp|alu_rf_i|Selector7~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~4 , cpu|dp|alu_rf_i|Selector7~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~2 , cpu|dp|alu_rf_i|Selector15~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~1 , cpu|dp|alu_rf_i|Selector7~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~2 , cpu|dp|alu_rf_i|Selector7~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~7 , cpu|dp|alu_rf_i|Selector7~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~104 , cpu|dp|alu_rf_i|alu_out~104, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~8 , cpu|dp|alu_rf_i|Selector7~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~9 , cpu|dp|alu_rf_i|Selector7~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[8] , cpu|dp|alu_rf_i|alu_out[8], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~12 , cpu|dp|pc_flopenr|q~12, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[8] , cpu|dp|pc_flopenr|q[8], bananachine, 1
instance = comp, \cpu|dp|mem_address[8]~13 , cpu|dp|mem_address[8]~13, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a118 , new_mem|ram_rtl_0|auto_generated|ram_block1a118, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a102 , new_mem|ram_rtl_0|auto_generated|ram_block1a102, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a70 , new_mem|ram_rtl_0|auto_generated|ram_block1a70, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a86 , new_mem|ram_rtl_0|auto_generated|ram_block1a86, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2], bananachine, 1
instance = comp, \cpu|cont|Selector10~7 , cpu|cont|Selector10~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~11 , cpu|dp|alu_rf_i|alu_out[1]~11, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~12 , cpu|dp|alu_rf_i|alu_out[15]~12, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[36] , cpu|dp|reg_file|RAM_rtl_0_bypass[36], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[35]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[35]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[35] , cpu|dp|reg_file|RAM_rtl_0_bypass[35], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~15 , cpu|dp|reg_A_flopr|q~15, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[13] , cpu|dp|reg_A_flopr|q[13], bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[13]~5 , cpu|dp|alu_A_mux|mux2_output[13]~5, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[14]~6 , cpu|dp|alu_A_mux|mux2_output[14]~6, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[15]~14 , cpu|dp|alu_A_mux|mux2_output[15]~14, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~27 , cpu|dp|alu_rf_i|alu_out~27, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~2 , cpu|dp|alu_rf_i|ShiftLeft0~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~1 , cpu|dp|alu_rf_i|ShiftLeft0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~28 , cpu|dp|alu_rf_i|alu_out~28, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~29 , cpu|dp|alu_rf_i|alu_out~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~30 , cpu|dp|alu_rf_i|alu_out~30, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~73 , cpu|dp|alu_rf_i|Add5~73, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~69 , cpu|dp|alu_rf_i|Add5~69, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~65 , cpu|dp|alu_rf_i|Add5~65, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~9 , cpu|dp|alu_rf_i|Add5~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~5 , cpu|dp|alu_rf_i|Add5~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~1 , cpu|dp|alu_rf_i|Add5~1, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[14]~14 , cpu|dp|alu_B_mux|mux2_output[14]~14, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[13]~13 , cpu|dp|alu_B_mux|mux2_output[13]~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~33 , cpu|dp|alu_rf_i|Add3~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~37 , cpu|dp|alu_rf_i|Add3~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~41 , cpu|dp|alu_rf_i|Add3~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~13 , cpu|dp|alu_rf_i|alu_out~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~26 , cpu|dp|alu_rf_i|alu_out~26, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~9 , cpu|dp|alu_rf_i|Add0~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~5 , cpu|dp|alu_rf_i|Add0~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~1 , cpu|dp|alu_rf_i|Add0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~22 , cpu|dp|alu_rf_i|alu_out~22, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~21 , cpu|dp|alu_rf_i|alu_out~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~23 , cpu|dp|alu_rf_i|alu_out~23, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~31 , cpu|dp|alu_rf_i|alu_out~31, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15] , cpu|dp|alu_rf_i|alu_out[15], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~0 , cpu|dp|pc_flopenr|q~0, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[15] , cpu|dp|pc_flopenr|q[15], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~9 , cpu|dp|pc_counter_i|Add0~9, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~5 , cpu|dp|pc_counter_i|Add0~5, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~1 , cpu|dp|pc_counter_i|Add0~1, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[15] , cpu|dp|pc_counter_i|incremented_pc[15], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux0~0 , cpu|dp|reg_write_src_mux|Mux0~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a15 , new_mem|ram_rtl_0|auto_generated|ram_block1a15, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a31 , new_mem|ram_rtl_0|auto_generated|ram_block1a31, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a47 , new_mem|ram_rtl_0|auto_generated|ram_block1a47, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a63 , new_mem|ram_rtl_0|auto_generated|ram_block1a63, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux0~1 , cpu|dp|reg_write_src_mux|Mux0~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux0~2 , cpu|dp|reg_write_src_mux|Mux0~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[38] , cpu|dp|reg_file|RAM_rtl_0_bypass[38], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~14 , cpu|dp|reg_A_flopr|q~14, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[14] , cpu|dp|reg_A_flopr|q[14], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[14]~13 , cpu|dp|data_to_mem_store[14]~13, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a30 , new_mem|ram_rtl_0|auto_generated|ram_block1a30, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a14 , new_mem|ram_rtl_0|auto_generated|ram_block1a14, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a62 , new_mem|ram_rtl_0|auto_generated|ram_block1a62, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a46 , new_mem|ram_rtl_0|auto_generated|ram_block1a46, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[14] , cpu|dp|pc_counter_i|incremented_pc[14], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux1~0 , cpu|dp|reg_write_src_mux|Mux1~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~34 , cpu|dp|alu_rf_i|alu_out~34, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~37 , cpu|dp|alu_rf_i|alu_out~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~38 , cpu|dp|alu_rf_i|alu_out~38, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~39 , cpu|dp|alu_rf_i|alu_out~39, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~40 , cpu|dp|alu_rf_i|alu_out~40, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~35 , cpu|dp|alu_rf_i|alu_out~35, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~36 , cpu|dp|alu_rf_i|alu_out~36, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~41 , cpu|dp|alu_rf_i|alu_out~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[14] , cpu|dp|alu_rf_i|alu_out[14], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux1~1 , cpu|dp|reg_write_src_mux|Mux1~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux1~2 , cpu|dp|reg_write_src_mux|Mux1~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~3 , cpu|dp|reg_B_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[13] , cpu|dp|reg_B_flopr|q[13], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~43 , cpu|dp|alu_rf_i|alu_out~43, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~44 , cpu|dp|alu_rf_i|alu_out~44, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~45 , cpu|dp|alu_rf_i|alu_out~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~8 , cpu|dp|alu_rf_i|ShiftLeft0~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~7 , cpu|dp|alu_rf_i|ShiftLeft0~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~9 , cpu|dp|alu_rf_i|ShiftLeft0~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~46 , cpu|dp|alu_rf_i|alu_out~46, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~47 , cpu|dp|alu_rf_i|alu_out~47, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~48 , cpu|dp|alu_rf_i|alu_out~48, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~42 , cpu|dp|alu_rf_i|alu_out~42, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~49 , cpu|dp|alu_rf_i|alu_out~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[13] , cpu|dp|alu_rf_i|alu_out[13], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~3 , cpu|dp|pc_flopenr|q~3, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[13] , cpu|dp|pc_flopenr|q[13], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[13] , cpu|dp|pc_counter_i|incremented_pc[13], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux2~0 , cpu|dp|reg_write_src_mux|Mux2~0, bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[13]~14 , cpu|dp|data_to_mem_store[13]~14, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a45 , new_mem|ram_rtl_0|auto_generated|ram_block1a45, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a13 , new_mem|ram_rtl_0|auto_generated|ram_block1a13, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a61 , new_mem|ram_rtl_0|auto_generated|ram_block1a61, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a29 , new_mem|ram_rtl_0|auto_generated|ram_block1a29, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux2~1 , cpu|dp|reg_write_src_mux|Mux2~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux2~2 , cpu|dp|reg_write_src_mux|Mux2~2, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~16 , cpu|dp|reg_A_flopr|q~16, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[12] , cpu|dp|reg_A_flopr|q[12], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[12]~15 , cpu|dp|data_to_mem_store[12]~15, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a76 , new_mem|ram_rtl_0|auto_generated|ram_block1a76, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a124 , new_mem|ram_rtl_0|auto_generated|ram_block1a124, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a92 , new_mem|ram_rtl_0|auto_generated|ram_block1a92, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a108 , new_mem|ram_rtl_0|auto_generated|ram_block1a108, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux3~0 , cpu|dp|reg_write_src_mux|Mux3~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux3~1 , cpu|dp|reg_write_src_mux|Mux3~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux3~2 , cpu|dp|reg_write_src_mux|Mux3~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[31] , cpu|dp|reg_file|RAM_rtl_1_bypass[31], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[32] , cpu|dp|reg_file|RAM_rtl_1_bypass[32], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~15 , cpu|dp|reg_B_flopr|q~15, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[11] , cpu|dp|reg_B_flopr|q[11], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~138 , cpu|dp|alu_rf_i|alu_out~138, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~139 , cpu|dp|alu_rf_i|alu_out~139, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~140 , cpu|dp|alu_rf_i|alu_out~140, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~119 , cpu|dp|alu_rf_i|alu_out~119, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~120 , cpu|dp|alu_rf_i|alu_out~120, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~121 , cpu|dp|alu_rf_i|alu_out~121, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11] , cpu|dp|alu_rf_i|alu_out[11], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~15 , cpu|dp|pc_flopenr|q~15, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[11] , cpu|dp|pc_flopenr|q[11], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[11] , cpu|dp|pc_counter_i|incremented_pc[11], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux4~0 , cpu|dp|reg_write_src_mux|Mux4~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a91 , new_mem|ram_rtl_0|auto_generated|ram_block1a91, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a75 , new_mem|ram_rtl_0|auto_generated|ram_block1a75, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a123 , new_mem|ram_rtl_0|auto_generated|ram_block1a123, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a107 , new_mem|ram_rtl_0|auto_generated|ram_block1a107, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux4~1 , cpu|dp|reg_write_src_mux|Mux4~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux4~2 , cpu|dp|reg_write_src_mux|Mux4~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~10 , cpu|dp|reg_B_flopr|q~10, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[6] , cpu|dp|reg_B_flopr|q[6], bananachine, 1
instance = comp, \cpu|dp|mem_address[6]~11 , cpu|dp|mem_address[6]~11, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a10 , new_mem|ram_rtl_0|auto_generated|ram_block1a10, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a26 , new_mem|ram_rtl_0|auto_generated|ram_block1a26, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a42 , new_mem|ram_rtl_0|auto_generated|ram_block1a42, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a58 , new_mem|ram_rtl_0|auto_generated|ram_block1a58, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux5~1 , cpu|dp|reg_write_src_mux|Mux5~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux5~0 , cpu|dp|reg_write_src_mux|Mux5~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux5~2 , cpu|dp|reg_write_src_mux|Mux5~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[24] , cpu|dp|reg_file|RAM_rtl_0_bypass[24], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[23]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[23]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[23] , cpu|dp|reg_file|RAM_rtl_0_bypass[23], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~8 , cpu|dp|reg_A_flopr|q~8, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[7] , cpu|dp|reg_A_flopr|q[7], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[7]~7 , cpu|dp|data_to_mem_store[7]~7, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a39 , new_mem|ram_rtl_0|auto_generated|ram_block1a39, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a7 , new_mem|ram_rtl_0|auto_generated|ram_block1a7, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a23 , new_mem|ram_rtl_0|auto_generated|ram_block1a23, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a55 , new_mem|ram_rtl_0|auto_generated|ram_block1a55, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a103 , new_mem|ram_rtl_0|auto_generated|ram_block1a103, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a87 , new_mem|ram_rtl_0|auto_generated|ram_block1a87, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a71 , new_mem|ram_rtl_0|auto_generated|ram_block1a71, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a119 , new_mem|ram_rtl_0|auto_generated|ram_block1a119, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3], bananachine, 1
instance = comp, \cpu|cont|Selector9~0 , cpu|cont|Selector9~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~8 , cpu|dp|alu_rf_i|alu_out[1]~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~113 , cpu|dp|alu_rf_i|alu_out~113, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~132 , cpu|dp|alu_rf_i|alu_out~132, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~133 , cpu|dp|alu_rf_i|alu_out~133, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~134 , cpu|dp|alu_rf_i|alu_out~134, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~112 , cpu|dp|alu_rf_i|alu_out~112, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~114 , cpu|dp|alu_rf_i|alu_out~114, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~115 , cpu|dp|alu_rf_i|alu_out~115, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[9] , cpu|dp|alu_rf_i|alu_out[9], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~13 , cpu|dp|pc_flopenr|q~13, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[9] , cpu|dp|pc_flopenr|q[9], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[9] , cpu|dp|pc_counter_i|incremented_pc[9], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux6~0 , cpu|dp|reg_write_src_mux|Mux6~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a57 , new_mem|ram_rtl_0|auto_generated|ram_block1a57, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a9 , new_mem|ram_rtl_0|auto_generated|ram_block1a9, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a41 , new_mem|ram_rtl_0|auto_generated|ram_block1a41, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a25 , new_mem|ram_rtl_0|auto_generated|ram_block1a25, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux6~1 , cpu|dp|reg_write_src_mux|Mux6~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux6~2 , cpu|dp|reg_write_src_mux|Mux6~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~9 , cpu|dp|reg_B_flopr|q~9, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[5] , cpu|dp|reg_B_flopr|q[5], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[5] , cpu|dp|pc_counter_i|incremented_pc[5], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~91 , cpu|dp|alu_rf_i|alu_out~91, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~92 , cpu|dp|alu_rf_i|alu_out~92, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~89 , cpu|dp|alu_rf_i|alu_out~89, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~90 , cpu|dp|alu_rf_i|alu_out~90, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~93 , cpu|dp|alu_rf_i|alu_out~93, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5] , cpu|dp|alu_rf_i|alu_out[5], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~9 , cpu|dp|pc_flopenr|q~9, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[5] , cpu|dp|pc_flopenr|q[5], bananachine, 1
instance = comp, \cpu|dp|mem_address[5]~10 , cpu|dp|mem_address[5]~10, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a24 , new_mem|ram_rtl_0|auto_generated|ram_block1a24, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a40 , new_mem|ram_rtl_0|auto_generated|ram_block1a40, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a8 , new_mem|ram_rtl_0|auto_generated|ram_block1a8, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a56 , new_mem|ram_rtl_0|auto_generated|ram_block1a56, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux7~0 , cpu|dp|reg_write_src_mux|Mux7~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux7~1 , cpu|dp|reg_write_src_mux|Mux7~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux7~2 , cpu|dp|reg_write_src_mux|Mux7~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[17] , cpu|dp|reg_file|RAM_rtl_1_bypass[17], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~8 , cpu|dp|reg_B_flopr|q~8, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[4] , cpu|dp|reg_B_flopr|q[4], bananachine, 1
instance = comp, \cpu|dp|mem_address[4]~9 , cpu|dp|mem_address[4]~9, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a51 , new_mem|ram_rtl_0|auto_generated|ram_block1a51, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a3 , new_mem|ram_rtl_0|auto_generated|ram_block1a3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a19 , new_mem|ram_rtl_0|auto_generated|ram_block1a19, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a35 , new_mem|ram_rtl_0|auto_generated|ram_block1a35, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~3 , cpu|dp|instruction_reg_i|B_index_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[3] , cpu|dp|instruction_reg_i|B_index_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~0 , cpu|dp|reg_B_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~11 , cpu|dp|reg_B_flopr|q~11, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[7] , cpu|dp|reg_B_flopr|q[7], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~101 , cpu|dp|alu_rf_i|alu_out~101, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~102 , cpu|dp|alu_rf_i|alu_out~102, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~99 , cpu|dp|alu_rf_i|alu_out~99, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~100 , cpu|dp|alu_rf_i|alu_out~100, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~103 , cpu|dp|alu_rf_i|alu_out~103, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[7] , cpu|dp|alu_rf_i|alu_out[7], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~11 , cpu|dp|pc_flopenr|q~11, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[7] , cpu|dp|pc_flopenr|q[7], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[7] , cpu|dp|pc_counter_i|incremented_pc[7], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux8~0 , cpu|dp|reg_write_src_mux|Mux8~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux8~1 , cpu|dp|reg_write_src_mux|Mux8~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux8~2 , cpu|dp|reg_write_src_mux|Mux8~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[22] , cpu|dp|reg_file|RAM_rtl_0_bypass[22], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[21]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[21] , cpu|dp|reg_file|RAM_rtl_0_bypass[21], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~12 , cpu|dp|reg_A_flopr|q~12, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[6] , cpu|dp|reg_A_flopr|q[6], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[6]~11 , cpu|dp|data_to_mem_store[6]~11, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a22 , new_mem|ram_rtl_0|auto_generated|ram_block1a22, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a6 , new_mem|ram_rtl_0|auto_generated|ram_block1a6, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a54 , new_mem|ram_rtl_0|auto_generated|ram_block1a54, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a38 , new_mem|ram_rtl_0|auto_generated|ram_block1a38, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux9~0 , cpu|dp|reg_write_src_mux|Mux9~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux9~1 , cpu|dp|reg_write_src_mux|Mux9~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux9~2 , cpu|dp|reg_write_src_mux|Mux9~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[11] , cpu|dp|reg_file|RAM_rtl_0_bypass[11], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[12] , cpu|dp|reg_file|RAM_rtl_0_bypass[12], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~1 , cpu|dp|reg_A_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[1] , cpu|dp|reg_A_flopr|q[1], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[1]~0 , cpu|dp|data_to_mem_store[1]~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a81 , new_mem|ram_rtl_0|auto_generated|ram_block1a81, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a97 , new_mem|ram_rtl_0|auto_generated|ram_block1a97, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a65 , new_mem|ram_rtl_0|auto_generated|ram_block1a65, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a113 , new_mem|ram_rtl_0|auto_generated|ram_block1a113, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a33 , new_mem|ram_rtl_0|auto_generated|ram_block1a33, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a1 , new_mem|ram_rtl_0|auto_generated|ram_block1a1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a49 , new_mem|ram_rtl_0|auto_generated|ram_block1a49, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a17 , new_mem|ram_rtl_0|auto_generated|ram_block1a17, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~1 , cpu|dp|instruction_reg_i|B_index_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[16] , cpu|dp|reg_file|RAM_rtl_1_bypass[16], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[15] , cpu|dp|reg_file|RAM_rtl_1_bypass[15], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~7 , cpu|dp|reg_B_flopr|q~7, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[3] , cpu|dp|reg_B_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|mem_address[3]~8 , cpu|dp|mem_address[3]~8, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a53 , new_mem|ram_rtl_0|auto_generated|ram_block1a53, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a21 , new_mem|ram_rtl_0|auto_generated|ram_block1a21, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a37 , new_mem|ram_rtl_0|auto_generated|ram_block1a37, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a5 , new_mem|ram_rtl_0|auto_generated|ram_block1a5, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux10~0 , cpu|dp|reg_write_src_mux|Mux10~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux10~1 , cpu|dp|reg_write_src_mux|Mux10~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux10~2 , cpu|dp|reg_write_src_mux|Mux10~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[20] , cpu|dp|reg_file|RAM_rtl_0_bypass[20], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[19]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[19]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[19] , cpu|dp|reg_file|RAM_rtl_0_bypass[19], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~13 , cpu|dp|reg_A_flopr|q~13, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[5] , cpu|dp|reg_A_flopr|q[5], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[5]~12 , cpu|dp|data_to_mem_store[5]~12, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a69 , new_mem|ram_rtl_0|auto_generated|ram_block1a69, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a85 , new_mem|ram_rtl_0|auto_generated|ram_block1a85, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a101 , new_mem|ram_rtl_0|auto_generated|ram_block1a101, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a117 , new_mem|ram_rtl_0|auto_generated|ram_block1a117, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1], bananachine, 1
instance = comp, \cpu|cont|Selector11~0 , cpu|cont|Selector11~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~6 , cpu|dp|alu_rf_i|alu_out[1]~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~7 , cpu|dp|alu_rf_i|alu_out[15]~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5]~76 , cpu|dp|alu_rf_i|alu_out[5]~76, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~85 , cpu|dp|alu_rf_i|alu_out~85, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~87 , cpu|dp|alu_rf_i|alu_out~87, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~81 , cpu|dp|alu_rf_i|alu_out~81, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~82 , cpu|dp|alu_rf_i|alu_out~82, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~88 , cpu|dp|alu_rf_i|alu_out~88, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4] , cpu|dp|alu_rf_i|alu_out[4], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~8 , cpu|dp|pc_flopenr|q~8, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[4] , cpu|dp|pc_flopenr|q[4], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[4] , cpu|dp|pc_counter_i|incremented_pc[4], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux11~0 , cpu|dp|reg_write_src_mux|Mux11~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux11~1 , cpu|dp|reg_write_src_mux|Mux11~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux11~2 , cpu|dp|reg_write_src_mux|Mux11~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[16] , cpu|dp|reg_file|RAM_rtl_0_bypass[16], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[15] , cpu|dp|reg_file|RAM_rtl_0_bypass[15], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~10 , cpu|dp|reg_A_flopr|q~10, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[3] , cpu|dp|reg_A_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[3]~9 , cpu|dp|data_to_mem_store[3]~9, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a115 , new_mem|ram_rtl_0|auto_generated|ram_block1a115, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a99 , new_mem|ram_rtl_0|auto_generated|ram_block1a99, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a83 , new_mem|ram_rtl_0|auto_generated|ram_block1a83, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a67 , new_mem|ram_rtl_0|auto_generated|ram_block1a67, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux12~0 , cpu|dp|reg_write_src_mux|Mux12~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux12~1 , cpu|dp|reg_write_src_mux|Mux12~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux12~2 , cpu|dp|reg_write_src_mux|Mux12~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[14] , cpu|dp|reg_file|RAM_rtl_0_bypass[14], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~11 , cpu|dp|reg_A_flopr|q~11, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[2] , cpu|dp|reg_A_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[2]~10 , cpu|dp|data_to_mem_store[2]~10, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a66 , new_mem|ram_rtl_0|auto_generated|ram_block1a66, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a98 , new_mem|ram_rtl_0|auto_generated|ram_block1a98, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a114 , new_mem|ram_rtl_0|auto_generated|ram_block1a114, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a82 , new_mem|ram_rtl_0|auto_generated|ram_block1a82, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a2 , new_mem|ram_rtl_0|auto_generated|ram_block1a2, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a18 , new_mem|ram_rtl_0|auto_generated|ram_block1a18, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a50 , new_mem|ram_rtl_0|auto_generated|ram_block1a50, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a34 , new_mem|ram_rtl_0|auto_generated|ram_block1a34, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~2 , cpu|dp|instruction_reg_i|B_index_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[6] , cpu|dp|reg_file|RAM_rtl_1_bypass[6], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[8] , cpu|dp|reg_file|RAM_rtl_1_bypass[8], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~1 , cpu|dp|reg_file|RAM~1, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[14] , cpu|dp|reg_file|RAM_rtl_1_bypass[14], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[13]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[13] , cpu|dp|reg_file|RAM_rtl_1_bypass[13], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~6 , cpu|dp|reg_B_flopr|q~6, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[2] , cpu|dp|reg_B_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~70 , cpu|dp|alu_rf_i|alu_out~70, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~68 , cpu|dp|alu_rf_i|alu_out~68, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~67 , cpu|dp|alu_rf_i|alu_out~67, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~69 , cpu|dp|alu_rf_i|alu_out~69, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~71 , cpu|dp|alu_rf_i|alu_out~71, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[2] , cpu|dp|alu_rf_i|alu_out[2], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~6 , cpu|dp|pc_flopenr|q~6, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[2] , cpu|dp|pc_flopenr|q[2], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[2] , cpu|dp|pc_counter_i|incremented_pc[2], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux13~0 , cpu|dp|reg_write_src_mux|Mux13~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux13~1 , cpu|dp|reg_write_src_mux|Mux13~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux13~2 , cpu|dp|reg_write_src_mux|Mux13~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[9] , cpu|dp|reg_file|RAM_rtl_0_bypass[9], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[10] , cpu|dp|reg_file|RAM_rtl_0_bypass[10], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~2 , cpu|dp|reg_A_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[0] , cpu|dp|reg_A_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[0]~1 , cpu|dp|data_to_mem_store[0]~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a64 , new_mem|ram_rtl_0|auto_generated|ram_block1a64, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a96 , new_mem|ram_rtl_0|auto_generated|ram_block1a96, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a112 , new_mem|ram_rtl_0|auto_generated|ram_block1a112, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a80 , new_mem|ram_rtl_0|auto_generated|ram_block1a80, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a48 , new_mem|ram_rtl_0|auto_generated|ram_block1a48, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a16 , new_mem|ram_rtl_0|auto_generated|ram_block1a16, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a0 , new_mem|ram_rtl_0|auto_generated|ram_block1a0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a32 , new_mem|ram_rtl_0|auto_generated|ram_block1a32, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~0 , cpu|dp|instruction_reg_i|B_index_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[11] , cpu|dp|reg_file|RAM_rtl_1_bypass[11], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[12] , cpu|dp|reg_file|RAM_rtl_1_bypass[12], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~5 , cpu|dp|reg_B_flopr|q~5, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[1] , cpu|dp|reg_B_flopr|q[1], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~52 , cpu|dp|alu_rf_i|alu_out~52, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~53 , cpu|dp|alu_rf_i|alu_out~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~65 , cpu|dp|alu_rf_i|alu_out~65, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~60 , cpu|dp|alu_rf_i|alu_out~60, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~66 , cpu|dp|alu_rf_i|alu_out~66, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1] , cpu|dp|alu_rf_i|alu_out[1], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~5 , cpu|dp|pc_flopenr|q~5, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[1] , cpu|dp|pc_flopenr|q[1], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[1] , cpu|dp|pc_counter_i|incremented_pc[1], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux14~0 , cpu|dp|reg_write_src_mux|Mux14~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux14~1 , cpu|dp|reg_write_src_mux|Mux14~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux14~2 , cpu|dp|reg_write_src_mux|Mux14~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[32] , cpu|dp|reg_file|RAM_rtl_0_bypass[32], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[31] , cpu|dp|reg_file|RAM_rtl_0_bypass[31], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~4 , cpu|dp|reg_A_flopr|q~4, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[11] , cpu|dp|reg_A_flopr|q[11], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[11]~3 , cpu|dp|data_to_mem_store[11]~3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a59 , new_mem|ram_rtl_0|auto_generated|ram_block1a59, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a11 , new_mem|ram_rtl_0|auto_generated|ram_block1a11, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a27 , new_mem|ram_rtl_0|auto_generated|ram_block1a27, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a43 , new_mem|ram_rtl_0|auto_generated|ram_block1a43, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~3 , cpu|dp|instruction_reg_i|A_index_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder , cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[3] , cpu|dp|instruction_reg_i|A_index_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~0 , cpu|dp|reg_A_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[26] , cpu|dp|reg_file|RAM_rtl_0_bypass[26], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[25] , cpu|dp|reg_file|RAM_rtl_0_bypass[25], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~7 , cpu|dp|reg_A_flopr|q~7, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[8] , cpu|dp|reg_A_flopr|q[8], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[8]~6 , cpu|dp|data_to_mem_store[8]~6, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a120 , new_mem|ram_rtl_0|auto_generated|ram_block1a120, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a88 , new_mem|ram_rtl_0|auto_generated|ram_block1a88, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a72 , new_mem|ram_rtl_0|auto_generated|ram_block1a72, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a104 , new_mem|ram_rtl_0|auto_generated|ram_block1a104, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~0 , cpu|dp|instruction_reg_i|A_index_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[0] , cpu|dp|instruction_reg_i|A_index_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[1] , cpu|dp|reg_file|RAM_rtl_1_bypass[1], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[3] , cpu|dp|reg_file|RAM_rtl_1_bypass[3], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[4] , cpu|dp|reg_file|RAM_rtl_1_bypass[4], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[2] , cpu|dp|reg_file|RAM_rtl_1_bypass[2], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~0 , cpu|dp|reg_file|RAM~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[10] , cpu|dp|reg_file|RAM_rtl_1_bypass[10], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[9] , cpu|dp|reg_file|RAM_rtl_1_bypass[9], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~4 , cpu|dp|reg_B_flopr|q~4, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[0] , cpu|dp|reg_B_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~1 , cpu|dp|alu_rf_i|Selector15~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~0 , cpu|dp|alu_rf_i|Selector15~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~5 , cpu|dp|alu_rf_i|Selector15~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~8 , cpu|dp|alu_rf_i|Selector15~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~6 , cpu|dp|alu_rf_i|Selector15~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~7 , cpu|dp|alu_rf_i|Selector15~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~9 , cpu|dp|alu_rf_i|Selector15~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~4 , cpu|dp|alu_rf_i|Selector15~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~3 , cpu|dp|alu_rf_i|Selector15~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~10 , cpu|dp|alu_rf_i|Selector15~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[0] , cpu|dp|alu_rf_i|alu_out[0], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~4 , cpu|dp|pc_flopenr|q~4, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[0] , cpu|dp|pc_flopenr|q[0], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[0] , cpu|dp|pc_counter_i|incremented_pc[0], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux15~0 , cpu|dp|reg_write_src_mux|Mux15~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux15~1 , cpu|dp|reg_write_src_mux|Mux15~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux15~2 , cpu|dp|reg_write_src_mux|Mux15~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[28] , cpu|dp|reg_file|RAM_rtl_0_bypass[28], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[27]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[27]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[27] , cpu|dp|reg_file|RAM_rtl_0_bypass[27], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~6 , cpu|dp|reg_A_flopr|q~6, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[9] , cpu|dp|reg_A_flopr|q[9], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[9]~5 , cpu|dp|data_to_mem_store[9]~5, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a105 , new_mem|ram_rtl_0|auto_generated|ram_block1a105, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a89 , new_mem|ram_rtl_0|auto_generated|ram_block1a89, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a73 , new_mem|ram_rtl_0|auto_generated|ram_block1a73, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a121 , new_mem|ram_rtl_0|auto_generated|ram_block1a121, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~1 , cpu|dp|instruction_reg_i|A_index_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[4] , cpu|dp|reg_file|RAM_rtl_0_bypass[4], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[3] , cpu|dp|reg_file|RAM_rtl_0_bypass[3], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[0] , cpu|dp|reg_file|RAM_rtl_0_bypass[0], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[1] , cpu|dp|reg_file|RAM_rtl_0_bypass[1], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[2] , cpu|dp|reg_file|RAM_rtl_0_bypass[2], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~2 , cpu|dp|reg_file|RAM~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[39] , cpu|dp|reg_file|RAM_rtl_0_bypass[39], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[40] , cpu|dp|reg_file|RAM_rtl_0_bypass[40], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~3 , cpu|dp|reg_A_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[15] , cpu|dp|reg_A_flopr|q[15], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[15]~2 , cpu|dp|data_to_mem_store[15]~2, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a95 , new_mem|ram_rtl_0|auto_generated|ram_block1a95, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a127 , new_mem|ram_rtl_0|auto_generated|ram_block1a127, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a79 , new_mem|ram_rtl_0|auto_generated|ram_block1a79, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a111 , new_mem|ram_rtl_0|auto_generated|ram_block1a111, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[3] , cpu|dp|instruction_reg_i|op_code_flopr|q[3], bananachine, 1
instance = comp, \cpu|cont|Selector13~0 , cpu|cont|Selector13~0, bananachine, 1
instance = comp, \cpu|cont|Selector13~1 , cpu|cont|Selector13~1, bananachine, 1
instance = comp, \cpu|cont|Selector13~2 , cpu|cont|Selector13~2, bananachine, 1
instance = comp, \cpu|cont|Selector13~3 , cpu|cont|Selector13~3, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[30] , cpu|dp|reg_file|RAM_rtl_0_bypass[30], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[29] , cpu|dp|reg_file|RAM_rtl_0_bypass[29], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~5 , cpu|dp|reg_A_flopr|q~5, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[10] , cpu|dp|reg_A_flopr|q[10], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[10]~4 , cpu|dp|data_to_mem_store[10]~4, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a106 , new_mem|ram_rtl_0|auto_generated|ram_block1a106, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a90 , new_mem|ram_rtl_0|auto_generated|ram_block1a90, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a122 , new_mem|ram_rtl_0|auto_generated|ram_block1a122, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a74 , new_mem|ram_rtl_0|auto_generated|ram_block1a74, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~2 , cpu|dp|instruction_reg_i|A_index_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[2]~feeder , cpu|dp|instruction_reg_i|A_index_flopr|q[2]~feeder, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[2] , cpu|dp|instruction_reg_i|A_index_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag~0 , cpu|dp|alu_rf_i|f_flag~0, bananachine, 1
instance = comp, \cpu|cont|Selector11~1 , cpu|cont|Selector11~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Decoder0~0 , cpu|dp|alu_rf_i|Decoder0~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|l_flag~0 , cpu|dp|alu_rf_i|l_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|l_flag , cpu|dp|alu_rf_i|l_flag, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~3 , cpu|dp|alu_rf_i|Equal1~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~3 , cpu|dp|alu_rf_i|LessThan1~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~4 , cpu|dp|alu_rf_i|LessThan1~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~2 , cpu|dp|alu_rf_i|alu_out~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~3 , cpu|dp|alu_rf_i|alu_out~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~1 , cpu|dp|alu_rf_i|alu_out~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~0 , cpu|dp|alu_rf_i|alu_out~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~0 , cpu|dp|alu_rf_i|Equal1~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~1 , cpu|dp|alu_rf_i|Equal1~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~6 , cpu|dp|alu_rf_i|LessThan1~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~5 , cpu|dp|alu_rf_i|LessThan1~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~7 , cpu|dp|alu_rf_i|LessThan1~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~8 , cpu|dp|alu_rf_i|LessThan1~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~9 , cpu|dp|alu_rf_i|LessThan1~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~0 , cpu|dp|alu_rf_i|LessThan1~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~2 , cpu|dp|alu_rf_i|Equal1~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~1 , cpu|dp|alu_rf_i|LessThan1~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~2 , cpu|dp|alu_rf_i|LessThan1~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~10 , cpu|dp|alu_rf_i|LessThan1~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|n_flag~0 , cpu|dp|alu_rf_i|n_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|n_flag , cpu|dp|alu_rf_i|n_flag, bananachine, 1
instance = comp, \cpu|cont|Mux0~1 , cpu|cont|Mux0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~4 , cpu|dp|alu_rf_i|c_flag~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal0~1 , cpu|dp|alu_rf_i|Equal0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal0~2 , cpu|dp|alu_rf_i|Equal0~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag~2 , cpu|dp|alu_rf_i|f_flag~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~5 , cpu|dp|alu_rf_i|alu_out[1]~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag~1 , cpu|dp|alu_rf_i|f_flag~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag , cpu|dp|alu_rf_i|f_flag, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~4 , cpu|dp|alu_rf_i|Equal1~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~5 , cpu|dp|alu_rf_i|Equal1~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|z_flag~0 , cpu|dp|alu_rf_i|z_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|z_flag , cpu|dp|alu_rf_i|z_flag, bananachine, 1
instance = comp, \cpu|cont|Mux0~2 , cpu|cont|Mux0~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~5 , cpu|dp|alu_rf_i|c_flag~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~6 , cpu|dp|alu_rf_i|always0~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~5 , cpu|dp|alu_rf_i|always0~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~4 , cpu|dp|alu_rf_i|always0~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~7 , cpu|dp|alu_rf_i|always0~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~0 , cpu|dp|alu_rf_i|c_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~1 , cpu|dp|alu_rf_i|c_flag~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~2 , cpu|dp|alu_rf_i|c_flag~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~3 , cpu|dp|alu_rf_i|c_flag~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~6 , cpu|dp|alu_rf_i|c_flag~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag , cpu|dp|alu_rf_i|c_flag, bananachine, 1
instance = comp, \cpu|cont|Mux0~0 , cpu|cont|Mux0~0, bananachine, 1
instance = comp, \cpu|cont|Mux0~3 , cpu|cont|Mux0~3, bananachine, 1
instance = comp, \cpu|cont|Mux0~4 , cpu|cont|Mux0~4, bananachine, 1
instance = comp, \cpu|cont|pc_src[0]~2 , cpu|cont|pc_src[0]~2, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~2 , cpu|dp|pc_flopenr|q~2, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[14] , cpu|dp|pc_flopenr|q[14], bananachine, 1
instance = comp, \cpu|dp|mem_address[14]~3 , cpu|dp|mem_address[14]~3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a44 , new_mem|ram_rtl_0|auto_generated|ram_block1a44, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a60 , new_mem|ram_rtl_0|auto_generated|ram_block1a60, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a12 , new_mem|ram_rtl_0|auto_generated|ram_block1a12, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a28 , new_mem|ram_rtl_0|auto_generated|ram_block1a28, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[0] , cpu|dp|instruction_reg_i|op_code_flopr|q[0], bananachine, 1
instance = comp, \cpu|cont|Selector0~1 , cpu|cont|Selector0~1, bananachine, 1
instance = comp, \cpu|cont|Selector0~0 , cpu|cont|Selector0~0, bananachine, 1
instance = comp, \cpu|cont|Selector0~2 , cpu|cont|Selector0~2, bananachine, 1
instance = comp, \cpu|cont|state[3] , cpu|cont|state[3], bananachine, 1
instance = comp, \cpu|cont|state~0 , cpu|cont|state~0, bananachine, 1
instance = comp, \cpu|cont|state~1 , cpu|cont|state~1, bananachine, 1
instance = comp, \cpu|cont|state~2 , cpu|cont|state~2, bananachine, 1
instance = comp, \cpu|cont|state~4 , cpu|cont|state~4, bananachine, 1
instance = comp, \cpu|cont|state[2] , cpu|cont|state[2], bananachine, 1
instance = comp, \cpu|cont|state~10 , cpu|cont|state~10, bananachine, 1
instance = comp, \cpu|cont|state~11 , cpu|cont|state~11, bananachine, 1
instance = comp, \cpu|cont|state[1] , cpu|cont|state[1], bananachine, 1
instance = comp, \cpu|dp|mem_address~1 , cpu|dp|mem_address~1, bananachine, 1
instance = comp, \cpu|dp|mem_address[13]~4 , cpu|dp|mem_address[13]~4, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] , new_mem|ram_rtl_0|auto_generated|address_reg_b[0], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a109 , new_mem|ram_rtl_0|auto_generated|ram_block1a109, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a93 , new_mem|ram_rtl_0|auto_generated|ram_block1a93, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a125 , new_mem|ram_rtl_0|auto_generated|ram_block1a125, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a77 , new_mem|ram_rtl_0|auto_generated|ram_block1a77, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[1] , cpu|dp|instruction_reg_i|op_code_flopr|q[1], bananachine, 1
instance = comp, \cpu|cont|next_state[7]~0 , cpu|cont|next_state[7]~0, bananachine, 1
instance = comp, \cpu|cont|state~5 , cpu|cont|state~5, bananachine, 1
instance = comp, \cpu|cont|next_state[7]~1 , cpu|cont|next_state[7]~1, bananachine, 1
instance = comp, \cpu|cont|state[7] , cpu|cont|state[7], bananachine, 1
instance = comp, \cpu|cont|Selector10~0 , cpu|cont|Selector10~0, bananachine, 1
instance = comp, \cpu|cont|state~6 , cpu|cont|state~6, bananachine, 1
instance = comp, \cpu|cont|state~7 , cpu|cont|state~7, bananachine, 1
instance = comp, \cpu|cont|state[6] , cpu|cont|state[6], bananachine, 1
instance = comp, \cpu|cont|state~3 , cpu|cont|state~3, bananachine, 1
instance = comp, \cpu|cont|state~8 , cpu|cont|state~8, bananachine, 1
instance = comp, \cpu|cont|state~9 , cpu|cont|state~9, bananachine, 1
instance = comp, \cpu|cont|state[0] , cpu|cont|state[0], bananachine, 1
instance = comp, \cpu|dp|mem_address[15]~2 , cpu|dp|mem_address[15]~2, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0, bananachine, 1
instance = comp, \vga_counter_i|p1x[2]~0 , vga_counter_i|p1x[2]~0, bananachine, 1
instance = comp, \vga_counter_i|p1x[12] , vga_counter_i|p1x[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state~22 , vga|bit_gen|sprite_p2|state~22, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state.REG_POS , vga|bit_gen|sprite_m|state.REG_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[1]~0 , vga|bit_gen|sprite_m|sprx_r[1]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[12] , vga|bit_gen|sprite_p1|sprx_r[12], bananachine, 1
instance = comp, \vga_counter_i|p1x[11]~feeder , vga_counter_i|p1x[11]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[11] , vga_counter_i|p1x[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[11] , vga|bit_gen|sprite_p1|sprx_r[11], bananachine, 1
instance = comp, \vga_counter_i|p1x[10]~feeder , vga_counter_i|p1x[10]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[10] , vga_counter_i|p1x[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[10] , vga|bit_gen|sprite_p1|sprx_r[10], bananachine, 1
instance = comp, \vga_counter_i|p1x[9]~feeder , vga_counter_i|p1x[9]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[9] , vga_counter_i|p1x[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[9] , vga|bit_gen|sprite_p1|sprx_r[9], bananachine, 1
instance = comp, \vga_counter_i|p1x[8]~feeder , vga_counter_i|p1x[8]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[8] , vga_counter_i|p1x[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[8] , vga|bit_gen|sprite_p1|sprx_r[8], bananachine, 1
instance = comp, \vga_counter_i|p1x[7]~feeder , vga_counter_i|p1x[7]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[7] , vga_counter_i|p1x[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[7] , vga|bit_gen|sprite_p1|sprx_r[7], bananachine, 1
instance = comp, \vga_counter_i|p1x[6] , vga_counter_i|p1x[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[6] , vga|bit_gen|sprite_p1|sprx_r[6], bananachine, 1
instance = comp, \vga_counter_i|p1x[5]~feeder , vga_counter_i|p1x[5]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[5] , vga_counter_i|p1x[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[5] , vga|bit_gen|sprite_p1|sprx_r[5], bananachine, 1
instance = comp, \vga_counter_i|p1x[4] , vga_counter_i|p1x[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[4] , vga|bit_gen|sprite_p1|sprx_r[4], bananachine, 1
instance = comp, \vga_counter_i|p1x[3]~feeder , vga_counter_i|p1x[3]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[3] , vga_counter_i|p1x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[3] , vga|bit_gen|sprite_p1|sprx_r[3], bananachine, 1
instance = comp, \vga_counter_i|p1x[2] , vga_counter_i|p1x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[2] , vga|bit_gen|sprite_p1|sprx_r[2], bananachine, 1
instance = comp, \vga_counter_i|p1x[1] , vga_counter_i|p1x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[1] , vga|bit_gen|sprite_p1|sprx_r[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~62 , vga|bit_gen|sprite_p1|Add4~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~37 , vga|bit_gen|sprite_p1|Add4~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~33 , vga|bit_gen|sprite_p1|Add4~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~29 , vga|bit_gen|sprite_p1|Add4~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~45 , vga|bit_gen|sprite_p1|Add4~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~41 , vga|bit_gen|sprite_p1|Add4~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~25 , vga|bit_gen|sprite_p1|Add4~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~21 , vga|bit_gen|sprite_p1|Add4~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~17 , vga|bit_gen|sprite_p1|Add4~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~13 , vga|bit_gen|sprite_p1|Add4~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~9 , vga|bit_gen|sprite_p1|Add4~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~57 , vga|bit_gen|sprite_p1|Add4~57, bananachine, 1
instance = comp, \vga_counter_i|p1x[14]~feeder , vga_counter_i|p1x[14]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[14] , vga_counter_i|p1x[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[14] , vga|bit_gen|sprite_p1|sprx_r[14], bananachine, 1
instance = comp, \vga_counter_i|p1x[13]~feeder , vga_counter_i|p1x[13]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[13] , vga_counter_i|p1x[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[13] , vga|bit_gen|sprite_p1|sprx_r[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~53 , vga|bit_gen|sprite_p1|Add4~53, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~49 , vga|bit_gen|sprite_p1|Add4~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~10 , vga|bit_gen|sprite_p1|LessThan2~10, bananachine, 1
instance = comp, \vga_counter_i|p1x[15]~feeder , vga_counter_i|p1x[15]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1x[15] , vga_counter_i|p1x[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[15] , vga|bit_gen|sprite_p1|sprx_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~1 , vga|bit_gen|sprite_p1|Add4~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add4~5 , vga|bit_gen|sprite_p1|Add4~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~12 , vga|bit_gen|sprite_p1|LessThan2~12, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~6 , vga|bit_gen|sprite_p1|LessThan2~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~1 , vga|bit_gen|sprite_p1|LessThan2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~2 , vga|bit_gen|sprite_p1|LessThan2~2, bananachine, 1
instance = comp, \vga_counter_i|p1x[0] , vga_counter_i|p1x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|sprx_r[0] , vga|bit_gen|sprite_p1|sprx_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~3 , vga|bit_gen|sprite_p1|LessThan2~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~4 , vga|bit_gen|sprite_p1|LessThan2~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~5 , vga|bit_gen|sprite_p1|LessThan2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~7 , vga|bit_gen|sprite_p1|LessThan2~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~0 , vga|bit_gen|sprite_p1|LessThan2~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~11 , vga|bit_gen|sprite_p1|LessThan2~11, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~8 , vga|bit_gen|sprite_p1|LessThan2~8, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~9 , vga|bit_gen|sprite_p1|LessThan2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|LessThan2~13 , vga|bit_gen|sprite_p1|LessThan2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_begin , vga|bit_gen|sprite_p1|spr_begin, bananachine, 1
instance = comp, \vga_counter_i|p1y[5]~0 , vga_counter_i|p1y[5]~0, bananachine, 1
instance = comp, \vga_counter_i|p1y[7] , vga_counter_i|p1y[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[7] , vga|bit_gen|sprite_p1|spry_r[7], bananachine, 1
instance = comp, \vga_counter_i|p1y[6]~feeder , vga_counter_i|p1y[6]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[6] , vga_counter_i|p1y[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[6]~feeder , vga|bit_gen|sprite_p1|spry_r[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[6] , vga|bit_gen|sprite_p1|spry_r[6], bananachine, 1
instance = comp, \vga_counter_i|p1y[5]~feeder , vga_counter_i|p1y[5]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[5] , vga_counter_i|p1y[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[5] , vga|bit_gen|sprite_p1|spry_r[5], bananachine, 1
instance = comp, \vga_counter_i|p1y[4]~feeder , vga_counter_i|p1y[4]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[4] , vga_counter_i|p1y[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[4] , vga|bit_gen|sprite_p1|spry_r[4], bananachine, 1
instance = comp, \vga_counter_i|p1y[3]~feeder , vga_counter_i|p1y[3]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[3] , vga_counter_i|p1y[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[3] , vga|bit_gen|sprite_p1|spry_r[3], bananachine, 1
instance = comp, \vga_counter_i|p1y[2] , vga_counter_i|p1y[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[2]~feeder , vga|bit_gen|sprite_p1|spry_r[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[2] , vga|bit_gen|sprite_p1|spry_r[2], bananachine, 1
instance = comp, \vga_counter_i|p1y[1] , vga_counter_i|p1y[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[1]~feeder , vga|bit_gen|sprite_p1|spry_r[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[1] , vga|bit_gen|sprite_p1|spry_r[1], bananachine, 1
instance = comp, \vga_counter_i|p1y[0]~feeder , vga_counter_i|p1y[0]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[0] , vga_counter_i|p1y[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[0]~feeder , vga|bit_gen|sprite_p1|spry_r[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[0] , vga|bit_gen|sprite_p1|spry_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~62 , vga|bit_gen|sprite_p1|Add3~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~58 , vga|bit_gen|sprite_p1|Add3~58, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~54 , vga|bit_gen|sprite_p1|Add3~54, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~37 , vga|bit_gen|sprite_p1|Add3~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~45 , vga|bit_gen|sprite_p1|Add3~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~41 , vga|bit_gen|sprite_p1|Add3~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~49 , vga|bit_gen|sprite_p1|Add3~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~17 , vga|bit_gen|sprite_p1|Add3~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[4] , vga|bit_gen|sprite_p1|spr_diff[4], bananachine, 1
instance = comp, \vga_counter_i|p1y[10]~feeder , vga_counter_i|p1y[10]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[10] , vga_counter_i|p1y[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[10] , vga|bit_gen|sprite_p1|spry_r[10], bananachine, 1
instance = comp, \vga_counter_i|p1y[9]~feeder , vga_counter_i|p1y[9]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[9] , vga_counter_i|p1y[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[9]~feeder , vga|bit_gen|sprite_p1|spry_r[9]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[9] , vga|bit_gen|sprite_p1|spry_r[9], bananachine, 1
instance = comp, \vga_counter_i|p1y[8]~feeder , vga_counter_i|p1y[8]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[8] , vga_counter_i|p1y[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[8] , vga|bit_gen|sprite_p1|spry_r[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~21 , vga|bit_gen|sprite_p1|Add3~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~25 , vga|bit_gen|sprite_p1|Add3~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~29 , vga|bit_gen|sprite_p1|Add3~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[7] , vga|bit_gen|sprite_p1|spr_diff[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[6] , vga|bit_gen|sprite_p1|spr_diff[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[5] , vga|bit_gen|sprite_p1|spr_diff[5], bananachine, 1
instance = comp, \vga_counter_i|p1y[11]~feeder , vga_counter_i|p1y[11]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[11] , vga_counter_i|p1y[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[11] , vga|bit_gen|sprite_p1|spry_r[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~33 , vga|bit_gen|sprite_p1|Add3~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[8] , vga|bit_gen|sprite_p1|spr_diff[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_active~0 , vga|bit_gen|sprite_p1|spr_active~0, bananachine, 1
instance = comp, \vga_counter_i|p1y[14] , vga_counter_i|p1y[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[14]~feeder , vga|bit_gen|sprite_p1|spry_r[14]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[14] , vga|bit_gen|sprite_p1|spry_r[14], bananachine, 1
instance = comp, \vga_counter_i|p1y[13]~feeder , vga_counter_i|p1y[13]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[13] , vga_counter_i|p1y[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[13] , vga|bit_gen|sprite_p1|spry_r[13], bananachine, 1
instance = comp, \vga_counter_i|p1y[12]~feeder , vga_counter_i|p1y[12]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[12] , vga_counter_i|p1y[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[12] , vga|bit_gen|sprite_p1|spry_r[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~1 , vga|bit_gen|sprite_p1|Add3~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~5 , vga|bit_gen|sprite_p1|Add3~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~9 , vga|bit_gen|sprite_p1|Add3~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[11] , vga|bit_gen|sprite_p1|spr_diff[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[9] , vga|bit_gen|sprite_p1|spr_diff[9], bananachine, 1
instance = comp, \vga_counter_i|p1y[15]~feeder , vga_counter_i|p1y[15]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p1y[15] , vga_counter_i|p1y[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spry_r[15] , vga|bit_gen|sprite_p1|spry_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add3~13 , vga|bit_gen|sprite_p1|Add3~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[12] , vga|bit_gen|sprite_p1|spr_diff[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[10] , vga|bit_gen|sprite_p1|spr_diff[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_active~1 , vga|bit_gen|sprite_p1|spr_active~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_active , vga|bit_gen|sprite_p1|spr_active, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state~21 , vga|bit_gen|sprite_m|state~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state.ACTIVE , vga|bit_gen|sprite_m|state.ACTIVE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state~20 , vga|bit_gen|sprite_p1|state~20, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state.WAIT_POS , vga|bit_gen|sprite_p1|state.WAIT_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x[2]~1 , vga|bit_gen|sprite_p1|cnt_x[2]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x[0] , vga|bit_gen|sprite_p1|cnt_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x~2 , vga|bit_gen|sprite_p1|cnt_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x[1] , vga|bit_gen|sprite_p1|cnt_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x~0 , vga|bit_gen|sprite_p1|cnt_x~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|cnt_x[2] , vga|bit_gen|sprite_p1|cnt_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Equal1~1 , vga|bit_gen|sprite_m|Equal1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Equal1~2 , vga|bit_gen|sprite_m|Equal1~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|line_end , vga|bit_gen|sprite_m|line_end, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x~4 , vga|bit_gen|sprite_p1|bmap_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x[3]~0 , vga|bit_gen|sprite_p1|bmap_x[3]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x[3]~1 , vga|bit_gen|sprite_p1|bmap_x[3]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x[0] , vga|bit_gen|sprite_p1|bmap_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x~5 , vga|bit_gen|sprite_p1|bmap_x~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x[1] , vga|bit_gen|sprite_p1|bmap_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x~3 , vga|bit_gen|sprite_p1|bmap_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x[2] , vga|bit_gen|sprite_p1|bmap_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x~2 , vga|bit_gen|sprite_p1|bmap_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|bmap_x[3] , vga|bit_gen|sprite_p1|bmap_x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Equal0~0 , vga|bit_gen|sprite_p1|Equal0~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_end , vga|bit_gen|sprite_p1|spr_end, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state~17 , vga|bit_gen|sprite_p1|state~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state~19 , vga|bit_gen|sprite_p1|state~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state.SPR_LINE , vga|bit_gen|sprite_p1|state.SPR_LINE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state~18 , vga|bit_gen|sprite_p1|state~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|state.WAIT_DATA , vga|bit_gen|sprite_p1|state.WAIT_DATA, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~30 , vga|bit_gen|sprite_p1|Add1~30, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~1 , vga|bit_gen|sprite_p1|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~25 , vga|bit_gen|sprite_p1|Add5~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~6 , vga|bit_gen|sprite_p1|spr_rom_addr~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[0] , vga|bit_gen|sprite_p1|spr_rom_addr[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~17 , vga|bit_gen|sprite_p1|Add5~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~21 , vga|bit_gen|sprite_p1|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~17 , vga|bit_gen|sprite_p1|Add2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~4 , vga|bit_gen|sprite_p1|spr_rom_addr~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[1] , vga|bit_gen|sprite_p1|spr_rom_addr[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~21 , vga|bit_gen|sprite_p1|Add5~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~25 , vga|bit_gen|sprite_p1|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~21 , vga|bit_gen|sprite_p1|Add2~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~5 , vga|bit_gen|sprite_p1|spr_rom_addr~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[2] , vga|bit_gen|sprite_p1|spr_rom_addr[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~29 , vga|bit_gen|sprite_p1|Add5~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~33 , vga|bit_gen|sprite_p1|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~25 , vga|bit_gen|sprite_p1|Add2~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~7 , vga|bit_gen|sprite_p1|spr_rom_addr~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[3] , vga|bit_gen|sprite_p1|spr_rom_addr[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~1 , vga|bit_gen|sprite_p1|Add5~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[0] , vga|bit_gen|sprite_p1|spr_diff[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~5 , vga|bit_gen|sprite_p1|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~1 , vga|bit_gen|sprite_p1|Add2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~0 , vga|bit_gen|sprite_p1|spr_rom_addr~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[4] , vga|bit_gen|sprite_p1|spr_rom_addr[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~9 , vga|bit_gen|sprite_p1|Add5~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[1] , vga|bit_gen|sprite_p1|spr_diff[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~13 , vga|bit_gen|sprite_p1|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~9 , vga|bit_gen|sprite_p1|Add2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~2 , vga|bit_gen|sprite_p1|spr_rom_addr~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[5] , vga|bit_gen|sprite_p1|spr_rom_addr[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~5 , vga|bit_gen|sprite_p1|Add5~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[2] , vga|bit_gen|sprite_p1|spr_diff[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~9 , vga|bit_gen|sprite_p1|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~5 , vga|bit_gen|sprite_p1|Add2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~1 , vga|bit_gen|sprite_p1|spr_rom_addr~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[6] , vga|bit_gen|sprite_p1|spr_rom_addr[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add5~13 , vga|bit_gen|sprite_p1|Add5~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_diff[3] , vga|bit_gen|sprite_p1|spr_diff[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add1~17 , vga|bit_gen|sprite_p1|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Add2~13 , vga|bit_gen|sprite_p1|Add2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr~3 , vga|bit_gen|sprite_p1|spr_rom_addr~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom_addr[7] , vga|bit_gen|sprite_p1|spr_rom_addr[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom|memory~5 , vga|bit_gen|sprite_p1|spr_rom|memory~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector22~0 , vga|bit_gen|sprite_p1|Selector22~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state~17 , vga|bit_gen|sprite_p2|state~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|pix[3] , vga|bit_gen|sprite_p1|pix[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector26~0 , vga|bit_gen|sprite_p1|Selector26~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|drawing , vga|bit_gen|sprite_p1|drawing, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom|memory~2 , vga|bit_gen|sprite_p1|spr_rom|memory~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector24~0 , vga|bit_gen|sprite_p1|Selector24~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|pix[1] , vga|bit_gen|sprite_p1|pix[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom|memory~4 , vga|bit_gen|sprite_p1|spr_rom|memory~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom|memory~3 , vga|bit_gen|sprite_p1|spr_rom|memory~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector23~0 , vga|bit_gen|sprite_p1|Selector23~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector23~1 , vga|bit_gen|sprite_p1|Selector23~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|pix[2] , vga|bit_gen|sprite_p1|pix[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom|memory~1 , vga|bit_gen|sprite_p1|spr_rom|memory~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|spr_rom|memory~0 , vga|bit_gen|sprite_p1|spr_rom|memory~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector25~0 , vga|bit_gen|sprite_p1|Selector25~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|Selector25~1 , vga|bit_gen|sprite_p1|Selector25~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p1|pix[0] , vga|bit_gen|sprite_p1|pix[0], bananachine, 1
instance = comp, \vga|bit_gen|always0~1 , vga|bit_gen|always0~1, bananachine, 1
instance = comp, \vga_counter_i|mx[7]~feeder , vga_counter_i|mx[7]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[14]~0 , vga_counter_i|mx[14]~0, bananachine, 1
instance = comp, \vga_counter_i|mx[7] , vga_counter_i|mx[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[7] , vga|bit_gen|sprite_m|sprx_r[7], bananachine, 1
instance = comp, \vga_counter_i|mx[6]~feeder , vga_counter_i|mx[6]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[6] , vga_counter_i|mx[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[6] , vga|bit_gen|sprite_m|sprx_r[6], bananachine, 1
instance = comp, \vga_counter_i|mx[5]~feeder , vga_counter_i|mx[5]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[5] , vga_counter_i|mx[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[5] , vga|bit_gen|sprite_m|sprx_r[5], bananachine, 1
instance = comp, \vga_counter_i|mx[4] , vga_counter_i|mx[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[4] , vga|bit_gen|sprite_m|sprx_r[4], bananachine, 1
instance = comp, \vga_counter_i|mx[3] , vga_counter_i|mx[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[3] , vga|bit_gen|sprite_m|sprx_r[3], bananachine, 1
instance = comp, \vga_counter_i|mx[2]~feeder , vga_counter_i|mx[2]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[2] , vga_counter_i|mx[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[2] , vga|bit_gen|sprite_m|sprx_r[2], bananachine, 1
instance = comp, \vga_counter_i|mx[1] , vga_counter_i|mx[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[1] , vga|bit_gen|sprite_m|sprx_r[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~62 , vga|bit_gen|sprite_m|Add4~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~37 , vga|bit_gen|sprite_m|Add4~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~33 , vga|bit_gen|sprite_m|Add4~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~29 , vga|bit_gen|sprite_m|Add4~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~45 , vga|bit_gen|sprite_m|Add4~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~41 , vga|bit_gen|sprite_m|Add4~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~25 , vga|bit_gen|sprite_m|Add4~25, bananachine, 1
instance = comp, \vga_counter_i|mx[0] , vga_counter_i|mx[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[0] , vga|bit_gen|sprite_m|sprx_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~3 , vga|bit_gen|sprite_m|LessThan2~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~4 , vga|bit_gen|sprite_m|LessThan2~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~5 , vga|bit_gen|sprite_m|LessThan2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~6 , vga|bit_gen|sprite_m|LessThan2~6, bananachine, 1
instance = comp, \vga_counter_i|mx[8]~feeder , vga_counter_i|mx[8]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[8] , vga_counter_i|mx[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[8] , vga|bit_gen|sprite_m|sprx_r[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~21 , vga|bit_gen|sprite_m|Add4~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~2 , vga|bit_gen|sprite_m|LessThan2~2, bananachine, 1
instance = comp, \vga_counter_i|mx[10]~feeder , vga_counter_i|mx[10]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[10] , vga_counter_i|mx[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[10] , vga|bit_gen|sprite_m|sprx_r[10], bananachine, 1
instance = comp, \vga_counter_i|mx[9] , vga_counter_i|mx[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[9] , vga|bit_gen|sprite_m|sprx_r[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~17 , vga|bit_gen|sprite_m|Add4~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~13 , vga|bit_gen|sprite_m|Add4~13, bananachine, 1
instance = comp, \vga_counter_i|mx[11]~feeder , vga_counter_i|mx[11]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[11] , vga_counter_i|mx[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[11] , vga|bit_gen|sprite_m|sprx_r[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~9 , vga|bit_gen|sprite_m|Add4~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~1 , vga|bit_gen|sprite_m|LessThan2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~7 , vga|bit_gen|sprite_m|LessThan2~7, bananachine, 1
instance = comp, \vga_counter_i|mx[15]~feeder , vga_counter_i|mx[15]~feeder, bananachine, 1
instance = comp, \vga_counter_i|mx[15] , vga_counter_i|mx[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[15] , vga|bit_gen|sprite_m|sprx_r[15], bananachine, 1
instance = comp, \vga_counter_i|mx[14] , vga_counter_i|mx[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[14] , vga|bit_gen|sprite_m|sprx_r[14], bananachine, 1
instance = comp, \vga_counter_i|mx[13] , vga_counter_i|mx[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[13] , vga|bit_gen|sprite_m|sprx_r[13], bananachine, 1
instance = comp, \vga_counter_i|mx[12] , vga_counter_i|mx[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|sprx_r[12] , vga|bit_gen|sprite_m|sprx_r[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~57 , vga|bit_gen|sprite_m|Add4~57, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~53 , vga|bit_gen|sprite_m|Add4~53, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~49 , vga|bit_gen|sprite_m|Add4~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~1 , vga|bit_gen|sprite_m|Add4~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add4~5 , vga|bit_gen|sprite_m|Add4~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~12 , vga|bit_gen|sprite_m|LessThan2~12, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~11 , vga|bit_gen|sprite_m|LessThan2~11, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~0 , vga|bit_gen|sprite_m|LessThan2~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~8 , vga|bit_gen|sprite_m|LessThan2~8, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~9 , vga|bit_gen|sprite_m|LessThan2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~10 , vga|bit_gen|sprite_m|LessThan2~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|LessThan2~13 , vga|bit_gen|sprite_m|LessThan2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_begin , vga|bit_gen|sprite_m|spr_begin, bananachine, 1
instance = comp, \vga_counter_i|my[0]~0 , vga_counter_i|my[0]~0, bananachine, 1
instance = comp, \vga_counter_i|my[13] , vga_counter_i|my[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[13]~feeder , vga|bit_gen|sprite_m|spry_r[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[13] , vga|bit_gen|sprite_m|spry_r[13], bananachine, 1
instance = comp, \vga_counter_i|my[12]~feeder , vga_counter_i|my[12]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[12] , vga_counter_i|my[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[12] , vga|bit_gen|sprite_m|spry_r[12], bananachine, 1
instance = comp, \vga_counter_i|my[11]~feeder , vga_counter_i|my[11]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[11] , vga_counter_i|my[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[11]~feeder , vga|bit_gen|sprite_m|spry_r[11]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[11] , vga|bit_gen|sprite_m|spry_r[11], bananachine, 1
instance = comp, \vga_counter_i|my[10]~feeder , vga_counter_i|my[10]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[10] , vga_counter_i|my[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[10]~feeder , vga|bit_gen|sprite_m|spry_r[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[10] , vga|bit_gen|sprite_m|spry_r[10], bananachine, 1
instance = comp, \vga_counter_i|my[9] , vga_counter_i|my[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[9] , vga|bit_gen|sprite_m|spry_r[9], bananachine, 1
instance = comp, \vga_counter_i|my[8] , vga_counter_i|my[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[8] , vga|bit_gen|sprite_m|spry_r[8], bananachine, 1
instance = comp, \vga_counter_i|my[7]~feeder , vga_counter_i|my[7]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[7] , vga_counter_i|my[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[7] , vga|bit_gen|sprite_m|spry_r[7], bananachine, 1
instance = comp, \vga_counter_i|my[6] , vga_counter_i|my[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[6] , vga|bit_gen|sprite_m|spry_r[6], bananachine, 1
instance = comp, \vga_counter_i|my[5] , vga_counter_i|my[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[5] , vga|bit_gen|sprite_m|spry_r[5], bananachine, 1
instance = comp, \vga_counter_i|my[4]~feeder , vga_counter_i|my[4]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[4] , vga_counter_i|my[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[4] , vga|bit_gen|sprite_m|spry_r[4], bananachine, 1
instance = comp, \vga_counter_i|my[3] , vga_counter_i|my[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[3] , vga|bit_gen|sprite_m|spry_r[3], bananachine, 1
instance = comp, \vga_counter_i|my[2] , vga_counter_i|my[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[2]~feeder , vga|bit_gen|sprite_m|spry_r[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[2] , vga|bit_gen|sprite_m|spry_r[2], bananachine, 1
instance = comp, \vga_counter_i|my[1] , vga_counter_i|my[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[1] , vga|bit_gen|sprite_m|spry_r[1], bananachine, 1
instance = comp, \vga_counter_i|my[0] , vga_counter_i|my[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[0] , vga|bit_gen|sprite_m|spry_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~62 , vga|bit_gen|sprite_m|Add3~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~58 , vga|bit_gen|sprite_m|Add3~58, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~54 , vga|bit_gen|sprite_m|Add3~54, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~49 , vga|bit_gen|sprite_m|Add3~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~45 , vga|bit_gen|sprite_m|Add3~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~37 , vga|bit_gen|sprite_m|Add3~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~41 , vga|bit_gen|sprite_m|Add3~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~17 , vga|bit_gen|sprite_m|Add3~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~21 , vga|bit_gen|sprite_m|Add3~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~25 , vga|bit_gen|sprite_m|Add3~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~29 , vga|bit_gen|sprite_m|Add3~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~33 , vga|bit_gen|sprite_m|Add3~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~1 , vga|bit_gen|sprite_m|Add3~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~5 , vga|bit_gen|sprite_m|Add3~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[10] , vga|bit_gen|sprite_m|spr_diff[10], bananachine, 1
instance = comp, \vga_counter_i|my[14]~feeder , vga_counter_i|my[14]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[14] , vga_counter_i|my[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[14]~feeder , vga|bit_gen|sprite_m|spry_r[14]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[14] , vga|bit_gen|sprite_m|spry_r[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~9 , vga|bit_gen|sprite_m|Add3~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[11] , vga|bit_gen|sprite_m|spr_diff[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[9] , vga|bit_gen|sprite_m|spr_diff[9], bananachine, 1
instance = comp, \vga_counter_i|my[15]~feeder , vga_counter_i|my[15]~feeder, bananachine, 1
instance = comp, \vga_counter_i|my[15] , vga_counter_i|my[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spry_r[15] , vga|bit_gen|sprite_m|spry_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add3~13 , vga|bit_gen|sprite_m|Add3~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[12] , vga|bit_gen|sprite_m|spr_diff[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[4] , vga|bit_gen|sprite_m|spr_diff[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[6] , vga|bit_gen|sprite_m|spr_diff[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[5] , vga|bit_gen|sprite_m|spr_diff[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[8] , vga|bit_gen|sprite_m|spr_diff[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[7] , vga|bit_gen|sprite_m|spr_diff[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_active~0 , vga|bit_gen|sprite_m|spr_active~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_active~1 , vga|bit_gen|sprite_m|spr_active~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_active , vga|bit_gen|sprite_m|spr_active, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state~20 , vga|bit_gen|sprite_m|state~20, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state.WAIT_POS , vga|bit_gen|sprite_m|state.WAIT_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x~3 , vga|bit_gen|sprite_m|cnt_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x[1]~1 , vga|bit_gen|sprite_m|cnt_x[1]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x[0] , vga|bit_gen|sprite_m|cnt_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x~2 , vga|bit_gen|sprite_m|cnt_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x[1] , vga|bit_gen|sprite_m|cnt_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x~0 , vga|bit_gen|sprite_m|cnt_x~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|cnt_x[2] , vga|bit_gen|sprite_m|cnt_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x~4 , vga|bit_gen|sprite_m|bmap_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x[0]~0 , vga|bit_gen|sprite_m|bmap_x[0]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x[0]~1 , vga|bit_gen|sprite_m|bmap_x[0]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x[0] , vga|bit_gen|sprite_m|bmap_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x~5 , vga|bit_gen|sprite_m|bmap_x~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x[1] , vga|bit_gen|sprite_m|bmap_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x~3 , vga|bit_gen|sprite_m|bmap_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x[2] , vga|bit_gen|sprite_m|bmap_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x~2 , vga|bit_gen|sprite_m|bmap_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|bmap_x[3] , vga|bit_gen|sprite_m|bmap_x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Equal0~0 , vga|bit_gen|sprite_m|Equal0~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_end , vga|bit_gen|sprite_m|spr_end, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state~17 , vga|bit_gen|sprite_m|state~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state~19 , vga|bit_gen|sprite_m|state~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state.SPR_LINE , vga|bit_gen|sprite_m|state.SPR_LINE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state~18 , vga|bit_gen|sprite_m|state~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|state.WAIT_DATA , vga|bit_gen|sprite_m|state.WAIT_DATA, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Selector26~0 , vga|bit_gen|sprite_m|Selector26~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|drawing , vga|bit_gen|sprite_m|drawing, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~26 , vga|bit_gen|sprite_m|Add1~26, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~1 , vga|bit_gen|sprite_m|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~21 , vga|bit_gen|sprite_m|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~17 , vga|bit_gen|sprite_m|Add2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~21 , vga|bit_gen|sprite_m|Add5~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~5 , vga|bit_gen|sprite_m|spr_rom_addr~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[0] , vga|bit_gen|sprite_m|spr_rom_addr[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~17 , vga|bit_gen|sprite_m|Add5~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~4 , vga|bit_gen|sprite_m|spr_rom_addr~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[1] , vga|bit_gen|sprite_m|spr_rom_addr[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~29 , vga|bit_gen|sprite_m|Add5~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~33 , vga|bit_gen|sprite_m|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~25 , vga|bit_gen|sprite_m|Add2~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~7 , vga|bit_gen|sprite_m|spr_rom_addr~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[2] , vga|bit_gen|sprite_m|spr_rom_addr[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~25 , vga|bit_gen|sprite_m|Add5~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~29 , vga|bit_gen|sprite_m|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~21 , vga|bit_gen|sprite_m|Add2~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~6 , vga|bit_gen|sprite_m|spr_rom_addr~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[3] , vga|bit_gen|sprite_m|spr_rom_addr[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~13 , vga|bit_gen|sprite_m|Add5~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[0] , vga|bit_gen|sprite_m|spr_diff[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~17 , vga|bit_gen|sprite_m|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~13 , vga|bit_gen|sprite_m|Add2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~3 , vga|bit_gen|sprite_m|spr_rom_addr~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[4] , vga|bit_gen|sprite_m|spr_rom_addr[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~9 , vga|bit_gen|sprite_m|Add5~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[1] , vga|bit_gen|sprite_m|spr_diff[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~13 , vga|bit_gen|sprite_m|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~9 , vga|bit_gen|sprite_m|Add2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~2 , vga|bit_gen|sprite_m|spr_rom_addr~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[5] , vga|bit_gen|sprite_m|spr_rom_addr[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~1 , vga|bit_gen|sprite_m|Add5~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[2] , vga|bit_gen|sprite_m|spr_diff[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~5 , vga|bit_gen|sprite_m|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~1 , vga|bit_gen|sprite_m|Add2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~0 , vga|bit_gen|sprite_m|spr_rom_addr~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[6] , vga|bit_gen|sprite_m|spr_rom_addr[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add5~5 , vga|bit_gen|sprite_m|Add5~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_diff[3] , vga|bit_gen|sprite_m|spr_diff[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add1~9 , vga|bit_gen|sprite_m|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Add2~5 , vga|bit_gen|sprite_m|Add2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr~1 , vga|bit_gen|sprite_m|spr_rom_addr~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom_addr[7] , vga|bit_gen|sprite_m|spr_rom_addr[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~5 , vga|bit_gen|sprite_m|spr_rom|memory~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~4 , vga|bit_gen|sprite_m|spr_rom|memory~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~6 , vga|bit_gen|sprite_m|spr_rom|memory~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~1 , vga|bit_gen|sprite_m|spr_rom|memory~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~2 , vga|bit_gen|sprite_m|spr_rom|memory~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~3 , vga|bit_gen|sprite_m|spr_rom|memory~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Selector25~0 , vga|bit_gen|sprite_m|Selector25~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|pix[0] , vga|bit_gen|sprite_m|pix[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|spr_rom|memory~0 , vga|bit_gen|sprite_m|spr_rom|memory~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|Selector24~0 , vga|bit_gen|sprite_m|Selector24~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_m|pix[1] , vga|bit_gen|sprite_m|pix[1], bananachine, 1
instance = comp, \vga|bit_gen|always0~0 , vga|bit_gen|always0~0, bananachine, 1
instance = comp, \vga_counter_i|p2x[10]~0 , vga_counter_i|p2x[10]~0, bananachine, 1
instance = comp, \vga_counter_i|p2x[8] , vga_counter_i|p2x[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[8] , vga|bit_gen|sprite_p2|sprx_r[8], bananachine, 1
instance = comp, \vga_counter_i|p2x[7]~feeder , vga_counter_i|p2x[7]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[7] , vga_counter_i|p2x[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[7] , vga|bit_gen|sprite_p2|sprx_r[7], bananachine, 1
instance = comp, \vga_counter_i|p2x[6] , vga_counter_i|p2x[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[6] , vga|bit_gen|sprite_p2|sprx_r[6], bananachine, 1
instance = comp, \vga_counter_i|p2x[5]~feeder , vga_counter_i|p2x[5]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[5] , vga_counter_i|p2x[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[5] , vga|bit_gen|sprite_p2|sprx_r[5], bananachine, 1
instance = comp, \vga_counter_i|p2x[4]~feeder , vga_counter_i|p2x[4]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[4] , vga_counter_i|p2x[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[4] , vga|bit_gen|sprite_p2|sprx_r[4], bananachine, 1
instance = comp, \vga_counter_i|p2x[3] , vga_counter_i|p2x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[3] , vga|bit_gen|sprite_p2|sprx_r[3], bananachine, 1
instance = comp, \vga_counter_i|p2x[2] , vga_counter_i|p2x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[2] , vga|bit_gen|sprite_p2|sprx_r[2], bananachine, 1
instance = comp, \vga_counter_i|p2x[1] , vga_counter_i|p2x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[1] , vga|bit_gen|sprite_p2|sprx_r[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~62 , vga|bit_gen|sprite_p2|Add4~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~37 , vga|bit_gen|sprite_p2|Add4~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~33 , vga|bit_gen|sprite_p2|Add4~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~29 , vga|bit_gen|sprite_p2|Add4~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~45 , vga|bit_gen|sprite_p2|Add4~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~41 , vga|bit_gen|sprite_p2|Add4~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~25 , vga|bit_gen|sprite_p2|Add4~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~21 , vga|bit_gen|sprite_p2|Add4~21, bananachine, 1
instance = comp, \vga_counter_i|p2x[9] , vga_counter_i|p2x[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[9] , vga|bit_gen|sprite_p2|sprx_r[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~17 , vga|bit_gen|sprite_p2|Add4~17, bananachine, 1
instance = comp, \vga_counter_i|p2x[11]~feeder , vga_counter_i|p2x[11]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[11] , vga_counter_i|p2x[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[11] , vga|bit_gen|sprite_p2|sprx_r[11], bananachine, 1
instance = comp, \vga_counter_i|p2x[10]~feeder , vga_counter_i|p2x[10]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[10] , vga_counter_i|p2x[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[10] , vga|bit_gen|sprite_p2|sprx_r[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~13 , vga|bit_gen|sprite_p2|Add4~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~9 , vga|bit_gen|sprite_p2|Add4~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~8 , vga|bit_gen|sprite_p2|LessThan2~8, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~1 , vga|bit_gen|sprite_p2|LessThan2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~9 , vga|bit_gen|sprite_p2|LessThan2~9, bananachine, 1
instance = comp, \vga_counter_i|p2x[14] , vga_counter_i|p2x[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[14] , vga|bit_gen|sprite_p2|sprx_r[14], bananachine, 1
instance = comp, \vga_counter_i|p2x[13] , vga_counter_i|p2x[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[13] , vga|bit_gen|sprite_p2|sprx_r[13], bananachine, 1
instance = comp, \vga_counter_i|p2x[12]~feeder , vga_counter_i|p2x[12]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[12] , vga_counter_i|p2x[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[12] , vga|bit_gen|sprite_p2|sprx_r[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~57 , vga|bit_gen|sprite_p2|Add4~57, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~53 , vga|bit_gen|sprite_p2|Add4~53, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~49 , vga|bit_gen|sprite_p2|Add4~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~10 , vga|bit_gen|sprite_p2|LessThan2~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~11 , vga|bit_gen|sprite_p2|LessThan2~11, bananachine, 1
instance = comp, \vga_counter_i|p2x[15]~feeder , vga_counter_i|p2x[15]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[15] , vga_counter_i|p2x[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[15] , vga|bit_gen|sprite_p2|sprx_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~1 , vga|bit_gen|sprite_p2|Add4~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add4~5 , vga|bit_gen|sprite_p2|Add4~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~12 , vga|bit_gen|sprite_p2|LessThan2~12, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~0 , vga|bit_gen|sprite_p2|LessThan2~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~2 , vga|bit_gen|sprite_p2|LessThan2~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~6 , vga|bit_gen|sprite_p2|LessThan2~6, bananachine, 1
instance = comp, \vga_counter_i|p2x[0]~feeder , vga_counter_i|p2x[0]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2x[0] , vga_counter_i|p2x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|sprx_r[0] , vga|bit_gen|sprite_p2|sprx_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~3 , vga|bit_gen|sprite_p2|LessThan2~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~4 , vga|bit_gen|sprite_p2|LessThan2~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~5 , vga|bit_gen|sprite_p2|LessThan2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~7 , vga|bit_gen|sprite_p2|LessThan2~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|LessThan2~13 , vga|bit_gen|sprite_p2|LessThan2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_begin , vga|bit_gen|sprite_p2|spr_begin, bananachine, 1
instance = comp, \vga_counter_i|p2y[13]~feeder , vga_counter_i|p2y[13]~feeder, bananachine, 1
instance = comp, \vga_counter_i|counter[1]~3 , vga_counter_i|counter[1]~3, bananachine, 1
instance = comp, \vga_counter_i|p2y[13] , vga_counter_i|p2y[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[13] , vga|bit_gen|sprite_p2|spry_r[13], bananachine, 1
instance = comp, \vga_counter_i|p2y[12]~feeder , vga_counter_i|p2y[12]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[12] , vga_counter_i|p2y[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[12]~feeder , vga|bit_gen|sprite_p2|spry_r[12]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[12] , vga|bit_gen|sprite_p2|spry_r[12], bananachine, 1
instance = comp, \vga_counter_i|p2y[11] , vga_counter_i|p2y[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[11]~feeder , vga|bit_gen|sprite_p2|spry_r[11]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[11] , vga|bit_gen|sprite_p2|spry_r[11], bananachine, 1
instance = comp, \vga_counter_i|p2y[10]~feeder , vga_counter_i|p2y[10]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[10] , vga_counter_i|p2y[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[10]~feeder , vga|bit_gen|sprite_p2|spry_r[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[10] , vga|bit_gen|sprite_p2|spry_r[10], bananachine, 1
instance = comp, \vga_counter_i|p2y[9]~feeder , vga_counter_i|p2y[9]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[9] , vga_counter_i|p2y[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[9] , vga|bit_gen|sprite_p2|spry_r[9], bananachine, 1
instance = comp, \vga_counter_i|p2y[8]~feeder , vga_counter_i|p2y[8]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[8] , vga_counter_i|p2y[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[8] , vga|bit_gen|sprite_p2|spry_r[8], bananachine, 1
instance = comp, \vga_counter_i|p2y[7] , vga_counter_i|p2y[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[7]~feeder , vga|bit_gen|sprite_p2|spry_r[7]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[7] , vga|bit_gen|sprite_p2|spry_r[7], bananachine, 1
instance = comp, \vga_counter_i|p2y[6]~feeder , vga_counter_i|p2y[6]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[6] , vga_counter_i|p2y[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[6]~feeder , vga|bit_gen|sprite_p2|spry_r[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[6] , vga|bit_gen|sprite_p2|spry_r[6], bananachine, 1
instance = comp, \vga_counter_i|p2y[5]~feeder , vga_counter_i|p2y[5]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[5] , vga_counter_i|p2y[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[5] , vga|bit_gen|sprite_p2|spry_r[5], bananachine, 1
instance = comp, \vga_counter_i|p2y[4]~feeder , vga_counter_i|p2y[4]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[4] , vga_counter_i|p2y[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[4]~feeder , vga|bit_gen|sprite_p2|spry_r[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[4] , vga|bit_gen|sprite_p2|spry_r[4], bananachine, 1
instance = comp, \vga_counter_i|p2y[3]~feeder , vga_counter_i|p2y[3]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[3] , vga_counter_i|p2y[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[3] , vga|bit_gen|sprite_p2|spry_r[3], bananachine, 1
instance = comp, \vga_counter_i|p2y[2] , vga_counter_i|p2y[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[2] , vga|bit_gen|sprite_p2|spry_r[2], bananachine, 1
instance = comp, \vga_counter_i|p2y[1] , vga_counter_i|p2y[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[1] , vga|bit_gen|sprite_p2|spry_r[1], bananachine, 1
instance = comp, \vga_counter_i|p2y[0]~feeder , vga_counter_i|p2y[0]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[0] , vga_counter_i|p2y[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[0] , vga|bit_gen|sprite_p2|spry_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~62 , vga|bit_gen|sprite_p2|Add3~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~58 , vga|bit_gen|sprite_p2|Add3~58, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~54 , vga|bit_gen|sprite_p2|Add3~54, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~41 , vga|bit_gen|sprite_p2|Add3~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~49 , vga|bit_gen|sprite_p2|Add3~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~45 , vga|bit_gen|sprite_p2|Add3~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~37 , vga|bit_gen|sprite_p2|Add3~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~17 , vga|bit_gen|sprite_p2|Add3~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~21 , vga|bit_gen|sprite_p2|Add3~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~25 , vga|bit_gen|sprite_p2|Add3~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~29 , vga|bit_gen|sprite_p2|Add3~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~33 , vga|bit_gen|sprite_p2|Add3~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~1 , vga|bit_gen|sprite_p2|Add3~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~5 , vga|bit_gen|sprite_p2|Add3~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[10] , vga|bit_gen|sprite_p2|spr_diff[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[9] , vga|bit_gen|sprite_p2|spr_diff[9], bananachine, 1
instance = comp, \vga_counter_i|p2y[14]~feeder , vga_counter_i|p2y[14]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[14] , vga_counter_i|p2y[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[14]~feeder , vga|bit_gen|sprite_p2|spry_r[14]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[14] , vga|bit_gen|sprite_p2|spry_r[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~9 , vga|bit_gen|sprite_p2|Add3~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[11] , vga|bit_gen|sprite_p2|spr_diff[11], bananachine, 1
instance = comp, \vga_counter_i|p2y[15]~feeder , vga_counter_i|p2y[15]~feeder, bananachine, 1
instance = comp, \vga_counter_i|p2y[15] , vga_counter_i|p2y[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[15]~feeder , vga|bit_gen|sprite_p2|spry_r[15]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spry_r[15] , vga|bit_gen|sprite_p2|spry_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add3~13 , vga|bit_gen|sprite_p2|Add3~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[12] , vga|bit_gen|sprite_p2|spr_diff[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[6] , vga|bit_gen|sprite_p2|spr_diff[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[8] , vga|bit_gen|sprite_p2|spr_diff[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[5] , vga|bit_gen|sprite_p2|spr_diff[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[4] , vga|bit_gen|sprite_p2|spr_diff[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[7] , vga|bit_gen|sprite_p2|spr_diff[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_active~0 , vga|bit_gen|sprite_p2|spr_active~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_active~1 , vga|bit_gen|sprite_p2|spr_active~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_active , vga|bit_gen|sprite_p2|spr_active, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state~21 , vga|bit_gen|sprite_p2|state~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state.WAIT_POS , vga|bit_gen|sprite_p2|state.WAIT_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x~3 , vga|bit_gen|sprite_p2|cnt_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x[1]~1 , vga|bit_gen|sprite_p2|cnt_x[1]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x[0] , vga|bit_gen|sprite_p2|cnt_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x~2 , vga|bit_gen|sprite_p2|cnt_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x[1] , vga|bit_gen|sprite_p2|cnt_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x~0 , vga|bit_gen|sprite_p2|cnt_x~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|cnt_x[2] , vga|bit_gen|sprite_p2|cnt_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x~4 , vga|bit_gen|sprite_p2|bmap_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x[1]~0 , vga|bit_gen|sprite_p2|bmap_x[1]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x[1]~1 , vga|bit_gen|sprite_p2|bmap_x[1]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x[0] , vga|bit_gen|sprite_p2|bmap_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x~5 , vga|bit_gen|sprite_p2|bmap_x~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x[1] , vga|bit_gen|sprite_p2|bmap_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x~3 , vga|bit_gen|sprite_p2|bmap_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x[2] , vga|bit_gen|sprite_p2|bmap_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x~2 , vga|bit_gen|sprite_p2|bmap_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|bmap_x[3] , vga|bit_gen|sprite_p2|bmap_x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Equal0~0 , vga|bit_gen|sprite_p2|Equal0~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_end , vga|bit_gen|sprite_p2|spr_end, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state~18 , vga|bit_gen|sprite_p2|state~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state~20 , vga|bit_gen|sprite_p2|state~20, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state.SPR_LINE~feeder , vga|bit_gen|sprite_p2|state.SPR_LINE~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state.SPR_LINE , vga|bit_gen|sprite_p2|state.SPR_LINE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~18 , vga|bit_gen|sprite_p2|Add1~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~1 , vga|bit_gen|sprite_p2|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~13 , vga|bit_gen|sprite_p2|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~9 , vga|bit_gen|sprite_p2|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~33 , vga|bit_gen|sprite_p2|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~9 , vga|bit_gen|sprite_p2|Add2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~5 , vga|bit_gen|sprite_p2|Add2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~25 , vga|bit_gen|sprite_p2|Add2~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~13 , vga|bit_gen|sprite_p2|Add5~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~3 , vga|bit_gen|sprite_p2|spr_rom_addr~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[0] , vga|bit_gen|sprite_p2|spr_rom_addr[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~9 , vga|bit_gen|sprite_p2|Add5~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~2 , vga|bit_gen|sprite_p2|spr_rom_addr~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[1] , vga|bit_gen|sprite_p2|spr_rom_addr[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~5 , vga|bit_gen|sprite_p2|Add5~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~1 , vga|bit_gen|sprite_p2|spr_rom_addr~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[2] , vga|bit_gen|sprite_p2|spr_rom_addr[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~29 , vga|bit_gen|sprite_p2|Add5~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~7 , vga|bit_gen|sprite_p2|spr_rom_addr~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[3] , vga|bit_gen|sprite_p2|spr_rom_addr[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~17 , vga|bit_gen|sprite_p2|Add5~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[0] , vga|bit_gen|sprite_p2|spr_diff[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~21 , vga|bit_gen|sprite_p2|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~13 , vga|bit_gen|sprite_p2|Add2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~4 , vga|bit_gen|sprite_p2|spr_rom_addr~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[4] , vga|bit_gen|sprite_p2|spr_rom_addr[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~25 , vga|bit_gen|sprite_p2|Add5~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[1] , vga|bit_gen|sprite_p2|spr_diff[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~29 , vga|bit_gen|sprite_p2|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~21 , vga|bit_gen|sprite_p2|Add2~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~6 , vga|bit_gen|sprite_p2|spr_rom_addr~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[5] , vga|bit_gen|sprite_p2|spr_rom_addr[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~21 , vga|bit_gen|sprite_p2|Add5~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[2] , vga|bit_gen|sprite_p2|spr_diff[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~25 , vga|bit_gen|sprite_p2|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~17 , vga|bit_gen|sprite_p2|Add2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~5 , vga|bit_gen|sprite_p2|spr_rom_addr~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[6] , vga|bit_gen|sprite_p2|spr_rom_addr[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add5~1 , vga|bit_gen|sprite_p2|Add5~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_diff[3] , vga|bit_gen|sprite_p2|spr_diff[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add1~5 , vga|bit_gen|sprite_p2|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Add2~1 , vga|bit_gen|sprite_p2|Add2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr~0 , vga|bit_gen|sprite_p2|spr_rom_addr~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom_addr[7] , vga|bit_gen|sprite_p2|spr_rom_addr[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|spr_rom|memory~0 , vga|bit_gen|sprite_p2|spr_rom|memory~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state~19 , vga|bit_gen|sprite_p2|state~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|state.WAIT_DATA , vga|bit_gen|sprite_p2|state.WAIT_DATA, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Selector24~0 , vga|bit_gen|sprite_p2|Selector24~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|pix[1] , vga|bit_gen|sprite_p2|pix[1], bananachine, 1
instance = comp, \vga|bit_gen|pixel~2 , vga|bit_gen|pixel~2, bananachine, 1
instance = comp, \vga|bit_gen|pixel[2] , vga|bit_gen|pixel[2], bananachine, 1
instance = comp, \vga|bit_gen|pixel~1 , vga|bit_gen|pixel~1, bananachine, 1
instance = comp, \vga|bit_gen|pixel[1] , vga|bit_gen|pixel[1], bananachine, 1
instance = comp, \vga|bit_gen|pixel~3 , vga|bit_gen|pixel~3, bananachine, 1
instance = comp, \vga|bit_gen|pixel[3] , vga|bit_gen|pixel[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|Selector26~0 , vga|bit_gen|sprite_p2|Selector26~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_p2|drawing , vga|bit_gen|sprite_p2|drawing, bananachine, 1
instance = comp, \vga|bit_gen|pixel~0 , vga|bit_gen|pixel~0, bananachine, 1
instance = comp, \vga|bit_gen|pixel[0] , vga|bit_gen|pixel[0], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~0 , vga|bit_gen|clut_mem|ram~0, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[8] , vga|bit_gen|clut_mem|data_out[8], bananachine, 1
instance = comp, \vga|bit_gen|drawing_t1~0 , vga|bit_gen|drawing_t1~0, bananachine, 1
instance = comp, \vga|bit_gen|drawing_t1 , vga|bit_gen|drawing_t1, bananachine, 1
instance = comp, \vga|bit_gen|display_r[4]~0 , vga|bit_gen|display_r[4]~0, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[4] , vga|bit_gen|vga_r[4], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~1 , vga|bit_gen|clut_mem|ram~1, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[9] , vga|bit_gen|clut_mem|data_out[9], bananachine, 1
instance = comp, \vga|bit_gen|display_r[5]~1 , vga|bit_gen|display_r[5]~1, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[5] , vga|bit_gen|vga_r[5], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~2 , vga|bit_gen|clut_mem|ram~2, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[10] , vga|bit_gen|clut_mem|data_out[10], bananachine, 1
instance = comp, \vga|bit_gen|display_r[6]~2 , vga|bit_gen|display_r[6]~2, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[6] , vga|bit_gen|vga_r[6], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~3 , vga|bit_gen|clut_mem|ram~3, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[11] , vga|bit_gen|clut_mem|data_out[11], bananachine, 1
instance = comp, \vga|bit_gen|display_r[7]~3 , vga|bit_gen|display_r[7]~3, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[7] , vga|bit_gen|vga_r[7], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~4 , vga|bit_gen|clut_mem|ram~4, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[4] , vga|bit_gen|clut_mem|data_out[4], bananachine, 1
instance = comp, \vga|bit_gen|display_g[4]~0 , vga|bit_gen|display_g[4]~0, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[4] , vga|bit_gen|vga_g[4], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~5 , vga|bit_gen|clut_mem|ram~5, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[5] , vga|bit_gen|clut_mem|data_out[5], bananachine, 1
instance = comp, \vga|bit_gen|display_g[5]~1 , vga|bit_gen|display_g[5]~1, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[5] , vga|bit_gen|vga_g[5], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~6 , vga|bit_gen|clut_mem|ram~6, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[6] , vga|bit_gen|clut_mem|data_out[6], bananachine, 1
instance = comp, \vga|bit_gen|display_g[6]~2 , vga|bit_gen|display_g[6]~2, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[6] , vga|bit_gen|vga_g[6], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~7 , vga|bit_gen|clut_mem|ram~7, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[7] , vga|bit_gen|clut_mem|data_out[7], bananachine, 1
instance = comp, \vga|bit_gen|display_g[7]~3 , vga|bit_gen|display_g[7]~3, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[7] , vga|bit_gen|vga_g[7], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~8 , vga|bit_gen|clut_mem|ram~8, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[0] , vga|bit_gen|clut_mem|data_out[0], bananachine, 1
instance = comp, \vga|bit_gen|display_b[4]~0 , vga|bit_gen|display_b[4]~0, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[4] , vga|bit_gen|vga_b[4], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~9 , vga|bit_gen|clut_mem|ram~9, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[1] , vga|bit_gen|clut_mem|data_out[1], bananachine, 1
instance = comp, \vga|bit_gen|display_b[5]~1 , vga|bit_gen|display_b[5]~1, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[5] , vga|bit_gen|vga_b[5], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~10 , vga|bit_gen|clut_mem|ram~10, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[2] , vga|bit_gen|clut_mem|data_out[2], bananachine, 1
instance = comp, \vga|bit_gen|display_b[6]~2 , vga|bit_gen|display_b[6]~2, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[6] , vga|bit_gen|vga_b[6], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~11 , vga|bit_gen|clut_mem|ram~11, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[3] , vga|bit_gen|clut_mem|data_out[3], bananachine, 1
instance = comp, \vga|bit_gen|display_b[7]~3 , vga|bit_gen|display_b[7]~3, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[7] , vga|bit_gen|vga_b[7], bananachine, 1
instance = comp, \left~input , left~input, bananachine, 1
instance = comp, \right~input , right~input, bananachine, 1
instance = comp, \start~input , start~input, bananachine, 1
