<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/GISel/RISCVRegisterBankInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_606f15b1d66f9713a685f9d2a106de66.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">RISCVRegisterBankInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>This file implements the targeting of the RegisterBankInfo class for RISC-V.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="RISCVRegisterBankInfo_8h_source.html">RISCVRegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVMCTargetDesc_8h_source.html">MCTargetDesc/RISCVMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVSubtarget_8h_source.html">RISCVSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBank_8h_source.html">llvm/CodeGen/RegisterBank.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterBankInfo_8h_source.html">llvm/CodeGen/RegisterBankInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;RISCVGenRegisterBank.inc&quot;</code><br />
</div>
<p><a href="RISCVRegisterBankInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCV"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html">llvm::RISCV</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVRegisterBankInfo_8cpp.html#a3184bd75cc7f72f64f0ed5364ba90b08">GET_TARGET_REGBANK_IMPL</a></td></tr>
<tr class="separator:a3184bd75cc7f72f64f0ed5364ba90b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:adbbd10fcb90567ec4a78914aa0020eb4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#adbbd10fcb90567ec4a78914aa0020eb4">llvm::RISCV::PartialMappingIdx</a> { <a class="el" href="namespacellvm_1_1RISCV.html#adbbd10fcb90567ec4a78914aa0020eb4a2d9ea40cd7a042a593b9743cbaeebc99">llvm::RISCV::PMI_GPRB32</a> = 0
, <a class="el" href="namespacellvm_1_1RISCV.html#adbbd10fcb90567ec4a78914aa0020eb4adc7e2a75c231bd3b30b77abc50a7bf31">llvm::RISCV::PMI_GPRB64</a> = 1
, <a class="el" href="namespacellvm_1_1RISCV.html#adbbd10fcb90567ec4a78914aa0020eb4a4f1497f88337a192159e2db70e0f149a">llvm::RISCV::PMI_FPRB32</a> = 2
, <a class="el" href="namespacellvm_1_1RISCV.html#adbbd10fcb90567ec4a78914aa0020eb4a5af248212d09e42a0fcc17666247d0b8">llvm::RISCV::PMI_FPRB64</a> = 3
 }</td></tr>
<tr class="separator:adbbd10fcb90567ec4a78914aa0020eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1445af56e4c6733b147e7be06176b84"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#aa1445af56e4c6733b147e7be06176b84">llvm::RISCV::ValueMappingIdx</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#aa1445af56e4c6733b147e7be06176b84a566d05359b6ca57937bdf34fc2cfec42">llvm::RISCV::InvalidIdx</a> = 0
, <a class="el" href="namespacellvm_1_1RISCV.html#aa1445af56e4c6733b147e7be06176b84a5fa979feb41c7c349a347fec8355dcdc">llvm::RISCV::GPRB32Idx</a> = 1
, <a class="el" href="namespacellvm_1_1RISCV.html#aa1445af56e4c6733b147e7be06176b84a3d6aa96b2bed6a8597bb4a847bef17d2">llvm::RISCV::GPRB64Idx</a> = 4
, <a class="el" href="namespacellvm_1_1RISCV.html#aa1445af56e4c6733b147e7be06176b84a14891cb35a7d98c166fee388c3a84d41">llvm::RISCV::FPRB32Idx</a> = 7
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCV.html#aa1445af56e4c6733b147e7be06176b84aa641313f41f5b5ced08430eec1129ce4">llvm::RISCV::FPRB64Idx</a> = 10
<br />
 }</td></tr>
<tr class="separator:aa1445af56e4c6733b147e7be06176b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0616c08fb0bc4d99ac81773126e6e0b2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVRegisterBankInfo_8cpp.html#a0616c08fb0bc4d99ac81773126e6e0b2">getFPValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a0616c08fb0bc4d99ac81773126e6e0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb6327390a42d7bd1efb4b4631c120b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVRegisterBankInfo_8cpp.html#a6eb6327390a42d7bd1efb4b4631c120b">isPreISelGenericFloatingPointOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="memdesc:a6eb6327390a42d7bd1efb4b4631c120b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether opcode <code>Opc</code> is a pre-isel generic floating-point opcode, having only floating-point operands.  <br /></td></tr>
<tr class="separator:a6eb6327390a42d7bd1efb4b4631c120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a21781f7232e413590193ee62f5b40079"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">RegisterBankInfo::PartialMapping</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#a21781f7232e413590193ee62f5b40079">llvm::RISCV::PartMappings</a> []</td></tr>
<tr class="separator:a21781f7232e413590193ee62f5b40079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8481c83f9995072aabb550d6120dbf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCV.html#aa8481c83f9995072aabb550d6120dbf9">llvm::RISCV::ValueMappings</a> []</td></tr>
<tr class="separator:aa8481c83f9995072aabb550d6120dbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file implements the targeting of the RegisterBankInfo class for RISC-V. </p>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000034">Todo:</a></b></dt><dd>This should be generated by TableGen. </dd></dl>

<p class="definition">Definition in file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a3184bd75cc7f72f64f0ed5364ba90b08" name="a3184bd75cc7f72f64f0ed5364ba90b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3184bd75cc7f72f64f0ed5364ba90b08">&#9670;&#160;</a></span>GET_TARGET_REGBANK_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_TARGET_REGBANK_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00021">21</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0616c08fb0bc4d99ac81773126e6e0b2" name="a0616c08fb0bc4d99ac81773126e6e0b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0616c08fb0bc4d99ac81773126e6e0b2">&#9670;&#160;</a></span>getFPValueMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * getFPValueMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00120">120</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00066">llvm::RISCV::FPRB32Idx</a>, <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00067">llvm::RISCV::FPRB64Idx</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00354">Idx</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00081">Size</a>, and <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00041">llvm::RISCV::ValueMappings</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00219">llvm::RISCVRegisterBankInfo::getInstrMapping()</a>.</p>

</div>
</div>
<a id="a6eb6327390a42d7bd1efb4b4631c120b" name="a6eb6327390a42d7bd1efb4b4631c120b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb6327390a42d7bd1efb4b4631c120b">&#9670;&#160;</a></span>isPreISelGenericFloatingPointOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isPreISelGenericFloatingPointOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether opcode <code>Opc</code> is a pre-isel generic floating-point opcode, having only floating-point operands. </p>
<p>FIXME: this is copied from target AArch64. Needs some code refactor here to put this function in <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp.html">GlobalISel/Utils.cpp</a>. </p>

<p class="definition">Definition at line <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html#l00130">130</a> of file <a class="el" href="RISCVRegisterBankInfo_8cpp_source.html">RISCVRegisterBankInfo.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 17:12:23 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
