LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY sync IS
PORT( clk :IN STD_LOGIC;
		HSYNC,VSYNC :OUT STD_LOGIC;
		R,G,B :OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END ENTITY sync;

ARCHITECTURE ARC_sync OF sync IS
SIGNAL HPOS: INTEGER RANGE 0 TO 1688 := 0;
SIGNAL VPOS: INTEGER RANGE 0 TO 1066 := 0;
BEGIN

proceso: PROCESS(clk)
			BEGIN
			IF (rising_edge(clk)) THEN
			
			IF(HPOS=1048 OR VPOS=554) THEN
			R <=(OTHERS => '1');
			G <=(OTHERS => '1');
			B <=(OTHERS => '1');
			ELSE 
			R <=(OTHERS => '0');
			G <=(OTHERS => '1');
			B <=(OTHERS => '1');

			END IF;
				IF(HPOS < 1688) THEN
				HPOS <= HPOS+1;
				ELSE 
				HPOS <= 0;
					IF(VPOS < 1066)THEN
						VPOS <= VPOS+1;
						ELSE
						VPOS <= 0;
					END IF;
				END IF;
				
				IF (HPOS > 48 AND HPOS < 160) THEN
				HSYNC <= '0';
				ELSE 
				HSYNC <= '1';
				END IF;
				
				IF(VPOS > 0 AND VPOS < 4)THEN
				VSYNC <= '0';
				ELSE
				VSYNC <= '1'; 
				END IF;
			
				IF ((HPOS>0 AND HPOS<408) OR (VPOS>0 AND VPOS<42)) THEN
				R <=(OTHERS => '0');
				G <=(OTHERS => '0');
				B <=(OTHERS => '0');
				END IF;
			END IF;
			END PROCESS;

END ARCHITECTURE ARC_sync;