# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
MANPATH=/opt/rh/devtoolset-7/root/usr/share/man:/opt/rh/devtoolset-9/root/usr/share/man:/opt/rh/devtoolset-9/root/usr/share/man:
_RDI_DONT_SET_XILINX_AS_PATH=True
HLS_INCLUDE=/opt/xilinx/2022.1/Vitis_HLS/2022.1/include
XDG_SESSION_ID=88366
HOSTNAME=brg-zhang-xcel.ece.cornell.edu
TERM_PROGRAM=vscode
XILINX_DSP=
SHELL=/bin/bash
TERM=xterm-256color
MAKEFLAGS= -j -- PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm TARGET=hw
HISTSIZE=1000
SSH_CLIENT=10.41.252.35 51308 22
PERL5LIB=/opt/rh/devtoolset-7/root//usr/lib64/perl5/vendor_perl:/opt/rh/devtoolset-7/root/usr/lib/perl5:/opt/rh/devtoolset-7/root//usr/share/perl5/vendor_perl
CONDA_SHLVL=1
MYVIVADO=
CONDA_PROMPT_MODIFIER=(base) 
TERM_PROGRAM_VERSION=1.84.2
RDI_TPS_ROOT=/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/data
LLVM_BUILD_DIR=/work/shared/users/common/llvm-project-18.x/build-patch
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.11_9
RT_TCL_PATH=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/xilinx/2022.1/Vitis/2022.1/bin
QT_GRAPHICSSYSTEM_CHECKED=1
RDI_OPT_EXT=.o
PCP_DIR=/opt/rh/devtoolset-7/root
MAKEOVERRIDES=${-*-command-variables-*-}
USER=jz2292
VITIS=/opt/xilinx/2022.1/Vitis/2022.1
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.axa=00;36:*.oga=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/2022.1/Vitis/2022.1/bin/../lnx64/tools/dot/lib
CONDA_EXE=/home/jz2292/anaconda3/bin/conda
LLVM_SYMBOLIZER_PATH=/work/shared/users/common/llvm-project-18.x/build-patch/bin/llvm-symbolizer
RDI_PATCHROOT=
TCL_LIBRARY=/opt/xilinx/2022.1/Vitis/2022.1/tps/tcl/tcl8.5
MAKE_TERMOUT=/dev/pts/16
XDEVICE=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
RDI_PLATFORM=lnx64
XILINXD_LICENSE_FILE=2100@flex.ece.cornell.edu
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=-j
RT_LIBPATH=/opt/xilinx/2022.1/Vitis/2022.1/scripts/rt/data
_CE_CONDA=
RDI_LIBDIR=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o
PATH=/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2022.1/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/opt/xilinx/2022.1/Vivado/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/bin:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/opt/xilinx/2022.1/Vivado/2022.1/bin:/opt/rh/devtoolset-7/root/usr/bin:/opt/xilinx/xrt/bin:/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin:/opt/xilinx/2022.1/Model_Composer/2022.1/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/microblaze/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/arm/lin/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/opt/xilinx/2022.1/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/xilinx/2022.1/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/opt/xilinx/2022.1/Vitis/2022.1/aietools/bin:/opt/xilinx/Xilinx_Vivado_vitis_2019.2/DocNav:/work/shared/users/common/hcl-dialect-18.x/build/bin:/work/shared/users/common/llvm-project-18.x/build-patch/bin:/opt/rh/devtoolset-9/root/usr/bin:/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/bin/remote-cli:/home/jz2292/anaconda3/bin:/home/jz2292/anaconda3/condabin:/usr/lib64/qt-3.3/bin:/usr/local/cuda/bin:/usr/local/cuda:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/var/lib/snapd/snap/bin
MAIL=/var/spool/mail/jz2292
XILINX_VITIS=/opt/xilinx/2022.1/Vitis/2022.1
CONDA_PREFIX=/home/jz2292/anaconda3
PWD=/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/xilinx/2022.1/Vivado/2022.1
LANG=en_US.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDI_APPROOT=/opt/xilinx/2022.1/Vitis/2022.1
LOADEDMODULES=
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
XILINX_HLS=/opt/xilinx/2022.1/Vitis_HLS/2022.1
PLATFORM=/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
XILINX_VIVADO=/opt/xilinx/2022.1/Vivado/2022.1
XILINX_SDK=/opt/xilinx/2022.1/Vitis/2022.1
HISTCONTROL=ignoreboth
SSH_ASKPASS=/usr/libexec/openssh/gnome-ssh-askpass
_CE_M=
ISL_IOSTREAMS_RSA=/opt/xilinx/2022.1/Vitis/2022.1/tps/isl
HOME=/home/jz2292
SHLVL=7
RDI_BASEROOT=/opt/xilinx/2022.1/Vitis
LANGUAGE=en_US:en
VSCODE_GIT_ASKPASS_MAIN=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/extensions/git/dist/askpass-main.js
RDI_APPROOT=/opt/xilinx/2022.1/Vitis/2022.1
TARGET=hw
LOGNAME=jz2292
PYTHONPATH=/opt/rh/devtoolset-7/root/usr/lib64/python2.7/site-packages:/opt/rh/devtoolset-7/root/usr/lib/python2.7/site-packages:/opt/xilinx/xrt/python:/work/shared/users/common/hcl-dialect-18.x/build/tools/hcl/python_packages/hcl_core:/work/shared/users/common/llvm-project-18.x/build/tools/mlir/python_packages/mlir_core:/opt/xilinx/xrt/python:/work/shared/users/common/hcl-dialect-18.x/build/tools/hcl/python_packages/hcl_core:/work/shared/users/common/llvm-project-18.x/build/tools/mlir/python_packages/mlir_core:
CONDA_PYTHON_EXE=/home/jz2292/anaconda3/bin/python
RDI_JAVA_PLATFORM=
PREFIX=/work/shared/users/common/llvm-project-18.x
QTLIB=/usr/lib64/qt-3.3/lib
MAKE_TERMERR=/dev/pts/16
XDG_DATA_DIRS=/home/jz2292/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share:/var/lib/snapd/desktop
SSH_CONNECTION=10.41.252.35 51308 128.253.128.40 22
VSCODE_GIT_IPC_HANDLE=/run/user/1700630/vscode-git-99bb87bddb.sock
RDI_BINROOT=/opt/xilinx/2022.1/Vitis/2022.1/bin
VSCODE_IPC_HOOK_CLI=/run/user/1700630/vscode-ipc-9ab7cbde-196e-47d9-9b5a-984394f08651.sock
MODULESHOME=/usr/share/Modules
HCL_DIALECT_BUILD_DIR=/work/shared/users/common/hcl-dialect-18.x/build
LESSOPEN=||/usr/bin/lesspipe.sh %s
PKG_CONFIG_PATH=/opt/rh/devtoolset-9/root/usr/lib64/pkgconfig:/opt/rh/devtoolset-9/root/usr/lib64/pkgconfig
CONDA_DEFAULT_ENV=base
BROWSER=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/bin/helpers/browser.sh
INFOPATH=/opt/rh/devtoolset-7/root/usr/share/info:/opt/rh/devtoolset-9/root/usr/share/info:/opt/rh/devtoolset-9/root/usr/share/info
VSCODE_GIT_ASKPASS_NODE=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/node
GIT_ASKPASS=/home/jz2292/.vscode-server/bin/1a5daa3a0231a0fbba4f14db7ec463cf99d7768e/extensions/git/dist/askpass.sh
RDI_PROG=/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1700630
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/xilinx/2022.1/Vitis/2022.1
LLVM_HOME=/work/shared/users/common/llvm-project-18.x
HDIPRELDPATH=/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/rh/devtoolset-7/root/usr/lib64/dyninst:/opt/rh/devtoolset-7/root/usr/lib/dyninst:/opt/rh/devtoolset-7/root/usr/lib64:/opt/rh/devtoolset-7/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o/Default:/opt/xilinx/2022.1/Vitis/2022.1/lib/lnx64.o:/opt/xilinx/xrt/lib:/work/shared/users/common/hcl-dialect-18.x/build/lib:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/opt/rh/devtoolset-9/root/usr/lib64/dyninst:/opt/rh/devtoolset-9/root/usr/lib/dyninst:/opt/rh/devtoolset-9/root/usr/lib64:/opt/rh/devtoolset-9/root/usr/lib:/usr/local/cuda/lib64:/usr/local/cuda/extras/CUPTI/lib64::/opt/xilinx/2022.1/Vitis/2022.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2022.1
RDI_DATADIR=/opt/xilinx/2022.1/Vitis/2022.1/data
COLORTERM=truecolor
RDI_INSTALLROOT=/opt/xilinx/2022.1
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
_=/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45963
XILINX_CD_SESSION=dad8c295-40d7-4a7a-99eb-55a60fa382ca
XILINX_RS_PORT=46000
XILINX_RS_SESSION=fdaaef53-604f-4a16-ba7f-eb87c2029b4e


V++ command line:
------------------------------------------
/opt/xilinx/2022.1/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -l --save-temps --kernel_frequency 250 --optimize 3 --config ./kernel.cfg -t hw --platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 -o./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1.xo _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3.xo 

FINAL PROGRAM OPTIONS
--config ./kernel.cfg
--connectivity.slr Bert_layer_dataflow_region_1_1:SLR0
--connectivity.slr Bert_layer_dataflow_region_2_1:SLR1
--connectivity.slr Bert_layer_dataflow_region_3_1:SLR2
--connectivity.sp Bert_layer_dataflow_region_1_1.inp_addr_0:HBM[0]
--connectivity.sp Bert_layer_dataflow_region_1_1.inp_addr_1:HBM[0]
--connectivity.sp Bert_layer_dataflow_region_1_1.inp_addr_2:HBM[0]
--connectivity.sp Bert_layer_dataflow_region_1_1.wk_addr_0:HBM[1]
--connectivity.sp Bert_layer_dataflow_region_1_1.wk_addr_1:HBM[2]
--connectivity.sp Bert_layer_dataflow_region_1_1.wv_addr_0:HBM[3]
--connectivity.sp Bert_layer_dataflow_region_1_1.wv_addr_1:HBM[4]
--connectivity.sp Bert_layer_dataflow_region_1_1.wq_addr_0:HBM[5]
--connectivity.sp Bert_layer_dataflow_region_1_1.wq_addr_1:HBM[6]
--connectivity.sp Bert_layer_dataflow_region_2_1.w_ds0_addr_0:HBM[7]
--connectivity.sp Bert_layer_dataflow_region_2_1.w_ds0_addr_1:HBM[8]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_0:HBM[9]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_1:HBM[10]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_2:HBM[11]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_3:HBM[12]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_0:HBM[13]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_1:HBM[14]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_2:HBM[15]
--connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_3:HBM[16]
--connectivity.sp Bert_layer_dataflow_region_3_1.outp_addr:HBM[0]
--connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_k:Bert_layer_dataflow_region_2_1.outp_k:16
--connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_v:Bert_layer_dataflow_region_2_1.outp_v:16
--connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_q:Bert_layer_dataflow_region_2_1.outp_q:16
--connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_inp:Bert_layer_dataflow_region_2_1.outp_inp:16
--connectivity.stream_connect Bert_layer_dataflow_region_2_1.outp_ln0:Bert_layer_dataflow_region_3_1.outp_ln0:16
--input_files _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1.xo
--input_files _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo
--input_files _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3.xo
--kernel_frequency 250
--link
--optimize 3
--output ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1

PARSED COMMAND LINE OPTIONS
-l 
--save-temps 
--kernel_frequency 250 
--optimize 3 
--config ./kernel.cfg 
-t hw 
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm 
--temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 
-o./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin 
_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1.xo 
_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo 
_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3.xo 

PARSED CONFIG FILE (1) OPTIONS
file: ./kernel.cfg
connectivity.sp Bert_layer_dataflow_region_1_1.inp_addr_0:HBM[0] 
connectivity.sp Bert_layer_dataflow_region_1_1.inp_addr_1:HBM[0] 
connectivity.sp Bert_layer_dataflow_region_1_1.inp_addr_2:HBM[0] 
connectivity.sp Bert_layer_dataflow_region_1_1.wk_addr_0:HBM[1] 
connectivity.sp Bert_layer_dataflow_region_1_1.wk_addr_1:HBM[2] 
connectivity.sp Bert_layer_dataflow_region_1_1.wv_addr_0:HBM[3] 
connectivity.sp Bert_layer_dataflow_region_1_1.wv_addr_1:HBM[4] 
connectivity.sp Bert_layer_dataflow_region_1_1.wq_addr_0:HBM[5] 
connectivity.sp Bert_layer_dataflow_region_1_1.wq_addr_1:HBM[6] 
connectivity.sp Bert_layer_dataflow_region_2_1.w_ds0_addr_0:HBM[7] 
connectivity.sp Bert_layer_dataflow_region_2_1.w_ds0_addr_1:HBM[8] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_0:HBM[9] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_1:HBM[10] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_2:HBM[11] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds1_addr_3:HBM[12] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_0:HBM[13] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_1:HBM[14] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_2:HBM[15] 
connectivity.sp Bert_layer_dataflow_region_3_1.w_ds2_addr_3:HBM[16] 
connectivity.sp Bert_layer_dataflow_region_3_1.outp_addr:HBM[0] 
connectivity.slr Bert_layer_dataflow_region_1_1:SLR0 
connectivity.slr Bert_layer_dataflow_region_2_1:SLR1 
connectivity.slr Bert_layer_dataflow_region_3_1:SLR2 
connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_k:Bert_layer_dataflow_region_2_1.outp_k:16 
connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_v:Bert_layer_dataflow_region_2_1.outp_v:16 
connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_q:Bert_layer_dataflow_region_2_1.outp_q:16 
connectivity.stream_connect Bert_layer_dataflow_region_1_1.outp_inp:Bert_layer_dataflow_region_2_1.outp_inp:16 
connectivity.stream_connect Bert_layer_dataflow_region_2_1.outp_ln0:Bert_layer_dataflow_region_3_1.outp_ln0:16 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --vivado.prop "run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 10 Dec 2023 12:56:18
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 10 Dec 2023 12:58:47
output: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml
------------------------------------------
step: running system_link
timestamp: 10 Dec 2023 12:58:50
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/system_link --xo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_1.xo --xo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_2.xo --xo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/bert_region_3.xo -keep --config /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --temp_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 10 Dec 2023 13:00:17
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/cf2sw -sdsl /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -rtd /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw.rtd -nofilter /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/cf2sw_full.rtd -xclbin /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -o /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 10 Dec 2023 13:00:35
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 10 Dec 2023 13:00:36
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/vpl -t hw -f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --kernel_frequency 250 --remote_ip_cache /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/.ipcache -s --output_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int --log_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link --report_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link --config /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini -k /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link --no-info --iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0 --iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0 --iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0 --messageDb /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl
Vivado Log File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L
misc=BinaryName=Bert_layer.link
[connectivity]
nk=Bert_layer_dataflow_region_1:1:Bert_layer_dataflow_region_1_1
nk=Bert_layer_dataflow_region_2:1:Bert_layer_dataflow_region_2_1
nk=Bert_layer_dataflow_region_3:1:Bert_layer_dataflow_region_3_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=Bert_layer.link
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L
--config /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini
--connectivity.nk Bert_layer_dataflow_region_1:1:Bert_layer_dataflow_region_1_1
--connectivity.nk Bert_layer_dataflow_region_2:1:Bert_layer_dataflow_region_2_1
--connectivity.nk Bert_layer_dataflow_region_3:1:Bert_layer_dataflow_region_3_1
--input_file /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl
--iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0
--iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0
--iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0
--kernel_frequency 250
--kernels /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat
--log_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link
--messageDb /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb
--no-info
--output_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int
--platform /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
--remote_ip_cache /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/.ipcache
--report_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link
--save_temps
--target hw
--temp_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm 
--kernel_frequency 250 
--remote_ip_cache /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/.ipcache 
-s 
--output_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int 
--log_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/logs/link 
--report_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link 
--config /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini 
-k /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link 
--no-info 
--iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0 
--iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0 
--iprepo /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0 
--messageDb /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/run_link/vpl.pb 
/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L 
advanced.misc BinaryName=Bert_layer.link 
connectivity.nk Bert_layer_dataflow_region_1:1:Bert_layer_dataflow_region_1_1 
connectivity.nk Bert_layer_dataflow_region_2:1:Bert_layer_dataflow_region_2_1 
connectivity.nk Bert_layer_dataflow_region_3:1:Bert_layer_dataflow_region_3_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming} 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 10 Dec 2023 13:00:49
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 10 December 2023 13:01:04
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 10 December 2023 13:01:04
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 10 December 2023 13:01:04
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1177
   timestamp: 10 December 2023 13:01:04
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:788
   timestamp: 10 December 2023 13:01:04
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 10 December 2023 13:01:10
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 10 December 2023 13:01:10
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 10 December 2023 13:01:10
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 10 December 2023 13:01:10
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2300
   timestamp: 10 December 2023 13:01:10
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/.ipcache
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2310
   timestamp: 10 December 2023 13:01:15
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202211_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:1991
   timestamp: 10 December 2023 13:01:15
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:194
   timestamp: 10 December 2023 13:01:24
   -----------------------
   VPL internal step: report locked IPs
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:3037
   timestamp: 10 December 2023 13:01:55
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:217
   timestamp: 10 December 2023 13:01:55
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:234
   timestamp: 10 December 2023 13:02:13
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2638
   timestamp: 10 December 2023 13:02:14
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:280
   timestamp: 10 December 2023 13:02:14
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:292
   timestamp: 10 December 2023 13:02:14
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:2117
   timestamp: 10 December 2023 13:02:14
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:302
   timestamp: 10 December 2023 13:02:14
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:306
   timestamp: 10 December 2023 13:02:15
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:310
   timestamp: 10 December 2023 13:02:15
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:336
   timestamp: 10 December 2023 13:02:15
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2148
   timestamp: 10 December 2023 13:05:06
   -----------------------
   VPL internal step: writing user synth clock constraints in /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2376
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: add_files /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2380
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: move_files [get_files /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2395
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2638
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: read_xdc /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/dont_partition.xdc
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:4391
   timestamp: 10 December 2023 13:05:58
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:3740
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:382
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:390
   timestamp: 10 December 2023 13:05:58
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:449
   timestamp: 10 December 2023 13:06:04
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:493
   timestamp: 10 December 2023 13:06:04
   -----------------------
   VPL internal step: generating resource usage report '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/resource.json'
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:5198
   timestamp: 10 December 2023 13:45:03
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2897
   timestamp: 10 December 2023 13:45:03
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 10 December 2023 13:45:03
   -----------------------
   VPL internal step: launched run ulp_Bert_layer_dataflow_region_2_1_0_synth_1
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 10 December 2023 13:45:03
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:563
   timestamp: 10 December 2023 13:45:03
   -----------------------
   VPL internal step: log_generated_reports for implementation '/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/output/generated_reports.log'
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:900
   timestamp: 10 December 2023 19:51:10
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/ocl_util.tcl:1513
   timestamp: 10 December 2023 19:51:10
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 10 Dec 2023 19:51:13
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 10 Dec 2023 19:51:13
cmd: cf2sw -a /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/address_map.xml -sdsl /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/sdsl.dat -xclbin /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xclbin_orig.xml -rtd /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd -o /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 10 Dec 2023 19:51:29
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 10 Dec 2023 19:51:29
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 10 Dec 2023 19:51:29
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/xclbinutil --add-section BITSTREAM:RAW:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.rtd --append-section :JSON:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_xml.rtd --add-section BUILD_METADATA:JSON:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/Bert_layer.link.xml --add-section SYSTEM_METADATA:RAW:/work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 10 Dec 2023 19:51:29
cmd: /opt/xilinx/2022.1/Vitis/2022.1/bin/xclbinutil --quiet --force --info /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin.info --input /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/Bert_layer.link.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 10 Dec 2023 19:51:30
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 10 Dec 2023 19:51:30
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 10 Dec 2023 19:51:30
output: /work/shared/users/ugrad/user_zjh/GPT_decoding_weight_offchip_24L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/reports/link/system_estimate_Bert_layer.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 10 Dec 2023 19:51:31
