// Seed: 2152415159
module module_0 ();
  tri1 id_1 = 1;
  wire id_2;
endmodule
module module_0 (
    id_1,
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (1) begin : LABEL_0
      if (id_1) begin : LABEL_0
        id_5 = 1;
      end
    end
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
