// Seed: 1510658455
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_3 = id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire id_7;
  assign id_2 = 1'b0;
  id_8(
      1, ~1, 1'h0, id_5, 1, id_4
  );
endmodule
