vhdl work "D:\GIT\Pracs_Microprocesadores\VHDL\Practica3\Display7Seg.vhd"
