<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::PPC Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1PPC.html">PPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPC Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Define some predicates that are used for node matching.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:aa53de88164b98be6cd073da9543c0450"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">Fixups</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d">fixup_ppc_br24</a> = FirstTargetFixupKind, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f">fixup_ppc_brcond14</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9">fixup_ppc_br24abs</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda">fixup_ppc_brcond14abs</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd">fixup_ppc_half16</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57">fixup_ppc_half16ds</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2">fixup_ppc_nofixup</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e">LastTargetFixupKind</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
<br />
 }</td></tr>
<tr class="separator:aa53de88164b98be6cd073da9543c0450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14028f7fe73a11dabc6583510cc0a355"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91">PRED_LT</a> = (0 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593">PRED_LE</a> = (1 &lt;&lt; 5) | 4, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3">PRED_EQ</a> = (2 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095">PRED_GE</a> = (0 &lt;&lt; 5) | 4, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817">PRED_GT</a> = (1 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462">PRED_NE</a> = (2 &lt;&lt; 5) | 4, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6">PRED_UN</a> = (3 &lt;&lt; 5) | 12, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9">PRED_NU</a> = (3 &lt;&lt; 5) | 4, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e">PRED_LT_MINUS</a> = (0 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a">PRED_LE_MINUS</a> = (1 &lt;&lt; 5) | 6, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39">PRED_EQ_MINUS</a> = (2 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a">PRED_GE_MINUS</a> = (0 &lt;&lt; 5) | 6, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042">PRED_GT_MINUS</a> = (1 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e">PRED_NE_MINUS</a> = (2 &lt;&lt; 5) | 6, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19">PRED_UN_MINUS</a> = (3 &lt;&lt; 5) | 14, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9">PRED_NU_MINUS</a> = (3 &lt;&lt; 5) | 6, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39">PRED_LT_PLUS</a> = (0 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923">PRED_LE_PLUS</a> = (1 &lt;&lt; 5) | 7, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6">PRED_EQ_PLUS</a> = (2 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa">PRED_GE_PLUS</a> = (0 &lt;&lt; 5) | 7, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680">PRED_GT_PLUS</a> = (1 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc">PRED_NE_PLUS</a> = (2 &lt;&lt; 5) | 7, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0">PRED_UN_PLUS</a> = (3 &lt;&lt; 5) | 15, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2">PRED_NU_PLUS</a> = (3 &lt;&lt; 5) | 7, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355adb5e703d16f88714345db07c7853a84a">PRED_SPE</a> = PRED_GT, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6">PRED_BIT_SET</a> = 1024, 
<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67">PRED_BIT_UNSET</a> = 1025
<br />
 }<tr class="memdesc:a14028f7fe73a11dabc6583510cc0a355"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classPredicate.html">Predicate</a> - These are "(BI &lt;&lt; 5) | BO" for various predicates.  <a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a14028f7fe73a11dabc6583510cc0a355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8144d2e1978b3e3a226233c0b93b92f4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4">BranchHintBit</a> { <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4ac7dfdcda0d275c86f35bf9ad77cd8cb0">BR_NO_HINT</a> = 0x0, 
<a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4a23b3b31d33f39cc6e7ed25eb61fe1991">BR_NONTAKEN_HINT</a> = 0x2, 
<a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4af4e0cd42db406ff2bf838a277e07dcf7">BR_TAKEN_HINT</a> = 0x3, 
<a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4a5df95ff204e7992373cbe6b8ab6b1e79">BR_HINT_MASK</a> = 0X3
 }</td></tr>
<tr class="separator:a8144d2e1978b3e3a226233c0b93b92f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e285e6b57446c2e6915107fe598883a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aabf20d995fb8903fac5baf09797e6ed80">DIR_NONE</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaba3e2f71e6bcfa95d8ef5836ba47f02f">DIR_32</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa7b91cd4044a62473da3166dd0d2b2ddc">DIR_440</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aafdebe93c0e18a5453835f8df1c13e5e4">DIR_601</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa62ee0718349ae36cd1a8ed500abcd878">DIR_602</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa3962994d8e938b9593218caf575ef6bd">DIR_603</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa6cdba3048334fa40e8f46956ffeab0c3">DIR_7400</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa77883b2e65039199cd95b624cab29b2">DIR_750</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa56adb1ba4082b00854c8401847ade1a9">DIR_970</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aab81d0aba13bef5a963bb14709390283e">DIR_A2</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa3892c789487c6e4d64043ae996717ee">DIR_E500</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa00d4f7d7f8d110db90749f417fceff3a">DIR_E500mc</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e">DIR_E5500</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa80679195ad86168a8664a9ee102ce948">DIR_PWR3</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa1a9618f9addb07ce52555fa524ccf39d">DIR_PWR4</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa690b5c342106c270b005123adec2d7e6">DIR_PWR5</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa40aa4eed5523516b6f4be5d29307b5cc">DIR_PWR5X</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa2b626cb4809ee8a3b3da9d475eabe05">DIR_PWR6</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa664d0abca2c75f8a6f8ce2dcc21cd676">DIR_PWR6X</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61">DIR_PWR7</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d">DIR_PWR8</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa0a03bfd83c00f4d1edab975b7bfe7f36">DIR_PWR9</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aac1fc2f6d654da4e5a6a601e19d423846">DIR_PWR_FUTURE</a>, 
<a class="el" href="namespacellvm_1_1PPC.html#a0e285e6b57446c2e6915107fe598883aa00917bbd257bd4ee796f398e9c563a11">DIR_64</a>
<br />
 }</td></tr>
<tr class="separator:a0e285e6b57446c2e6915107fe598883a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a975319b2f772b89387ffea1b1ba1f049"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a975319b2f772b89387ffea1b1ba1f049">InvertPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a975319b2f772b89387ffea1b1ba1f049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=.  <a href="#a975319b2f772b89387ffea1b1ba1f049">More...</a><br /></td></tr>
<tr class="separator:a975319b2f772b89387ffea1b1ba1f049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c2165ec169065a665bc3a9fcacea89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a12c2165ec169065a665bc3a9fcacea89">getSwappedPredicate</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a12c2165ec169065a665bc3a9fcacea89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions such that condition register is set by MI(b,a).  <a href="#a12c2165ec169065a665bc3a9fcacea89">More...</a><br /></td></tr>
<tr class="separator:a12c2165ec169065a665bc3a9fcacea89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2624042e885fc1d665e8fc01a0ab390b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2624042e885fc1d665e8fc01a0ab390b">getPredicateCondition</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a2624042e885fc1d665e8fc01a0ab390b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the condition without hint bits.  <a href="#a2624042e885fc1d665e8fc01a0ab390b">More...</a><br /></td></tr>
<tr class="separator:a2624042e885fc1d665e8fc01a0ab390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7348f565ebb68dc08979b2808300c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a5f7348f565ebb68dc08979b2808300c5">getPredicateHint</a> (<a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> Opcode)</td></tr>
<tr class="memdesc:a5f7348f565ebb68dc08979b2808300c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the hint bits of the predicate.  <a href="#a5f7348f565ebb68dc08979b2808300c5">More...</a><br /></td></tr>
<tr class="separator:a5f7348f565ebb68dc08979b2808300c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c2294c9ecba721df7f29aaf05157d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a40c2294c9ecba721df7f29aaf05157d8">getPredicate</a> (<a class="el" href="classunsigned.html">unsigned</a> Condition, <a class="el" href="classunsigned.html">unsigned</a> Hint)</td></tr>
<tr class="memdesc:a40c2294c9ecba721df7f29aaf05157d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return predicate consisting of specified condition and hint bits.  <a href="#a40c2294c9ecba721df7f29aaf05157d8">More...</a><br /></td></tr>
<tr class="separator:a40c2294c9ecba721df7f29aaf05157d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2108c96efd9d9e1b89dd25b89a23ed1a"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2108c96efd9d9e1b89dd25b89a23ed1a">getNonRecordFormOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a>)</td></tr>
<tr class="separator:a2108c96efd9d9e1b89dd25b89a23ed1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee91c58b3a130d49788e05c85b12dce4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aee91c58b3a130d49788e05c85b12dce4">isVPKUHUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aee91c58b3a130d49788e05c85b12dce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction.  <a href="#aee91c58b3a130d49788e05c85b12dce4">More...</a><br /></td></tr>
<tr class="separator:aee91c58b3a130d49788e05c85b12dce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f806005e684e4cbd25d76849ee1775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ae9f806005e684e4cbd25d76849ee1775">isVPKUWUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ae9f806005e684e4cbd25d76849ee1775"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction.  <a href="#ae9f806005e684e4cbd25d76849ee1775">More...</a><br /></td></tr>
<tr class="separator:ae9f806005e684e4cbd25d76849ee1775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b885afb337e155a5f9e5257081de8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a43b885afb337e155a5f9e5257081de8b">isVPKUDUMShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a43b885afb337e155a5f9e5257081de8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction.  <a href="#a43b885afb337e155a5f9e5257081de8b">More...</a><br /></td></tr>
<tr class="separator:a43b885afb337e155a5f9e5257081de8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab27448838ea5635fa836a68c3aa97b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ab27448838ea5635fa836a68c3aa97b29">isVMRGLShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:ab27448838ea5635fa836a68c3aa97b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes).  <a href="#ab27448838ea5635fa836a68c3aa97b29">More...</a><br /></td></tr>
<tr class="separator:ab27448838ea5635fa836a68c3aa97b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a3f48ceee4d4e7b13efb21c415b8fc330">isVMRGHShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> UnitSize, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes).  <a href="#a3f48ceee4d4e7b13efb21c415b8fc330">More...</a><br /></td></tr>
<tr class="separator:a3f48ceee4d4e7b13efb21c415b8fc330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abe83e8c9d9553cfc708a024c204807"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a5abe83e8c9d9553cfc708a024c204807">isVMRGEOShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classbool.html">bool</a> CheckEven, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a5abe83e8c9d9553cfc708a024c204807"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction  <a href="#a5abe83e8c9d9553cfc708a024c204807">More...</a><br /></td></tr>
<tr class="separator:a5abe83e8c9d9553cfc708a024c204807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96447619c3b90a88e75aed44d332114c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a96447619c3b90a88e75aed44d332114c">isXXSLDWIShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShiftElts, <a class="el" href="classbool.html">bool</a> &amp;Swap, <a class="el" href="classbool.html">bool</a> IsLE)</td></tr>
<tr class="memdesc:a96447619c3b90a88e75aed44d332114c"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction.  <a href="#a96447619c3b90a88e75aed44d332114c">More...</a><br /></td></tr>
<tr class="separator:a96447619c3b90a88e75aed44d332114c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc23d2b734425aad94289c4dc5df21f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a8bc23d2b734425aad94289c4dc5df21f">isXXBRHShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a8bc23d2b734425aad94289c4dc5df21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction.  <a href="#a8bc23d2b734425aad94289c4dc5df21f">More...</a><br /></td></tr>
<tr class="separator:a8bc23d2b734425aad94289c4dc5df21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c93b88a2a89e226d5312299a4e1790"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a88c93b88a2a89e226d5312299a4e1790">isXXBRWShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a88c93b88a2a89e226d5312299a4e1790"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction.  <a href="#a88c93b88a2a89e226d5312299a4e1790">More...</a><br /></td></tr>
<tr class="separator:a88c93b88a2a89e226d5312299a4e1790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a25cc9341eead72b29eb9646e631244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2a25cc9341eead72b29eb9646e631244">isXXBRDShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2a25cc9341eead72b29eb9646e631244"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction.  <a href="#a2a25cc9341eead72b29eb9646e631244">More...</a><br /></td></tr>
<tr class="separator:a2a25cc9341eead72b29eb9646e631244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e40fdad18c650272628e91ecadce173"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a6e40fdad18c650272628e91ecadce173">isXXBRQShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a6e40fdad18c650272628e91ecadce173"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction.  <a href="#a6e40fdad18c650272628e91ecadce173">More...</a><br /></td></tr>
<tr class="separator:a6e40fdad18c650272628e91ecadce173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bbd98a4e85245f40c2ef2ea6f14e7c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a8bbd98a4e85245f40c2ef2ea6f14e7c6">isXXPERMDIShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShiftElts, <a class="el" href="classbool.html">bool</a> &amp;Swap, <a class="el" href="classbool.html">bool</a> IsLE)</td></tr>
<tr class="memdesc:a8bbd98a4e85245f40c2ef2ea6f14e7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction.  <a href="#a8bbd98a4e85245f40c2ef2ea6f14e7c6">More...</a><br /></td></tr>
<tr class="separator:a8bbd98a4e85245f40c2ef2ea6f14e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45ea0323da7012ed4e0f58aef3619bb"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#aa45ea0323da7012ed4e0f58aef3619bb">isVSLDOIShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ShuffleKind, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:aa45ea0323da7012ed4e0f58aef3619bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1.  <a href="#aa45ea0323da7012ed4e0f58aef3619bb">More...</a><br /></td></tr>
<tr class="separator:aa45ea0323da7012ed4e0f58aef3619bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf912033ee385662cb4e40bd06206b67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#adf912033ee385662cb4e40bd06206b67">isSplatShuffleMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize)</td></tr>
<tr class="memdesc:adf912033ee385662cb4e40bd06206b67"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW.  <a href="#adf912033ee385662cb4e40bd06206b67">More...</a><br /></td></tr>
<tr class="separator:adf912033ee385662cb4e40bd06206b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2d86096213925077b7a8b248745e34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#acb2d86096213925077b7a8b248745e34">isXXINSERTWMask</a> (<a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;ShiftElts, <a class="el" href="classunsigned.html">unsigned</a> &amp;InsertAtByte, <a class="el" href="classbool.html">bool</a> &amp;Swap, <a class="el" href="classbool.html">bool</a> IsLE)</td></tr>
<tr class="memdesc:acb2d86096213925077b7a8b248745e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0.  <a href="#acb2d86096213925077b7a8b248745e34">More...</a><br /></td></tr>
<tr class="separator:acb2d86096213925077b7a8b248745e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d85169d871f169e06ab00673048741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a93d85169d871f169e06ab00673048741">getSplatIdxForPPCMnemonics</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> EltSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a93d85169d871f169e06ab00673048741"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register).  <a href="#a93d85169d871f169e06ab00673048741">More...</a><br /></td></tr>
<tr class="separator:a93d85169d871f169e06ab00673048741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a14301103c8d97e52ed0ca117ea6b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1a14301103c8d97e52ed0ca117ea6b65">get_VSPLTI_elt</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classunsigned.html">unsigned</a> ByteSize, <a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)</td></tr>
<tr class="memdesc:a1a14301103c8d97e52ed0ca117ea6b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted.  <a href="#a1a14301103c8d97e52ed0ca117ea6b65">More...</a><br /></td></tr>
<tr class="separator:a1a14301103c8d97e52ed0ca117ea6b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b63a1d90b1ae4268d6cf7655c98c75"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#ab4b63a1d90b1ae4268d6cf7655c98c75">isQVALIGNIShuffleMask</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:ab4b63a1d90b1ae4268d6cf7655c98c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1.  <a href="#ab4b63a1d90b1ae4268d6cf7655c98c75">More...</a><br /></td></tr>
<tr class="separator:ab4b63a1d90b1ae4268d6cf7655c98c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd7fb94f62f409bc4faf2a20e0904eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a2cd7fb94f62f409bc4faf2a20e0904eb">createFastISel</a> (<a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;FuncInfo, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *LibInfo)</td></tr>
<tr class="separator:a2cd7fb94f62f409bc4faf2a20e0904eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1545caeeda8de7bd87be034c59b2b9fe"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPC.html#a1545caeeda8de7bd87be034c59b2b9fe">getAltVSXFMAOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a1545caeeda8de7bd87be034c59b2b9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Define some predicates that are used for node matching. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a0e285e6b57446c2e6915107fe598883a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e285e6b57446c2e6915107fe598883a">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aabf20d995fb8903fac5baf09797e6ed80"></a>DIR_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aaba3e2f71e6bcfa95d8ef5836ba47f02f"></a>DIR_32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa7b91cd4044a62473da3166dd0d2b2ddc"></a>DIR_440&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aafdebe93c0e18a5453835f8df1c13e5e4"></a>DIR_601&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa62ee0718349ae36cd1a8ed500abcd878"></a>DIR_602&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa3962994d8e938b9593218caf575ef6bd"></a>DIR_603&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa6cdba3048334fa40e8f46956ffeab0c3"></a>DIR_7400&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aaa77883b2e65039199cd95b624cab29b2"></a>DIR_750&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa56adb1ba4082b00854c8401847ade1a9"></a>DIR_970&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aab81d0aba13bef5a963bb14709390283e"></a>DIR_A2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aaa3892c789487c6e4d64043ae996717ee"></a>DIR_E500&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa00d4f7d7f8d110db90749f417fceff3a"></a>DIR_E500mc&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aac4e6bb06de05f2620850b3fc53a0433e"></a>DIR_E5500&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa80679195ad86168a8664a9ee102ce948"></a>DIR_PWR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa1a9618f9addb07ce52555fa524ccf39d"></a>DIR_PWR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa690b5c342106c270b005123adec2d7e6"></a>DIR_PWR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa40aa4eed5523516b6f4be5d29307b5cc"></a>DIR_PWR5X&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aaa2b626cb4809ee8a3b3da9d475eabe05"></a>DIR_PWR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa664d0abca2c75f8a6f8ce2dcc21cd676"></a>DIR_PWR6X&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa0c8a5dd168df904e8c29520a47502a61"></a>DIR_PWR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aaa3de856d909c5b0166919bf6e4bd1a3d"></a>DIR_PWR8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa0a03bfd83c00f4d1edab975b7bfe7f36"></a>DIR_PWR9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aac1fc2f6d654da4e5a6a601e19d423846"></a>DIR_PWR_FUTURE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0e285e6b57446c2e6915107fe598883aa00917bbd257bd4ee796f398e9c563a11"></a>DIR_64&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCSubtarget_8h_source.html#l00037">37</a> of file <a class="el" href="PPCSubtarget_8h_source.html">PPCSubtarget.h</a>.</p>

</div>
</div>
<a id="a8144d2e1978b3e3a226233c0b93b92f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8144d2e1978b3e3a226233c0b93b92f4">&#9670;&nbsp;</a></span>BranchHintBit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a8144d2e1978b3e3a226233c0b93b92f4">llvm::PPC::BranchHintBit</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4ac7dfdcda0d275c86f35bf9ad77cd8cb0"></a>BR_NO_HINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4a23b3b31d33f39cc6e7ed25eb61fe1991"></a>BR_NONTAKEN_HINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4af4e0cd42db406ff2bf838a277e07dcf7"></a>BR_TAKEN_HINT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a8144d2e1978b3e3a226233c0b93b92f4a5df95ff204e7992373cbe6b8ab6b1e79"></a>BR_HINT_MASK&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00062">62</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

</div>
</div>
<a id="aa53de88164b98be6cd073da9543c0450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53de88164b98be6cd073da9543c0450">&#9670;&nbsp;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#aa53de88164b98be6cd073da9543c0450">llvm::PPC::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a058440145aa9ecc1725824fc1a47d50d"></a>fixup_ppc_br24&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a7c601a9dd02f749390ca0dc194c22e0f"></a>fixup_ppc_brcond14&#160;</td><td class="fielddoc"><p>14-bit PC relative relocation for conditional branches. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450aeb0a8f988a6ad575c39e57767994fae9"></a>fixup_ppc_br24abs&#160;</td><td class="fielddoc"><p>24-bit absolute relocation for direct branches like 'ba' and 'bla'. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a2379567960e1dddd9bde02874a1d9fda"></a>fixup_ppc_brcond14abs&#160;</td><td class="fielddoc"><p>14-bit absolute relocation for conditional branches. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a2cd2bd91cc9938c81599c5e8828addcd"></a>fixup_ppc_half16&#160;</td><td class="fielddoc"><p>A 16-bit fixup corresponding to lo16(_foo) or ha16(_foo) for instrs like 'li' or 'addis'. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450aa91622fd93be671ff6340f4a1716fc57"></a>fixup_ppc_half16ds&#160;</td><td class="fielddoc"><p>A 14-bit fixup corresponding to lo16(_foo) with implied 2 zero bits for instrs like 'std'. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450ab8c5d5569d95351dc5441109ca5318d2"></a>fixup_ppc_nofixup&#160;</td><td class="fielddoc"><p>Not a true fixup, but ties a symbol to a call to __tls_get_addr for the TLS general and local dynamic models, or inserts the thread-pointer register number. </p>
</td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a5f97639e0fabfe42c2730f1283a90f3e"></a>LastTargetFixupKind&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa53de88164b98be6cd073da9543c0450a5b0265633bc8d4897bf5d6a8339c7b26"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCFixupKinds_8h_source.html#l00018">18</a> of file <a class="el" href="PPCFixupKinds_8h_source.html">PPCFixupKinds.h</a>.</p>

</div>
</div>
<a id="a14028f7fe73a11dabc6583510cc0a355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14028f7fe73a11dabc6583510cc0a355">&#9670;&nbsp;</a></span>Predicate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classPredicate.html">Predicate</a> - These are "(BI &lt;&lt; 5) | BO" for various predicates. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a46cd6e935d7b9cc679d9cb0cf025ae91"></a>PRED_LT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ac89b6a30c033abb18a7e81f48b0e3593"></a>PRED_LE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a34be5288a1bb24e5120358395f7f0dc3"></a>PRED_EQ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a44abec85091b571da2189ac4bd139095"></a>PRED_GE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a8cd4d49277068c1eab8d4d7c4835b817"></a>PRED_GT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ad9add708b3d9680d64242cf06f448462"></a>PRED_NE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a89f893823745c8d91bb4d7d83e247cb6"></a>PRED_UN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a94061699653bc6df4c3809c7a4d44ac9"></a>PRED_NU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a33e681071c4ec83f4c4cc4855fc1ed1e"></a>PRED_LT_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aa55740b85ae5278b5e206d20eeef303a"></a>PRED_LE_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ada22e0b2b224aa2dc5e2266546424f39"></a>PRED_EQ_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aa0cb1db9aa5842fc89b7590d4a78d22a"></a>PRED_GE_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ab4bb503de9d2ddcb886c924fbcdc9042"></a>PRED_GT_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aaefab7058909f2616746f6d8244a118e"></a>PRED_NE_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a76dfc226a98ea8caf3c545fa54889b19"></a>PRED_UN_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ac95bcf15367e2c983dc09a5f6dba10f9"></a>PRED_NU_MINUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a5f3291fa021498b6f788f19bf4880b39"></a>PRED_LT_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a46b241a630995742d2839a44af358923"></a>PRED_LE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355ae9f2ac70e132d4184268f6ae4d0ffcf6"></a>PRED_EQ_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a2b0d1201213c898ccbbc475b86c296aa"></a>PRED_GE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a8a796e02eaa344b39a352e03938f0680"></a>PRED_GT_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a7141f86ec6aca10eb4cf8329a20149dc"></a>PRED_NE_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a7023259b1bc446d1de0f1565deb639c0"></a>PRED_UN_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a9867ee23974bb896c049dc26a8b436b2"></a>PRED_NU_PLUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355adb5e703d16f88714345db07c7853a84a"></a>PRED_SPE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355a3382a0bee0f471ebce5e57f6cbdc91d6"></a>PRED_BIT_SET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a14028f7fe73a11dabc6583510cc0a355aa3aa5d66d33f7c07c2932141ad4c4b67"></a>PRED_BIT_UNSET&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00026">26</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a2cd7fb94f62f409bc4faf2a20e0904eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd7fb94f62f409bc4faf2a20e0904eb">&#9670;&nbsp;</a></span>createFastISel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1FastISel.html">FastISel</a> * llvm::PPC::createFastISel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>FuncInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *&#160;</td>
          <td class="paramname"><em>LibInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="PPCFastISel_8cpp_source.html#l02462">2462</a> of file <a class="el" href="PPCFastISel_8cpp_source.html">PPCFastISel.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00329">llvm::PPCSubtarget::is64BitELFABI()</a>, and <a class="el" href="FunctionLoweringInfo_8h_source.html#l00056">llvm::FunctionLoweringInfo::MF</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l15340">llvm::PPCTargetLowering::createFastISel()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00939">llvm::PPCTargetLowering::functionArgumentNeedsConsecutiveRegisters()</a>, and <a class="el" href="PPCISelLowering_8h_source.html#l00873">llvm::PPCTargetLowering::isDesirableToTransformToIntegerOp()</a>.</p>

</div>
</div>
<a id="a1a14301103c8d97e52ed0ca117ea6b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a14301103c8d97e52ed0ca117ea6b65">&#9670;&nbsp;</a></span>get_VSPLTI_elt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SDValue.html">SDValue</a> llvm::PPC::get_VSPLTI_elt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ByteSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>get_VSPLTI_elt - If this is a build_vector of constants which can be formed by using a vspltis[bhw] instruction of the specified element size, return the constant being splatted. </p>
<p>The ByteSize field indicates the number of bytes of each element [124] -&gt; [bhw]. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02146">2146</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineValueType_8h_source.html#l00051">llvm::MVT::f32</a>, <a class="el" href="MathExtras_8h_source.html#l00652">llvm::FloatToBits()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00138">llvm::SDValue::getNode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00925">llvm::SDNode::getNumOperands()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00604">llvm::SelectionDAG::getTargetConstant()</a>, <a class="el" href="MachineValueType_8h_source.html#l00043">llvm::MVT::i32</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08821">llvm::isAllOnesConstant()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l08811">llvm::isNullConstant()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l00229">isSplat()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="MathExtras_8h_source.html#l00750">llvm::SignExtend32()</a>.</p>

</div>
</div>
<a id="a1545caeeda8de7bd87be034c59b2b9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1545caeeda8de7bd87be034c59b2b9fe">&#9670;&nbsp;</a></span>getAltVSXFMAOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::getAltVSXFMAOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00452">llvm::PPCInstrInfo::findCommutedOpIndices()</a>.</p>

</div>
</div>
<a id="a2108c96efd9d9e1b89dd25b89a23ed1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2108c96efd9d9e1b89dd25b89a23ed1a">&#9670;&nbsp;</a></span>getNonRecordFormOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::getNonRecordFormOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a40c2294c9ecba721df7f29aaf05157d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c2294c9ecba721df7f29aaf05157d8">&#9670;&nbsp;</a></span>getPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> llvm::PPC::getPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Condition</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Hint</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return predicate consisting of specified condition and hint bits. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00087">87</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

<p class="reference">References <a class="el" href="PPCPredicates_8h_source.html#l00066">BR_HINT_MASK</a>.</p>

<p class="reference">Referenced by <a class="el" href="InstCombineVectorOps_8cpp_source.html#l01213">buildNew()</a>, <a class="el" href="Instructions_8cpp_source.html#l04125">llvm::ICmpInst::cloneImpl()</a>, <a class="el" href="Instructions_8cpp_source.html#l04121">llvm::FCmpInst::cloneImpl()</a>, <a class="el" href="FunctionComparator_8cpp_source.html#l00494">llvm::FunctionComparator::cmpOperations()</a>, <a class="el" href="BitcodeWriter_8cpp_source.html#l02261">emitSignedInt64()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l02343">llvm::slpvectorizer::BoUpSLP::eraseInstructions()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00153">llvm::IRTranslator::getAnalysisUsage()</a>, <a class="el" href="Constants_8cpp_source.html#l03053">llvm::ConstantExpr::getAsInstruction()</a>, <a class="el" href="SystemZTargetTransformInfo_8cpp_source.html#l00807">llvm::SystemZTTIImpl::getCmpSelInstrCost()</a>, <a class="el" href="InstrTypes_8h_source.html#l00862">llvm::CmpInst::getFlippedStrictnessPredicate()</a>, <a class="el" href="InstrTypes_8h_source.html#l00831">llvm::CmpInst::getInversePredicate()</a>, <a class="el" href="InstrTypes_8h_source.html#l00873">llvm::CmpInst::getNonStrictPredicate()</a>, <a class="el" href="Constants_8h_source.html#l01210">llvm::ConstantExpr::getOpcode()</a>, <a class="el" href="InstrTypes_8h_source.html#l00921">llvm::CmpInst::getSignedPredicate()</a>, <a class="el" href="Instructions_8h_source.html#l01225">llvm::ICmpInst::getSignedPredicate()</a>, <a class="el" href="Verifier_8cpp_source.html#l04747">getSubprogram()</a>, <a class="el" href="InstrTypes_8h_source.html#l00847">llvm::CmpInst::getSwappedPredicate()</a>, <a class="el" href="Instructions_8h_source.html#l01237">llvm::ICmpInst::getUnsignedPredicate()</a>, <a class="el" href="Constants_8cpp_source.html#l01288">llvm::ConstantExpr::getWithOperands()</a>, <a class="el" href="IR_2Instruction_8cpp_source.html#l00380">haveSameSpecialState()</a>, <a class="el" href="SLPVectorizer_8cpp_source.html#l04034">inversePermutation()</a>, <a class="el" href="Instructions_8h_source.html#l01369">llvm::FCmpInst::isCommutative()</a>, <a class="el" href="Instructions_8h_source.html#l01253">llvm::ICmpInst::isEquality()</a>, <a class="el" href="Instructions_8h_source.html#l01365">llvm::FCmpInst::isEquality()</a>, <a class="el" href="InstrTypes_8h_source.html#l00933">llvm::CmpInst::isFalseWhenEqual()</a>, <a class="el" href="InstrTypes_8h_source.html#l00824">llvm::CmpInst::isFPPredicate()</a>, <a class="el" href="InstrTypes_8h_source.html#l00825">llvm::CmpInst::isIntPredicate()</a>, <a class="el" href="InstrTypes_8h_source.html#l00902">llvm::CmpInst::isSigned()</a>, <a class="el" href="InstrTypes_8h_source.html#l00927">llvm::CmpInst::isTrueWhenEqual()</a>, <a class="el" href="InstrTypes_8h_source.html#l00908">llvm::CmpInst::isUnsigned()</a>, <a class="el" href="Float2Int_8cpp_source.html#l00112">mapBinOpcode()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="InstructionSimplify_8cpp_source.html#l05338">llvm::SimplifyInstruction()</a>.</p>

</div>
</div>
<a id="a2624042e885fc1d665e8fc01a0ab390b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2624042e885fc1d665e8fc01a0ab390b">&#9670;&nbsp;</a></span>getPredicateCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getPredicateCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the condition without hint bits. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00077">77</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

<p class="reference">References <a class="el" href="PPCPredicates_8h_source.html#l00066">BR_HINT_MASK</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a5f7348f565ebb68dc08979b2808300c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7348f565ebb68dc08979b2808300c5">&#9670;&nbsp;</a></span>getPredicateHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getPredicateHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the hint bits of the predicate. </p>

<p class="definition">Definition at line <a class="el" href="PPCPredicates_8h_source.html#l00082">82</a> of file <a class="el" href="PPCPredicates_8h_source.html">PPCPredicates.h</a>.</p>

<p class="reference">References <a class="el" href="PPCPredicates_8h_source.html#l00066">BR_HINT_MASK</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="a93d85169d871f169e06ab00673048741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d85169d871f169e06ab00673048741">&#9670;&nbsp;</a></span>getSplatIdxForPPCMnemonics()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::PPC::getSplatIdxForPPCMnemonics </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getSplatIdxForPPCMnemonics - Return the splat index as a value that is appropriate for <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching. ">PPC</a> mnemonics (which have a big endian bias - namely elements are counted from the left of the vector register). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02132">2132</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01834">isSplatShuffleMask()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a12c2165ec169065a665bc3a9fcacea89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c2165ec169065a665bc3a9fcacea89">&#9670;&nbsp;</a></span>getSwappedPredicate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> llvm::PPC::getSwappedPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assume the condition register is set by MI(a,b), return the predicate if we modify the instructions such that condition register is set by MI(b,a). </p>

<p class="reference">Referenced by <a class="el" href="InstrTypes_8h_source.html#l00847">llvm::CmpInst::getSwappedPredicate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="Instructions_8h_source.html#l01278">llvm::ICmpInst::swapOperands()</a>, and <a class="el" href="Instructions_8h_source.html#l01386">llvm::FCmpInst::swapOperands()</a>.</p>

</div>
</div>
<a id="a975319b2f772b89387ffea1b1ba1f049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975319b2f772b89387ffea1b1ba1f049">&#9670;&nbsp;</a></span>InvertPredicate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> llvm::PPC::InvertPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invert the specified predicate. != -&gt; ==, &lt; -&gt; &gt;=. </p>

<p class="reference">Referenced by <a class="el" href="PPCFastISel_8cpp_source.html#l00205">getComparePred()</a>, and <a class="el" href="PPCBranchSelector_8cpp_source.html#l00106">GetInitialOffset()</a>.</p>

</div>
</div>
<a id="ab4b63a1d90b1ae4268d6cf7655c98c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b63a1d90b1ae4268d6cf7655c98c75">&#9670;&nbsp;</a></span>isQVALIGNIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::isQVALIGNIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1. </p>
<p>isQVALIGNIShuffleMask - If this is a qvaligni shuffle mask, return the shift amount, otherwise return -1.</p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02248">2248</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01500">isConstantOrUndef()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MachineValueType_8h_source.html#l00128">llvm::MVT::v4f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00141">llvm::MVT::v4f64</a>, and <a class="el" href="MachineValueType_8h_source.html#l00062">llvm::MVT::v4i1</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="adf912033ee385662cb4e40bd06206b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf912033ee385662cb4e40bd06206b67">&#9670;&nbsp;</a></span>isSplatShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isSplatShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>EltSize</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to VSPLTB/VSPLTH/VSPLTW. </p>
<p>isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand specifies a splat of a single element that is suitable for input to one of the splat operations (VSPLTB/VSPLTH/VSPLTW/XXSPLTW/LXVDSX/etc.).</p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01834">1834</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="MathExtras_8h_source.html#l00465">llvm::isPowerOf2_32()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l02132">getSplatIdxForPPCMnemonics()</a>.</p>

</div>
</div>
<a id="a5abe83e8c9d9553cfc708a024c204807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abe83e8c9d9553cfc708a024c204807">&#9670;&nbsp;</a></span>isVMRGEOShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGEOShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CheckEven</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVMRGEOShuffleMask - Return true if this is a shuffle mask suitable for a VMRGEW or VMRGOW instruction </p>
<p>Determine if the specified shuffle mask is suitable for the vmrgew or vmrgow instructions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">N</td><td>The shuffle vector SD <a class="el" href="classNode.html">Node</a> to analyze </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">CheckEven</td><td><a class="el" href="namespacellvm_1_1Check.html">Check</a> for an even merge (true) or an odd merge (false) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ShuffleKind</td><td>Identify the type of merge:<ul>
<li>0 = big-endian merge with two different inputs;</li>
<li>1 = either-endian merge with two identical inputs;</li>
<li>2 = little-endian merge with two different inputs (inputs are swapped for little-endian merges). </li>
</ul>
</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">DAG</td><td>The current <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true iff this shuffle mask </dd></dl>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01761">1761</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01622">isVMerge()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a3f48ceee4d4e7b13efb21c415b8fc330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f48ceee4d4e7b13efb21c415b8fc330">&#9670;&nbsp;</a></span>isVMRGHShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGHShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VRGH* instruction with the specified unit size (1,2 or 4 bytes). </p>
<p>isVMRGHShuffleMask - Return true if this is a shuffle mask suitable for a VMRGH* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01671">1671</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01622">isVMerge()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="ab27448838ea5635fa836a68c3aa97b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab27448838ea5635fa836a68c3aa97b29">&#9670;&nbsp;</a></span>isVMRGLShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVMRGLShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UnitSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VRGL* instruction with the specified unit size (1,2 or 4 bytes). </p>
<p>isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for a VMRGL* instruction with the specified unit size (1,2 or 4 bytes).</p>
<p>The ShuffleKind distinguishes between big-endian merges with two different inputs (0), either-endian merges with two identical inputs (1), and little-endian merges with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01646">1646</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>, and <a class="el" href="PPCISelLowering_8cpp_source.html#l01622">isVMerge()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a43b885afb337e155a5f9e5257081de8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b885afb337e155a5f9e5257081de8b">&#9670;&nbsp;</a></span>isVPKUDUMShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUDUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction. </p>
<p>isVPKUDUMShuffleMask - Return true if this is the shuffle mask for a VPKUDUM instruction, AND the VPKUDUM instruction exists for the current subtarget.</p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01578">1578</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00425">llvm::SelectionDAG::getSubtarget()</a>, <a class="el" href="PPCSubtarget_8h_source.html#l00259">llvm::PPCSubtarget::hasP8Vector()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01500">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="aee91c58b3a130d49788e05c85b12dce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee91c58b3a130d49788e05c85b12dce4">&#9670;&nbsp;</a></span>isVPKUHUMShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUHUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVPKUHUMShuffleMask - Return true if this is the shuffle mask for a VPKUHUM instruction. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01510">1510</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01500">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="ae9f806005e684e4cbd25d76849ee1775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9f806005e684e4cbd25d76849ee1775">&#9670;&nbsp;</a></span>isVPKUWUMShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isVPKUWUMShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVPKUWUMShuffleMask - Return true if this is the shuffle mask for a VPKUWUM instruction. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01541">1541</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01500">isConstantOrUndef()</a>, and <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="aa45ea0323da7012ed4e0f58aef3619bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45ea0323da7012ed4e0f58aef3619bb">&#9670;&nbsp;</a></span>isVSLDOIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::PPC::isVSLDOIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ShuffleKind</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isVSLDOIShuffleMask - If this is a vsldoi shuffle mask, return the shift amount, otherwise return -1. </p>
<p>The ShuffleKind distinguishes between big-endian operations with two different inputs (0), either-endian operations with two identical inputs (1), and little-endian operations with two different inputs (2). For the latter, the input operands are swapped (see PPCInstrAltivec.td). </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01790">1790</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAG_8h_source.html#l00423">llvm::SelectionDAG::getDataLayout()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01500">isConstantOrUndef()</a>, <a class="el" href="DataLayout_8h_source.html#l00232">llvm::DataLayout::isLittleEndian()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a2a25cc9341eead72b29eb9646e631244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a25cc9341eead72b29eb9646e631244">&#9670;&nbsp;</a></span>isXXBRDShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRDShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRDShuffleMask - Return true if this is a shuffle mask suitable for a XXBRD instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02060">2060</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02039">isXXBRShuffleMaskHelper()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a8bc23d2b734425aad94289c4dc5df21f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc23d2b734425aad94289c4dc5df21f">&#9670;&nbsp;</a></span>isXXBRHShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRHShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRHShuffleMask - Return true if this is a shuffle mask suitable for a XXBRH instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02052">2052</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02039">isXXBRShuffleMaskHelper()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a6e40fdad18c650272628e91ecadce173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e40fdad18c650272628e91ecadce173">&#9670;&nbsp;</a></span>isXXBRQShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRQShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRQShuffleMask - Return true if this is a shuffle mask suitable for a XXBRQ instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02064">2064</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02039">isXXBRShuffleMaskHelper()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a88c93b88a2a89e226d5312299a4e1790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c93b88a2a89e226d5312299a4e1790">&#9670;&nbsp;</a></span>isXXBRWShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXBRWShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXBRWShuffleMask - Return true if this is a shuffle mask suitable for a XXBRW instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02056">2056</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCISelLowering_8cpp_source.html#l02039">isXXBRShuffleMaskHelper()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="acb2d86096213925077b7a8b248745e34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2d86096213925077b7a8b248745e34">&#9670;&nbsp;</a></span>isXXINSERTWMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXINSERTWMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertAtByte</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Swap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLE</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXINSERTWMask - Return true if this VECTOR_SHUFFLE can be handled by the XXINSERTW instruction introduced in ISA 3.0. </p>
<p>This is essentially any shuffle of v4f32/v4i32 vectors that just inserts one element from one vector into the other. This function will also set a couple of output parameters for how much the source vector needs to be shifted and what byte number needs to be specified for the instruction to put the element in the desired location of the target vector. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01902">1902</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01875">isNByteElemShuffleMask()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a8bbd98a4e85245f40c2ef2ea6f14e7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bbd98a4e85245f40c2ef2ea6f14e7c6">&#9670;&nbsp;</a></span>isXXPERMDIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXPERMDIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Swap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLE</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXPERMDIShuffleMask - Return true if this is a shuffle mask suitable for a XXPERMDI instruction. </p>
<p>Can node <code>N</code> be lowered to an XXPERMDI instruction? If so, set <code>Swap</code> if the inputs to the instruction should be swapped and set <code>DM</code> to the value for the immediate.</p>
<p>Specifically, set <code>Swap</code> to true only if <code>N</code> can be lowered to XXPERMDI AND element 0 of the result comes from the first input (LE) or second input (BE). Set <code>DM</code> to the calculated result (0-3) only if <code>N</code> can be lowered. </p><dl class="section return"><dt>Returns</dt><dd>true iff the given mask of shuffle node <code>N</code> is a XXPERMDI shuffle mask. </dd></dl>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l02076">2076</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01875">isNByteElemShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
<a id="a96447619c3b90a88e75aed44d332114c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96447619c3b90a88e75aed44d332114c">&#9670;&nbsp;</a></span>isXXSLDWIShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::PPC::isXXSLDWIShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ShuffleVectorSDNode.html">ShuffleVectorSDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ShiftElts</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Swap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsLE</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isXXSLDWIShuffleMask - Return true if this is a shuffle mask suitable for a XXSLDWI instruction. </p>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8cpp_source.html#l01977">1977</a> of file <a class="el" href="PPCISelLowering_8cpp_source.html">PPCISelLowering.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01523">llvm::ShuffleVectorSDNode::getMaskElt()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01001">llvm::SDNode::getValueType()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l01875">isNByteElemShuffleMask()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l01189">llvm::SDValue::isUndef()</a>, and <a class="el" href="MachineValueType_8h_source.html#l00076">llvm::MVT::v16i8</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCISelLowering_8cpp_source.html#l08908">GeneratePerfectShuffle()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:23:54 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
