
*** Running vivado
    with args -log row_addressing.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source row_addressing.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source row_addressing.tcl -notrace
Command: synth_design -top row_addressing -part xc7a75tlfgg484-2L
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifoHK_pipeout/fifoHK_pipeout.xci
C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifo_pipeout/fifo_pipeout.xci
C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifo_pipein/fifo_pipein.xci

INFO: [IP_Flow 19-2162] IP 'fifoHK_pipeout' is locked:
* Current project part 'xc7a75tlfgg484-2L' and the part 'xc7a75tfgg484-1' used to customize the IP 'fifoHK_pipeout' do not match.
INFO: [IP_Flow 19-2162] IP 'fifo_pipeout' is locked:
* Current project part 'xc7a75tlfgg484-2L' and the part 'xc7a75tfgg484-1' used to customize the IP 'fifo_pipeout' do not match.
INFO: [IP_Flow 19-2162] IP 'fifo_pipein' is locked:
* Current project part 'xc7a75tlfgg484-2L' and the part 'xc7a75tfgg484-1' used to customize the IP 'fifo_pipein' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75tl'
INFO: [Device 21-403] Loading part xc7a75tlfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3416
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module xpm_cdc_async_rst [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okCoreHarness.v:15361]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1129.719 ; gain = 19.934
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'row_addressing' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:140]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:412]
INFO: [Synth 8-3491] module 'div_freq2' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/div_freq2.vhd:51' bound to instance 'uclk' of component 'div_freq2' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:745]
INFO: [Synth 8-638] synthesizing module 'div_freq2' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/div_freq2.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'div_freq2' (1#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/div_freq2.vhd:57]
INFO: [Synth 8-3491] module 'div_freq' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/div_freq.vhd:51' bound to instance 'uclk_en' of component 'div_freq' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:751]
INFO: [Synth 8-638] synthesizing module 'div_freq' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/div_freq.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'div_freq' (2#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/div_freq.vhd:58]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu0' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:758]
INFO: [Synth 8-638] synthesizing module 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:63]
INFO: [Synth 8-3491] module 'read_5MHz' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/read_5MHz.vhd:51' bound to instance 'uu0' of component 'read_5MHz' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:127]
INFO: [Synth 8-638] synthesizing module 'read_5MHz' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/read_5MHz.vhd:60]
WARNING: [Synth 8-614] signal 'i_cmd' is read in the process but is not in the sensitivity list [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/read_5MHz.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'read_5MHz' (3#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/read_5MHz.vhd:60]
INFO: [Synth 8-3491] module 'shift_register_15b' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/shift_register_15b.vhd:52' bound to instance 'uu1' of component 'shift_register_15b' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:136]
INFO: [Synth 8-638] synthesizing module 'shift_register_15b' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/shift_register_15b.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'shift_register_15b' (4#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/shift_register_15b.vhd:59]
INFO: [Synth 8-3491] module 'mux_overlap_neg' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_neg.vhd:52' bound to instance 'uu2' of component 'mux_overlap_neg' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:143]
INFO: [Synth 8-638] synthesizing module 'mux_overlap_neg' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_neg.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'mux_overlap_neg' (5#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_neg.vhd:60]
INFO: [Synth 8-3491] module 'mux_overlap_pos' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_pos.vhd:52' bound to instance 'uu3' of component 'mux_overlap_pos' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mux_overlap_pos' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_pos.vhd:60]
INFO: [Synth 8-226] default block is never used [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_pos.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux_overlap_pos' (6#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap_pos.vhd:60]
INFO: [Synth 8-3491] module 'mux_overlap' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap.vhd:52' bound to instance 'uu4' of component 'mux_overlap' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mux_overlap' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap.vhd:61]
INFO: [Synth 8-226] default block is never used [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux_overlap' (7#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/mux_overlap.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'sequence_treatment' (8#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:63]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu1' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:771]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu2' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:784]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu3' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:797]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu4' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:810]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu5' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:823]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu6' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:836]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu7' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:849]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu8' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:862]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu9' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:875]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu10' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:888]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu11' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:901]
INFO: [Synth 8-3491] module 'sequence_treatment' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/sequence_treatment.vhd:51' bound to instance 'uu12' of component 'sequence_treatment' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:914]
INFO: [Synth 8-3491] module 'fifo_pipein' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifo_pipein_stub.v:6' bound to instance 'PipeIn_FIFO' of component 'fifo_pipein' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:933]
INFO: [Synth 8-6157] synthesizing module 'fifo_pipein' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifo_pipein_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_pipein' (9#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifo_pipein_stub.v:6]
INFO: [Synth 8-3491] module 'fifo_pipeout' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifo_pipeout_stub.v:6' bound to instance 'PipeOut_FIFO' of component 'fifo_pipeout' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:947]
INFO: [Synth 8-6157] synthesizing module 'fifo_pipeout' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifo_pipeout_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_pipeout' (10#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifo_pipeout_stub.v:6]
INFO: [Synth 8-3491] module 'fifoHK_pipeout' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifoHK_pipeout_stub.v:6' bound to instance 'HK_PipeOut_fifo' of component 'fifoHK_pipeout' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:961]
INFO: [Synth 8-6157] synthesizing module 'fifoHK_pipeout' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifoHK_pipeout_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifoHK_pipeout' (11#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/.Xil/Vivado-3440-DESKTOP-426O9R1/realtime/fifoHK_pipeout_stub.v:6]
INFO: [Synth 8-3491] module 'okHost' declared at 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:14' bound to instance 'okHI' of component 'okHost' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:975]
INFO: [Synth 8-638] synthesizing module 'okHost' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:28]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'hi_clk_bufg' to cell 'IBUFG' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:75]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 9.920000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 54.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm0' to cell 'MMCME2_BASE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:77]
INFO: [Synth 8-113] binding component instance 'mmcm0_bufg' to cell 'BUFG' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:97]
INFO: [Synth 8-113] binding component instance 'mmcm0fb_bufg' to cell 'BUFG' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:98]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (12#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regout0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:112]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regvalid' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724' bound to instance 'regin0' of component 'FDRE' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:109]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'iobf0' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:106]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'tbuf' to cell 'IOBUF' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:119]
INFO: [Synth 8-6157] synthesizing module 'GND' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14703]
INFO: [Synth 8-6155] done synthesizing module 'GND' (13#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14703]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (14#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:81725]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (15#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6' (16#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized0' (16#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (17#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized1' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized0' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized1' (18#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (19#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (19#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized2' (19#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized3' (19#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (20#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13860]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (21#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13860]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1487]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized2' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized0' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT2__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6155] done synthesizing module 'LUT2__parameterized1' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39171]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39209]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized3' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized3' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized4' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT1__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1__parameterized0' (22#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (23#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (24#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized0' (25#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized4' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized4' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized5' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized6' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39251]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized7' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized8' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized9' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized10' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized11' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized5' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized5' (26#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:11984]
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (29#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:11984]
INFO: [Synth 8-6157] synthesizing module 'FDCE__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6155] done synthesizing module 'FDCE__parameterized0' (29#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13508]
INFO: [Synth 8-6157] synthesizing module 'FDPE__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDPE__parameterized1' (29#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized12' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized0' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized13' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized14' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized1' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized2' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized3' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized15' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized4' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized16' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized5' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized17' (30#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'RAM128X1S' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69856]
INFO: [Synth 8-6155] done synthesizing module 'RAM128X1S' (31#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:69856]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized6' (31#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized18' (31#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized7' (31#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70103]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:70103]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized8' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized9' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized10' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized11' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized19' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized20' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized12' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized13' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized21' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized14' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized15' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized16' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized16' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized22' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized17' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized17' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized18' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized18' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized19' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized19' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized20' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized20' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized23' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized24' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6_2__parameterized21' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6155] done synthesizing module 'LUT6_2__parameterized21' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39393]
INFO: [Synth 8-6157] synthesizing module 'RAMB18E1__parameterized0' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6155] done synthesizing module 'RAMB18E1__parameterized0' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:74890]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized25' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized26' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized27' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized28' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized29' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized30' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized31' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized32' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized33' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized34' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized35' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6155] done synthesizing module 'LUT6__parameterized36' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39347]
INFO: [Synth 8-6157] synthesizing module 'LUT5__parameterized6' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LUT5__parameterized6' (32#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39297]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'okHost' (36#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'okWireOR' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:153]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'okWireOR' (37#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/XEM7310-A75_ok/okLibrary.vhd:153]
INFO: [Synth 8-638] synthesizing module 'slow_dac_spi_mgt' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/slow_dac_spi_mgt.vhd:58]
INFO: [Synth 8-638] synthesizing module 'spi_master' [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/spi_master.vhd:58]
	Parameter g_CPOL bound to: 1'b0 
	Parameter g_CPHA bound to: 1'b1 
	Parameter g_N_CLK_PER_SCLK_L bound to: 2 - type: integer 
	Parameter g_N_CLK_PER_SCLK_H bound to: 2 - type: integer 
	Parameter g_N_CLK_PER_MISO_DEL bound to: 0 - type: integer 
	Parameter g_DATA_S bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (42#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/spi_master.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'slow_dac_spi_mgt' (43#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/slow_dac_spi_mgt.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'row_addressing' (44#1) [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/src/row_addressing.vhd:140]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.148 ; gain = 128.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1256.074 ; gain = 146.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1256.074 ; gain = 146.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 1256.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifoHK_pipeout/fifoHK_pipeout/fifoHK_pipeout_in_context.xdc] for cell 'HK_PipeOut_fifo'
Finished Parsing XDC File [c:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifoHK_pipeout/fifoHK_pipeout/fifoHK_pipeout_in_context.xdc] for cell 'HK_PipeOut_fifo'
Parsing XDC File [c:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifo_pipeout/fifo_pipeout/fifo_pipeout_in_context.xdc] for cell 'PipeOut_FIFO'
Finished Parsing XDC File [c:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifo_pipeout/fifo_pipeout/fifo_pipeout_in_context.xdc] for cell 'PipeOut_FIFO'
Parsing XDC File [c:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifo_pipein/fifo_pipein/fifo_pipein_in_context.xdc] for cell 'PipeIn_FIFO'
Finished Parsing XDC File [c:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ip/fifo_pipein/fifo_pipein/fifo_pipein_in_context.xdc] for cell 'PipeIn_FIFO'
Parsing XDC File [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:89]
WARNING: [Constraints 18-96] Setting input delay on a clock pin 'okUH[0]' is not supported, ignoring it [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:90]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:116]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:295]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:296]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:301]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:302]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:307]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:308]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:313]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:314]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:319]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:320]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:325]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:326]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:331]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:332]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:337]
WARNING: [Vivado 12-584] No ports matched ''0''. [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc:338]
Finished Parsing XDC File [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/row_addressing_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/constraints/xem7310.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/row_addressing_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/row_addressing_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1351.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1351.969 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'HK_PipeOut_fifo' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PipeIn_FIFO' at clock pin 'wr_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'PipeOut_FIFO' at clock pin 'rd_clk' is different from the actual clock period '9.920', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tlfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for HK_PipeOut_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PipeOut_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for PipeIn_FIFO. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for okHI/core0/core0/\a0/cb0 /U0/\inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'row_addressing'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          addr_reception |                              001 |                              001
                      hk |                              010 |                              010
                 waiting |                              011 |                              011
          data_reception |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'row_addressing'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'okHI/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1351.969 ; gain = 242.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fifo_pipein    |         1|
|2     |fifo_pipeout   |         1|
|3     |fifoHK_pipeout |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifoHK_pipeout |     1|
|2     |fifo_pipein    |     1|
|3     |fifo_pipeout   |     1|
|4     |BUFG           |     4|
|5     |CARRY4         |    64|
|6     |DNA_PORT       |     1|
|7     |LUT1           |    61|
|8     |LUT2           |   117|
|9     |LUT3           |  1729|
|10    |LUT4           |   363|
|11    |LUT5           |   780|
|12    |LUT6           |   888|
|14    |MMCME2_BASE    |     1|
|15    |MUXF7          |    51|
|16    |MUXF8          |     9|
|17    |RAM128X1S      |     8|
|18    |RAM32M         |     4|
|19    |RAMB18E1       |     2|
|21    |RAMB36E1       |     1|
|22    |FDCE           |  1844|
|23    |FDPE           |   569|
|24    |FDRE           |   671|
|25    |FDSE           |    22|
|26    |LDC            |   520|
|27    |IBUF           |     5|
|28    |IBUFDS         |     1|
|29    |IBUFG          |     1|
|30    |IOBUF          |    33|
|31    |OBUF           |    35|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1364.230 ; gain = 158.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1364.230 ; gain = 254.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1372.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 745 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'okHI/hi_clk_bufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1372.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 617 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 33 instances
  LDC => LDCE: 520 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
395 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1372.336 ; gain = 262.551
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/paulm/OneDrive/Bureau/ras-a75-fw-1.3.0/ras-a75-fw-1.3.0/ras_project_synth/ras_project_synth.runs/synth_1/row_addressing.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file row_addressing_utilization_synth.rpt -pb row_addressing_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 15:11:27 2022...
