// Seed: 4208978431
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output uwire id_2,
    output supply0 id_3,
    output supply0 id_4
);
  assign id_2 = 1;
  wire id_6;
  assign id_4 = id_0;
  id_7(
      .id_0(id_0),
      .id_1(id_3 - (1)),
      .id_2(1 - id_4),
      .id_3(id_0),
      .id_4(1),
      .id_5(1 == id_4),
      .id_6(id_0),
      .id_7(id_2),
      .id_8(1 - 1),
      .id_9(1'b0),
      .id_10(&id_0),
      .id_11(id_0),
      .id_12(1 + 1),
      .id_13(1),
      .id_14(id_3),
      .id_15(id_4),
      .id_16(1'b0),
      .id_17(1)
  );
endmodule
module module_1 (
    input  wand id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri0 id_3,
    inout  tri  id_4
);
  assign id_3 = 1 - id_1;
  module_0(
      id_0, id_3, id_4, id_3, id_3
  );
endmodule
