#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun  8 19:13:53 2019
# Process ID: 181872
# Current directory: G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.runs/FPGA_CLK_synth_1
# Command line: vivado.exe -log FPGA_CLK.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_CLK.tcl
# Log file: G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.runs/FPGA_CLK_synth_1/FPGA_CLK.vds
# Journal file: G:/ucsdExtension/Fgpa1/final/final_uut/final_uut.runs/FPGA_CLK_synth_1\vivado.jou
#-----------------------------------------------------------
source FPGA_CLK.tcl -notrace
