library verilog;
use verilog.vl_types.all;
entity osd_char_rom is
    port(
        i_ascii         : in     vl_logic_vector(7 downto 0);
        i_row           : in     vl_logic_vector(3 downto 0);
        o_row_data      : out    vl_logic_vector(7 downto 0)
    );
end osd_char_rom;
