Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 04 16:50:10 2017
| Host         : DESKTOP-IQ9RCDV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ram2114_timing_summary_routed.rpt -rpx ram2114_timing_summary_routed.rpx
| Design       : ram2114
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4101 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 4101 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 4101 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 4101 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 4101 register/latch pins with no clock driven by root clock pin: btn[4] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[0] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[1] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[2] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[3] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[4] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[5] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[6] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[7] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[8] (HIGH)

 There are 4096 register/latch pins with no clock driven by root clock pin: swt[9] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk1khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.207        0.000                      0                   35        0.237        0.000                      0                   35        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.207        0.000                      0                   35        0.237        0.000                      0                   35        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.856%)  route 2.445ns (76.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.780     8.440    clear
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[4]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.856%)  route 2.445ns (76.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.780     8.440    clear
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[5]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.856%)  route 2.445ns (76.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.780     8.440    clear
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[6]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[6]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.766ns (23.856%)  route 2.445ns (76.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.780     8.440    clear
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[7]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y110        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[7]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.766ns (23.899%)  route 2.439ns (76.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.774     8.434    clear
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[0]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.766ns (23.899%)  route 2.439ns (76.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.774     8.434    clear
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[1]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.766ns (23.899%)  route 2.439ns (76.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.774     8.434    clear
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[2]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.766ns (23.899%)  route 2.439ns (76.101%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.774     8.434    clear
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.509    14.931    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[3]/C
                         clock pessimism              0.275    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X10Y109        FDRE (Setup_fdre_C_R)       -0.524    14.647    clk1khz_i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.434    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.766ns (24.870%)  route 2.314ns (75.130%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.649     8.309    clear
    SLICE_X10Y113        FDRE                                         r  clk1khz_i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.506    14.928    clk_IBUF_BUFG
    SLICE_X10Y113        FDRE                                         r  clk1khz_i_reg[16]/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y113        FDRE (Setup_fdre_C_R)       -0.524    14.644    clk1khz_i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.766ns (26.041%)  route 2.176ns (73.959%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.627     5.229    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.518     5.747 f  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.856     6.603    clk1khz_i_reg[14]
    SLICE_X11Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.727 r  clk1khz_i[0]_i_5/O
                         net (fo=2, routed)           0.809     7.537    clk1khz_i[0]_i_5_n_1
    SLICE_X11Y110        LUT3 (Prop_lut3_I2_O)        0.124     7.661 r  clk1khz_i[0]_i_1/O
                         net (fo=17, routed)          0.510     8.171    clear
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.507    14.929    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[12]/C
                         clock pessimism              0.300    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X10Y112        FDRE (Setup_fdre_C_R)       -0.524    14.670    clk1khz_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk1khz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.770%)  route 0.142ns (43.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  clk1khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  clk1khz_reg/Q
                         net (fo=15, routed)          0.142     1.769    clk1khz
    SLICE_X11Y110        LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  clk1khz_i_1/O
                         net (fo=1, routed)           0.000     1.814    clk1khz_i_1_n_1
    SLICE_X11Y110        FDRE                                         r  clk1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  clk1khz_reg/C
                         clock pessimism             -0.516     1.486    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.091     1.577    clk1khz_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clk1khz_i_reg[6]/Q
                         net (fo=2, routed)           0.125     1.776    clk1khz_i_reg[6]
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.886 r  clk1khz_i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    clk1khz_i_reg[4]_i_1_n_6
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[6]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.134     1.620    clk1khz_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.126     1.775    clk1khz_i_reg[14]
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.885 r  clk1khz_i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    clk1khz_i_reg[12]_i_1_n_6
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.134     1.619    clk1khz_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  clk1khz_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clk1khz_i_reg[10]/Q
                         net (fo=2, routed)           0.127     1.777    clk1khz_i_reg[10]
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.887 r  clk1khz_i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    clk1khz_i_reg[8]_i_1_n_6
    SLICE_X10Y111        FDRE                                         r  clk1khz_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  clk1khz_i_reg[10]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.134     1.620    clk1khz_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y110        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clk1khz_i_reg[6]/Q
                         net (fo=2, routed)           0.125     1.776    clk1khz_i_reg[6]
    SLICE_X10Y110        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.922 r  clk1khz_i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    clk1khz_i_reg[4]_i_1_n_5
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X10Y110        FDRE                                         r  clk1khz_i_reg[7]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.134     1.620    clk1khz_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk1khz_i_reg[14]/Q
                         net (fo=2, routed)           0.126     1.775    clk1khz_i_reg[14]
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.921 r  clk1khz_i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    clk1khz_i_reg[12]_i_1_n_5
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.134     1.619    clk1khz_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.567     1.486    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  clk1khz_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        FDRE (Prop_fdre_C_Q)         0.164     1.650 r  clk1khz_i_reg[10]/Q
                         net (fo=2, routed)           0.127     1.777    clk1khz_i_reg[10]
    SLICE_X10Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.923 r  clk1khz_i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    clk1khz_i_reg[8]_i_1_n_5
    SLICE_X10Y111        FDRE                                         r  clk1khz_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.838     2.003    clk_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  clk1khz_i_reg[11]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X10Y111        FDRE (Hold_fdre_C_D)         0.134     1.620    clk1khz_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.651 f  clk1khz_i_reg[0]/Q
                         net (fo=2, routed)           0.174     1.826    clk1khz_i_reg[0]
    SLICE_X10Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.871 r  clk1khz_i[0]_i_9/O
                         net (fo=1, routed)           0.000     1.871    clk1khz_i[0]_i_9_n_1
    SLICE_X10Y109        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.941 r  clk1khz_i_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.941    clk1khz_i_reg[0]_i_2_n_8
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[0]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.134     1.621    clk1khz_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.566     1.485    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y112        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  clk1khz_i_reg[12]/Q
                         net (fo=2, routed)           0.182     1.831    clk1khz_i_reg[12]
    SLICE_X10Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  clk1khz_i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    clk1khz_i_reg[12]_i_1_n_8
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.836     2.001    clk_IBUF_BUFG
    SLICE_X10Y112        FDRE                                         r  clk1khz_i_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X10Y112        FDRE (Hold_fdre_C_D)         0.134     1.619    clk1khz_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk1khz_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1khz_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y109        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  clk1khz_i_reg[1]/Q
                         net (fo=2, routed)           0.186     1.837    clk1khz_i_reg[1]
    SLICE_X10Y109        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.948 r  clk1khz_i_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.948    clk1khz_i_reg[0]_i_2_n_7
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X10Y109        FDRE                                         r  clk1khz_i_reg[1]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X10Y109        FDRE (Hold_fdre_C_D)         0.134     1.621    clk1khz_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y109   clk1khz_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111   clk1khz_i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y111   clk1khz_i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y112   clk1khz_i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y112   clk1khz_i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y112   clk1khz_i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y112   clk1khz_i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y113   clk1khz_i_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y109   clk1khz_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y113   clk1khz_i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y109   clk1khz_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y109   clk1khz_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y109   clk1khz_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y111   clk1khz_i_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y112   clk1khz_i_reg[13]/C



