#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000245dd09e910 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000245dd09edb0 .scope module, "tb_xor_cipher" "tb_xor_cipher" 3 3;
 .timescale -9 -12;
v00000245dd103d80_0 .net "ciphertext", 7 0, L_00000245dd098870;  1 drivers
v00000245dd1041e0_0 .var "clk", 0 0;
v00000245dd1037e0_0 .net "decrypted", 7 0, L_00000245dd098aa0;  1 drivers
v00000245dd1043c0_0 .var "key", 7 0;
v00000245dd104140_0 .var "load_key", 0 0;
v00000245dd103920_0 .var "plaintext", 7 0;
v00000245dd104280_0 .var "reset", 0 0;
S_00000245dd09ef40 .scope module, "dec" "xor_cipher" 3 23, 4 2 0, S_00000245dd09edb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_key";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 8 "key";
    .port_info 5 /OUTPUT 8 "data_out";
v00000245dd09d5c0_0 .net "clk", 0 0, v00000245dd1041e0_0;  1 drivers
v00000245dd09d660_0 .net "data_in", 7 0, L_00000245dd098870;  alias, 1 drivers
v00000245dd09d700_0 .net "data_out", 7 0, L_00000245dd098aa0;  alias, 1 drivers
v00000245dd09d7a0_0 .net "key", 7 0, v00000245dd1043c0_0;  1 drivers
v00000245dd09c940_0 .net "ks", 7 0, v00000245dd09cc60_0;  1 drivers
v00000245dd09d840_0 .net "load_key", 0 0, v00000245dd104140_0;  1 drivers
v00000245dd09c9e0_0 .net "reset", 0 0, v00000245dd104280_0;  1 drivers
S_00000245dd0b0640 .scope module, "ks_gen" "keystream_lfsr" 4 12, 5 2 0, S_00000245dd09ef40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_key";
    .port_info 3 /INPUT 8 "key";
    .port_info 4 /OUTPUT 8 "keystream";
L_00000245dd0988e0 .functor XOR 1, L_00000245dd1039c0, L_00000245dd103a60, C4<0>, C4<0>;
L_00000245dd098950 .functor XOR 1, L_00000245dd0988e0, L_00000245dd102ac0, C4<0>, C4<0>;
L_00000245dd097e60 .functor XOR 1, L_00000245dd098950, L_00000245dd104640, C4<0>, C4<0>;
v00000245dd09cee0_0 .net *"_ivl_1", 0 0, L_00000245dd1039c0;  1 drivers
v00000245dd09d480_0 .net *"_ivl_11", 0 0, L_00000245dd104640;  1 drivers
v00000245dd09d200_0 .net *"_ivl_3", 0 0, L_00000245dd103a60;  1 drivers
v00000245dd09d020_0 .net *"_ivl_4", 0 0, L_00000245dd0988e0;  1 drivers
v00000245dd09cf80_0 .net *"_ivl_7", 0 0, L_00000245dd102ac0;  1 drivers
v00000245dd09d0c0_0 .net *"_ivl_8", 0 0, L_00000245dd098950;  1 drivers
v00000245dd09cb20_0 .net "clk", 0 0, v00000245dd1041e0_0;  alias, 1 drivers
v00000245dd09cd00_0 .net "feedback", 0 0, L_00000245dd097e60;  1 drivers
v00000245dd09cbc0_0 .net "key", 7 0, v00000245dd1043c0_0;  alias, 1 drivers
v00000245dd09cc60_0 .var "keystream", 7 0;
v00000245dd09d160_0 .net "load_key", 0 0, v00000245dd104140_0;  alias, 1 drivers
v00000245dd09d520_0 .net "reset", 0 0, v00000245dd104280_0;  alias, 1 drivers
E_00000245dd099d70 .event posedge, v00000245dd09d520_0, v00000245dd09cb20_0;
L_00000245dd1039c0 .part v00000245dd09cc60_0, 7, 1;
L_00000245dd103a60 .part v00000245dd09cc60_0, 5, 1;
L_00000245dd102ac0 .part v00000245dd09cc60_0, 4, 1;
L_00000245dd104640 .part v00000245dd09cc60_0, 3, 1;
S_00000245dd0b07d0 .scope module, "xu" "xor_unit" 4 20, 6 2 0, S_00000245dd09ef40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 8 "keystream";
    .port_info 2 /OUTPUT 8 "data_out";
L_00000245dd098aa0 .functor XOR 8, L_00000245dd098870, v00000245dd09cc60_0, C4<00000000>, C4<00000000>;
v00000245dd09d2a0_0 .net "data_in", 7 0, L_00000245dd098870;  alias, 1 drivers
v00000245dd09d3e0_0 .net "data_out", 7 0, L_00000245dd098aa0;  alias, 1 drivers
v00000245dd09d340_0 .net "keystream", 7 0, v00000245dd09cc60_0;  alias, 1 drivers
S_00000245dd072a70 .scope module, "enc" "xor_cipher" 3 13, 4 2 0, S_00000245dd09edb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_key";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 8 "key";
    .port_info 5 /OUTPUT 8 "data_out";
v00000245dd103420_0 .net "clk", 0 0, v00000245dd1041e0_0;  alias, 1 drivers
v00000245dd1040a0_0 .net "data_in", 7 0, v00000245dd103920_0;  1 drivers
v00000245dd103c40_0 .net "data_out", 7 0, L_00000245dd098870;  alias, 1 drivers
v00000245dd102c00_0 .net "key", 7 0, v00000245dd1043c0_0;  alias, 1 drivers
v00000245dd103f60_0 .net "ks", 7 0, v00000245dd103100_0;  1 drivers
v00000245dd1036a0_0 .net "load_key", 0 0, v00000245dd104140_0;  alias, 1 drivers
v00000245dd104460_0 .net "reset", 0 0, v00000245dd104280_0;  alias, 1 drivers
S_00000245dd072c00 .scope module, "ks_gen" "keystream_lfsr" 4 12, 5 2 0, S_00000245dd072a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_key";
    .port_info 3 /INPUT 8 "key";
    .port_info 4 /OUTPUT 8 "keystream";
L_00000245dd0981e0 .functor XOR 1, L_00000245dd104320, L_00000245dd1031a0, C4<0>, C4<0>;
L_00000245dd098170 .functor XOR 1, L_00000245dd0981e0, L_00000245dd103560, C4<0>, C4<0>;
L_00000245dd0983a0 .functor XOR 1, L_00000245dd098170, L_00000245dd1045a0, C4<0>, C4<0>;
v00000245dd103740_0 .net *"_ivl_1", 0 0, L_00000245dd104320;  1 drivers
v00000245dd103600_0 .net *"_ivl_11", 0 0, L_00000245dd1045a0;  1 drivers
v00000245dd104500_0 .net *"_ivl_3", 0 0, L_00000245dd1031a0;  1 drivers
v00000245dd104000_0 .net *"_ivl_4", 0 0, L_00000245dd0981e0;  1 drivers
v00000245dd102980_0 .net *"_ivl_7", 0 0, L_00000245dd103560;  1 drivers
v00000245dd103e20_0 .net *"_ivl_8", 0 0, L_00000245dd098170;  1 drivers
v00000245dd102fc0_0 .net "clk", 0 0, v00000245dd1041e0_0;  alias, 1 drivers
v00000245dd102e80_0 .net "feedback", 0 0, L_00000245dd0983a0;  1 drivers
v00000245dd103ce0_0 .net "key", 7 0, v00000245dd1043c0_0;  alias, 1 drivers
v00000245dd103100_0 .var "keystream", 7 0;
v00000245dd103ba0_0 .net "load_key", 0 0, v00000245dd104140_0;  alias, 1 drivers
v00000245dd103380_0 .net "reset", 0 0, v00000245dd104280_0;  alias, 1 drivers
L_00000245dd104320 .part v00000245dd103100_0, 7, 1;
L_00000245dd1031a0 .part v00000245dd103100_0, 5, 1;
L_00000245dd103560 .part v00000245dd103100_0, 4, 1;
L_00000245dd1045a0 .part v00000245dd103100_0, 3, 1;
S_00000245dd072d90 .scope module, "xu" "xor_unit" 4 20, 6 2 0, S_00000245dd072a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 8 "keystream";
    .port_info 2 /OUTPUT 8 "data_out";
L_00000245dd098870 .functor XOR 8, v00000245dd103920_0, v00000245dd103100_0, C4<00000000>, C4<00000000>;
v00000245dd103880_0 .net "data_in", 7 0, v00000245dd103920_0;  alias, 1 drivers
v00000245dd102a20_0 .net "data_out", 7 0, L_00000245dd098870;  alias, 1 drivers
v00000245dd103ec0_0 .net "keystream", 7 0, v00000245dd103100_0;  alias, 1 drivers
    .scope S_00000245dd072c00;
T_0 ;
    %wait E_00000245dd099d70;
    %load/vec4 v00000245dd103380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000245dd103100_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000245dd103ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000245dd103ce0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v00000245dd103ce0_0;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v00000245dd103100_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000245dd103100_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000245dd102e80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000245dd103100_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000245dd0b0640;
T_1 ;
    %wait E_00000245dd099d70;
    %load/vec4 v00000245dd09d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000245dd09cc60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000245dd09d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000245dd09cbc0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %load/vec4 v00000245dd09cbc0_0;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %assign/vec4 v00000245dd09cc60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000245dd09cc60_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000245dd09cd00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000245dd09cc60_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000245dd09edb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245dd1041e0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000245dd09edb0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000245dd1041e0_0;
    %inv;
    %store/vec4 v00000245dd1041e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000245dd09edb0;
T_4 ;
    %vpi_call/w 3 38 "$dumpfile", "sim/xor_cipher.vcd" {0 0 0};
    %vpi_call/w 3 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000245dd09edb0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245dd104280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %pushi/vec4 179, 0, 8;
    %store/vec4 v00000245dd1043c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245dd103920_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245dd104280_0, 0, 1;
    %pushi/vec4 179, 0, 8;
    %store/vec4 v00000245dd1043c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 202, 0, 8;
    %store/vec4 v00000245dd103920_0, 0, 8;
    %delay 10000, 0;
    %vpi_call/w 3 57 "$display", "T1: key=%h pt=%h ct=%h rec=%h", v00000245dd1043c0_0, v00000245dd103920_0, v00000245dd103d80_0, v00000245dd1037e0_0 {0 0 0};
    %pushi/vec4 172, 0, 8;
    %store/vec4 v00000245dd1043c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v00000245dd103920_0, 0, 8;
    %delay 10000, 0;
    %vpi_call/w 3 66 "$display", "T2: key=%h pt=%h ct=%h rec=%h", v00000245dd1043c0_0, v00000245dd103920_0, v00000245dd103d80_0, v00000245dd1037e0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000245dd1043c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245dd104140_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v00000245dd103920_0, 0, 8;
    %delay 10000, 0;
    %vpi_call/w 3 75 "$display", "T3: key=%h pt=%h ct=%h rec=%h", v00000245dd1043c0_0, v00000245dd103920_0, v00000245dd103d80_0, v00000245dd1037e0_0 {0 0 0};
    %delay 40000, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_xor_cipher.v";
    "src/xor_cipher.v";
    "src/keystream_lfsr.v";
    "src/xor_unit.v";
