# RISCV_5Stage
Simple 5 stage RISC-V pipeline in Verilog
