Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 08b596c6f8f443ee920a06426cfe4dcf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparator_8_biit_tb_behav xil_defaultlib.comparator_8_biit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/salamat/comparator_B_22_R_19/comparator_B_22_R_19.srcs/sources_1/new/comparator_8_bit.v" Line 2. Module comparator_8_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator_8_bit
Compiling module xil_defaultlib.comparator_8_biit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comparator_8_biit_tb_behav
