-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW is 
    generic(
             DataWidth     : integer := 537; 
             AddressWidth     : integer := 2; 
             AddressRange    : integer := 3
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "100000100000001000000000000111011000010000101111111000000111001111101000110111111111111000011111101111100000010111111000110111111000000111010111101111001000000111110111111000011000000111111000011111110000000000010111101000010000001000101000101111110000001111110111011111011000000111010111111000011111111111010000110111111000010111110000101000101000001000001111101000000000010000001000000111101111110000110000010000011111011000101111110000001000010000011000100111101111111000110111101000000111011000100000001000000000001000010111010000011", 1 => "011000001111110000110111100000000000001000011111010000010000101000010111001000001000001111110000000111011111110111111000100111111000000111110000011111011111100111100111110111100000000111100000101111101111110000001111010111111111011000001111110000100000011111010000011111001000011000010111100000101111011111111111110000001111111000001111110111100000111000011111110111101111111000110000101111110111011000001000010000000111111111011000010111010000110000000000001111111000001000100000011111010000011111100111011000000000010000100111100111101", 2 => "001000101111001000001000001000010000000000101111111111111111011111111111100000100111110000010000011111110000001000000111101000010000000111100000010000010111101111100000001111111000000000111111001111010000010000011000101000001111111111011111101111111000010111111111011111101000000000001111100111001000000111100000100000001000000111101000011111010000110000011000010000100000001000000000001111011000000111111000010000101000000000001000010111110111110000001111111111001000000000001111110000010111100111111000000000110000001000001111100111101");



attribute syn_rom_style : string;

attribute syn_rom_style of mem0 : signal is "block_rom"; 
attribute ROM_STYLE : string;

attribute ROM_STYLE of mem0 : signal is "block";

begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

