{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:9yKSN-GCB0IC", "title": "TEAM: Threshold adaptive memristor model", "published_by": "IEEE transactions on circuits and systems I: regular papers 60 (1), 211-221, 2012", "authors": ["S Kvatinsky", "EG Friedman", "A Kolodny", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17061835786075424242", "cited_by": 860.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:0EnyYjriUFMC", "title": "MAGIC\u2013memristor aided LoGIC", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 61 (11), 895 - 899, 2014", "authors": ["S Kvatinsky", "D Belousov", "S Liman", "G Satat", "N Wald", "EG Friedman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1528843508954422376", "cited_by": 754.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:MXK_kJrjxJIC", "title": "VTEAM: A general model for voltage-controlled memristors", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 62 (8), 786-790, 2015", "authors": ["S Kvatinsky", "M Ramadan", "EG Friedman", "A Kolodny"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16743573981102702277", "cited_by": 701.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:YsMSGLbcyi4C", "title": "Memristor-based material implication (imply) logic: Design principles and methodologies", "published_by": "IEEE Transaction on VLSI 22 (10), 2054 - 2066, 2014", "authors": ["S Kvatinsky", "G Satat", "N Wald", "EG Friedman", "A Kolodny", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12055948032861915028", "cited_by": 626.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:qjMakFHDy7sC", "title": "MRL\u2014Memristor ratioed logic", "published_by": "2012 13th International Workshop on Cellular Nanoscale Networks and their\u00a0\u2026, 2012", "authors": ["S Kvatinsky", "N Wald", "G Satat", "A Kolodny", "UC Weiser", "EG Friedman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=973661297579515591", "cited_by": 324.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:dhFuZR0502QC", "title": "Logic design within memristive memories using memristor-aided loGIC (MAGIC)", "published_by": "IEEE Transactions on Nanotechnology 15 (4), 635-650, 2016", "authors": ["N Talati", "S Gupta", "P Mane", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4363465805693551080", "cited_by": 318.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:ufrVoPGSRksC", "title": "Memristor-based multilayer neural networks with online gradient descent training", "published_by": "IEEE transactions on neural networks and learning systems 26 (10), 2408-2421, 2015", "authors": ["D Soudry", "D Di Castro", "A Gal", "A Kolodny", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18126746314136651091,6512124134417670259", "cited_by": 290.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:d1gkVwhDpl0C", "title": "Memristor-based IMPLY Logic Design Procedure", "published_by": "ICCD, 2011", "authors": ["S Kvatinsky", "A Kolodny", "UC Weiser", "EG Friedman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7776390899130617607", "cited_by": 188.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:qxL8FJ1GzNcC", "title": "Dark memory and accelerator-rich system optimization in the dark silicon era", "published_by": "IEEE Design & Test 34 (2), 39-50, 2016", "authors": ["A Pedram", "S Richardson", "M Horowitz", "S Galal", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10811941678185774909", "cited_by": 138.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:UeHWp8X0CEIC", "title": "Models of memristors for SPICE simulations", "published_by": "2012 IEEE 27th Convention of electrical and electronics engineers in Israel, 1-5, 2012", "authors": ["S Kvatinsky", "K Talisveyberg", "D Fliter", "A Kolodny", "UC Weiser", "EG Friedman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5328347314973239288,13138003464407768064", "cited_by": 132.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:Y0pCki6q_DkC", "title": "Sneak-path constraints in memristor crossbar arrays", "published_by": "2013 IEEE international symposium on information theory, 156-160, 2013", "authors": ["Y Cassuto", "S Kvatinsky", "E Yaakobi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16898660028010862698", "cited_by": 129.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:ns9cj8rnVeAC", "title": "Memristor for computing: Myth or reality?", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["S Hamdioui", "S Kvatinsky", "G Cauwenberghs", "L Xie", "N Wald", "S Joshi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17165826674954014750", "cited_by": 125.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:UebtZRa9Y70C", "title": "Logic operations in memory using a memristive Akers array", "published_by": "Microelectronics Journal 45 (11), 1429-1437, 2014", "authors": ["Y Levy", "J Bruck", "Y Cassuto", "EG Friedman", "A Kolodny", "E Yaakobi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=850770651158298140", "cited_by": 118.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:3fE2CSJIrl8C", "title": "Resistive associative processor", "published_by": "IEEE Computer Architecture Letters 14 (2), 148-151, 2014", "authors": ["L Yavits", "S Kvatinsky", "A Morad", "R Ginosar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17883859622414897338", "cited_by": 101.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:Tyk-4Ss8FVUC", "title": "The desired memristor for circuit designers", "published_by": "IEEE Circuits and Systems Magazine 13 (2), 17-22, 2013", "authors": ["S Kvatinsky", "EG Friedman", "A Kolodny", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13269698629028480303", "cited_by": 89.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:4fKUyHm3Qg0C", "title": "Two-terminal floating-gate transistors with a low-power memristive operation mode for analogue neuromorphic computing", "published_by": "Nature Electronics 2 (12), 596-605, 2019", "authors": ["L Danial", "E Pikhay", "E Herbelin", "N Wainstein", "V Gupta", "N Wald", "Y Roizin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2481588605169883859", "cited_by": 85.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:lSLTfruPkqcC", "title": "Memristive logic: A framework for evaluation and comparison", "published_by": "2017 27th International Symposium on Power and Timing Modeling, Optimization\u00a0\u2026, 2017", "authors": ["J Reuben", "R Ben-Hur", "N Wald", "N Talati", "AH Ali", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10159647506249783680", "cited_by": 80.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:RYcK_YlVTxYC", "title": "SIMPLE MAGIC: Synthesis and in-memory mapping of logic execution for memristor-aided logic", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 225-232, 2017", "authors": ["RB Hur", "N Wald", "N Talati", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2325734877218066538", "cited_by": 77.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:p2g8aNsByqUC", "title": "SIMPLER MAGIC: Synthesis and mapping of in-memory logic executed in a single row to improve throughput", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2019", "authors": ["R Ben-Hur", "R Ronen", "A Haj-Ali", "D Bhattacharjee", "A Eliahu", "N Peled", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18264100927770254864", "cited_by": 73.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&citation_for_view=6KHkduEAAAAJ:SeFeTyx0c_EC", "title": "Efficient algorithms for in-memory fixed point multiplication using magic", "published_by": "2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2018", "authors": ["A Haj-Ali", "R Ben-Hur", "N Wald", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4284284078974645410", "cited_by": 69.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:L8Ckcad2t8MC", "title": "A systematic approach to blocking convolutional neural networks", "published_by": "arXiv preprint arXiv:1606.04209, 2016", "authors": ["X Yang", "J Pu", "BB Rister", "N Bhagdikar", "S Richardson", "S Kvatinsky", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12162738085047465918", "cited_by": 69.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:q3oQSFYPqjQC", "title": "Experimental demonstration of memristor-aided logic (MAGIC) using valence change memory (VCM)", "published_by": "IEEE Transactions on Electron Devices 67 (8), 3115-3122, 2020", "authors": ["B Hoffer", "V Rana", "S Menzel", "R Waser", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1000515889830149380", "cited_by": 59.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:zA6iFVUQeVQC", "title": "Imaging: In-memory algorithms for image processing", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 65 (12), 4258-4271, 2018", "authors": ["A Haj-Ali", "R Ben-Hur", "N Wald", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12929641863085367301", "cited_by": 56.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:Se3iqnhoufwC", "title": "Information-theoretic sneak-path mitigation in memristor crossbar arrays", "published_by": "IEEE Transactions on Information Theory 62 (9), 4801-4813, 2016", "authors": ["Y Cassuto", "S Kvatinsky", "E Yaakobi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4590216264419309392", "cited_by": 55.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:a0OBvERweLwC", "title": "A robust digital rram-based convolutional block for low-power image processing and learning applications", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 66 (2), 643-654, 2018", "authors": ["E Giacomin", "T Greenberg-Toledo", "S Kvatinsky", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2434054391829430147", "cited_by": 52.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:maZDTaKrznsC", "title": "Memristive memory processing unit (MPU) controller for in-memory processing", "published_by": "2016 IEEE International Conference on the Science of Electrical Engineering\u00a0\u2026, 2016", "authors": ["RB Hur", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10191272419099753866", "cited_by": 49.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:TFP_iSt0sucC", "title": "Memory processing unit for in-memory processing", "published_by": "2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2016", "authors": ["RB Hur", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14436964673908216993", "cited_by": 49.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:u_35RYKgDlwC", "title": "Breaking through the speed-power-accuracy tradeoff in ADCs using a memristive neuromorphic architecture", "published_by": "IEEE Transactions on Emerging Topics in Computational Intelligence 2 (5\u00a0\u2026, 2018", "authors": ["L Danial", "N Wainstein", "S Kraus", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1117729756040683834", "cited_by": 44.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:_kc_bZDykSQC", "title": "Resistive GP-SIMD processing-in-memory", "published_by": "ACM Transactions on Architecture and Code Optimization (TACO) 12 (4), 1-22, 2016", "authors": ["A Morad", "L Yavits", "S Kvatinsky", "R Ginosar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4281086429942113259", "cited_by": 43.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:r0BpntZqJG4C", "title": "Evaluating programmable architectures for imaging and vision applications", "published_by": "2016 49th Annual IEEE/ACM International Symposium on Microarchitecture\u00a0\u2026, 2016", "authors": ["A Vasilyev", "N Bhagdikar", "A Pedram", "S Richardson", "S Kvatinsky", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4113292760243973615", "cited_by": 41.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:ZeXyd9-uunAC", "title": "A fully analog memristor-based neural network with online gradient training", "published_by": "2016 IEEE international symposium on circuits and systems (ISCAS), 1394-1397, 2016", "authors": ["E Rosenthal", "S Greshnikov", "D Soudry", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3155239286975061913", "cited_by": 41.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:OU6Ihb5iCvQC", "title": "mmpu\u2014a real processing-in-memory architecture to combat the von neumann bottleneck", "published_by": "Applications of Emerging Memory Technology: Beyond Storage, 191-213, 2020", "authors": ["N Talati", "R Ben-Hur", "N Wald", "A Haj-Ali", "J Reuben", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=296236450805439515", "cited_by": 37.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:-f6ydRqryjwC", "title": "Hybrid processor", "published_by": "US Patent 10,996,959, 2021", "authors": ["A Morad", "L Yavits", "S Kvatinsky", "R Ginosar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14765104318837215315", "cited_by": 36.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:1qzjygNMrQYC", "title": "Radiofrequency switches based on emerging resistive memory technologies-a survey", "published_by": "Proceedings of the IEEE 109 (1), 77-95, 2020", "authors": ["N Wainstein", "G Adam", "E Yalon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7482877263202089627", "cited_by": 35.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:yD5IFk8b50cC", "title": "Not in name alone: A memristive memory processing unit for real in-memory processing", "published_by": "IEEE Micro 38 (5), 13-21, 2018", "authors": ["A Haj-Ali", "R Ben-Hur", "N Wald", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5111628063158524203,2519933700529488794", "cited_by": 34.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:35N4QoGY0k4C", "title": "Analysis of the row grounding technique in a memristor\u2010based crossbar array", "published_by": "International Journal of Circuit Theory and Applications 46 (1), 122-137, 2018", "authors": ["A Dozortsev", "I Goldshtein", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13515722547674305319", "cited_by": 30.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:70eg2SAEIzsC", "title": "Practical challenges in delivering the promises of real processing-in-memory machines", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2018", "authors": ["N Talati", "AH Ali", "RB Hur", "N Wald", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17641866490512002879", "cited_by": 26.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:1sJd4Hv_s6UC", "title": "Understanding the influence of device, circuit and environmental variations on real processing in memristive memory using Memristor Aided Logic", "published_by": "Microelectronics Journal 86, 22-33, 2019", "authors": ["N Wald", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6427052009723428002", "cited_by": 25.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:u9iWguZQMMsC", "title": "An asynchronous and low-power true random number generator using STT-MTJ", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (11\u00a0\u2026, 2019", "authors": ["B Perach"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7019115647519224500", "cited_by": 24.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:YOwf2qJgpHMC", "title": "Pure memristive logic gate", "published_by": "US Patent 9,685,954, 2017", "authors": ["S Kvatinsky", "D Belousov", "S Liman", "N Wald", "G Satat"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12442482159678840503,10260234735323242055", "cited_by": 24.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:hqOjcs7Dif8C", "title": "Memristor-Based Multithreading", "published_by": "IEEE Computer Architecture Letters 13, 41-44, 2014", "authors": ["UCW Shahar Kvatinsky", "Yuval H. Nacson", "Yoav Etsion", "Eby G. Friedman", "Avinoam ..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1896323107536813679", "cited_by": 24.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:2P1L_qKh6hAC", "title": "DIDACTIC: A data-intelligent digital-to-analog converter with a trainable integrated circuit using memristors", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 8 (1\u00a0\u2026, 2017", "authors": ["L Danial", "N Wainstein", "S Kraus", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14022570740505441697", "cited_by": 23.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:EUQCXRtRnyEC", "title": "CONCEPT: A Column-Oriented Memory Controller for Efficient Memory and PIM Operations in RRAM", "published_by": "IEEE Micro 39 (1), 33-43, 2019", "authors": ["N Talati", "H Ha", "B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8248413081943847317", "cited_by": 20.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:N5tVd3kTz84C", "title": "The bitlet model: A parameterized analytical model to compare PIM and CPU systems", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 18 (2), 1-29, 2022", "authors": ["R Ronen", "A Eliahu", "O Leitersdorf", "N Peled", "K Korgaonkar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7303204941724763617,286283990187560030,17461438435802602079", "cited_by": 19.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:vV6vV6tmYwMC", "title": "TIME\u2014Tunable inductors using memristors", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 65 (5), 1505-1515, 2017", "authors": ["N Wainstein", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2830647154901526250", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:bEWYMUwI8FkC", "title": "Improving energy efficiency of dram by exploiting half page row access", "published_by": "2016 49th Annual IEEE/ACM International Symposium on Microarchitecture\u00a0\u2026, 2016", "authors": ["H Ha", "A Pedram", "S Richardson", "S Kvatinsky", "M Horowitz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8541164997717248626", "cited_by": 19.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:5Ul4iDaHHb8C", "title": "Performing memristor-aided logic (MAGIC) using STT-MRAM", "published_by": "2019 26th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2019", "authors": ["J Louis", "B Hoffer", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3374715905443208471", "cited_by": 17.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:dshw04ExmUIC", "title": "Adaptive programming in multi-level cell ReRAM", "published_by": "Microelectronics Journal 90, 169-180, 2019", "authors": ["M Ramadan", "N Wainstein", "R Ginosar", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=585273541642009832", "cited_by": 17.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:_xSYboBqXhAC", "title": "Supporting the momentum training algorithm using a memristor-based synapse", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 66 (4), 1571-1583, 2019", "authors": ["T Greenberg-Toledo", "R Mazor", "A Haj-Ali", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6726257905493361291", "cited_by": 16.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:ZuybSZzF8UAC", "title": "MultPIM: Fast stateful multiplication for processing-in-memory", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 69 (3), 1647-1651, 2021", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7038718438080830859", "cited_by": 15.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:5nxA0vEk-isC", "title": "Multistate register based on resistive RAM", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (9\u00a0\u2026, 2014", "authors": ["R Patel", "S Kvatinsky", "EG Friedman", "A Kolodny"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14347826990637279024", "cited_by": 15.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:M05iB0D1s5AC", "title": "A lumped RF model for nanoscale memristive devices and nonvolatile single-pole double-throw switches", "published_by": "IEEE Transactions on Nanotechnology 17 (5), 873-883, 2018", "authors": ["N Wainstein", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3182253211086026274", "cited_by": 14.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:fPk4N6BV_jEC", "title": "Design methodology for stateful memristive logic gates", "published_by": "2016 IEEE International Conference on the Science of Electrical Engineering\u00a0\u2026, 2016", "authors": ["N Wald", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6877005117830267071", "cited_by": 14.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:W5xh706n7nkC", "title": "FiltPIM: In-memory filter for DNA sequencing", "published_by": "2021 28th IEEE International Conference on Electronics, Circuits, and\u00a0\u2026, 2021", "authors": ["M Khalifa", "R Ben-Hur", "R Ronen", "O Leitersdorf", "L Yavits", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14698012748651491968", "cited_by": 13.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:YFjsv_pBGBYC", "title": "Towards a memristive hardware secure hash function (memhash)", "published_by": "2017 IEEE International Symposium on Hardware Oriented Security and Trust\u00a0\u2026, 2017", "authors": ["L Azriel", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18428485093231945902", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:vDijr-p_gm4C", "title": "A memristive deep belief neural network based on silicon synapses", "published_by": "Nature Electronics 5 (12), 870-880, 2022", "authors": ["W Wang", "L Danial", "Y Li", "E Herbelin", "E Pikhay", "Y Roizin", "B Hoffer", "Z Wang", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11370764826677677217,10350918683022618394", "cited_by": 12.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:uWQEDVKXjbEC", "title": "A product engine for energy-efficient execution of binary neural networks using resistive memories", "published_by": "2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration\u00a0\u2026, 2019", "authors": ["J Vieira", "E Giacomin", "Y Qureshi", "M Zapater", "X Tang", "S Kvatinsky", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5303777217268405182", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:8AbLer7MMksC", "title": "Cytomorphic electronics with memristors for modeling fundamental genetic circuits", "published_by": "IEEE Transactions on Biomedical Circuits and Systems 14 (3), 386-401, 2020", "authors": ["HA Hanna", "L Danial", "S Kvatinsky", "R Daniel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3255095738125298614", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:GnPB-g6toBAC", "title": "An RF memristor model and memristive single-pole double-throw switches", "published_by": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017", "authors": ["N Wainstein", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8548687009315455122", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:j3f4tGmQtD8C", "title": "Logic design with unipolar memristors", "published_by": "2016 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2016", "authors": ["E Amrani", "A Drori", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18082404925765323977", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:NaGl4SEjCO4C", "title": "Memristor-based circuits and architectures", "published_by": "Technion-Israel Institute of Technology, Faculty of Electrical Engineering, 2014", "authors": ["S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9570006395534171180", "cited_by": 11.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:_B80troHkn4C", "title": "(V) TEAM for SPICE simulation of memristive devices with improved numerical performance", "published_by": "IEEE Access 9, 30242-30255, 2021", "authors": ["D Biolek", "Z Kolka", "V Biolkov\u00e1", "ZK Biolek", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9555980167966135439", "cited_by": 10.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:Mojj43d5GZwC", "title": "Contra: area-constrained technology mapping framework for memristive memory processing unit", "published_by": "Proceedings of the 39th International Conference on Computer-Aided Design, 1-9, 2020", "authors": ["D Bhattacharjee", "A Chattopadhyay", "S Dutta", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8308403656822871715", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:XiSMed-E-HIC", "title": "Real processing-in-memory with memristive memory processing unit (mMPU)", "published_by": "2019 IEEE 30th International Conference on Application-specific Systems\u00a0\u2026, 2019", "authors": ["S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15358831360682173647", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:nb7KW1ujOQ8C", "title": "Delta-sigma modulation neurons for high-precision training of memristive synapses in deep neural networks", "published_by": "2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2019", "authors": ["L Danial", "S Thomas", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14176313703502289759", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:vRqMK49ujn8C", "title": "A taxonomy and evaluation framework for memristive logic", "published_by": "Handbook of Memristor Networks, 1065-1099, 2019", "authors": ["J Reuben", "N Talati", "N Wald", "R Ben-Hur", "AH Ali", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13069758117575621133", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:KlAtU1dfN6UC", "title": "Analog multiplier using a memristive device and method for implemening Hebbian learning rules using memrisor arrays", "published_by": "US Patent 9,754,203, 2017", "authors": ["D Di Castro", "D Soudry", "S Kvatinsky", "A Gal", "A Kolodny"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9404612393760767955", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:IWHjjKOFINEC", "title": "Write sneak-path constraints avoiding disturbs in memristor crossbar arrays", "published_by": "2016 IEEE International Symposium on Information Theory (ISIT), 950-954, 2016", "authors": ["Y Cassuto", "S Kvatinsky", "E Yaakobi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10197813948274471823", "cited_by": 10.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:ULOm3_A8WrAC", "title": "Performance prediction of large-scale 1S1R resistive memory array using machine learning", "published_by": "2015 IEEE International Memory Workshop (IMW), 1-4, 2015", "authors": ["Z Jiang", "P Huang", "L Zhao", "S Kvatinsky", "S Yu", "X Liu", "J Kang", "Y Nishi", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17535971593145741709", "cited_by": 10.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:tKAzc9rXhukC", "title": "Efficient training of the memristive deep belief net immune to non\u2010idealities of the synaptic devices", "published_by": "Advanced Intelligent Systems 4 (5), 2100249, 2022", "authors": ["W Wang", "B Hoffer", "T Greenberg-Toledo", "Y Li", "M Zou", "E Herbelin", "R Ronen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3167141410009181328,2877270309880845339", "cited_by": 9.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:SdhP9T11ey4C", "title": "Efficient error-correcting-code mechanism for high-throughput memristive processing-in-memory", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 199-204, 2021", "authors": ["O Leitersdorf", "B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12938304537617724649", "cited_by": 9.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:eJXPG6dFmWUC", "title": "Oxide 2D electron gases as a reservoir of defects for resistive switching", "published_by": "Applied Physics Letters 116 (22), 2020", "authors": ["D Miron", "D Cohen-Azarzar", "B Hoffer", "M Baskin", "S Kvatinsky", "E Yalon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7467686319441002649", "cited_by": 9.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:08ZZubdj9fEC", "title": "Logarithmic neural network data converters using memristors for biomedical applications", "published_by": "2019 IEEE Biomedical Circuits and Systems Conference (BioCAS), 1-4, 2019", "authors": ["L Danial", "K Sharma", "S Dwivedi", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3354128995354469076", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:KxtntwgDAa4C", "title": "A dual-band CMOS low-noise amplifier using memristor-based tunable inductors", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 290-295, 2019", "authors": ["N Wainstein", "T Tsabari", "Y Goldin", "E Yalon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11516999684576843282", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:uLbwQdceFCQC", "title": "Physical based compact model of Y-Flash memristor for neuromorphic computation", "published_by": "Applied Physics Letters 119 (26), 2021", "authors": ["W Wang", "L Danial", "E Herbelin", "B Hoffer", "B Oved", "T Greenberg-Toledo", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7157405589386612856", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:XiVPGOgt02cC", "title": "Compact modeling and electrothermal measurements of indirectly heated phase-change RF switches", "published_by": "IEEE Transactions on Electron Devices 67 (11), 5182-5187, 2020", "authors": ["N Wainstein", "G Ankonina", "S Kvatinsky", "E Yalon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4080997186117471420", "cited_by": 8.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:roLk4NBRz8UC", "title": "On the channel induced by sneak-path errors in memristor arrays", "published_by": "2014 International Conference on Signal Processing and Communications (SPCOM\u00a0\u2026, 2014", "authors": ["Y Cassuto", "S Kvatinsky", "E Yaakobi"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11453854874567766000", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:evX43VCCuoAC", "title": "Superconductive logic using 2\u03d5\u2014josephson junctions with half flux quantum pulses", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 69 (5), 2533-2537, 2022", "authors": ["I Salameh", "EG Friedman", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9039658939226016197", "cited_by": 7.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:Fu2w8maKXqMC", "title": "C-AND: Mixed writing scheme for disturb reduction in 1T ferroelectric FET memory", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 69 (4), 1595-1605, 2022", "authors": ["MM Dahan", "ET Breyer", "S Slesazeck", "T Mikolajick", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13286400033266195010", "cited_by": 7.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:9vf0nzSNQJEC", "title": "Uncovering Phase Change Memory Energy Limits by Sub\u2010Nanosecond Probing of Power Dissipation Dynamics", "published_by": "Advanced Electronic Materials 7 (8), 2100217, 2021", "authors": ["K Stern", "N Wainstein", "Y Keller", "CM Neumann", "E Pop", "S Kvatinsky", "E Yalon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=493587895167183102", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:LjlpjdlvIbIC", "title": "Sub-Nanosecond Pulses Enable Partial Reset for Analog Phase Change Memory", "published_by": "IEEE Electron Device Letters 42 (9), 1291-1294, 2021", "authors": ["K Stern", "N Wainstein", "Y Keller", "CM Neumann", "E Pop", "S Kvatinsky", "E Yalon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12312099326434106145", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:bnK-pcrLprsC", "title": "A pipelined memristive neural network analog-to-digital converter", "published_by": "2020 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2020", "authors": ["L Danial", "K Sharma", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5228197322556418703", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:Y5dfb0dijaUC", "title": "abstractPIM: Bridging the gap between processing-in-memory technology and instruction set architecture", "published_by": "2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration\u00a0\u2026, 2020", "authors": ["A Eliahu", "R Ben-Hur", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7402338020025154919", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:hMod-77fHWUC", "title": "Memristive akers logic array", "published_by": "US Patent 9,548,741, 2017", "authors": ["S Kvatinsky", "A Kolodny", "Y Hanein"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4577103025652495406", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:qUcmZB5y_30C", "title": "Algorithmic considerations in memristive memory processing units (MPU)", "published_by": "CNNA 2016; 15th International Workshop on Cellular Nanoscale Networks and\u00a0\u2026, 2016", "authors": ["RB Hur", "N Talati", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7052613032372070213", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:u5HHmVD_uO8C", "title": "Power grid analysis based on a macro circuit model", "published_by": "2010 IEEE 26-th Convention of Electrical and Electronics Engineers in Israel\u00a0\u2026, 2010", "authors": ["S Kvatinsky", "EG Friedman", "A Kolodny", "L Sch\u00e4chter"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6173534945147088628", "cited_by": 7.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:ILKRHgRFtOwC", "title": "Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics", "published_by": "IEEE Transactions on Emerging Topics in Computing, 2023", "authors": ["B Perach", "R Ronen", "B Kimelfeld", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4343338188999302101,6974540052655845641", "cited_by": 6.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:PR6Y55bgFSsC", "title": "Making memristive processing-in-memory reliable", "published_by": "2021 28th IEEE International Conference on Electronics, Circuits, and\u00a0\u2026, 2021", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8380621022844784445", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:dQ2og3OwTAUC", "title": "Harnessing conductive oxide interfaces for resistive random-access memories", "published_by": "Frontiers in Physics 9, 772238, 2021", "authors": ["Y Li", "S Kvatinsky", "L Kornblum"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16615504302683123980", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:D03iK_w7-QYC", "title": "Memresistive security hash function", "published_by": "US Patent 10,708,041, 2020", "authors": ["S Kvatinsky", "L Azriel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15775062730636105970", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:K3LRdlH-MEoC", "title": "The Missing Applications Found: Robust Design Techniques and Novel Uses of Memristors", "published_by": "IEEE 25th International Symposium on On-Line Testing and Robust System\u00a0\u2026, 2019", "authors": ["AJ Marco Ottavi", "Vishal Gupta", "Saurabh Khandelwal", "Shahar Kvatinsky", "Jimson ..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1910308859989418831", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:-_dYPAW6P2MC", "title": "AritPIM: High-throughput in-memory arithmetic", "published_by": "IEEE Transactions on Emerging Topics in Computing, 2023", "authors": ["O Leitersdorf", "D Leitersdorf", "J Gal", "M Dahan", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3829809826660662806", "cited_by": 5.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:1yQoGdGgb4wC", "title": "Training of quantized deep neural networks using a magnetic tunnel junction-based synapse", "published_by": "Semiconductor Science and Technology 36 (11), 114003, 2021", "authors": ["T Greenberg-Toledo", "B Perach", "I Hubara", "D Soudry", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4603152438927266317,6633694857738563799,11121437567107339737", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:eMMeJKvmdy0C", "title": "Indirectly heated switch as a platform for nanosecond probing of phase transition properties in chalcogenides", "published_by": "IEEE Transactions on Electron Devices 68 (3), 1298-1303, 2021", "authors": ["N Wainstein", "G Ankonina", "T Swoboda", "MM Rojo", "S Kvatinsky", "E Yalon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16474283921855826951", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:tkaPQYYpVKoC", "title": "X-MAGIC: Enhancing PIM using input overwriting capabilities", "published_by": "2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration\u00a0\u2026, 2020", "authors": ["N Peled", "R Ben-Hur", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13087651561581681992", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:ldfaerwXgEUC", "title": "Logic design with unipolar memristors", "published_by": "US Patent 10,516,398, 2019", "authors": ["S Kvatinsky", "A Drori", "E Amrani"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5419180169582923562", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:pyW8ca7W8N0C", "title": "Stt-angie: Asynchronous true random number generator using stt-mtj", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 264-267, 2019", "authors": ["B Perach", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9835364598992436591", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:bFI3QPDXJZMC", "title": "Real-time trainable data converters for general purpose applications", "published_by": "Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2018", "authors": ["L Danial", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12750892507308471409", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:BqipwSGYUEgC", "title": "Logic with unipolar memristors\u2013circuits and design methodology", "published_by": "VLSI-SoC: System-on-Chip in the Nanoscale Era\u2013Design, Verification and\u00a0\u2026, 2017", "authors": ["N Wald", "E Amrani", "A Drori", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15151375285922428266", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=20&pagesize=80&citation_for_view=6KHkduEAAAAJ:NJ774b8OgUMC", "title": "Scalable Al2O3\u2013TiO2 Conductive Oxide Interfaces as Defect Reservoirs for Resistive Switching Devices", "published_by": "Advanced Electronic Materials 9 (2), 2200800, 2023", "authors": ["Y Li", "W Wang", "D Zhang", "M Baskin", "A Chen", "S Kvatinsky", "E Yalon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4203594861710792010", "cited_by": 4.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:ZHo1McVdvXMC", "title": "Modeling biochemical reactions and gene networks with memristors", "published_by": "2017 IEEE Biomedical Circuits and Systems Conference (BioCAS), 1-4, 2017", "authors": ["HA Hanna", "L Danial", "S Kvatinsky", "R Daniel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11816927523393333097", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:zLWjf1WUPmwC", "title": "Review of security techniques for memristor computing systems", "published_by": "Frontiers in Electronic Materials 2, 1010613, 2022", "authors": ["M Zou", "N Du", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9116597034060242497", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:ipzZ9siozwsC", "title": "Stateful Logic Using Phase Change Memory", "published_by": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 8\u00a0\u2026, 2022", "authors": ["B Hoffer", "N Wainstein", "CM Neumann", "E Pop", "E Yalon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15091311423951123105", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:uJ-U7cs_P_0C", "title": "Enhancing security of memristor computing system through secure weight mapping", "published_by": "2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 182-187, 2022", "authors": ["M Zou", "J Zhou", "X Cui", "W Wang", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14546554752754356250", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:fEOibwPWpKIC", "title": "PartitionPIM: Practical memristive partitions for fast processing-in-memory", "published_by": "arXiv preprint arXiv:2206.04200, 2022", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18411674845458941055", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:j8SEvjWlNXcC", "title": "MatPIM: Accelerating matrix operations with memristive stateful logic", "published_by": "2022 IEEE International Symposium on Circuits and Systems (ISCAS), 215-219, 2022", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1778439911589609998", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:JQOojiI6XY0C", "title": "Making real memristive processing-in-memory faster and reliable", "published_by": "2021 17th International Workshop on Cellular Nanoscale Networks and their\u00a0\u2026, 2021", "authors": ["S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8286610111837608932", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:dTyEYWd-f8wC", "title": "MultiPULPly: A multiplication engine for accelerating neural networks on ultra-low-power architectures", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 17 (2), 1-27, 2021", "authors": ["A Eliahu", "R Ronen", "PE Gaillardon", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8668443845393907021", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:5ugPr518TE4C", "title": "Analog to digital converter using memristors in a neural network", "published_by": "US Patent App. 15/931,690, 2020", "authors": ["L Danial", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14328522968404973899", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:D_sINldO8mEC", "title": "Modeling a floating-gate memristive device for computer aided design of neuromorphic computing", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 472-477, 2020", "authors": ["L Danial", "V Gupta", "E Pikhay", "Y Roizin", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12699291592827672703", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:RGFaLdJalmkC", "title": "Rate-compatible and high-throughput architecture designs for encoding LDPC codes", "published_by": "2017 IEEE International Symposium on Circuits and Systems (ISCAS), 1-4, 2017", "authors": ["N Talati", "Z Wang", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18002217022866677200", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:EkHepimYqZsC", "title": "On Consistency for Bulk-Bitwise Processing-in-Memory", "published_by": "2023 IEEE International Symposium on High-Performance Computer Architecture\u00a0\u2026, 2023", "authors": ["B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10037626869844507319", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:JoZmwDi-zQgC", "title": "mMPU: Building a Memristor-Based General-Purpose In-Memory Computation Architecture", "published_by": "Multi-Processor System-on-Chip 1 Architectures 6, 119-132, 2021", "authors": ["A Eliahu", "R Ben-Hur", "A Haj-Ali", "S Kvatinsky", "L Andrade", "F Rousseau"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1876235094025732445", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:aqlVkmm33-oC", "title": "Memristor based multithreading", "published_by": "US Patent 10,521,237, 2019", "authors": ["A Kolodny", "U Weiser", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2960331699171512183,2466912622206943690", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:rO6llkc54NcC", "title": "Programming for electronic memories", "published_by": "US Patent 10,366,752, 2019", "authors": ["M Ramadan", "S Kvatinsky", "R Ginosar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6214759964165761094", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:P5F9QuxV20EC", "title": "Memristors as artificial biochemical reactions in cytomorphic systems", "published_by": "2018 IEEE International Conference on the Science of Electrical Engineering\u00a0\u2026, 2018", "authors": ["HA Hanna", "L Danial", "S Kvatinsky", "R Daniel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12165504817191547903", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:8k81kl-MbHgC", "title": "Memristive multistate pipeline register", "published_by": "2014 14th International Workshop on Cellular Nanoscale Networks and their\u00a0\u2026, 2014", "authors": ["S Kvatinsky", "YH Nacson", "Y Etsion", "A Kolodny", "UC Weiser", "R Patel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10117028291742035820", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:LkGwnXOMwfcC", "title": "Memory intensive computing", "published_by": "Electrical Engineering 1, 2014", "authors": ["S Kvatinsky", "EG Friedman", "A Kolodny", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12560606414770452291", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:EYYDruWGBe4C", "title": "Experimental Demonstration of Non-Stateful In-Memory Logic with 1T1R OxRAM Valence Change Mechanism Memristors", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs, 2023", "authors": ["H Padberg", "A Regev", "G Piccolboni", "A Bricalli", "G Molas", "JF Nodin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3294054440920281391", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:ML0RJ9NH7IQC", "title": "FourierPIM: High-throughput in-memory Fast Fourier Transform and polynomial multiplication", "published_by": "Memories-Materials, Devices, Circuits and Systems 4, 100034, 2023", "authors": ["O Leitersdorf", "Y Boneh", "G Gazit", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7621166269005733426", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:AvfA0Oy_GE0C", "title": "Enabling Relational Database Analytical Processing in Bulk-Bitwise Processing-In-Memory", "published_by": "arXiv preprint arXiv:2302.01675, 2023", "authors": ["B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=814741398000208470", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:5awf1xo2G04C", "title": "Analog-to-digital converter using a pipelined memristive neural network", "published_by": "US Patent 11,431,347, 2022", "authors": ["L Danial", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16955820863549048058", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:35r97b3x0nAC", "title": "HashPIM: High-Throughput SHA-3 via Memristive Digital Processing-in-Memory", "published_by": "2022 11th International Conference on Modern Circuits and Systems\u00a0\u2026, 2022", "authors": ["B Oved", "O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8415935368659244736", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:ZfRJV9d4-WMC", "title": "Delta-sigma modulation neurons for high-precision training of memristive synapses in deep neural networks", "published_by": "US Patent App. 17/299,102, 2022", "authors": ["L Danial", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16469633162412936484", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:0KyAp5RtaNEC", "title": "Study on sneak path effect in self-rectifying crossbar arrays based on emerging memristive devices", "published_by": "Frontiers in Electronic Materials, 20, 2022", "authors": ["Z Chen", "G Zhang", "H Cai", "C Bengel", "F Liu", "X Zhao", "S Kvatinsky", "H Schmidt", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13643980970864746234", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:UHK10RUVsp4C", "title": "Crossbar-Compatible Stateful Logic Using Phase Change Memory", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11560984172433594740", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:ye4kPcJQO24C", "title": "Improving Efficiency and Lifetime of Logic-in-Memory by Combining IMPLY and MAGIC Families", "published_by": "Journal of Systems Architecture 119, 102232, 2021", "authors": ["M Zou", "J Zhou", "J Sun", "C Wang", "S Kvatinsky"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4571314941246342627", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:WqliGbK-hY8C", "title": "Mtj-based hardware synapse implementation for binary and ternary deep neural networks", "published_by": "US Patent App. 17/113,252, 2021", "authors": ["T Greenberg", "S Kvatinsky", "D Soudry"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16693871995885669086", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:t6usbXjVLHcC", "title": "Sensing with memristive complementary resistive switch: Modelling and simulations", "published_by": "2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2020", "authors": ["V Gupta", "D Pellegrini", "S Khandelwal", "A Jabir", "S Kvatinsky", "E Martinelli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1670782453875924378", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:kRWSkSYxWN8C", "title": "Accelerating inference on binary neural networks with digital RRAM processing", "published_by": "VLSI-SoC: New Technology Enabler: 27th IFIP WG 10.5/IEEE International\u00a0\u2026, 2020", "authors": ["J Vieira", "E Giacomin", "Y Qureshi", "M Zapater", "X Tang", "S Kvatinsky", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8481465245966622659", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:_FxGoFyzp5QC", "title": "Memristors\u2014Not just memory", "published_by": "Annu. Conf. Israeli Semiconductor Ind.(ChipEx), 2013", "authors": ["S Kvatinsky", "EG Friedman", "A Kolodny", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4932220862206130769", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:isC4tDSrTZIC", "title": "Memristors and Related Applications", "published_by": "The International Conference of the Israeli Semiconductor Industry (ChipEx 2011), 2011", "authors": ["S Kvatinsky", "EG Friedman", "A Kolodny", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13522566173689038415", "cited_by": 1.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:hMsQuOkrut0C", "title": "TDPP: Two-Dimensional Permutation-Based Protection of Memristive Deep Neural Networks", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023", "authors": ["M Zou", "Z Zhu", "T Greenberg-Toledo", "O Leitersdorf", "J Li", "J Zhou", "Y Wang", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:L7CI7m0gUJcC", "title": "CUDA-PIM: End-to-End Integration of Digital Processing-in-Memory from High-Level C++ to Microarchitectural Design", "published_by": "arXiv preprint arXiv:2308.14007, 2023", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:vbGhcppDl1QC", "title": "Accelerating Relational Database Analytical Processing with Bulk-Bitwise Processing-in-Memory", "published_by": "2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), 1-5, 2023", "authors": ["B Perach", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:p__nRnzSRKYC", "title": "Memristor aided logic (magic) using valence change memory (vcm)", "published_by": "US Patent App. 17/916,812, 2023", "authors": ["S Kvatinsky", "B Hoffer"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:BwyfMAYsbu0C", "title": "Logic gates and stateful logic using phase change memory", "published_by": "US Patent App. 17/916,816, 2023", "authors": ["S Kvatinsky", "B Hoffer", "E Yalon", "N Wainstein"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:4MWp96NkSFoC", "title": "ConvPIM: Evaluating Digital Processing-in-Memory through Convolutional Neural Network Acceleration", "published_by": "arXiv preprint arXiv:2305.04122, 2023", "authors": ["O Leitersdorf", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:eq2jaN3J8jMC", "title": "Reconfigurable DAC implemented by memristor based neural network", "published_by": "US Patent 11,611,352, 2023", "authors": ["S Kvatinsky", "L Danial"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:BUYA1_V_uYcC", "title": "ClaPIM: Scalable Sequence CLAssification using Processing-In-Memory", "published_by": "arXiv preprint arXiv:2302.08284, 2023", "authors": ["M Khalifa", "B Hoffer", "O Leitersdorf", "R Hanhan", "B Perach", "L Yavits", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:URolC5Kub84C", "title": "Learning and Instruction that Combine Multiple Levels of Abstraction in Engineering: Attitudes of Students and Faculty", "published_by": "INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION 39 (1), 154-162, 2023", "authors": ["MA Hadish", "S KVATINSKY", "A Gero"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:yB1At4FlUx8C", "title": "Review on data-centric brain-inspired computing paradigms exploiting emerging memory devices", "published_by": "Frontiers in Electronic Materials 2, 1020076, 2022", "authors": ["W Wang", "S Kvatinsky", "H Schmidt", "N Du"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:Z5m8FVwuT1cC", "title": "Undergraduate Students\u2019 Attitudes Toward an Engineering Course that Integrates Several Levels of Abstraction", "published_by": "International Conference on Interactive Collaborative Learning, 491-497, 2022", "authors": ["A Gero", "MA Hadish", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:z_wVstp3MssC", "title": "Neuromorphic Data Converters Using Memristors", "published_by": "Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von\u00a0\u2026, 2022", "authors": ["L Danial", "P Damahe", "P Agrawal", "R Dhamnani", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:nrtMV_XWKgEC", "title": "Performing Stateful Logic Using Spin-Orbit Torque (SOT) MRAM", "published_by": "2022 IEEE 22nd International Conference on Nanotechnology (NANO), 571-574, 2022", "authors": ["B Hoffer", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:2KloaMYe4IUC", "title": "Novel Applications Enabled by Memristors [Guest Editorial]", "published_by": "IEEE Nanotechnology Magazine 16 (2), 3-3, 2022", "authors": ["S Kvatinsky", "M Ottavi"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:7T2F9Uy0os0C", "title": "Asynchronous true random number generator using stt-mtj", "published_by": "US Patent App. 17/297,143, 2022", "authors": ["S Kvatinsky", "B Perach"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:hkOj_22Ku90C", "title": "Comments on \u201cExperimental Demonstration of Memristor-Aided Logic (MAGIC) Using Valence Change Memory (VCM)\u201d", "published_by": "IEEE Transactions on Electron Devices 68 (11), 5925-5925, 2021", "authors": ["B Hoffer", "V Rana", "S Menzel", "R Waser", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:kzcrU_BdoSEC", "title": "VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2020, Salt Lake City, UT, USA, October 6\u20139, 2020, Revised and\u00a0\u2026", "published_by": "Springer Nature, 2021", "authors": ["A Calimera", "PE Gaillardon", "K Korgaonkar", "S Kvatinsky", "R Reis"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:VL0QpB8kHFEC", "title": "abstractPIM: A Technology Backward-Compatible Compilation Flow for Processing-In-Memory", "published_by": "VLSI-SoC: Design Trends: 28th IFIP WG 10.5/IEEE International Conference on\u00a0\u2026, 2021", "authors": ["A Eliahu", "R Ben-Hur", "R Ronen", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:tOudhMTPpwUC", "title": "Logic design with unipolar memristors", "published_by": "US Patent 10,855,288, 2020", "authors": ["S Kvatinsky", "A Drori", "E Amrani"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:olpn-zPbct0C", "title": "Breaking the Conversion Wall in Mixed-Signal Systems Using Neuromorphic Data Converters", "published_by": "2020 European Conference on Circuit Theory and Design (ECCTD), 1-4, 2020", "authors": ["L Danial", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:PELIpwtuRlgC", "title": "Memristor-based in-memory logic and its application in image processing", "published_by": "Memristive Devices for Brain-Inspired Computing, 175-194, 2020", "authors": ["A Haj-Ali", "R Ronen", "R Ben-Hur", "N Wald", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:uWiczbcajpAC", "title": "Training of Quantized Deep Neural Networks using a Magnetic Tunnel Junction-Based Synapse", "published_by": "arXiv preprint arXiv:1912.12636, 2019", "authors": ["TG Toledo", "B Perach", "I Hubara", "D Soudry", "S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:fQNAKQ3IYiAC", "title": "Large-scale architectures of neuromorphic data converters", "published_by": "Discipline of Electrical Engineering, IIT Indore, 2019", "authors": ["K Sharma", "S Kvatinsky", "SK Vishvakarma"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:tS2w5q8j5-wC", "title": "Real Processing-In-Memory with Memristive Memory Processing Unit", "published_by": "Security, Privacy, and Applied Cryptography Engineering: 9th International\u00a0\u2026, 2019", "authors": ["S Kvatinsky"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:blknAaTinKkC", "title": "Multistate register having a flip flop and multiple memristive devices", "published_by": "US Patent 9,659,650, 2017", "authors": ["A Kolodny", "S Kvatinsky", "R Patel", "E Friedman"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:7PzlFSSx8tAC", "title": "Processing within a Memristive Memory", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:O3NaXMp0MMsC", "title": "Memristor-based multilayer neural networks with online gradient descent training Supplementary Material-Appendix", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:WF5omc3nYNoC", "title": "2013 Index IEEE Circuits and Systems Magazine Vol. 13", "published_by": "Brain 10, 25, 2013", "authors": ["V Aggarwal", "A Ascoli", "E Biglieri", "LT Bruton", "S Carrara", "T Chang", "G Chen", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:zYLM7Y9cAGgC", "title": "Nanosession: Logic Devices and Circuit Design", "published_by": "Frontiers in Electronic Materials: A Collection of Extended Abstracts of the\u00a0\u2026, 2012", "authors": ["W Lu", "SH Jo", "Y Yang", "S Kvatinsky", "EG Friedman", "A Kolodny", "UC Weiser", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:AXPGKjj_ei8C", "title": "COMPUTERS THAT LOOK LIKE THE BRAIN", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:HE397vMXCloC", "title": "Synthesis and In-memory MaPping of Logic Execution for Memristor-Aided loGIC", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:BrmTIyaxlBUC", "title": "PLEASE CITE THIS ARTICLE AS DOI: 10.1063/5.0003590", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:eflP2zaiRacC", "title": "SPECIAL ISSUE ON LARGE-SCALE MEMRISTIVE SYSTEMS AND NEUROCHIPS FOR COMPUTATIONAL INTELLIGENCE", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:l7t_Zn2s7bgC", "title": "Design for Test and Hardware Security Utilizing Retention Loss of Memristors..... Y. Gong, F. Qian, and L. Wang 2536", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:WbkHhVStYXYC", "title": "Memristive Security Hash Function (November 1, 2018)", "published_by": "US Patent App 15 (965,924), 0", "authors": ["S Kvatinsky", "L Azriel"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:b0M2c_1WBrUC", "title": "Analog and Mixed Mode Circuits and Systems A Low Power 12-bit 1-kS/s SAR ADC for Biomedical Signal Processing................. W. Mao, Y. Li, C.-H. Heng, and Y. Lian 477", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:4OULZ7Gr8RgC", "title": "SPECIAL SECTION ON MEMRISYS 2017", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:NMxIlDl6LWMC", "title": "Tuesday, July 29, 2014: Opening session and Plenary talks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=6KHkduEAAAAJ&cstart=100&pagesize=100&citation_for_view=6KHkduEAAAAJ:TQgYirikUcIC", "title": "A. Noury, C. Alonso-Ramos, THC Hoang, S. Serna, X. Le Roux, E. Cassan, N. Izard, F. Sarti, U. Torrini, F. Biccari, A. Vinattieri, M. Balestrieri, A.-S. Keita, H. Yang, V\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["6780", "34", "69"], "Since 2018": ["5430", "34", "63"]}, "chart": {"2012": 21, "2013": 60, "2014": 142, "2015": 214, "2016": 350, "2017": 513, "2018": 633, "2019": 850, "2020": 872, "2021": 1057, "2022": 1145, "2023": 873}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=N8FJv24AAAAJ", "name": "Avinoam Kolodny", "ext": "Professor of Electrical and Computer Engineering, Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=fGnDj7gAAAAJ", "name": "Eby G. Friedman", "ext": "Distinguished Professor, University of Rochester"}, {"link": "https://scholar.google.com/citations?hl=en&user=ctN8BtoAAAAJ", "name": "Uri Weiser", "ext": "Professor, Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=Qqj0aIwAAAAJ", "name": "Nimrod Wald", "ext": "Technion, Israel institute of technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=DdgLjsoAAAAJ", "name": "Ronny Ronen", "ext": "Technion, Haifa, Israel; EE department"}, {"link": "https://scholar.google.com/citations?hl=en&user=WjwWcwoAAAAJ", "name": "Rotem Ben-Hur", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=C-78eAoAAAAJ", "name": "Loai Danial", "ext": "Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=eRLRrpMAAAAJ", "name": "Nicol\u00e1s Wainstein", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=bjR76BkAAAAJ", "name": "Guy Satat", "ext": "Google[x]"}, {"link": "https://scholar.google.com/citations?hl=en&user=jJBqJxwAAAAJ", "name": "Ameer Haj-Ali", "ext": "Engineering manager @ Anyscale, Ph.D., Electrical Engineering and Computer Science\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=6d4OeVIAAAAJ", "name": "Nishil Talati", "ext": "Research Faculty, CSE, University of Michigan"}, {"link": "https://scholar.google.com/citations?hl=en&user=AEBWEm8AAAAJ", "name": "Daniel Soudry", "ext": "Associate Professor"}, {"link": "https://scholar.google.com/citations?hl=en&user=rTHc-bUAAAAJ", "name": "Ben Perach", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=E_RyrogAAAAJ", "name": "Eilam Yalon", "ext": "Technion, Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=Hlc_2eEAAAAJ", "name": "Pierre - Emmanuel GAILLARDON", "ext": "Associate Professor, University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=Viv2E9AAAAAJ", "name": "Eitan Yaakobi", "ext": "Associate Professor at Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=6qDjHUAAAAAJ", "name": "Yuval Cassuto", "ext": "Deptartment of Electrical Engineering, Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=zhQaFaMAAAAJ", "name": "Dotan Di Castro", "ext": "Research Manager at Bosch-AI, Haifa, Israel"}, {"link": "https://scholar.google.com/citations?hl=en&user=H4wTb9cAAAAJ", "name": "Ran Ginosar", "ext": "Professor of EE & CS, Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=ARyufyQAAAAJ", "name": "Leonid Yavits", "ext": "Bar Ilan University"}, {"link": "https://scholar.google.com/citations?hl=en&user=e7V7-gEAAAAJ", "name": "Mark Horowitz", "ext": "Professor of Electrical Engineering and Computer Science"}, {"link": "https://scholar.google.com/citations?hl=en&user=O3IrDzwAAAAJ", "name": "Stephen E. Richardson", "ext": "Research Associate, Stanford University"}, {"link": "https://scholar.google.com/citations?hl=en&user=tpQB-7MAAAAJ", "name": "Ardavan Pedram", "ext": "Stanford University"}, {"link": "https://scholar.google.com/citations?hl=en&user=5eqP0xMAAAAJ", "name": "Adi Eliahu", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=LcelkgwAAAAJ", "name": "Asaf Gal", "ext": "The Rockefeller University"}, {"link": "https://scholar.google.com/citations?hl=en&user=L-V4ickAAAAJ", "name": "Amir Morad, PhD", "ext": "Department of Electrical Engineering, Technion-Israel Institute of Technology, Haifa 32000\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=jZqW5AoAAAAJ", "name": "Dr. Pravin Mane", "ext": "Assistant Professor, EEE & ENI, BITS Pilani KK Birla Goa Campus"}, {"link": "https://scholar.google.com/citations?hl=en&user=K5604PAAAAAJ", "name": "Saransh Gupta", "ext": "IBM Research, Almaden"}, {"link": "https://scholar.google.com/citations?hl=en&user=EJCrdbsAAAAJ", "name": "Edouard Giacomin", "ext": "Qualcomm"}, {"link": "https://scholar.google.com/citations?hl=en&user=A9_fFPkAAAAJ", "name": "Debjyoti Bhattacharjee", "ext": "imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=TIt4ggwAAAAJ", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=idBr3PIAAAAJ", "name": "Sameh Galal", "ext": "Stanford University"}, {"link": "https://scholar.google.com/citations?hl=en&user=kUVPxKAAAAAJ", "name": "Elad Amrani", "ext": "IBM Research AI; Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=La560wQAAAAJ", "name": "Said Hamdioui", "ext": "Delft University of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=KZQz_7AAAAAJ", "name": "Gert Cauwenberghs", "ext": "Professor of Bioengineering and Co-Director, Institute for Neural Computation, UC San\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=a3c2b_wAAAAJ", "name": "Koen Bertels", "ext": "QBee.eu, professor University of Ghent"}, {"link": "https://scholar.google.com/citations?hl=en&user=HZq-WzsAAAAJ", "name": "Kunal Korgaonkar", "ext": "Assistant Professor (BITS-Goa, India), Postdoc (Technion, Israel), PhD (UCSD, US), MS\u00a0\u2026"}, {"link": "https://scholar.google.com/citations?hl=en&user=HgaNy9kAAAAJ", "name": "Jehoshua Bruck", "ext": "Gordon and Betty Moore Professor, Caltech"}, {"link": "https://scholar.google.com/citations?hl=en&user=NxHFDlAAAAAJ", "name": "Yoav Etsion", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=9CktKREAAAAJ", "name": "Lior Kornblum", "ext": "Viterbi Dept. of Electrical & Computer Engineering, Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=nBcay4oAAAAJ", "name": "Jonathan Ragan-Kelley", "ext": "MIT CSAIL"}, {"link": "https://scholar.google.com/citations?hl=en&user=4xlqguEAAAAJ", "name": "Blaine Rister", "ext": "Software Developer, Femtosense"}, {"link": "https://scholar.google.com/citations?hl=en&user=l2HRvpwAAAAJ", "name": "Jing Pu", "ext": "Stanford University"}, {"link": "https://scholar.google.com/citations?hl=en&user=HaA2AWIAAAAJ", "name": "Xuan Yang", "ext": "Google"}, {"link": "https://scholar.google.com/citations?hl=en&user=GPXLPFwAAAAJ", "name": "Leonid Azriel", "ext": "Technion - Israel Institute of Technology"}, {"link": "https://scholar.google.com/citations?hl=en&user=8xx9aw0AAAAJ", "name": "Xifan TANG", "ext": "LNIS, The University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=dYmZ6QwAAAAJ", "name": "Israel Goldshtein", "ext": "M.Sc graduate in Electrical Engineering,Technion"}, {"link": "https://scholar.google.com/citations?hl=en&user=kb9EMCMAAAAJ", "name": "Zizhen Jiang", "ext": "Ph.D. Candidate, Electrical Engineering, Stanford University"}, {"link": "https://scholar.google.com/citations?hl=en&user=HWxGEesAAAAJ", "name": "H.-S. Philip Wong", "ext": "Professor of Electrical Engineering, Stanford University"}], "interests": ["Memristor", "Memristive systems", "VLSI", "RRAM", "neuromorphic"], "link": "https://scholar.google.com/citations?hl=en&user=6KHkduEAAAAJ", "name": "Shahar Kvatinsky", "affiliates": [{"name": "Technion - Israel Institute of Technology", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=15559632040351204626"}]}