Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Nov 18 23:41:30 2018
| Host             : 24GHZi7 running 64-bit major release  (build 9200)
| Command          : report_power -file Full_wrapper_power_routed.rpt -pb Full_wrapper_power_summary_routed.pb -rpx Full_wrapper_power_routed.rpx
| Design           : Full_wrapper
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.235        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.173        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        9 |       --- |             --- |
| Slice Logic    |     0.005 |      515 |       --- |             --- |
|   LUT as Logic |     0.005 |      266 |     20800 |            1.28 |
|   CARRY4       |    <0.001 |       71 |      8150 |            0.87 |
|   Register     |    <0.001 |       99 |     41600 |            0.24 |
|   F7/F8 Muxes  |    <0.001 |       11 |     32600 |            0.03 |
|   Others       |     0.000 |       28 |       --- |             --- |
| Signals        |     0.009 |     1311 |       --- |             --- |
| PLL            |     0.123 |        1 |         5 |           20.00 |
| DSPs           |     0.024 |       15 |        90 |           16.67 |
| I/O            |     0.008 |        4 |       210 |            1.90 |
| Static Power   |     0.062 |          |           |                 |
| Total          |     0.235 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.061 |       0.055 |      0.006 |
| Vccaux    |       1.800 |     0.074 |       0.063 |      0.011 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                                                                      | Domain                                                                     | Constraint (ns) |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+
| Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |           664.6 |
| Full_i/clk_wiz_0/inst/clk_in1                                              | sys_clock_IBUF                                                             |            10.0 |
| clk_12_Full_clk_wiz_0_0                                                    | Full_i/clk_wiz_0/inst/clk_12_Full_clk_wiz_0_0                              |            83.1 |
| clk_430_Full_clk_wiz_0_0                                                   | Full_i/clk_wiz_0/inst/clk_430_Full_clk_wiz_0_0                             |             2.3 |
| clkfbout_Full_clk_wiz_0_0                                                  | Full_i/clk_wiz_0/inst/clkfbout_Full_clk_wiz_0_0                            |            10.0 |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| Full_wrapper                            |     0.173 |
|   Full_i                                |     0.164 |
|     VielEntity_0                        |     0.040 |
|       U0                                |     0.040 |
|         Dac1                            |     0.002 |
|           DAC_o                         |     0.002 |
|         Dac2                            |    <0.001 |
|           DAC_o                         |    <0.001 |
|         U1                              |     0.038 |
|           Load                          |     0.038 |
|           SineGen                       |    <0.001 |
|     c_counter_binary_0                  |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|     c_counter_binary_1                  |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|     clk_wiz_0                           |     0.124 |
|       inst                              |     0.124 |
+-----------------------------------------+-----------+


