                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 2.9.4 #5595 (Oct 23 2013) (Mac OS X ppc)
                              4 ; This file was generated Wed Oct 23 12:25:54 2013
                              5 ;--------------------------------------------------------
                              6 	.module _divslong
                              7 	.optsdcc -mmcs51 --model-large
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl __divslong_PARM_2
                             13 	.globl __divslong
                             14 ;--------------------------------------------------------
                             15 ; special function registers
                             16 ;--------------------------------------------------------
                             17 	.area RSEG    (ABS,DATA)
   0000                      18 	.org 0x0000
                             19 ;--------------------------------------------------------
                             20 ; special function bits
                             21 ;--------------------------------------------------------
                             22 	.area RSEG    (ABS,DATA)
   0000                      23 	.org 0x0000
                             24 ;--------------------------------------------------------
                             25 ; overlayable register banks
                             26 ;--------------------------------------------------------
                             27 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      28 	.ds 8
                             29 ;--------------------------------------------------------
                             30 ; internal ram data
                             31 ;--------------------------------------------------------
                             32 	.area DSEG    (DATA)
   0000                      33 __divslong_sloc0_1_0:
   0000                      34 	.ds 4
   0004                      35 __divslong_sloc1_1_0:
   0004                      36 	.ds 4
                             37 ;--------------------------------------------------------
                             38 ; overlayable items in internal ram 
                             39 ;--------------------------------------------------------
                             40 	.area OSEG    (OVR,DATA)
                             41 ;--------------------------------------------------------
                             42 ; indirectly addressable internal ram data
                             43 ;--------------------------------------------------------
                             44 	.area ISEG    (DATA)
                             45 ;--------------------------------------------------------
                             46 ; absolute internal ram data
                             47 ;--------------------------------------------------------
                             48 	.area IABS    (ABS,DATA)
                             49 	.area IABS    (ABS,DATA)
                             50 ;--------------------------------------------------------
                             51 ; bit data
                             52 ;--------------------------------------------------------
                             53 	.area BSEG    (BIT)
                             54 ;--------------------------------------------------------
                             55 ; paged external ram data
                             56 ;--------------------------------------------------------
                             57 	.area PSEG    (PAG,XDATA)
                             58 ;--------------------------------------------------------
                             59 ; external ram data
                             60 ;--------------------------------------------------------
                             61 	.area XSEG    (XDATA)
   0000                      62 __divslong_PARM_2:
   0000                      63 	.ds 4
   0004                      64 __divslong_x_1_1:
   0004                      65 	.ds 4
                             66 ;--------------------------------------------------------
                             67 ; absolute external ram data
                             68 ;--------------------------------------------------------
                             69 	.area XABS    (ABS,XDATA)
                             70 ;--------------------------------------------------------
                             71 ; external initialized ram data
                             72 ;--------------------------------------------------------
                             73 	.area XISEG   (XDATA)
                             74 	.area HOME    (CODE)
                             75 	.area GSINIT0 (CODE)
                             76 	.area GSINIT1 (CODE)
                             77 	.area GSINIT2 (CODE)
                             78 	.area GSINIT3 (CODE)
                             79 	.area GSINIT4 (CODE)
                             80 	.area GSINIT5 (CODE)
                             81 	.area GSINIT  (CODE)
                             82 	.area GSFINAL (CODE)
                             83 	.area CSEG    (CODE)
                             84 ;--------------------------------------------------------
                             85 ; global & static initialisations
                             86 ;--------------------------------------------------------
                             87 	.area HOME    (CODE)
                             88 	.area GSINIT  (CODE)
                             89 	.area GSFINAL (CODE)
                             90 	.area GSINIT  (CODE)
                             91 ;--------------------------------------------------------
                             92 ; Home
                             93 ;--------------------------------------------------------
                             94 	.area HOME    (CODE)
                             95 	.area HOME    (CODE)
                             96 ;--------------------------------------------------------
                             97 ; code
                             98 ;--------------------------------------------------------
                             99 	.area CSEG    (CODE)
                            100 ;------------------------------------------------------------
                            101 ;Allocation info for local variables in function '_divslong'
                            102 ;------------------------------------------------------------
                            103 ;sloc0                     Allocated with name '__divslong_sloc0_1_0'
                            104 ;sloc1                     Allocated with name '__divslong_sloc1_1_0'
                            105 ;y                         Allocated with name '__divslong_PARM_2'
                            106 ;x                         Allocated with name '__divslong_x_1_1'
                            107 ;r                         Allocated with name '__divslong_r_1_1'
                            108 ;------------------------------------------------------------
                            109 ;	_divslong.c:255: _divslong (long x, long y)
                            110 ;	-----------------------------------------
                            111 ;	 function _divslong
                            112 ;	-----------------------------------------
   0000                     113 __divslong:
                    0002    114 	ar2 = 0x02
                    0003    115 	ar3 = 0x03
                    0004    116 	ar4 = 0x04
                    0005    117 	ar5 = 0x05
                    0006    118 	ar6 = 0x06
                    0007    119 	ar7 = 0x07
                    0000    120 	ar0 = 0x00
                    0001    121 	ar1 = 0x01
   0000 AA 82               122 	mov	r2,dpl
   0002 AB 83               123 	mov	r3,dph
   0004 AC F0               124 	mov	r4,b
   0006 FD                  125 	mov	r5,a
   0007 90s00r04            126 	mov	dptr,#__divslong_x_1_1
   000A EA                  127 	mov	a,r2
   000B F0                  128 	movx	@dptr,a
   000C A3                  129 	inc	dptr
   000D EB                  130 	mov	a,r3
   000E F0                  131 	movx	@dptr,a
   000F A3                  132 	inc	dptr
   0010 EC                  133 	mov	a,r4
   0011 F0                  134 	movx	@dptr,a
   0012 A3                  135 	inc	dptr
   0013 ED                  136 	mov	a,r5
   0014 F0                  137 	movx	@dptr,a
                            138 ;	_divslong.c:259: r = _divulong((x < 0 ? -x : x),
   0015 90s00r04            139 	mov	dptr,#__divslong_x_1_1
   0018 E0                  140 	movx	a,@dptr
   0019 FA                  141 	mov	r2,a
   001A A3                  142 	inc	dptr
   001B E0                  143 	movx	a,@dptr
   001C FB                  144 	mov	r3,a
   001D A3                  145 	inc	dptr
   001E E0                  146 	movx	a,@dptr
   001F FC                  147 	mov	r4,a
   0020 A3                  148 	inc	dptr
   0021 E0                  149 	movx	a,@dptr
   0022 FD                  150 	mov	r5,a
   0023 33                  151 	rlc	a
   0024 E4                  152 	clr	a
   0025 33                  153 	rlc	a
   0026 FE                  154 	mov	r6,a
   0027 60 13               155 	jz	00106$
   0029 C3                  156 	clr	c
   002A E4                  157 	clr	a
   002B 9A                  158 	subb	a,r2
   002C F5*00               159 	mov	__divslong_sloc0_1_0,a
   002E E4                  160 	clr	a
   002F 9B                  161 	subb	a,r3
   0030 F5*01               162 	mov	(__divslong_sloc0_1_0 + 1),a
   0032 E4                  163 	clr	a
   0033 9C                  164 	subb	a,r4
   0034 F5*02               165 	mov	(__divslong_sloc0_1_0 + 2),a
   0036 E4                  166 	clr	a
   0037 9D                  167 	subb	a,r5
   0038 F5*03               168 	mov	(__divslong_sloc0_1_0 + 3),a
   003A 80 08               169 	sjmp	00107$
   003C                     170 00106$:
   003C 8A*00               171 	mov	__divslong_sloc0_1_0,r2
   003E 8B*01               172 	mov	(__divslong_sloc0_1_0 + 1),r3
   0040 8C*02               173 	mov	(__divslong_sloc0_1_0 + 2),r4
   0042 8D*03               174 	mov	(__divslong_sloc0_1_0 + 3),r5
   0044                     175 00107$:
   0044 AA*00               176 	mov	r2,__divslong_sloc0_1_0
   0046 AB*01               177 	mov	r3,(__divslong_sloc0_1_0 + 1)
   0048 AC*02               178 	mov	r4,(__divslong_sloc0_1_0 + 2)
   004A AD*03               179 	mov	r5,(__divslong_sloc0_1_0 + 3)
                            180 ;	_divslong.c:260: (y < 0 ? -y : y));
   004C 90s00r00            181 	mov	dptr,#__divslong_PARM_2
   004F E0                  182 	movx	a,@dptr
   0050 F5*00               183 	mov	__divslong_sloc0_1_0,a
   0052 A3                  184 	inc	dptr
   0053 E0                  185 	movx	a,@dptr
   0054 F5*01               186 	mov	(__divslong_sloc0_1_0 + 1),a
   0056 A3                  187 	inc	dptr
   0057 E0                  188 	movx	a,@dptr
   0058 F5*02               189 	mov	(__divslong_sloc0_1_0 + 2),a
   005A A3                  190 	inc	dptr
   005B E0                  191 	movx	a,@dptr
   005C F5*03               192 	mov	(__divslong_sloc0_1_0 + 3),a
   005E 33                  193 	rlc	a
   005F E4                  194 	clr	a
   0060 33                  195 	rlc	a
   0061 FF                  196 	mov	r7,a
   0062 60 17               197 	jz	00108$
   0064 C3                  198 	clr	c
   0065 E4                  199 	clr	a
   0066 95*00               200 	subb	a,__divslong_sloc0_1_0
   0068 F5*04               201 	mov	__divslong_sloc1_1_0,a
   006A E4                  202 	clr	a
   006B 95*01               203 	subb	a,(__divslong_sloc0_1_0 + 1)
   006D F5*05               204 	mov	(__divslong_sloc1_1_0 + 1),a
   006F E4                  205 	clr	a
   0070 95*02               206 	subb	a,(__divslong_sloc0_1_0 + 2)
   0072 F5*06               207 	mov	(__divslong_sloc1_1_0 + 2),a
   0074 E4                  208 	clr	a
   0075 95*03               209 	subb	a,(__divslong_sloc0_1_0 + 3)
   0077 F5*07               210 	mov	(__divslong_sloc1_1_0 + 3),a
   0079 80 0C               211 	sjmp	00109$
   007B                     212 00108$:
   007B 85*00*04            213 	mov	__divslong_sloc1_1_0,__divslong_sloc0_1_0
   007E 85*01*05            214 	mov	(__divslong_sloc1_1_0 + 1),(__divslong_sloc0_1_0 + 1)
   0081 85*02*06            215 	mov	(__divslong_sloc1_1_0 + 2),(__divslong_sloc0_1_0 + 2)
   0084 85*03*07            216 	mov	(__divslong_sloc1_1_0 + 3),(__divslong_sloc0_1_0 + 3)
   0087                     217 00109$:
   0087 90s00r00            218 	mov	dptr,#__divulong_PARM_2
   008A E5*04               219 	mov	a,__divslong_sloc1_1_0
   008C F0                  220 	movx	@dptr,a
   008D A3                  221 	inc	dptr
   008E E5*05               222 	mov	a,(__divslong_sloc1_1_0 + 1)
   0090 F0                  223 	movx	@dptr,a
   0091 A3                  224 	inc	dptr
   0092 E5*06               225 	mov	a,(__divslong_sloc1_1_0 + 2)
   0094 F0                  226 	movx	@dptr,a
   0095 A3                  227 	inc	dptr
   0096 E5*07               228 	mov	a,(__divslong_sloc1_1_0 + 3)
   0098 F0                  229 	movx	@dptr,a
   0099 8A 82               230 	mov	dpl,r2
   009B 8B 83               231 	mov	dph,r3
   009D 8C F0               232 	mov	b,r4
   009F ED                  233 	mov	a,r5
   00A0 C0 06               234 	push	ar6
   00A2 C0 07               235 	push	ar7
   00A4 12s00r00            236 	lcall	__divulong
   00A7 AA 82               237 	mov	r2,dpl
   00A9 AB 83               238 	mov	r3,dph
   00AB AC F0               239 	mov	r4,b
   00AD FD                  240 	mov	r5,a
   00AE D0 07               241 	pop	ar7
   00B0 D0 06               242 	pop	ar6
                            243 ;	_divslong.c:261: if ( (x < 0) ^ (y < 0))
   00B2 EF                  244 	mov	a,r7
   00B3 6E                  245 	xrl	a,r6
   00B4 60 13               246 	jz	00102$
                            247 ;	_divslong.c:262: return -r;
   00B6 C3                  248 	clr	c
   00B7 E4                  249 	clr	a
   00B8 9A                  250 	subb	a,r2
   00B9 FE                  251 	mov	r6,a
   00BA E4                  252 	clr	a
   00BB 9B                  253 	subb	a,r3
   00BC FF                  254 	mov	r7,a
   00BD E4                  255 	clr	a
   00BE 9C                  256 	subb	a,r4
   00BF F8                  257 	mov	r0,a
   00C0 E4                  258 	clr	a
   00C1 9D                  259 	subb	a,r5
   00C2 8E 82               260 	mov	dpl,r6
   00C4 8F 83               261 	mov	dph,r7
   00C6 88 F0               262 	mov	b,r0
   00C8 22                  263 	ret
   00C9                     264 00102$:
                            265 ;	_divslong.c:264: return r;
   00C9 8A 82               266 	mov	dpl,r2
   00CB 8B 83               267 	mov	dph,r3
   00CD 8C F0               268 	mov	b,r4
   00CF ED                  269 	mov	a,r5
   00D0 22                  270 	ret
                            271 	.area CSEG    (CODE)
                            272 	.area CONST   (CODE)
                            273 	.area XINIT   (CODE)
                            274 	.area CABS    (ABS,CODE)
