

================================================================
== Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3'
================================================================
* Date:           Thu Mar 13 13:04:01 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1082|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     126|    -|
|Register         |        -|     -|     704|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     704|    1304|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln75_1_fu_324_p2                  |         +|   0|  0|   71|          64|          64|
    |add_ln75_2_fu_267_p2                  |         +|   0|  0|  103|          96|           1|
    |add_ln75_fu_279_p2                    |         +|   0|  0|   38|          31|           1|
    |add_ln76_1_fu_466_p2                  |         +|   0|  0|   38|          31|           1|
    |add_ln76_2_fu_481_p2                  |         +|   0|  0|   71|          64|           1|
    |add_ln76_fu_358_p2                    |         +|   0|  0|   38|          31|           1|
    |add_ln77_fu_435_p2                    |         +|   0|  0|   38|          31|           1|
    |empty_41_fu_410_p2                    |         +|   0|  0|   71|          64|          64|
    |ap_block_state11_pp0_stage0_iter10    |       and|   0|  0|    2|           1|           1|
    |ap_block_state17_pp0_stage0_iter16    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op103_writereq_state3    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op124_writeresp_state17  |       and|   0|  0|    2|           1|           1|
    |first_iter_1315_fu_339_p2             |      icmp|   0|  0|   38|          31|           1|
    |first_iter_1_mid1_fu_376_p2           |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln75_fu_262_p2                   |      icmp|   0|  0|  103|          96|          96|
    |icmp_ln76_1_fu_476_p2                 |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln76_fu_285_p2                   |      icmp|   0|  0|   71|          64|          64|
    |icmp_ln77_1_fu_461_p2                 |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln77_fu_257_p2                   |      icmp|   0|  0|   39|          32|          32|
    |ap_block_pp0_stage0_01001             |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io                    |        or|   0|  0|    2|           1|           1|
    |or_ln75_1_fu_345_p2                   |        or|   0|  0|    2|           1|           1|
    |or_ln75_fu_298_p2                     |        or|   0|  0|    2|           1|           1|
    |or_ln76_fu_370_p2                     |        or|   0|  0|    2|           1|           1|
    |select_ln75_1_fu_304_p3               |    select|   0|  0|   31|           1|          31|
    |select_ln75_2_fu_351_p3               |    select|   0|  0|    2|           1|           1|
    |select_ln75_fu_290_p3                 |    select|   0|  0|   31|           1|           1|
    |select_ln76_1_fu_390_p3               |    select|   0|  0|   31|           1|          31|
    |select_ln76_2_fu_487_p3               |    select|   0|  0|   64|           1|           1|
    |select_ln76_fu_382_p3                 |    select|   0|  0|    2|           1|           1|
    |select_ln77_1_fu_449_p3               |    select|   0|  0|   31|           1|          31|
    |select_ln77_fu_441_p3                 |    select|   0|  0|   31|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|    2|           1|           2|
    |xor_ln76_fu_364_p2                    |       xor|   0|  0|    2|           1|           2|
    +--------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                 |          |   0|  0| 1082|         750|         504|
    +--------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_0_phi_fu_207_p4  |   9|          2|    1|          2|
    |indvar_flatten33_fu_116                |   9|          2|   96|        192|
    |indvar_flatten_fu_108                  |   9|          2|   64|        128|
    |mem1_blk_n_AR                          |   9|          2|    1|          2|
    |mem1_blk_n_R                           |   9|          2|    1|          2|
    |mem2_blk_n_AW                          |   9|          2|    1|          2|
    |mem2_blk_n_B                           |   9|          2|    1|          2|
    |mem2_blk_n_W                           |   9|          2|    1|          2|
    |oc_fu_112                              |   9|          2|   31|         62|
    |oh_fu_104                              |   9|          2|   31|         62|
    |ow_fu_100                              |   9|          2|   31|         62|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 126|         28|  262|        524|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_203               |   1|   0|    1|          0|
    |icmp_ln75_reg_627                  |   1|   0|    1|          0|
    |icmp_ln76_1_reg_654                |   1|   0|    1|          0|
    |icmp_ln77_1_reg_650                |   1|   0|    1|          0|
    |indvar_flatten33_fu_116            |  96|   0|   96|          0|
    |indvar_flatten_fu_108              |  64|   0|   64|          0|
    |mem1_addr_reg_644                  |  64|   0|   64|          0|
    |mem1_load1_fu_120                  |  32|   0|   32|          0|
    |oc_fu_112                          |  31|   0|   31|          0|
    |oh_fu_104                          |  31|   0|   31|          0|
    |or_ln76_reg_636                    |   1|   0|    1|          0|
    |ow_fu_100                          |  31|   0|   31|          0|
    |select_ln76_reg_640                |   1|   0|    1|          0|
    |sext_ln76_mid2_v_reg_631           |  62|   0|   62|          0|
    |zext_ln75_1_cast_reg_622           |  63|   0|   64|          1|
    |icmp_ln76_1_reg_654                |  64|  32|    1|          0|
    |icmp_ln77_1_reg_650                |  64|  32|    1|          0|
    |or_ln76_reg_636                    |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 704|  96|  516|          1|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_via_tiling_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_VITIS_LOOP_77_3|  return value|
|m_axi_mem2_AWVALID   |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWREADY   |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWADDR    |  out|   64|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWID      |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWLEN     |  out|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWSIZE    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWBURST   |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWLOCK    |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWCACHE   |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWPROT    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWQOS     |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWREGION  |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_AWUSER    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WVALID    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WREADY    |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WDATA     |  out|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WSTRB     |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WLAST     |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WID       |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_WUSER     |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARVALID   |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARREADY   |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARADDR    |  out|   64|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARID      |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARLEN     |  out|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARSIZE    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARBURST   |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARLOCK    |  out|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARCACHE   |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARPROT    |  out|    3|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARQOS     |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARREGION  |  out|    4|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_ARUSER    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RVALID    |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RREADY    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RDATA     |   in|   32|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RLAST     |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RID       |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RFIFONUM  |   in|    9|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RUSER     |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_RRESP     |   in|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BVALID    |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BREADY    |  out|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BRESP     |   in|    2|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BID       |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem2_BUSER     |   in|    1|       m_axi|                                                                      mem2|       pointer|
|m_axi_mem1_AWVALID   |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWREADY   |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWADDR    |  out|   64|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWID      |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWLEN     |  out|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWSIZE    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWBURST   |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWLOCK    |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWCACHE   |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWPROT    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWQOS     |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWREGION  |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_AWUSER    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WVALID    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WREADY    |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WDATA     |  out|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WSTRB     |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WLAST     |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WID       |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_WUSER     |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARVALID   |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARREADY   |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARADDR    |  out|   64|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARID      |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARLEN     |  out|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARSIZE    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARBURST   |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARLOCK    |  out|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARCACHE   |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARPROT    |  out|    3|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARQOS     |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARREGION  |  out|    4|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_ARUSER    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RVALID    |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RREADY    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RDATA     |   in|   32|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RLAST     |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RID       |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RFIFONUM  |   in|    9|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RUSER     |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_RRESP     |   in|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BVALID    |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BREADY    |  out|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BRESP     |   in|    2|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BID       |   in|    1|       m_axi|                                                                      mem1|       pointer|
|m_axi_mem1_BUSER     |   in|    1|       m_axi|                                                                      mem1|       pointer|
|out_w                |   in|   32|     ap_none|                                                                     out_w|        scalar|
|mul_ln45_1           |   in|   96|     ap_none|                                                                mul_ln45_1|        scalar|
|out_h                |   in|   32|     ap_none|                                                                     out_h|        scalar|
|zext_ln75_1          |   in|   63|     ap_none|                                                               zext_ln75_1|        scalar|
|mul_ln45             |   in|   64|     ap_none|                                                                  mul_ln45|        scalar|
|output_r             |   in|   64|     ap_none|                                                                  output_r|        scalar|
|cmp764               |   in|    1|     ap_none|                                                                    cmp764|        scalar|
|bias                 |   in|   64|     ap_none|                                                                      bias|        scalar|
+---------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

