// Seed: 2581225306
module module_0 (
    output tri1 id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4
);
  assign id_0 = -1;
  assign id_4 = id_1;
  assign id_0 = id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd7,
    parameter id_6 = 32'd18
) (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri0 _id_3,
    output tri id_4
    , id_21,
    input supply1 id_5,
    input tri _id_6,
    input tri1 id_7,
    input wand id_8,
    input supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    output tri id_13,
    output tri1 id_14,
    output supply1 id_15,
    input uwire id_16,
    output uwire id_17,
    input uwire id_18,
    input tri1 id_19
);
  wire [id_3 : id_6] id_22;
  assign id_17 = -1 ? id_10 : id_7;
  assign id_17 = id_22 ^ 1;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_2,
      id_0,
      id_1
  );
endmodule
