{
  "module_name": "mac.h",
  "hash_id": "83a03cd7aa969b9435cba36dea3aa118c01d9b16a3b008b491b1ca1a2c95d75f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/vt6655/mac.h",
  "human_readable_source": " \n \n\n#ifndef __MAC_H__\n#define __MAC_H__\n\n#include \"device.h\"\n\n \n \n#define MAC_MAX_CONTEXT_SIZE_PAGE0  256\n#define MAC_MAX_CONTEXT_SIZE_PAGE1  128\n\n \n#define MAC_REG_BCFG0       0x00\n#define MAC_REG_BCFG1       0x01\n#define MAC_REG_FCR0        0x02\n#define MAC_REG_FCR1        0x03\n#define MAC_REG_BISTCMD     0x04\n#define MAC_REG_BISTSR0     0x05\n#define MAC_REG_BISTSR1     0x06\n#define MAC_REG_BISTSR2     0x07\n#define MAC_REG_I2MCSR      0x08\n#define MAC_REG_I2MTGID     0x09\n#define MAC_REG_I2MTGAD     0x0A\n#define MAC_REG_I2MCFG      0x0B\n#define MAC_REG_I2MDIPT     0x0C\n#define MAC_REG_I2MDOPT     0x0E\n#define MAC_REG_PMC0        0x10\n#define MAC_REG_PMC1        0x11\n#define MAC_REG_STICKHW     0x12\n#define MAC_REG_LOCALID     0x14\n#define MAC_REG_TESTCFG     0x15\n#define MAC_REG_JUMPER0     0x16\n#define MAC_REG_JUMPER1     0x17\n#define MAC_REG_TMCTL0      0x18\n#define MAC_REG_TMCTL1      0x19\n#define MAC_REG_TMDATA0     0x1C\n\n \n#define MAC_REG_LRT         0x20\n#define MAC_REG_SRT         0x21\n#define MAC_REG_SIFS        0x22\n#define MAC_REG_DIFS        0x23\n#define MAC_REG_EIFS        0x24\n#define MAC_REG_SLOT        0x25\n#define MAC_REG_BI          0x26\n#define MAC_REG_CWMAXMIN0   0x28\n#define MAC_REG_LINKOFFTOTM 0x2A\n#define MAC_REG_SWTMOT      0x2B\n#define MAC_REG_MIBCNTR     0x2C\n#define MAC_REG_RTSOKCNT    0x2C\n#define MAC_REG_RTSFAILCNT  0x2D\n#define MAC_REG_ACKFAILCNT  0x2E\n#define MAC_REG_FCSERRCNT   0x2F\n\n \n#define MAC_REG_TSFCNTR     0x30\n#define MAC_REG_NEXTTBTT    0x38\n#define MAC_REG_TSFOFST     0x40\n#define MAC_REG_TFTCTL      0x48\n\n \n#define MAC_REG_ENCFG       0x4C\n#define MAC_REG_PAGE1SEL    0x4F\n#define MAC_REG_CFG         0x50\n#define MAC_REG_TEST        0x52\n#define MAC_REG_HOSTCR      0x54\n#define MAC_REG_MACCR       0x55\n#define MAC_REG_RCR         0x56\n#define MAC_REG_TCR         0x57\n#define MAC_REG_IMR         0x58\n#define MAC_REG_ISR         0x5C\n\n \n#define MAC_REG_PSCFG       0x60\n#define MAC_REG_PSCTL       0x61\n#define MAC_REG_PSPWRSIG    0x62\n#define MAC_REG_BBCR13      0x63\n#define MAC_REG_AIDATIM     0x64\n#define MAC_REG_PWBT        0x66\n#define MAC_REG_WAKEOKTMR   0x68\n#define MAC_REG_CALTMR      0x69\n#define MAC_REG_SYNSPACCNT  0x6A\n#define MAC_REG_WAKSYNOPT   0x6B\n\n \n#define MAC_REG_BBREGCTL    0x6C\n#define MAC_REG_CHANNEL     0x6D\n#define MAC_REG_BBREGADR    0x6E\n#define MAC_REG_BBREGDATA   0x6F\n#define MAC_REG_IFREGCTL    0x70\n#define MAC_REG_IFDATA      0x71\n#define MAC_REG_ITRTMSET    0x74\n#define MAC_REG_PAPEDELAY   0x77\n#define MAC_REG_SOFTPWRCTL  0x78\n#define MAC_REG_GPIOCTL0    0x7A\n#define MAC_REG_GPIOCTL1    0x7B\n\n \n#define MAC_REG_TXDMACTL0   0x7C\n#define MAC_REG_TXDMAPTR0   0x80\n#define MAC_REG_AC0DMACTL   0x84\n#define MAC_REG_AC0DMAPTR   0x88\n#define MAC_REG_BCNDMACTL   0x8C\n#define MAC_REG_BCNDMAPTR   0x90\n#define MAC_REG_RXDMACTL0   0x94\n#define MAC_REG_RXDMAPTR0   0x98\n#define MAC_REG_RXDMACTL1   0x9C\n#define MAC_REG_RXDMAPTR1   0xA0\n#define MAC_REG_SYNCDMACTL  0xA4\n#define MAC_REG_SYNCDMAPTR  0xA8\n#define MAC_REG_ATIMDMACTL  0xAC\n#define MAC_REG_ATIMDMAPTR  0xB0\n\n \n#define MAC_REG_MISCFFNDEX  0xB4\n#define MAC_REG_MISCFFCTL   0xB6\n#define MAC_REG_MISCFFDATA  0xB8\n\n \n#define MAC_REG_TMDATA1     0xBC\n\n \n#define MAC_REG_WAKEUPEN0   0xC0\n#define MAC_REG_WAKEUPEN1   0xC1\n#define MAC_REG_WAKEUPSR0   0xC2\n#define MAC_REG_WAKEUPSR1   0xC3\n#define MAC_REG_WAKE128_0   0xC4\n#define MAC_REG_WAKE128_1   0xD4\n#define MAC_REG_WAKE128_2   0xE4\n#define MAC_REG_WAKE128_3   0xF4\n\n \n#define MAC_REG_CRC_128_0   0x04\n#define MAC_REG_CRC_128_1   0x06\n#define MAC_REG_CRC_128_2   0x08\n#define MAC_REG_CRC_128_3   0x0A\n\n \n#define MAC_REG_PAR0        0x0C\n#define MAC_REG_PAR4        0x10\n#define MAC_REG_BSSID0      0x14\n#define MAC_REG_BSSID4      0x18\n#define MAC_REG_MAR0        0x1C\n#define MAC_REG_MAR4        0x20\n\n \n#define MAC_REG_RSPINF_B_1  0x24\n#define MAC_REG_RSPINF_B_2  0x28\n#define MAC_REG_RSPINF_B_5  0x2C\n#define MAC_REG_RSPINF_B_11 0x30\n#define MAC_REG_RSPINF_A_6  0x34\n#define MAC_REG_RSPINF_A_9  0x36\n#define MAC_REG_RSPINF_A_12 0x38\n#define MAC_REG_RSPINF_A_18 0x3A\n#define MAC_REG_RSPINF_A_24 0x3C\n#define MAC_REG_RSPINF_A_36 0x3E\n#define MAC_REG_RSPINF_A_48 0x40\n#define MAC_REG_RSPINF_A_54 0x42\n#define MAC_REG_RSPINF_A_72 0x44\n\n \n#define MAC_REG_QUIETINIT   0x60\n#define MAC_REG_QUIETGAP    0x62\n#define MAC_REG_QUIETDUR    0x64\n#define MAC_REG_MSRCTL      0x66\n#define MAC_REG_MSRBBSTS    0x67\n#define MAC_REG_MSRSTART    0x68\n#define MAC_REG_MSRDURATION 0x70\n#define MAC_REG_CCAFRACTION 0x72\n#define MAC_REG_PWRCCK      0x73\n#define MAC_REG_PWROFDM     0x7C\n\n \n#define BCFG0_PERROFF       0x40\n#define BCFG0_MRDMDIS       0x20\n#define BCFG0_MRDLDIS       0x10\n#define BCFG0_MWMEN         0x08\n#define BCFG0_VSERREN       0x02\n#define BCFG0_LATMEN        0x01\n\n \n#define BCFG1_CFUNOPT       0x80\n#define BCFG1_CREQOPT       0x40\n#define BCFG1_DMA8          0x10\n#define BCFG1_ARBITOPT      0x08\n#define BCFG1_PCIMEN        0x04\n#define BCFG1_MIOEN         0x02\n#define BCFG1_CISDLYEN      0x01\n\n \n#define BISTCMD_TSTPAT5     0x00\n#define BISTCMD_TSTPATA     0x80\n#define BISTCMD_TSTERR      0x20\n#define BISTCMD_TSTPATF     0x18\n#define BISTCMD_TSTPAT0     0x10\n#define BISTCMD_TSTMODE     0x04\n#define BISTCMD_TSTITTX     0x03\n#define BISTCMD_TSTATRX     0x02\n#define BISTCMD_TSTATTX     0x01\n#define BISTCMD_TSTRX       0x00\n#define BISTSR0_BISTGO      0x01\n#define BISTSR1_TSTSR       0x01\n#define BISTSR2_CMDPRTEN    0x02\n#define BISTSR2_RAMTSTEN    0x01\n\n \n#define I2MCFG_BOUNDCTL     0x80\n#define I2MCFG_WAITCTL      0x20\n#define I2MCFG_SCLOECTL     0x10\n#define I2MCFG_WBUSYCTL     0x08\n#define I2MCFG_NORETRY      0x04\n#define I2MCFG_I2MLDSEQ     0x02\n#define I2MCFG_I2CMFAST     0x01\n\n \n#define I2MCSR_EEMW         0x80\n#define I2MCSR_EEMR         0x40\n#define I2MCSR_AUTOLD       0x08\n#define I2MCSR_NACK         0x02\n#define I2MCSR_DONE         0x01\n\n \n#define SPS_RST             0x80\n#define PCISTIKY            0x40\n#define PME_OVR             0x02\n\n \n#define STICKHW_DS1_SHADOW  0x02\n#define STICKHW_DS0_SHADOW  0x01\n\n \n#define TMCTL_TSUSP         0x04\n#define TMCTL_TMD           0x02\n#define TMCTL_TE            0x01\n\n \n#define TFTCTL_HWUTSF       0x80\n#define TFTCTL_TBTTSYNC     0x40\n#define TFTCTL_HWUTSFEN     0x20\n#define TFTCTL_TSFCNTRRD    0x10\n#define TFTCTL_TBTTSYNCEN   0x08\n#define TFTCTL_TSFSYNCEN    0x04\n#define TFTCTL_TSFCNTRST    0x02\n#define TFTCTL_TSFCNTREN    0x01\n\n \n#define ENCFG_BARKERPREAM   0x00020000\n#define ENCFG_NXTBTTCFPSTR  0x00010000\n#define ENCFG_BCNSUSCLR     0x00000200\n#define ENCFG_BCNSUSIND     0x00000100\n#define ENCFG_CFP_PROTECTEN 0x00000040\n#define ENCFG_PROTECTMD     0x00000020\n#define ENCFG_HWPARCFP      0x00000010\n#define ENCFG_CFNULRSP      0x00000004\n#define ENCFG_BBTYPE_MASK   0x00000003\n#define ENCFG_BBTYPE_G      0x00000002\n#define ENCFG_BBTYPE_B      0x00000001\n#define ENCFG_BBTYPE_A      0x00000000\n\n \n#define PAGE1_SEL           0x01\n\n \n#define CFG_TKIPOPT         0x80\n#define CFG_RXDMAOPT        0x40\n#define CFG_TMOT_SW         0x20\n#define CFG_TMOT_HWLONG     0x10\n#define CFG_TMOT_HW         0x00\n#define CFG_CFPENDOPT       0x08\n#define CFG_BCNSUSEN        0x04\n#define CFG_NOTXTIMEOUT     0x02\n#define CFG_NOBUFOPT        0x01\n\n \n#define TEST_LBEXT          0x80\n#define TEST_LBINT          0x40\n#define TEST_LBNONE         0x00\n#define TEST_SOFTINT        0x20\n#define TEST_CONTTX         0x10\n#define TEST_TXPE           0x08\n#define TEST_NAVDIS         0x04\n#define TEST_NOCTS          0x02\n#define TEST_NOACK          0x01\n\n \n#define HOSTCR_TXONST       0x80\n#define HOSTCR_RXONST       0x40\n#define HOSTCR_ADHOC        0x20  \n#define HOSTCR_AP           0x10  \n#define HOSTCR_TXON         0x08  \n#define HOSTCR_RXON         0x04  \n#define HOSTCR_MACEN        0x02  \n#define HOSTCR_SOFTRST      0x01  \n\n \n#define MACCR_SYNCFLUSHOK   0x04\n#define MACCR_SYNCFLUSH     0x02\n#define MACCR_CLRNAV        0x01\n\n \n#define LED_ACTSET           0x01\n#define LED_RFOFF            0x02\n#define LED_NOCONNECT        0x04\n\n \n#define RCR_SSID            0x80\n#define RCR_RXALLTYPE       0x40\n#define RCR_UNICAST         0x20\n#define RCR_BROADCAST       0x10\n#define RCR_MULTICAST       0x08\n#define RCR_WPAERR          0x04\n#define RCR_ERRCRC          0x02\n#define RCR_BSSID           0x01\n\n \n#define TCR_SYNCDCFOPT      0x02\n#define TCR_AUTOBCNTX       0x01  \n\n \n#define IMR_MEASURESTART    0x80000000\n#define IMR_QUIETSTART      0x20000000\n#define IMR_RADARDETECT     0x10000000\n#define IMR_MEASUREEND      0x08000000\n#define IMR_SOFTTIMER1      0x00200000\n#define IMR_RXDMA1          0x00001000  \n#define IMR_RXNOBUF         0x00000800\n#define IMR_MIBNEARFULL     0x00000400\n#define IMR_SOFTINT         0x00000200\n#define IMR_FETALERR        0x00000100\n#define IMR_WATCHDOG        0x00000080\n#define IMR_SOFTTIMER       0x00000040\n#define IMR_GPIO            0x00000020\n#define IMR_TBTT            0x00000010\n#define IMR_RXDMA0          0x00000008\n#define IMR_BNTX            0x00000004\n#define IMR_AC0DMA          0x00000002\n#define IMR_TXDMA0          0x00000001\n\n \n#define ISR_MEASURESTART    0x80000000\n#define ISR_QUIETSTART      0x20000000\n#define ISR_RADARDETECT     0x10000000\n#define ISR_MEASUREEND      0x08000000\n#define ISR_SOFTTIMER1      0x00200000\n#define ISR_RXDMA1          0x00001000  \n#define ISR_RXNOBUF         0x00000800  \n#define ISR_MIBNEARFULL     0x00000400  \n#define ISR_SOFTINT         0x00000200\n#define ISR_FETALERR        0x00000100\n#define ISR_WATCHDOG        0x00000080\n#define ISR_SOFTTIMER       0x00000040\n#define ISR_GPIO            0x00000020\n#define ISR_TBTT            0x00000010\n#define ISR_RXDMA0          0x00000008\n#define ISR_BNTX            0x00000004\n#define ISR_AC0DMA          0x00000002\n#define ISR_TXDMA0          0x00000001\n\n \n#define PSCFG_PHILIPMD      0x40\n#define PSCFG_WAKECALEN     0x20\n#define PSCFG_WAKETMREN     0x10\n#define PSCFG_BBPSPROG      0x08\n#define PSCFG_WAKESYN       0x04\n#define PSCFG_SLEEPSYN      0x02\n#define PSCFG_AUTOSLEEP     0x01\n\n \n#define PSCTL_WAKEDONE      0x20\n#define PSCTL_PS            0x10\n#define PSCTL_GO2DOZE       0x08\n#define PSCTL_LNBCN         0x04\n#define PSCTL_ALBCN         0x02\n#define PSCTL_PSEN          0x01\n\n \n#define PSSIG_WPE3          0x80\n#define PSSIG_WPE2          0x40\n#define PSSIG_WPE1          0x20\n#define PSSIG_WRADIOPE      0x10\n#define PSSIG_SPE3          0x08\n#define PSSIG_SPE2          0x04\n#define PSSIG_SPE1          0x02\n#define PSSIG_SRADIOPE      0x01\n\n \n#define BBREGCTL_DONE       0x04\n#define BBREGCTL_REGR       0x02\n#define BBREGCTL_REGW       0x01\n\n \n#define IFREGCTL_DONE       0x04\n#define IFREGCTL_IFRF       0x02\n#define IFREGCTL_REGW       0x01\n\n \n#define SOFTPWRCTL_RFLEOPT      0x0800\n#define SOFTPWRCTL_TXPEINV      0x0200\n#define SOFTPWRCTL_SWPECTI      0x0100\n#define SOFTPWRCTL_SWPAPE       0x0020\n#define SOFTPWRCTL_SWCALEN      0x0010\n#define SOFTPWRCTL_SWRADIO_PE   0x0008\n#define SOFTPWRCTL_SWPE2        0x0004\n#define SOFTPWRCTL_SWPE1        0x0002\n#define SOFTPWRCTL_SWPE3        0x0001\n\n \n#define GPIO1_DATA1             0x20\n#define GPIO1_MD1               0x10\n#define GPIO1_DATA0             0x02\n#define GPIO1_MD0               0x01\n\n \n#define DMACTL_CLRRUN       0x00080000\n#define DMACTL_RUN          0x00000008\n#define DMACTL_WAKE         0x00000004\n#define DMACTL_DEAD         0x00000002\n#define DMACTL_ACTIVE       0x00000001\n\n \n#define RX_PERPKT           0x00000100\n#define RX_PERPKTCLR        0x01000000\n\n \n#define BEACON_READY        0x01\n\n \n#define MISCFFCTL_WRITE     0x0001\n\n \n#define WAKEUPEN0_DIRPKT    0x10\n#define WAKEUPEN0_LINKOFF   0x08\n#define WAKEUPEN0_ATIMEN    0x04\n#define WAKEUPEN0_TIMEN     0x02\n#define WAKEUPEN0_MAGICEN   0x01\n\n \n#define WAKEUPEN1_128_3     0x08\n#define WAKEUPEN1_128_2     0x04\n#define WAKEUPEN1_128_1     0x02\n#define WAKEUPEN1_128_0     0x01\n\n \n#define WAKEUPSR0_DIRPKT    0x10\n#define WAKEUPSR0_LINKOFF   0x08\n#define WAKEUPSR0_ATIMEN    0x04\n#define WAKEUPSR0_TIMEN     0x02\n#define WAKEUPSR0_MAGICEN   0x01\n\n \n#define WAKEUPSR1_128_3     0x08\n#define WAKEUPSR1_128_2     0x04\n#define WAKEUPSR1_128_1     0x02\n#define WAKEUPSR1_128_0     0x01\n\n \n#define GPIO0_MD            0x01\n#define GPIO0_DATA          0x02\n#define GPIO0_INTMD         0x04\n#define GPIO1_MD            0x10\n#define GPIO1_DATA          0x20\n\n \n#define MSRCTL_FINISH       0x80\n#define MSRCTL_READY        0x40\n#define MSRCTL_RADARDETECT  0x20\n#define MSRCTL_EN           0x10\n#define MSRCTL_QUIETTXCHK   0x08\n#define MSRCTL_QUIETRPT     0x04\n#define MSRCTL_QUIETINT     0x02\n#define MSRCTL_QUIETEN      0x01\n\n \n#define MSRCTL1_TXPWR       0x08\n#define MSRCTL1_CSAPAREN    0x04\n#define MSRCTL1_TXPAUSE     0x01\n\n \n#define MAC_LB_EXT          0x02\n#define MAC_LB_INTERNAL     0x01\n#define MAC_LB_NONE         0x00\n\n#define DEFAULT_BI          0x200\n\n \n#define MISCFIFO_KEYETRY0       32\n#define MISCFIFO_KEYENTRYSIZE   22\n#define MISCFIFO_SYNINFO_IDX    10\n#define MISCFIFO_SYNDATA_IDX    11\n#define MISCFIFO_SYNDATASIZE    21\n\n \n#define IMR_MASK_VALUE     (IMR_SOFTTIMER1 |\t\\\n\t\t\t    IMR_RXDMA1 |\t\\\n\t\t\t    IMR_RXNOBUF |\t\\\n\t\t\t    IMR_MIBNEARFULL |\t\\\n\t\t\t    IMR_SOFTINT |\t\\\n\t\t\t    IMR_FETALERR |\t\\\n\t\t\t    IMR_WATCHDOG |\t\\\n\t\t\t    IMR_SOFTTIMER |\t\\\n\t\t\t    IMR_GPIO |\t\t\\\n\t\t\t    IMR_TBTT |\t\t\\\n\t\t\t    IMR_RXDMA0 |\t\\\n\t\t\t    IMR_BNTX |\t\t\\\n\t\t\t    IMR_AC0DMA |\t\\\n\t\t\t    IMR_TXDMA0)\n\n \n#define W_MAX_TIMEOUT       0xFFF0U\n\n \n#define CB_DELAY_LOOP_WAIT  10  \n\n \n#define REV_ID_VT3253_A0    0x00\n#define REV_ID_VT3253_A1    0x01\n#define REV_ID_VT3253_B0    0x08\n#define REV_ID_VT3253_B1    0x09\n\n \n\n \n\n#define VT6655_MAC_SELECT_PAGE0(iobase) iowrite8(0, iobase + MAC_REG_PAGE1SEL)\n\n#define VT6655_MAC_SELECT_PAGE1(iobase) iowrite8(1, iobase + MAC_REG_PAGE1SEL)\n\n#define MAKEWORD(lb, hb) \\\n\t((unsigned short)(((unsigned char)(lb)) | (((unsigned short)((unsigned char)(hb))) << 8)))\n\nvoid vt6655_mac_reg_bits_on(void __iomem *iobase, const u8 reg_offset, const u8 bit_mask);\nvoid vt6655_mac_word_reg_bits_on(void __iomem *iobase, const u8 reg_offset, const u16 bit_mask);\nvoid vt6655_mac_reg_bits_off(void __iomem *iobase, const u8 reg_offset, const u8 bit_mask);\nvoid vt6655_mac_word_reg_bits_off(void __iomem *iobase, const u8 reg_offset, const u16 bit_mask);\n\nvoid vt6655_mac_set_short_retry_limit(struct vnt_private *priv, unsigned char retry_limit);\n\nvoid MACvSetLongRetryLimit(struct vnt_private *priv, unsigned char byRetryLimit);\n\nbool MACbSoftwareReset(struct vnt_private *priv);\nbool MACbShutdown(struct vnt_private *priv);\nvoid MACvInitialize(struct vnt_private *priv);\nvoid vt6655_mac_set_curr_rx_0_desc_addr(struct vnt_private *priv, u32 curr_desc_addr);\nvoid vt6655_mac_set_curr_rx_1_desc_addr(struct vnt_private *priv, u32 curr_desc_addr);\nvoid vt6655_mac_set_curr_tx_desc_addr(int tx_type, struct vnt_private *priv, u32 curr_desc_addr);\nvoid MACvSetCurrSyncDescAddrEx(struct vnt_private *priv,\n\t\t\t       u32 curr_desc_addr);\nvoid MACvSetCurrATIMDescAddrEx(struct vnt_private *priv,\n\t\t\t       u32 curr_desc_addr);\nvoid MACvTimer0MicroSDelay(struct vnt_private *priv, unsigned int uDelay);\nvoid MACvOneShotTimer1MicroSec(struct vnt_private *priv, unsigned int uDelayTime);\n\nvoid MACvSetMISCFifo(struct vnt_private *priv, unsigned short wOffset,\n\t\t     u32 dwData);\n\nbool MACbPSWakeup(struct vnt_private *priv);\n\nvoid MACvSetKeyEntry(struct vnt_private *priv, unsigned short wKeyCtl,\n\t\t     unsigned int uEntryIdx, unsigned int uKeyIdx,\n\t\t     unsigned char *pbyAddr, u32 *pdwKey,\n\t\t     unsigned char local_id);\nvoid MACvDisableKeyEntry(struct vnt_private *priv, unsigned int uEntryIdx);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}