#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 12:49:33 MST 2011
# Start of session at: Thu Apr  8 08:22:11 2021
# Process ID: 5988
# Log file: /home/fleon/Bureau/ProjetSI/TD/cpt8/planAhead_run_1/planAhead.log
# Journal file: /home/fleon/Bureau/ProjetSI/TD/cpt8/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/arch.xmlParsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/fleon/Bureau/ProjetSI/TD/cpt8/pa.fromNcd.tcl
# create_project -name cpt8 -dir "/home/fleon/Bureau/ProjetSI/TD/cpt8/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/fleon/Bureau/ProjetSI/TD/cpt8} }
# set_property target_constrs_file "moduleCPT8.ucf" [current_fileset -constrset]
Adding file '/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.ucf' to fileset 'constrs_1'
# add_files [list {moduleCPT8.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx16csg324-3
Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design moduleCPT8.ngc ...
WARNING:NetListWriters:298 - No output is written to moduleCPT8.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file moduleCPT8.edif ...
ngc2edif: Total memory usage is 104096 kilobytes

Parsing EDIF File [./planAhead_run_1/cpt8.data/cache/moduleCPT8_ngc_99d608f7.edif]
Finished Parsing EDIF File [./planAhead_run_1/cpt8.data/cache/moduleCPT8_ngc_99d608f7.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.ucf]
Finished Parsing UCF File [/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances
open_netlist_design: Time (s): 5.880u 0.180s 5.320w. Memory (MB): 4611.688p 162.477g
# read_xdl -file "/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.xdl"
INFO: [Designutils-669] Parsing Placement File : /home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.xdl
INFO: [Designutils-658] Finished Parsing Placement File : /home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.xdl
INFO: [Designutils-671] Placed 62 instances
# if {[catch {read_twx -name results_1 -file "/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/fleon/Bureau/ProjetSI/TD/cpt8/moduleCPT8.twx\": $eInfo"
# }
startgroup
startgroup
set_property loc PAD154 [get_ports {Din[0]}]
set_property loc PAD154 [get_ports {Din[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD159 [get_ports {Din[1]}]
set_property loc PAD159 [get_ports {Din[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD160 [get_ports {Din[2]}]
set_property loc PAD160 [get_ports {Din[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD161 [get_ports {Din[3]}]
set_property loc PAD161 [get_ports {Din[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD162 [get_ports {Din[4]}]
set_property loc PAD162 [get_ports {Din[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD163 [get_ports {Din[5]}]
set_property loc PAD163 [get_ports {Din[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD164 [get_ports {Din[6]}]
set_property loc PAD164 [get_ports {Din[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD178 [get_ports {Din[7]}]
set_property loc PAD178 [get_ports {Din[7]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD125 [get_ports {Dout[0]}]
set_property loc PAD125 [get_ports {Dout[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD126 [get_ports {Dout[1]}]
set_property loc PAD126 [get_ports {Dout[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD129 [get_ports {Dout[2]}]
set_property loc PAD129 [get_ports {Dout[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD130 [get_ports {Dout[3]}]
set_property loc PAD130 [get_ports {Dout[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD176 [get_ports {Dout[5]}]
set_property loc PAD176 [get_ports {Dout[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD139 [get_ports {Dout[4]}]
set_property loc PAD139 [get_ports {Dout[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD140 [get_ports {Dout[5]}]
set_property loc PAD140 [get_ports {Dout[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD141 [get_ports {Dout[6]}]
set_property loc PAD141 [get_ports {Dout[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD142 [get_ports {Dout[7]}]
set_property loc PAD142 [get_ports {Dout[7]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD29 [get_ports CK]
set_property loc PAD29 [get_ports CK]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD2 [get_ports EN]
set_property loc PAD2 [get_ports EN]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD28 [get_ports LOAD]
set_property loc PAD28 [get_ports LOAD]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD27 [get_ports RST]
set_property loc PAD27 [get_ports RST]
endgroup
endgroup
save_design
