# VE270 Lecture 5 Combination Circuit

## Combinational Circuit Definition

Digital Circuit whose output depends **only on the present combination of its inputs**.

-   Output changes only when input changes
-   Output changes once input changes

## Sequential Circuit Definition

Digital Circuit whose output depends on:

-   present input values
-   history of input and output values
-   have feedbacks on outputs

## Design of Combinational Circuits

<img src="./ve270_note_pic/l5combcirc.png" alt="Drawing" style="width: 500px;"/>

<div style="page-break-after: always;"></div>

## Example: Counting 1's

>   Output in binary the number of 1 on three inputs
>
>   ​001 :arrow_right: 01, 110 :arrow_right: 10, 000 :arrow_right: 00

-   Step1: Capture the function

    truth table / equation?

    truth table since it is small and straightforward.

    <img src="./ve270_note_pic/l5eg1s.png" alt="Drawing" style="width: 200px;"/>

-   Step2: Convert to equation

    $y = a'bc+ab'c+abc'+abc$ and $z=a'b'c+a'bc'+ab'c'+abc$

-   Step3: Implement the gate circuit

    <img src="./ve270_note_pic/l5eg1scirc.png" alt="Drawing" style="width: 300px;"/>

<div style="page-break-after: always;"></div>

## Example: Three 1s Detector

>   Detect three consecutive 1s in 8-bit input
>
>   ​00011100 $\rightarrow$ 1, 10101011 $\rightarrow$ 0

-   Step1: Capture function

    truth table / equation?

    equation is appropriate, since truth table is too huge $2^8$

-   Step2: Convert to equation

    $y = abc + bcd + cde+def+efg+fgh$

-   Step3: Implement as gate circuit

    <img src="./ve270_note_pic/l531det.png" alt="Drawing" style="width: 300px;"/>

<div style="page-break-after: always;"></div>

## Multiplexor (Mux)

Routes of $N$ data inputs to $1$ output, based on binary value of select inputs

$2$ inputs $\to$ $1$ select bit

$4$ inputs $\to 2$ select bits

$2^n$ inputs $\to n$ select bits

### 2x1 Mux

<img src="./ve270_note_pic/l5mux2.png" alt="Drawing" style="width: 400px;"/>

### 4x1 Mux

<img src="./ve270_note_pic/l5mux4x1.png" alt="Drawing" style="width: 300px;"/>

### 4-bit 2x1 Mux

<img src="./ve270_note_pic/l54bit2x1mux.png" alt="Drawing" style="width: 300px;"/>

Two 4-bit input A(a3 a2 a1 a0) and B(b3 b2 b2 b0), select A or B.

Width of input channel may be $2^n$.

<div style="page-break-after: always;"></div>

## Half Adder

Addition of two single bits A B.

<img src="./ve270_note_pic/l5halfadder.png" alt="Drawing" style="width: 200px;"/>

According to the truth table, then with XOR simplify, we get:

<img src="./ve270_note_pic/l5halfadderxor.png" alt="Drawing" style="width: 400px;"/>

## Full Adder

Addition of three single bits A B C.

<img src="./ve270_note_pic/l5fulladder.png" alt="Drawing" style="width: 200px;"/>

Then with truth table, XOR simplify, Half-Adder simplify:

<img src="./ve270_note_pic/l5fulladdersimp.png" alt="Drawing" style="width: 450px;"/>

<div style="page-break-after: always;"></div>

## Carry-Ripple Adder

2 4-bit input added and generate a 5-bit (4-bit and a carry) output:

<img src="./ve270_note_pic/l5cradder.png" alt="Drawing" style="width: 550px;"/>

## 2's Complement Subtractor

<img src="./ve270_note_pic/l52csub.png" alt="Drawing" style="width: 450px;"/>

<img src="./ve270_note_pic/l52cpblock.png" alt="Drawing" style="width: 200px;"/>

## 4-Bit 2's Complement Subtractor and Adder

| Subtractor                               | Adder                                    |
| ---------------------------------------- | ---------------------------------------- |
| <img src="./ve270_note_pic/l54b2cs.png" alt="Drawing" style="width: 300px;"/> | <img src="./ve270_note_pic/l54b2ca.png" alt="Drawing" style="width: 300px;"/> |

(notice: 4-Bit 2's complement value range from $-2^3$ to $2^3-1$, first three bit for value, last one for indicator.)

<div style="page-break-after: always;"></div>

## Arithmetic-Logic Unit: ALU

Component that can perform **any of various arithmetic operations** (add, subtract ...) based on **control inputs**.

<img src="./ve270_note_pic/l5alu.png" alt="Drawing" style="width: 350px;"/>

## Encoder

<img src="./ve270_note_pic/l5encoder.png" alt="Drawing" style="width: 300px;"/>

<div style="page-break-after: always;"></div>

## Decoder

for 3 bit input with 8 outputs, we have the truth table:

<img src="./ve270_note_pic/l5decodertruth.png" alt="Drawing" style="width: 300px;"/>

actually the circuit is a **min-term generator**:

<img src="./ve270_note_pic/l5decode3.png" alt="Drawing" style="width: 350px;"/>

<div style="page-break-after: always;"></div>

## Buffer and Tri-state Buffer

### Buffer Definition

a directional transmission logic device <img src="./ve270_note_pic/l5buffer.png" alt="Drawing" style="width: 150px;"/>

-   like NOT gate with no inverting binary value.
-   insert delay (gate delay)
-   amplifying the driving capability of a signal
-   protect input from output

### Tri-state Buffer Definition

<img src="./ve270_note_pic/l5trisbuffer.png" alt="Drawing" style="width: 350px;"/>

A three state (Tri-state) buffer can have three different output values, controlled by an enable bit:

-   0 when B = 1, A = 0
-   1 when B = 1, A = 1
-   Z (high impedance, no voltage) when B = 0, A = x