
*** Running vivado
    with args -log design_1_auto_cc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_cc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_auto_cc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 322.434 ; gain = 83.672
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [c:/Project/GameOfLife/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axi_clock_converter' [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter' [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter' (1#1) [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter__parameterized0' [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter__parameterized0' (1#1) [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter__parameterized1' [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter__parameterized1' (1#1) [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter__parameterized2' [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axic_sync_clock_converter__parameterized2' (1#1) [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axic_sample_cycle_ratio' [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axic_sample_cycle_ratio' (2#1) [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axi_clock_converter' (3#1) [c:/Project/GameOfLife/bd/design_1/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_cc_0' (4#1) [c:/Project/GameOfLife/bd/design_1/ip/design_1_auto_cc_0/synth/design_1_auto_cc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 441.543 ; gain = 202.781
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 441.543 ; gain = 202.781
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 684.645 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |    10|
|5     |LUT5 |    12|
|6     |LUT6 |     6|
|7     |FDRE |   117|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 684.645 ; gain = 445.883
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 684.645 ; gain = 451.523
