5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd instance1.vcd -o instance1.cdd -v instance1.v
3 0 main main instance1.v 1 22
1 a 0 3 30007 1 0 1102
1 b 0 3 3000a 1 0 102
3 0 depth1 main.inst0 instance1.v 24 35
2 1 31 110012 2 1 c 0 0 b1
2 2 31 c000d 3 1 c 0 0 a1
2 3 31 c0012 4 8 203cc 1 2 1 0 1102
2 4 31 70008 0 1 400 0 0 c1
2 5 31 70012 3 35 f00e 3 4
1 a1 0 26 9 1 0 1102
1 b1 0 27 9 1 0 102
1 c1 0 29 30009 1 0 1102
4 5 5 5
3 0 depth2 main.inst0.inst1 instance1.v 37 46
2 6 44 110012 2 1 c 0 0 b2
2 7 44 c000d 3 1 c 0 0 a2
2 8 44 c0012 4 2 203cc 6 7 1 0 1102
2 9 44 70008 0 1 400 0 0 c2
2 10 44 70012 4 35 f00e 8 9
1 a2 0 39 9 1 0 1102
1 b2 0 40 9 1 0 102
1 c2 0 42 30009 1 0 1102
4 10 10 10
