

================================================================
== Vivado HLS Report for 'mm_mult'
================================================================
* Date:           Sun Nov 26 23:34:05 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.923 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3221|     3221| 32.210 us | 32.210 us |  3221|  3221|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     3220|     3220|       322|          -|          -|    10|    no    |
        | + Loop 1.1      |      320|      320|        32|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |       30|       30|         3|          -|          -|    10|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    127|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     74|    -|
|Register         |        -|      -|     112|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     112|    201|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mm_mult_mac_muladbkb_U1  |mm_mult_mac_muladbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln102_1_fu_201_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln102_2_fu_235_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln102_3_fu_241_p2  |     +    |      0|  0|   8|           8|           8|
    |add_ln102_fu_153_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln104_fu_175_p2    |     +    |      0|  0|  15|           8|           8|
    |m_fu_123_p2            |     +    |      0|  0|  13|           4|           1|
    |n_fu_191_p2            |     +    |      0|  0|  13|           4|           1|
    |o_fu_165_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln101_fu_185_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln98_fu_117_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln99_fu_159_p2    |   icmp   |      0|  0|   9|           4|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 127|          64|          55|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |accum_0_reg_94  |   9|          2|   32|         64|
    |ap_NS_fsm       |  38|          7|    1|          7|
    |m_0_reg_72      |   9|          2|    4|          8|
    |n_0_reg_106     |   9|          2|    4|          8|
    |o_0_reg_83      |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           |  74|         15|   45|         95|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_320      |  16|   0|   16|          0|
    |accum_0_reg_94      |  32|   0|   32|          0|
    |add_ln102_reg_278   |   7|   0|    8|          1|
    |ap_CS_fsm           |   6|   0|    6|          0|
    |b_load_reg_325      |  16|   0|   16|          0|
    |m_0_reg_72          |   4|   0|    4|          0|
    |m_reg_273           |   4|   0|    4|          0|
    |n_0_reg_106         |   4|   0|    4|          0|
    |n_reg_305           |   4|   0|    4|          0|
    |o_0_reg_83          |   4|   0|    4|          0|
    |o_reg_287           |   4|   0|    4|          0|
    |out_addr_reg_297    |   7|   0|    7|          0|
    |zext_ln104_reg_292  |   4|   0|    8|          4|
    +--------------------+----+----+-----+-----------+
    |Total               | 112|   0|  117|          5|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    mm_mult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    mm_mult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    mm_mult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    mm_mult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    mm_mult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    mm_mult   | return value |
|a_address0      | out |    7|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   16|  ap_memory |       a      |     array    |
|b_address0      | out |    7|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   16|  ap_memory |       b      |     array    |
|out_r_address0  | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   16|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

