From 4b3c02faf82b927643879372bf1b49965daac176 Mon Sep 17 00:00:00 2001
From: Matteo Lisi <matteo.lisi@engicam.com>
Date: Tue, 7 May 2019 10:47:41 +0200
Subject: [PATCH] add edimm 2.0 starter kit touch controller support

---
 .../engicam/icoremx8m-lcdif-sn65dsi83.dtsi    | 34 ++++---
 arch/arm64/boot/dts/engicam/icoremx8m.dts     | 88 ++++++-------------
 2 files changed, 42 insertions(+), 80 deletions(-)

diff --git a/arch/arm64/boot/dts/engicam/icoremx8m-lcdif-sn65dsi83.dtsi b/arch/arm64/boot/dts/engicam/icoremx8m-lcdif-sn65dsi83.dtsi
index 33fe066f5..c4aa54ca8 100644
--- a/arch/arm64/boot/dts/engicam/icoremx8m-lcdif-sn65dsi83.dtsi
+++ b/arch/arm64/boot/dts/engicam/icoremx8m-lcdif-sn65dsi83.dtsi
@@ -2,7 +2,7 @@
 / {
 	model = "Engicam iCoreMX8MQ EVK";
 	compatible = "fsl,imx8mq-evk", "fsl,imx8mq";
-        
+
         backlight_lvds: backlight_lvds {
                 compatible = "pwm-backlight";
                 pinctrl-names = "default";
@@ -37,21 +37,19 @@
 				MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3	0x17059
             >;
         };
-        
+
         pinctrl_pwm2: pwm1grp {
                 fsl,pins = <
                         MX8MQ_IOMUXC_GPIO1_IO13_PWM2_OUT                0x56
                 >;
         };
 
-    };    
+    };
 };
 
 
 &pwm2{
-
     status = "okay";
-    
 };
 
 &i2c3 {
@@ -75,19 +73,19 @@
 
        display-timings {
             lvds {
-                    clock-frequency = <50000000>;
-                    hactive = <1024>;
-                    vactive = <600>;
-                    hback-porch = <150>;
-                    hfront-porch = <150>;
-                    vback-porch = <10>;
-                    vfront-porch = <10>;
-                    hsync-len = <20>;
-                    vsync-len = <15>;
-                    hsync-active = <0>;
-                    vsync-active = <0>;
-                    de-active = <1>;
-                    pixelclk-active = <0>;
+                clock-frequency = <76000000>;
+                hactive = <1024>;
+                vactive = <600>;
+                hback-porch = <150>;
+                hfront-porch = <150>;
+                vback-porch = <17>;
+                vfront-porch = <17>;
+                hsync-len = <20>;
+                vsync-len = <15>;
+                hsync-active = <0>;
+                vsync-active = <0>;
+                de-active = <0>; // TODO: forced on the sn65dsi83 driver
+                pixelclk-active = <0>;
             };
         };
 
diff --git a/arch/arm64/boot/dts/engicam/icoremx8m.dts b/arch/arm64/boot/dts/engicam/icoremx8m.dts
index c87412c74..eaea3cfd3 100644
--- a/arch/arm64/boot/dts/engicam/icoremx8m.dts
+++ b/arch/arm64/boot/dts/engicam/icoremx8m.dts
@@ -143,33 +143,13 @@
 			>;
 		};
 
-#ifdef TOLTO_MM
-		pinctrl_qspi: qspigrp {
-			fsl,pins = <
-				MX8MQ_IOMUXC_NAND_ALE_QSPI_A_SCLK	0x82
-				MX8MQ_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B	0x82
-				MX8MQ_IOMUXC_NAND_DATA00_QSPI_A_DATA0	0x82
-				MX8MQ_IOMUXC_NAND_DATA01_QSPI_A_DATA1	0x82
-				MX8MQ_IOMUXC_NAND_DATA02_QSPI_A_DATA2	0x82
-				MX8MQ_IOMUXC_NAND_DATA03_QSPI_A_DATA3	0x82
-
-			>;
-		};
-
-		pinctrl_typec: typecgrp {
-			fsl,pins = <
-				MX8MQ_IOMUXC_NAND_RE_B_GPIO3_IO15	0x16
-				MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3	0x17059
-			>;
-		};
-#endif
 		pinctrl_uart1: uart1grp {
 			fsl,pins = <
 				MX8MQ_IOMUXC_UART1_RXD_UART1_DCE_RX		0x49
 				MX8MQ_IOMUXC_UART1_TXD_UART1_DCE_TX		0x49
 			>;
 		};
-        
+
    		pinctrl_uart4: uart4grp {
 			fsl,pins = <
 				MX8MQ_IOMUXC_UART4_TXD_UART4_DCE_TX		0x49
@@ -279,8 +259,15 @@
 				MX8MQ_IOMUXC_SPDIF_RX_SPDIF1_IN		0xd6
 			>;
 		};
-        
-
+		
+		
+		pinctrl_edt_ft5x26: ft5x26grp {
+			fsl,pins = <
+				MX8MQ_IOMUXC_SAI5_RXFS_GPIO3_IO19 0x41 /*interrupt PIN7*/ 
+				MX8MQ_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x41 /*reset edt*/
+			>;		
+		};
+		
 	};
 };
 
@@ -289,12 +276,23 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_i2c1>;
 	status = "okay";
+	
+	polytouch: edt-ft5x26@38 {
+		compatible = "edt,edt-ft5526";
+		reg = <0x38>;
+		pinctrl-names = "default";		
+		pinctrl-0 = <&pinctrl_edt_ft5x26>;
+		interrupt-parent = <&gpio3>;
+		interrupts = <19 0>;	
+		reset-gpios = <&gpio1 8 1>;
+	};
+
 };
 
 &i2c2 {
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2>;    
+	pinctrl-0 = <&pinctrl_i2c2>;
 	status = "okay";
 };
 
@@ -303,7 +301,6 @@
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_i2c3>;
-    
 	status = "okay";
 };
 
@@ -383,7 +380,7 @@
                 MX8MQ_IOMUXC_GPIO1_IO02_GPIO1_IO2 0x19
 			>;
 		};
-    };        
+    };
 };
 
 / {
@@ -507,39 +504,6 @@
 	status = "disabled";
 };
 
-#ifdef TOLTO_MM
-&iomuxc {
-	icoremx8m {	
-        
-        pinctrl_gpmi_nand_1: gpmi-nand-1 {
-			fsl,pins = <
-				MX8MQ_IOMUXC_NAND_ALE_RAWNAND_ALE		0x00000096
-				MX8MQ_IOMUXC_NAND_CE0_B_RAWNAND_CE0_B		0x00000096
-				MX8MQ_IOMUXC_NAND_CLE_RAWNAND_CLE		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA00_RAWNAND_DATA00		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA01_RAWNAND_DATA01		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA02_RAWNAND_DATA02		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA03_RAWNAND_DATA03		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA04_RAWNAND_DATA04		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA05_RAWNAND_DATA05		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA06_RAWNAND_DATA06		0x00000096
-				MX8MQ_IOMUXC_NAND_DATA07_RAWNAND_DATA07		0x00000096
-				MX8MQ_IOMUXC_NAND_RE_B_RAWNAND_RE_B		0x00000096
-				MX8MQ_IOMUXC_NAND_READY_B_RAWNAND_READY_B	0x00000056
-				MX8MQ_IOMUXC_NAND_WE_B_RAWNAND_WE_B		0x00000096
-				MX8MQ_IOMUXC_NAND_WP_B_RAWNAND_WP_B		0x00000096
-			>;
-		};
-    };
-};
-
-&gpmi {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_gpmi_nand_1>;
-	status = "disabled";
-	nand-on-flash-bbt;
-};
-#endif
 &iomuxc {
 	icoremx8m {
         	pinctrl_fec1: fec1grp {
@@ -563,8 +527,8 @@
 				MX8MQ_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1	0xd
 			>;
 		};
-    };        
-};            
+    };
+};
 
 &fec1 {
 	pinctrl-names = "default";
@@ -576,7 +540,7 @@
     mdio {
         	#address-cells = <1>;
             #size-cells = <0>;
-            phy0: ethernet-phy@3 {             
+            phy0: ethernet-phy@3 {
                     reg = <3>;
                     compatible = "ethernet-phy-ieee802.3-c22";
                     device_type = "ethernet-phy";
-- 
2.17.1

