INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'blinky_ram' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'blinky_ram'...
WARNING:sim - A core named 'blinky_ram' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'blinky_ram'...
Delivering associated files for 'blinky_ram'...
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'blinky_ram'...
Generating implementation netlist for 'blinky_ram'...
INFO:sim - Pre-processing HDL files for 'blinky_ram'...
Running synthesis for 'blinky_ram'
Running ngcbuild...
Writing VEO instantiation template for 'blinky_ram'...
Writing Verilog instantiation wrapper for 'blinky_ram'...
Writing Verilog behavioral simulation model for 'blinky_ram'...
WARNING:sim - No files were found for the view xilinx_documentation
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blinky_ram'...
Generating metadata file...
Regenerating ISE project file for 'blinky_ram'...
Generating ISE project...
XCO file found: blinky_ram.xco
XMDF file found: blinky_ram_xmdf.tcl
Adding Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.asy -view
all -origin_type imported
Adding Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.ngc -view
all -origin_type created
Checking file
"Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.ngc" for project
device match ...
File "Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.ngc" device
information matches project device.
Adding Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.sym -view
all -origin_type imported
Adding Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram.veo -view
all -origin_type imported
Adding Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram_synth.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "Z:/Documents/Source/github/vlog/ipcore_dir/tmp/_cg/blinky_ram_synth.v" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blinky_ram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'blinky_ram'.
