
MPPT_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006aec  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08006bac  08006bac  00016bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d00  08006d00  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08006d00  08006d00  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d00  08006d00  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d00  08006d00  00016d00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d04  08006d04  00016d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08006d08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000115c  20000008  08006d10  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20001164  08006d10  00021164  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   000139ee  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002db1  00000000  00000000  00033a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fc0  00000000  00000000  000367d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e48  00000000  00000000  00037790  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001688b  00000000  00000000  000385d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dea0  00000000  00000000  0004ee63  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000889e6  00000000  00000000  0005cd03  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e56e9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038a4  00000000  00000000  000e5764  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000008 	.word	0x20000008
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006b94 	.word	0x08006b94

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000000c 	.word	0x2000000c
 8000104:	08006b94 	.word	0x08006b94

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_d2uiz>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	2200      	movs	r2, #0
 8000224:	4b0c      	ldr	r3, [pc, #48]	; (8000258 <__aeabi_d2uiz+0x38>)
 8000226:	0004      	movs	r4, r0
 8000228:	000d      	movs	r5, r1
 800022a:	f001 f893 	bl	8001354 <__aeabi_dcmpge>
 800022e:	2800      	cmp	r0, #0
 8000230:	d104      	bne.n	800023c <__aeabi_d2uiz+0x1c>
 8000232:	0020      	movs	r0, r4
 8000234:	0029      	movs	r1, r5
 8000236:	f000 ff65 	bl	8001104 <__aeabi_d2iz>
 800023a:	bd70      	pop	{r4, r5, r6, pc}
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <__aeabi_d2uiz+0x38>)
 800023e:	2200      	movs	r2, #0
 8000240:	0020      	movs	r0, r4
 8000242:	0029      	movs	r1, r5
 8000244:	f000 fc16 	bl	8000a74 <__aeabi_dsub>
 8000248:	f000 ff5c 	bl	8001104 <__aeabi_d2iz>
 800024c:	2380      	movs	r3, #128	; 0x80
 800024e:	061b      	lsls	r3, r3, #24
 8000250:	469c      	mov	ip, r3
 8000252:	4460      	add	r0, ip
 8000254:	e7f1      	b.n	800023a <__aeabi_d2uiz+0x1a>
 8000256:	46c0      	nop			; (mov r8, r8)
 8000258:	41e00000 	.word	0x41e00000

0800025c <__aeabi_fadd>:
 800025c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800025e:	4647      	mov	r7, r8
 8000260:	46ce      	mov	lr, r9
 8000262:	0243      	lsls	r3, r0, #9
 8000264:	0a5b      	lsrs	r3, r3, #9
 8000266:	0044      	lsls	r4, r0, #1
 8000268:	0fc2      	lsrs	r2, r0, #31
 800026a:	469c      	mov	ip, r3
 800026c:	0048      	lsls	r0, r1, #1
 800026e:	00dd      	lsls	r5, r3, #3
 8000270:	024b      	lsls	r3, r1, #9
 8000272:	0e24      	lsrs	r4, r4, #24
 8000274:	0a5b      	lsrs	r3, r3, #9
 8000276:	0e00      	lsrs	r0, r0, #24
 8000278:	b580      	push	{r7, lr}
 800027a:	4698      	mov	r8, r3
 800027c:	0026      	movs	r6, r4
 800027e:	4691      	mov	r9, r2
 8000280:	0fc9      	lsrs	r1, r1, #31
 8000282:	00db      	lsls	r3, r3, #3
 8000284:	1a27      	subs	r7, r4, r0
 8000286:	428a      	cmp	r2, r1
 8000288:	d029      	beq.n	80002de <__aeabi_fadd+0x82>
 800028a:	2f00      	cmp	r7, #0
 800028c:	dd15      	ble.n	80002ba <__aeabi_fadd+0x5e>
 800028e:	2800      	cmp	r0, #0
 8000290:	d14a      	bne.n	8000328 <__aeabi_fadd+0xcc>
 8000292:	2b00      	cmp	r3, #0
 8000294:	d000      	beq.n	8000298 <__aeabi_fadd+0x3c>
 8000296:	e095      	b.n	80003c4 <__aeabi_fadd+0x168>
 8000298:	08ed      	lsrs	r5, r5, #3
 800029a:	2cff      	cmp	r4, #255	; 0xff
 800029c:	d100      	bne.n	80002a0 <__aeabi_fadd+0x44>
 800029e:	e088      	b.n	80003b2 <__aeabi_fadd+0x156>
 80002a0:	026b      	lsls	r3, r5, #9
 80002a2:	0a5b      	lsrs	r3, r3, #9
 80002a4:	b2e6      	uxtb	r6, r4
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	05f6      	lsls	r6, r6, #23
 80002aa:	0a58      	lsrs	r0, r3, #9
 80002ac:	4330      	orrs	r0, r6
 80002ae:	07d2      	lsls	r2, r2, #31
 80002b0:	4310      	orrs	r0, r2
 80002b2:	bc0c      	pop	{r2, r3}
 80002b4:	4690      	mov	r8, r2
 80002b6:	4699      	mov	r9, r3
 80002b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80002ba:	2f00      	cmp	r7, #0
 80002bc:	d000      	beq.n	80002c0 <__aeabi_fadd+0x64>
 80002be:	e087      	b.n	80003d0 <__aeabi_fadd+0x174>
 80002c0:	1c60      	adds	r0, r4, #1
 80002c2:	b2c0      	uxtb	r0, r0
 80002c4:	2801      	cmp	r0, #1
 80002c6:	dc00      	bgt.n	80002ca <__aeabi_fadd+0x6e>
 80002c8:	e0b6      	b.n	8000438 <__aeabi_fadd+0x1dc>
 80002ca:	1aee      	subs	r6, r5, r3
 80002cc:	0172      	lsls	r2, r6, #5
 80002ce:	d500      	bpl.n	80002d2 <__aeabi_fadd+0x76>
 80002d0:	e0c5      	b.n	800045e <__aeabi_fadd+0x202>
 80002d2:	2e00      	cmp	r6, #0
 80002d4:	d13d      	bne.n	8000352 <__aeabi_fadd+0xf6>
 80002d6:	2200      	movs	r2, #0
 80002d8:	2600      	movs	r6, #0
 80002da:	2300      	movs	r3, #0
 80002dc:	e7e3      	b.n	80002a6 <__aeabi_fadd+0x4a>
 80002de:	2f00      	cmp	r7, #0
 80002e0:	dc00      	bgt.n	80002e4 <__aeabi_fadd+0x88>
 80002e2:	e096      	b.n	8000412 <__aeabi_fadd+0x1b6>
 80002e4:	2800      	cmp	r0, #0
 80002e6:	d05d      	beq.n	80003a4 <__aeabi_fadd+0x148>
 80002e8:	2cff      	cmp	r4, #255	; 0xff
 80002ea:	d060      	beq.n	80003ae <__aeabi_fadd+0x152>
 80002ec:	2280      	movs	r2, #128	; 0x80
 80002ee:	04d2      	lsls	r2, r2, #19
 80002f0:	4313      	orrs	r3, r2
 80002f2:	2f1b      	cmp	r7, #27
 80002f4:	dd00      	ble.n	80002f8 <__aeabi_fadd+0x9c>
 80002f6:	e0ec      	b.n	80004d2 <__aeabi_fadd+0x276>
 80002f8:	2220      	movs	r2, #32
 80002fa:	1bd2      	subs	r2, r2, r7
 80002fc:	0018      	movs	r0, r3
 80002fe:	4093      	lsls	r3, r2
 8000300:	40f8      	lsrs	r0, r7
 8000302:	1e5a      	subs	r2, r3, #1
 8000304:	4193      	sbcs	r3, r2
 8000306:	4303      	orrs	r3, r0
 8000308:	18ed      	adds	r5, r5, r3
 800030a:	016b      	lsls	r3, r5, #5
 800030c:	d57b      	bpl.n	8000406 <__aeabi_fadd+0x1aa>
 800030e:	3401      	adds	r4, #1
 8000310:	2cff      	cmp	r4, #255	; 0xff
 8000312:	d100      	bne.n	8000316 <__aeabi_fadd+0xba>
 8000314:	e0b7      	b.n	8000486 <__aeabi_fadd+0x22a>
 8000316:	2201      	movs	r2, #1
 8000318:	2607      	movs	r6, #7
 800031a:	402a      	ands	r2, r5
 800031c:	086b      	lsrs	r3, r5, #1
 800031e:	4d9a      	ldr	r5, [pc, #616]	; (8000588 <__aeabi_fadd+0x32c>)
 8000320:	401d      	ands	r5, r3
 8000322:	4315      	orrs	r5, r2
 8000324:	402e      	ands	r6, r5
 8000326:	e029      	b.n	800037c <__aeabi_fadd+0x120>
 8000328:	2cff      	cmp	r4, #255	; 0xff
 800032a:	d0b5      	beq.n	8000298 <__aeabi_fadd+0x3c>
 800032c:	2280      	movs	r2, #128	; 0x80
 800032e:	04d2      	lsls	r2, r2, #19
 8000330:	4313      	orrs	r3, r2
 8000332:	2f1b      	cmp	r7, #27
 8000334:	dd00      	ble.n	8000338 <__aeabi_fadd+0xdc>
 8000336:	e0b2      	b.n	800049e <__aeabi_fadd+0x242>
 8000338:	2220      	movs	r2, #32
 800033a:	1bd2      	subs	r2, r2, r7
 800033c:	0019      	movs	r1, r3
 800033e:	4093      	lsls	r3, r2
 8000340:	40f9      	lsrs	r1, r7
 8000342:	1e5a      	subs	r2, r3, #1
 8000344:	4193      	sbcs	r3, r2
 8000346:	430b      	orrs	r3, r1
 8000348:	1aed      	subs	r5, r5, r3
 800034a:	016b      	lsls	r3, r5, #5
 800034c:	d55b      	bpl.n	8000406 <__aeabi_fadd+0x1aa>
 800034e:	01ad      	lsls	r5, r5, #6
 8000350:	09ae      	lsrs	r6, r5, #6
 8000352:	0030      	movs	r0, r6
 8000354:	f001 f808 	bl	8001368 <__clzsi2>
 8000358:	3805      	subs	r0, #5
 800035a:	4086      	lsls	r6, r0
 800035c:	4284      	cmp	r4, r0
 800035e:	dc65      	bgt.n	800042c <__aeabi_fadd+0x1d0>
 8000360:	1b04      	subs	r4, r0, r4
 8000362:	0033      	movs	r3, r6
 8000364:	2020      	movs	r0, #32
 8000366:	3401      	adds	r4, #1
 8000368:	40e3      	lsrs	r3, r4
 800036a:	1b04      	subs	r4, r0, r4
 800036c:	40a6      	lsls	r6, r4
 800036e:	1e75      	subs	r5, r6, #1
 8000370:	41ae      	sbcs	r6, r5
 8000372:	4333      	orrs	r3, r6
 8000374:	2607      	movs	r6, #7
 8000376:	001d      	movs	r5, r3
 8000378:	2400      	movs	r4, #0
 800037a:	401e      	ands	r6, r3
 800037c:	2201      	movs	r2, #1
 800037e:	464b      	mov	r3, r9
 8000380:	401a      	ands	r2, r3
 8000382:	2e00      	cmp	r6, #0
 8000384:	d004      	beq.n	8000390 <__aeabi_fadd+0x134>
 8000386:	230f      	movs	r3, #15
 8000388:	402b      	ands	r3, r5
 800038a:	2b04      	cmp	r3, #4
 800038c:	d000      	beq.n	8000390 <__aeabi_fadd+0x134>
 800038e:	3504      	adds	r5, #4
 8000390:	016b      	lsls	r3, r5, #5
 8000392:	d400      	bmi.n	8000396 <__aeabi_fadd+0x13a>
 8000394:	e780      	b.n	8000298 <__aeabi_fadd+0x3c>
 8000396:	3401      	adds	r4, #1
 8000398:	b2e6      	uxtb	r6, r4
 800039a:	2cff      	cmp	r4, #255	; 0xff
 800039c:	d12f      	bne.n	80003fe <__aeabi_fadd+0x1a2>
 800039e:	26ff      	movs	r6, #255	; 0xff
 80003a0:	2300      	movs	r3, #0
 80003a2:	e780      	b.n	80002a6 <__aeabi_fadd+0x4a>
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d152      	bne.n	800044e <__aeabi_fadd+0x1f2>
 80003a8:	2cff      	cmp	r4, #255	; 0xff
 80003aa:	d000      	beq.n	80003ae <__aeabi_fadd+0x152>
 80003ac:	e774      	b.n	8000298 <__aeabi_fadd+0x3c>
 80003ae:	000a      	movs	r2, r1
 80003b0:	08ed      	lsrs	r5, r5, #3
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0f3      	beq.n	800039e <__aeabi_fadd+0x142>
 80003b6:	2380      	movs	r3, #128	; 0x80
 80003b8:	03db      	lsls	r3, r3, #15
 80003ba:	432b      	orrs	r3, r5
 80003bc:	025b      	lsls	r3, r3, #9
 80003be:	0a5b      	lsrs	r3, r3, #9
 80003c0:	26ff      	movs	r6, #255	; 0xff
 80003c2:	e770      	b.n	80002a6 <__aeabi_fadd+0x4a>
 80003c4:	3f01      	subs	r7, #1
 80003c6:	2f00      	cmp	r7, #0
 80003c8:	d0be      	beq.n	8000348 <__aeabi_fadd+0xec>
 80003ca:	2cff      	cmp	r4, #255	; 0xff
 80003cc:	d1b1      	bne.n	8000332 <__aeabi_fadd+0xd6>
 80003ce:	e763      	b.n	8000298 <__aeabi_fadd+0x3c>
 80003d0:	2c00      	cmp	r4, #0
 80003d2:	d047      	beq.n	8000464 <__aeabi_fadd+0x208>
 80003d4:	28ff      	cmp	r0, #255	; 0xff
 80003d6:	d069      	beq.n	80004ac <__aeabi_fadd+0x250>
 80003d8:	2480      	movs	r4, #128	; 0x80
 80003da:	04e4      	lsls	r4, r4, #19
 80003dc:	427a      	negs	r2, r7
 80003de:	4325      	orrs	r5, r4
 80003e0:	2a1b      	cmp	r2, #27
 80003e2:	dd00      	ble.n	80003e6 <__aeabi_fadd+0x18a>
 80003e4:	e0c5      	b.n	8000572 <__aeabi_fadd+0x316>
 80003e6:	002c      	movs	r4, r5
 80003e8:	2620      	movs	r6, #32
 80003ea:	40d4      	lsrs	r4, r2
 80003ec:	1ab2      	subs	r2, r6, r2
 80003ee:	4095      	lsls	r5, r2
 80003f0:	1e6a      	subs	r2, r5, #1
 80003f2:	4195      	sbcs	r5, r2
 80003f4:	4325      	orrs	r5, r4
 80003f6:	1b5d      	subs	r5, r3, r5
 80003f8:	0004      	movs	r4, r0
 80003fa:	4689      	mov	r9, r1
 80003fc:	e7a5      	b.n	800034a <__aeabi_fadd+0xee>
 80003fe:	01ab      	lsls	r3, r5, #6
 8000400:	0a5b      	lsrs	r3, r3, #9
 8000402:	e750      	b.n	80002a6 <__aeabi_fadd+0x4a>
 8000404:	2400      	movs	r4, #0
 8000406:	2201      	movs	r2, #1
 8000408:	464b      	mov	r3, r9
 800040a:	401a      	ands	r2, r3
 800040c:	076b      	lsls	r3, r5, #29
 800040e:	d1ba      	bne.n	8000386 <__aeabi_fadd+0x12a>
 8000410:	e742      	b.n	8000298 <__aeabi_fadd+0x3c>
 8000412:	2f00      	cmp	r7, #0
 8000414:	d13b      	bne.n	800048e <__aeabi_fadd+0x232>
 8000416:	3401      	adds	r4, #1
 8000418:	b2e0      	uxtb	r0, r4
 800041a:	2801      	cmp	r0, #1
 800041c:	dd4a      	ble.n	80004b4 <__aeabi_fadd+0x258>
 800041e:	2cff      	cmp	r4, #255	; 0xff
 8000420:	d0bd      	beq.n	800039e <__aeabi_fadd+0x142>
 8000422:	2607      	movs	r6, #7
 8000424:	18ed      	adds	r5, r5, r3
 8000426:	086d      	lsrs	r5, r5, #1
 8000428:	402e      	ands	r6, r5
 800042a:	e7a7      	b.n	800037c <__aeabi_fadd+0x120>
 800042c:	2307      	movs	r3, #7
 800042e:	4d57      	ldr	r5, [pc, #348]	; (800058c <__aeabi_fadd+0x330>)
 8000430:	1a24      	subs	r4, r4, r0
 8000432:	4035      	ands	r5, r6
 8000434:	401e      	ands	r6, r3
 8000436:	e7a1      	b.n	800037c <__aeabi_fadd+0x120>
 8000438:	2c00      	cmp	r4, #0
 800043a:	d11b      	bne.n	8000474 <__aeabi_fadd+0x218>
 800043c:	2d00      	cmp	r5, #0
 800043e:	d16e      	bne.n	800051e <__aeabi_fadd+0x2c2>
 8000440:	2b00      	cmp	r3, #0
 8000442:	d100      	bne.n	8000446 <__aeabi_fadd+0x1ea>
 8000444:	e09a      	b.n	800057c <__aeabi_fadd+0x320>
 8000446:	000a      	movs	r2, r1
 8000448:	001d      	movs	r5, r3
 800044a:	003c      	movs	r4, r7
 800044c:	e724      	b.n	8000298 <__aeabi_fadd+0x3c>
 800044e:	3f01      	subs	r7, #1
 8000450:	2f00      	cmp	r7, #0
 8000452:	d100      	bne.n	8000456 <__aeabi_fadd+0x1fa>
 8000454:	e758      	b.n	8000308 <__aeabi_fadd+0xac>
 8000456:	2cff      	cmp	r4, #255	; 0xff
 8000458:	d000      	beq.n	800045c <__aeabi_fadd+0x200>
 800045a:	e74a      	b.n	80002f2 <__aeabi_fadd+0x96>
 800045c:	e7a7      	b.n	80003ae <__aeabi_fadd+0x152>
 800045e:	1b5e      	subs	r6, r3, r5
 8000460:	4689      	mov	r9, r1
 8000462:	e776      	b.n	8000352 <__aeabi_fadd+0xf6>
 8000464:	2d00      	cmp	r5, #0
 8000466:	d11c      	bne.n	80004a2 <__aeabi_fadd+0x246>
 8000468:	000a      	movs	r2, r1
 800046a:	28ff      	cmp	r0, #255	; 0xff
 800046c:	d01f      	beq.n	80004ae <__aeabi_fadd+0x252>
 800046e:	0004      	movs	r4, r0
 8000470:	001d      	movs	r5, r3
 8000472:	e711      	b.n	8000298 <__aeabi_fadd+0x3c>
 8000474:	2d00      	cmp	r5, #0
 8000476:	d15d      	bne.n	8000534 <__aeabi_fadd+0x2d8>
 8000478:	2b00      	cmp	r3, #0
 800047a:	d117      	bne.n	80004ac <__aeabi_fadd+0x250>
 800047c:	2380      	movs	r3, #128	; 0x80
 800047e:	2200      	movs	r2, #0
 8000480:	03db      	lsls	r3, r3, #15
 8000482:	26ff      	movs	r6, #255	; 0xff
 8000484:	e70f      	b.n	80002a6 <__aeabi_fadd+0x4a>
 8000486:	000a      	movs	r2, r1
 8000488:	26ff      	movs	r6, #255	; 0xff
 800048a:	2300      	movs	r3, #0
 800048c:	e70b      	b.n	80002a6 <__aeabi_fadd+0x4a>
 800048e:	2c00      	cmp	r4, #0
 8000490:	d121      	bne.n	80004d6 <__aeabi_fadd+0x27a>
 8000492:	2d00      	cmp	r5, #0
 8000494:	d166      	bne.n	8000564 <__aeabi_fadd+0x308>
 8000496:	28ff      	cmp	r0, #255	; 0xff
 8000498:	d1e9      	bne.n	800046e <__aeabi_fadd+0x212>
 800049a:	001d      	movs	r5, r3
 800049c:	e787      	b.n	80003ae <__aeabi_fadd+0x152>
 800049e:	2301      	movs	r3, #1
 80004a0:	e752      	b.n	8000348 <__aeabi_fadd+0xec>
 80004a2:	1c7a      	adds	r2, r7, #1
 80004a4:	d0a7      	beq.n	80003f6 <__aeabi_fadd+0x19a>
 80004a6:	43fa      	mvns	r2, r7
 80004a8:	28ff      	cmp	r0, #255	; 0xff
 80004aa:	d199      	bne.n	80003e0 <__aeabi_fadd+0x184>
 80004ac:	000a      	movs	r2, r1
 80004ae:	001d      	movs	r5, r3
 80004b0:	24ff      	movs	r4, #255	; 0xff
 80004b2:	e6f1      	b.n	8000298 <__aeabi_fadd+0x3c>
 80004b4:	2e00      	cmp	r6, #0
 80004b6:	d121      	bne.n	80004fc <__aeabi_fadd+0x2a0>
 80004b8:	2d00      	cmp	r5, #0
 80004ba:	d04f      	beq.n	800055c <__aeabi_fadd+0x300>
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d04c      	beq.n	800055a <__aeabi_fadd+0x2fe>
 80004c0:	18ed      	adds	r5, r5, r3
 80004c2:	016b      	lsls	r3, r5, #5
 80004c4:	d59e      	bpl.n	8000404 <__aeabi_fadd+0x1a8>
 80004c6:	4b31      	ldr	r3, [pc, #196]	; (800058c <__aeabi_fadd+0x330>)
 80004c8:	3607      	adds	r6, #7
 80004ca:	402e      	ands	r6, r5
 80004cc:	2401      	movs	r4, #1
 80004ce:	401d      	ands	r5, r3
 80004d0:	e754      	b.n	800037c <__aeabi_fadd+0x120>
 80004d2:	2301      	movs	r3, #1
 80004d4:	e718      	b.n	8000308 <__aeabi_fadd+0xac>
 80004d6:	28ff      	cmp	r0, #255	; 0xff
 80004d8:	d0df      	beq.n	800049a <__aeabi_fadd+0x23e>
 80004da:	2480      	movs	r4, #128	; 0x80
 80004dc:	04e4      	lsls	r4, r4, #19
 80004de:	427f      	negs	r7, r7
 80004e0:	4325      	orrs	r5, r4
 80004e2:	2f1b      	cmp	r7, #27
 80004e4:	dc4d      	bgt.n	8000582 <__aeabi_fadd+0x326>
 80004e6:	2620      	movs	r6, #32
 80004e8:	1bf6      	subs	r6, r6, r7
 80004ea:	002c      	movs	r4, r5
 80004ec:	40b5      	lsls	r5, r6
 80004ee:	40fc      	lsrs	r4, r7
 80004f0:	1e6a      	subs	r2, r5, #1
 80004f2:	4195      	sbcs	r5, r2
 80004f4:	4325      	orrs	r5, r4
 80004f6:	18ed      	adds	r5, r5, r3
 80004f8:	0004      	movs	r4, r0
 80004fa:	e706      	b.n	800030a <__aeabi_fadd+0xae>
 80004fc:	2d00      	cmp	r5, #0
 80004fe:	d0cc      	beq.n	800049a <__aeabi_fadd+0x23e>
 8000500:	2b00      	cmp	r3, #0
 8000502:	d100      	bne.n	8000506 <__aeabi_fadd+0x2aa>
 8000504:	e753      	b.n	80003ae <__aeabi_fadd+0x152>
 8000506:	2180      	movs	r1, #128	; 0x80
 8000508:	4660      	mov	r0, ip
 800050a:	03c9      	lsls	r1, r1, #15
 800050c:	4208      	tst	r0, r1
 800050e:	d003      	beq.n	8000518 <__aeabi_fadd+0x2bc>
 8000510:	4640      	mov	r0, r8
 8000512:	4208      	tst	r0, r1
 8000514:	d100      	bne.n	8000518 <__aeabi_fadd+0x2bc>
 8000516:	001d      	movs	r5, r3
 8000518:	2101      	movs	r1, #1
 800051a:	4011      	ands	r1, r2
 800051c:	e747      	b.n	80003ae <__aeabi_fadd+0x152>
 800051e:	2b00      	cmp	r3, #0
 8000520:	d100      	bne.n	8000524 <__aeabi_fadd+0x2c8>
 8000522:	e6b9      	b.n	8000298 <__aeabi_fadd+0x3c>
 8000524:	1aea      	subs	r2, r5, r3
 8000526:	0150      	lsls	r0, r2, #5
 8000528:	d525      	bpl.n	8000576 <__aeabi_fadd+0x31a>
 800052a:	2607      	movs	r6, #7
 800052c:	1b5d      	subs	r5, r3, r5
 800052e:	402e      	ands	r6, r5
 8000530:	4689      	mov	r9, r1
 8000532:	e723      	b.n	800037c <__aeabi_fadd+0x120>
 8000534:	24ff      	movs	r4, #255	; 0xff
 8000536:	2b00      	cmp	r3, #0
 8000538:	d100      	bne.n	800053c <__aeabi_fadd+0x2e0>
 800053a:	e6ad      	b.n	8000298 <__aeabi_fadd+0x3c>
 800053c:	2280      	movs	r2, #128	; 0x80
 800053e:	4660      	mov	r0, ip
 8000540:	03d2      	lsls	r2, r2, #15
 8000542:	4210      	tst	r0, r2
 8000544:	d004      	beq.n	8000550 <__aeabi_fadd+0x2f4>
 8000546:	4640      	mov	r0, r8
 8000548:	4210      	tst	r0, r2
 800054a:	d101      	bne.n	8000550 <__aeabi_fadd+0x2f4>
 800054c:	001d      	movs	r5, r3
 800054e:	4689      	mov	r9, r1
 8000550:	2201      	movs	r2, #1
 8000552:	464b      	mov	r3, r9
 8000554:	24ff      	movs	r4, #255	; 0xff
 8000556:	401a      	ands	r2, r3
 8000558:	e69e      	b.n	8000298 <__aeabi_fadd+0x3c>
 800055a:	002b      	movs	r3, r5
 800055c:	08dd      	lsrs	r5, r3, #3
 800055e:	000a      	movs	r2, r1
 8000560:	2400      	movs	r4, #0
 8000562:	e69d      	b.n	80002a0 <__aeabi_fadd+0x44>
 8000564:	1c7a      	adds	r2, r7, #1
 8000566:	d0c6      	beq.n	80004f6 <__aeabi_fadd+0x29a>
 8000568:	43ff      	mvns	r7, r7
 800056a:	28ff      	cmp	r0, #255	; 0xff
 800056c:	d1b9      	bne.n	80004e2 <__aeabi_fadd+0x286>
 800056e:	001d      	movs	r5, r3
 8000570:	e71d      	b.n	80003ae <__aeabi_fadd+0x152>
 8000572:	2501      	movs	r5, #1
 8000574:	e73f      	b.n	80003f6 <__aeabi_fadd+0x19a>
 8000576:	1e15      	subs	r5, r2, #0
 8000578:	d000      	beq.n	800057c <__aeabi_fadd+0x320>
 800057a:	e744      	b.n	8000406 <__aeabi_fadd+0x1aa>
 800057c:	2200      	movs	r2, #0
 800057e:	2300      	movs	r3, #0
 8000580:	e691      	b.n	80002a6 <__aeabi_fadd+0x4a>
 8000582:	2501      	movs	r5, #1
 8000584:	e7b7      	b.n	80004f6 <__aeabi_fadd+0x29a>
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	7dffffff 	.word	0x7dffffff
 800058c:	fbffffff 	.word	0xfbffffff

08000590 <__aeabi_dmul>:
 8000590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000592:	4657      	mov	r7, sl
 8000594:	46de      	mov	lr, fp
 8000596:	464e      	mov	r6, r9
 8000598:	4645      	mov	r5, r8
 800059a:	b5e0      	push	{r5, r6, r7, lr}
 800059c:	4683      	mov	fp, r0
 800059e:	0006      	movs	r6, r0
 80005a0:	030f      	lsls	r7, r1, #12
 80005a2:	0048      	lsls	r0, r1, #1
 80005a4:	b087      	sub	sp, #28
 80005a6:	4692      	mov	sl, r2
 80005a8:	001d      	movs	r5, r3
 80005aa:	0b3f      	lsrs	r7, r7, #12
 80005ac:	0d40      	lsrs	r0, r0, #21
 80005ae:	0fcc      	lsrs	r4, r1, #31
 80005b0:	2800      	cmp	r0, #0
 80005b2:	d100      	bne.n	80005b6 <__aeabi_dmul+0x26>
 80005b4:	e06f      	b.n	8000696 <__aeabi_dmul+0x106>
 80005b6:	4bde      	ldr	r3, [pc, #888]	; (8000930 <__aeabi_dmul+0x3a0>)
 80005b8:	4298      	cmp	r0, r3
 80005ba:	d038      	beq.n	800062e <__aeabi_dmul+0x9e>
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	00ff      	lsls	r7, r7, #3
 80005c0:	041b      	lsls	r3, r3, #16
 80005c2:	431f      	orrs	r7, r3
 80005c4:	0f73      	lsrs	r3, r6, #29
 80005c6:	433b      	orrs	r3, r7
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	4bda      	ldr	r3, [pc, #872]	; (8000934 <__aeabi_dmul+0x3a4>)
 80005cc:	2700      	movs	r7, #0
 80005ce:	4699      	mov	r9, r3
 80005d0:	2300      	movs	r3, #0
 80005d2:	469b      	mov	fp, r3
 80005d4:	00f6      	lsls	r6, r6, #3
 80005d6:	4481      	add	r9, r0
 80005d8:	032b      	lsls	r3, r5, #12
 80005da:	0069      	lsls	r1, r5, #1
 80005dc:	0b1b      	lsrs	r3, r3, #12
 80005de:	4652      	mov	r2, sl
 80005e0:	4698      	mov	r8, r3
 80005e2:	0d49      	lsrs	r1, r1, #21
 80005e4:	0fed      	lsrs	r5, r5, #31
 80005e6:	2900      	cmp	r1, #0
 80005e8:	d100      	bne.n	80005ec <__aeabi_dmul+0x5c>
 80005ea:	e085      	b.n	80006f8 <__aeabi_dmul+0x168>
 80005ec:	4bd0      	ldr	r3, [pc, #832]	; (8000930 <__aeabi_dmul+0x3a0>)
 80005ee:	4299      	cmp	r1, r3
 80005f0:	d100      	bne.n	80005f4 <__aeabi_dmul+0x64>
 80005f2:	e073      	b.n	80006dc <__aeabi_dmul+0x14c>
 80005f4:	4643      	mov	r3, r8
 80005f6:	00da      	lsls	r2, r3, #3
 80005f8:	2380      	movs	r3, #128	; 0x80
 80005fa:	041b      	lsls	r3, r3, #16
 80005fc:	4313      	orrs	r3, r2
 80005fe:	4652      	mov	r2, sl
 8000600:	48cc      	ldr	r0, [pc, #816]	; (8000934 <__aeabi_dmul+0x3a4>)
 8000602:	0f52      	lsrs	r2, r2, #29
 8000604:	4684      	mov	ip, r0
 8000606:	4313      	orrs	r3, r2
 8000608:	4652      	mov	r2, sl
 800060a:	2000      	movs	r0, #0
 800060c:	4461      	add	r1, ip
 800060e:	00d2      	lsls	r2, r2, #3
 8000610:	4489      	add	r9, r1
 8000612:	0021      	movs	r1, r4
 8000614:	4069      	eors	r1, r5
 8000616:	9100      	str	r1, [sp, #0]
 8000618:	468c      	mov	ip, r1
 800061a:	2101      	movs	r1, #1
 800061c:	4449      	add	r1, r9
 800061e:	468a      	mov	sl, r1
 8000620:	2f0f      	cmp	r7, #15
 8000622:	d900      	bls.n	8000626 <__aeabi_dmul+0x96>
 8000624:	e090      	b.n	8000748 <__aeabi_dmul+0x1b8>
 8000626:	49c4      	ldr	r1, [pc, #784]	; (8000938 <__aeabi_dmul+0x3a8>)
 8000628:	00bf      	lsls	r7, r7, #2
 800062a:	59cf      	ldr	r7, [r1, r7]
 800062c:	46bf      	mov	pc, r7
 800062e:	465b      	mov	r3, fp
 8000630:	433b      	orrs	r3, r7
 8000632:	9301      	str	r3, [sp, #4]
 8000634:	d000      	beq.n	8000638 <__aeabi_dmul+0xa8>
 8000636:	e16a      	b.n	800090e <__aeabi_dmul+0x37e>
 8000638:	2302      	movs	r3, #2
 800063a:	2708      	movs	r7, #8
 800063c:	2600      	movs	r6, #0
 800063e:	4681      	mov	r9, r0
 8000640:	469b      	mov	fp, r3
 8000642:	e7c9      	b.n	80005d8 <__aeabi_dmul+0x48>
 8000644:	0032      	movs	r2, r6
 8000646:	4658      	mov	r0, fp
 8000648:	9b01      	ldr	r3, [sp, #4]
 800064a:	4661      	mov	r1, ip
 800064c:	9100      	str	r1, [sp, #0]
 800064e:	2802      	cmp	r0, #2
 8000650:	d100      	bne.n	8000654 <__aeabi_dmul+0xc4>
 8000652:	e075      	b.n	8000740 <__aeabi_dmul+0x1b0>
 8000654:	2803      	cmp	r0, #3
 8000656:	d100      	bne.n	800065a <__aeabi_dmul+0xca>
 8000658:	e1fe      	b.n	8000a58 <__aeabi_dmul+0x4c8>
 800065a:	2801      	cmp	r0, #1
 800065c:	d000      	beq.n	8000660 <__aeabi_dmul+0xd0>
 800065e:	e12c      	b.n	80008ba <__aeabi_dmul+0x32a>
 8000660:	2300      	movs	r3, #0
 8000662:	2700      	movs	r7, #0
 8000664:	2600      	movs	r6, #0
 8000666:	2500      	movs	r5, #0
 8000668:	033f      	lsls	r7, r7, #12
 800066a:	0d2a      	lsrs	r2, r5, #20
 800066c:	0b3f      	lsrs	r7, r7, #12
 800066e:	48b3      	ldr	r0, [pc, #716]	; (800093c <__aeabi_dmul+0x3ac>)
 8000670:	0512      	lsls	r2, r2, #20
 8000672:	433a      	orrs	r2, r7
 8000674:	4002      	ands	r2, r0
 8000676:	051b      	lsls	r3, r3, #20
 8000678:	4313      	orrs	r3, r2
 800067a:	9a00      	ldr	r2, [sp, #0]
 800067c:	005b      	lsls	r3, r3, #1
 800067e:	07d1      	lsls	r1, r2, #31
 8000680:	085b      	lsrs	r3, r3, #1
 8000682:	430b      	orrs	r3, r1
 8000684:	0030      	movs	r0, r6
 8000686:	0019      	movs	r1, r3
 8000688:	b007      	add	sp, #28
 800068a:	bc3c      	pop	{r2, r3, r4, r5}
 800068c:	4690      	mov	r8, r2
 800068e:	4699      	mov	r9, r3
 8000690:	46a2      	mov	sl, r4
 8000692:	46ab      	mov	fp, r5
 8000694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000696:	465b      	mov	r3, fp
 8000698:	433b      	orrs	r3, r7
 800069a:	9301      	str	r3, [sp, #4]
 800069c:	d100      	bne.n	80006a0 <__aeabi_dmul+0x110>
 800069e:	e12f      	b.n	8000900 <__aeabi_dmul+0x370>
 80006a0:	2f00      	cmp	r7, #0
 80006a2:	d100      	bne.n	80006a6 <__aeabi_dmul+0x116>
 80006a4:	e1a5      	b.n	80009f2 <__aeabi_dmul+0x462>
 80006a6:	0038      	movs	r0, r7
 80006a8:	f000 fe5e 	bl	8001368 <__clzsi2>
 80006ac:	0003      	movs	r3, r0
 80006ae:	3b0b      	subs	r3, #11
 80006b0:	2b1c      	cmp	r3, #28
 80006b2:	dd00      	ble.n	80006b6 <__aeabi_dmul+0x126>
 80006b4:	e196      	b.n	80009e4 <__aeabi_dmul+0x454>
 80006b6:	221d      	movs	r2, #29
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	465a      	mov	r2, fp
 80006bc:	0001      	movs	r1, r0
 80006be:	40da      	lsrs	r2, r3
 80006c0:	465e      	mov	r6, fp
 80006c2:	3908      	subs	r1, #8
 80006c4:	408f      	lsls	r7, r1
 80006c6:	0013      	movs	r3, r2
 80006c8:	408e      	lsls	r6, r1
 80006ca:	433b      	orrs	r3, r7
 80006cc:	9301      	str	r3, [sp, #4]
 80006ce:	4b9c      	ldr	r3, [pc, #624]	; (8000940 <__aeabi_dmul+0x3b0>)
 80006d0:	2700      	movs	r7, #0
 80006d2:	1a1b      	subs	r3, r3, r0
 80006d4:	4699      	mov	r9, r3
 80006d6:	2300      	movs	r3, #0
 80006d8:	469b      	mov	fp, r3
 80006da:	e77d      	b.n	80005d8 <__aeabi_dmul+0x48>
 80006dc:	4641      	mov	r1, r8
 80006de:	4653      	mov	r3, sl
 80006e0:	430b      	orrs	r3, r1
 80006e2:	4993      	ldr	r1, [pc, #588]	; (8000930 <__aeabi_dmul+0x3a0>)
 80006e4:	468c      	mov	ip, r1
 80006e6:	44e1      	add	r9, ip
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d000      	beq.n	80006ee <__aeabi_dmul+0x15e>
 80006ec:	e11a      	b.n	8000924 <__aeabi_dmul+0x394>
 80006ee:	2202      	movs	r2, #2
 80006f0:	2002      	movs	r0, #2
 80006f2:	4317      	orrs	r7, r2
 80006f4:	2200      	movs	r2, #0
 80006f6:	e78c      	b.n	8000612 <__aeabi_dmul+0x82>
 80006f8:	4313      	orrs	r3, r2
 80006fa:	d100      	bne.n	80006fe <__aeabi_dmul+0x16e>
 80006fc:	e10d      	b.n	800091a <__aeabi_dmul+0x38a>
 80006fe:	4643      	mov	r3, r8
 8000700:	2b00      	cmp	r3, #0
 8000702:	d100      	bne.n	8000706 <__aeabi_dmul+0x176>
 8000704:	e181      	b.n	8000a0a <__aeabi_dmul+0x47a>
 8000706:	4640      	mov	r0, r8
 8000708:	f000 fe2e 	bl	8001368 <__clzsi2>
 800070c:	0002      	movs	r2, r0
 800070e:	3a0b      	subs	r2, #11
 8000710:	2a1c      	cmp	r2, #28
 8000712:	dd00      	ble.n	8000716 <__aeabi_dmul+0x186>
 8000714:	e172      	b.n	80009fc <__aeabi_dmul+0x46c>
 8000716:	0001      	movs	r1, r0
 8000718:	4643      	mov	r3, r8
 800071a:	3908      	subs	r1, #8
 800071c:	408b      	lsls	r3, r1
 800071e:	4698      	mov	r8, r3
 8000720:	231d      	movs	r3, #29
 8000722:	1a9a      	subs	r2, r3, r2
 8000724:	4653      	mov	r3, sl
 8000726:	40d3      	lsrs	r3, r2
 8000728:	001a      	movs	r2, r3
 800072a:	4643      	mov	r3, r8
 800072c:	4313      	orrs	r3, r2
 800072e:	4652      	mov	r2, sl
 8000730:	408a      	lsls	r2, r1
 8000732:	4649      	mov	r1, r9
 8000734:	1a08      	subs	r0, r1, r0
 8000736:	4982      	ldr	r1, [pc, #520]	; (8000940 <__aeabi_dmul+0x3b0>)
 8000738:	4689      	mov	r9, r1
 800073a:	4481      	add	r9, r0
 800073c:	2000      	movs	r0, #0
 800073e:	e768      	b.n	8000612 <__aeabi_dmul+0x82>
 8000740:	4b7b      	ldr	r3, [pc, #492]	; (8000930 <__aeabi_dmul+0x3a0>)
 8000742:	2700      	movs	r7, #0
 8000744:	2600      	movs	r6, #0
 8000746:	e78e      	b.n	8000666 <__aeabi_dmul+0xd6>
 8000748:	0c14      	lsrs	r4, r2, #16
 800074a:	0412      	lsls	r2, r2, #16
 800074c:	0c12      	lsrs	r2, r2, #16
 800074e:	0011      	movs	r1, r2
 8000750:	0c37      	lsrs	r7, r6, #16
 8000752:	0436      	lsls	r6, r6, #16
 8000754:	0c35      	lsrs	r5, r6, #16
 8000756:	4379      	muls	r1, r7
 8000758:	0028      	movs	r0, r5
 800075a:	468c      	mov	ip, r1
 800075c:	002e      	movs	r6, r5
 800075e:	4360      	muls	r0, r4
 8000760:	4460      	add	r0, ip
 8000762:	4683      	mov	fp, r0
 8000764:	4356      	muls	r6, r2
 8000766:	0021      	movs	r1, r4
 8000768:	0c30      	lsrs	r0, r6, #16
 800076a:	4680      	mov	r8, r0
 800076c:	4658      	mov	r0, fp
 800076e:	4379      	muls	r1, r7
 8000770:	4440      	add	r0, r8
 8000772:	9102      	str	r1, [sp, #8]
 8000774:	4584      	cmp	ip, r0
 8000776:	d906      	bls.n	8000786 <__aeabi_dmul+0x1f6>
 8000778:	4688      	mov	r8, r1
 800077a:	2180      	movs	r1, #128	; 0x80
 800077c:	0249      	lsls	r1, r1, #9
 800077e:	468c      	mov	ip, r1
 8000780:	44e0      	add	r8, ip
 8000782:	4641      	mov	r1, r8
 8000784:	9102      	str	r1, [sp, #8]
 8000786:	0436      	lsls	r6, r6, #16
 8000788:	0c01      	lsrs	r1, r0, #16
 800078a:	0c36      	lsrs	r6, r6, #16
 800078c:	0400      	lsls	r0, r0, #16
 800078e:	468b      	mov	fp, r1
 8000790:	1981      	adds	r1, r0, r6
 8000792:	0c1e      	lsrs	r6, r3, #16
 8000794:	041b      	lsls	r3, r3, #16
 8000796:	0c1b      	lsrs	r3, r3, #16
 8000798:	9103      	str	r1, [sp, #12]
 800079a:	0019      	movs	r1, r3
 800079c:	4379      	muls	r1, r7
 800079e:	468c      	mov	ip, r1
 80007a0:	0028      	movs	r0, r5
 80007a2:	4375      	muls	r5, r6
 80007a4:	4465      	add	r5, ip
 80007a6:	46a8      	mov	r8, r5
 80007a8:	4358      	muls	r0, r3
 80007aa:	0c05      	lsrs	r5, r0, #16
 80007ac:	4445      	add	r5, r8
 80007ae:	4377      	muls	r7, r6
 80007b0:	42a9      	cmp	r1, r5
 80007b2:	d903      	bls.n	80007bc <__aeabi_dmul+0x22c>
 80007b4:	2180      	movs	r1, #128	; 0x80
 80007b6:	0249      	lsls	r1, r1, #9
 80007b8:	468c      	mov	ip, r1
 80007ba:	4467      	add	r7, ip
 80007bc:	0c29      	lsrs	r1, r5, #16
 80007be:	468c      	mov	ip, r1
 80007c0:	0039      	movs	r1, r7
 80007c2:	0400      	lsls	r0, r0, #16
 80007c4:	0c00      	lsrs	r0, r0, #16
 80007c6:	042d      	lsls	r5, r5, #16
 80007c8:	182d      	adds	r5, r5, r0
 80007ca:	4461      	add	r1, ip
 80007cc:	44ab      	add	fp, r5
 80007ce:	9105      	str	r1, [sp, #20]
 80007d0:	4659      	mov	r1, fp
 80007d2:	9104      	str	r1, [sp, #16]
 80007d4:	9901      	ldr	r1, [sp, #4]
 80007d6:	040f      	lsls	r7, r1, #16
 80007d8:	0c3f      	lsrs	r7, r7, #16
 80007da:	0c08      	lsrs	r0, r1, #16
 80007dc:	0039      	movs	r1, r7
 80007de:	4351      	muls	r1, r2
 80007e0:	4342      	muls	r2, r0
 80007e2:	4690      	mov	r8, r2
 80007e4:	0002      	movs	r2, r0
 80007e6:	468c      	mov	ip, r1
 80007e8:	0c09      	lsrs	r1, r1, #16
 80007ea:	468b      	mov	fp, r1
 80007ec:	4362      	muls	r2, r4
 80007ee:	437c      	muls	r4, r7
 80007f0:	4444      	add	r4, r8
 80007f2:	445c      	add	r4, fp
 80007f4:	45a0      	cmp	r8, r4
 80007f6:	d903      	bls.n	8000800 <__aeabi_dmul+0x270>
 80007f8:	2180      	movs	r1, #128	; 0x80
 80007fa:	0249      	lsls	r1, r1, #9
 80007fc:	4688      	mov	r8, r1
 80007fe:	4442      	add	r2, r8
 8000800:	0c21      	lsrs	r1, r4, #16
 8000802:	4688      	mov	r8, r1
 8000804:	4661      	mov	r1, ip
 8000806:	0409      	lsls	r1, r1, #16
 8000808:	0c09      	lsrs	r1, r1, #16
 800080a:	468c      	mov	ip, r1
 800080c:	0039      	movs	r1, r7
 800080e:	4359      	muls	r1, r3
 8000810:	4343      	muls	r3, r0
 8000812:	4370      	muls	r0, r6
 8000814:	437e      	muls	r6, r7
 8000816:	0c0f      	lsrs	r7, r1, #16
 8000818:	18f6      	adds	r6, r6, r3
 800081a:	0424      	lsls	r4, r4, #16
 800081c:	19be      	adds	r6, r7, r6
 800081e:	4464      	add	r4, ip
 8000820:	4442      	add	r2, r8
 8000822:	468c      	mov	ip, r1
 8000824:	42b3      	cmp	r3, r6
 8000826:	d903      	bls.n	8000830 <__aeabi_dmul+0x2a0>
 8000828:	2380      	movs	r3, #128	; 0x80
 800082a:	025b      	lsls	r3, r3, #9
 800082c:	4698      	mov	r8, r3
 800082e:	4440      	add	r0, r8
 8000830:	9b02      	ldr	r3, [sp, #8]
 8000832:	4661      	mov	r1, ip
 8000834:	4698      	mov	r8, r3
 8000836:	9b04      	ldr	r3, [sp, #16]
 8000838:	0437      	lsls	r7, r6, #16
 800083a:	4443      	add	r3, r8
 800083c:	469b      	mov	fp, r3
 800083e:	45ab      	cmp	fp, r5
 8000840:	41ad      	sbcs	r5, r5
 8000842:	426b      	negs	r3, r5
 8000844:	040d      	lsls	r5, r1, #16
 8000846:	9905      	ldr	r1, [sp, #20]
 8000848:	0c2d      	lsrs	r5, r5, #16
 800084a:	468c      	mov	ip, r1
 800084c:	197f      	adds	r7, r7, r5
 800084e:	4467      	add	r7, ip
 8000850:	18fd      	adds	r5, r7, r3
 8000852:	46a8      	mov	r8, r5
 8000854:	465d      	mov	r5, fp
 8000856:	192d      	adds	r5, r5, r4
 8000858:	42a5      	cmp	r5, r4
 800085a:	41a4      	sbcs	r4, r4
 800085c:	4693      	mov	fp, r2
 800085e:	4264      	negs	r4, r4
 8000860:	46a4      	mov	ip, r4
 8000862:	44c3      	add	fp, r8
 8000864:	44dc      	add	ip, fp
 8000866:	428f      	cmp	r7, r1
 8000868:	41bf      	sbcs	r7, r7
 800086a:	4598      	cmp	r8, r3
 800086c:	419b      	sbcs	r3, r3
 800086e:	4593      	cmp	fp, r2
 8000870:	4192      	sbcs	r2, r2
 8000872:	45a4      	cmp	ip, r4
 8000874:	41a4      	sbcs	r4, r4
 8000876:	425b      	negs	r3, r3
 8000878:	427f      	negs	r7, r7
 800087a:	431f      	orrs	r7, r3
 800087c:	0c36      	lsrs	r6, r6, #16
 800087e:	4252      	negs	r2, r2
 8000880:	4264      	negs	r4, r4
 8000882:	19bf      	adds	r7, r7, r6
 8000884:	4322      	orrs	r2, r4
 8000886:	18bf      	adds	r7, r7, r2
 8000888:	4662      	mov	r2, ip
 800088a:	1838      	adds	r0, r7, r0
 800088c:	0243      	lsls	r3, r0, #9
 800088e:	0dd2      	lsrs	r2, r2, #23
 8000890:	9903      	ldr	r1, [sp, #12]
 8000892:	4313      	orrs	r3, r2
 8000894:	026a      	lsls	r2, r5, #9
 8000896:	430a      	orrs	r2, r1
 8000898:	1e50      	subs	r0, r2, #1
 800089a:	4182      	sbcs	r2, r0
 800089c:	4661      	mov	r1, ip
 800089e:	0ded      	lsrs	r5, r5, #23
 80008a0:	432a      	orrs	r2, r5
 80008a2:	024e      	lsls	r6, r1, #9
 80008a4:	4332      	orrs	r2, r6
 80008a6:	01d9      	lsls	r1, r3, #7
 80008a8:	d400      	bmi.n	80008ac <__aeabi_dmul+0x31c>
 80008aa:	e0b3      	b.n	8000a14 <__aeabi_dmul+0x484>
 80008ac:	2601      	movs	r6, #1
 80008ae:	0850      	lsrs	r0, r2, #1
 80008b0:	4032      	ands	r2, r6
 80008b2:	4302      	orrs	r2, r0
 80008b4:	07de      	lsls	r6, r3, #31
 80008b6:	4332      	orrs	r2, r6
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	4c22      	ldr	r4, [pc, #136]	; (8000944 <__aeabi_dmul+0x3b4>)
 80008bc:	4454      	add	r4, sl
 80008be:	2c00      	cmp	r4, #0
 80008c0:	dd62      	ble.n	8000988 <__aeabi_dmul+0x3f8>
 80008c2:	0751      	lsls	r1, r2, #29
 80008c4:	d009      	beq.n	80008da <__aeabi_dmul+0x34a>
 80008c6:	200f      	movs	r0, #15
 80008c8:	4010      	ands	r0, r2
 80008ca:	2804      	cmp	r0, #4
 80008cc:	d005      	beq.n	80008da <__aeabi_dmul+0x34a>
 80008ce:	1d10      	adds	r0, r2, #4
 80008d0:	4290      	cmp	r0, r2
 80008d2:	4192      	sbcs	r2, r2
 80008d4:	4252      	negs	r2, r2
 80008d6:	189b      	adds	r3, r3, r2
 80008d8:	0002      	movs	r2, r0
 80008da:	01d9      	lsls	r1, r3, #7
 80008dc:	d504      	bpl.n	80008e8 <__aeabi_dmul+0x358>
 80008de:	2480      	movs	r4, #128	; 0x80
 80008e0:	4819      	ldr	r0, [pc, #100]	; (8000948 <__aeabi_dmul+0x3b8>)
 80008e2:	00e4      	lsls	r4, r4, #3
 80008e4:	4003      	ands	r3, r0
 80008e6:	4454      	add	r4, sl
 80008e8:	4818      	ldr	r0, [pc, #96]	; (800094c <__aeabi_dmul+0x3bc>)
 80008ea:	4284      	cmp	r4, r0
 80008ec:	dd00      	ble.n	80008f0 <__aeabi_dmul+0x360>
 80008ee:	e727      	b.n	8000740 <__aeabi_dmul+0x1b0>
 80008f0:	075e      	lsls	r6, r3, #29
 80008f2:	025b      	lsls	r3, r3, #9
 80008f4:	08d2      	lsrs	r2, r2, #3
 80008f6:	0b1f      	lsrs	r7, r3, #12
 80008f8:	0563      	lsls	r3, r4, #21
 80008fa:	4316      	orrs	r6, r2
 80008fc:	0d5b      	lsrs	r3, r3, #21
 80008fe:	e6b2      	b.n	8000666 <__aeabi_dmul+0xd6>
 8000900:	2300      	movs	r3, #0
 8000902:	4699      	mov	r9, r3
 8000904:	3301      	adds	r3, #1
 8000906:	2704      	movs	r7, #4
 8000908:	2600      	movs	r6, #0
 800090a:	469b      	mov	fp, r3
 800090c:	e664      	b.n	80005d8 <__aeabi_dmul+0x48>
 800090e:	2303      	movs	r3, #3
 8000910:	9701      	str	r7, [sp, #4]
 8000912:	4681      	mov	r9, r0
 8000914:	270c      	movs	r7, #12
 8000916:	469b      	mov	fp, r3
 8000918:	e65e      	b.n	80005d8 <__aeabi_dmul+0x48>
 800091a:	2201      	movs	r2, #1
 800091c:	2001      	movs	r0, #1
 800091e:	4317      	orrs	r7, r2
 8000920:	2200      	movs	r2, #0
 8000922:	e676      	b.n	8000612 <__aeabi_dmul+0x82>
 8000924:	2303      	movs	r3, #3
 8000926:	2003      	movs	r0, #3
 8000928:	431f      	orrs	r7, r3
 800092a:	4643      	mov	r3, r8
 800092c:	e671      	b.n	8000612 <__aeabi_dmul+0x82>
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	000007ff 	.word	0x000007ff
 8000934:	fffffc01 	.word	0xfffffc01
 8000938:	08006c54 	.word	0x08006c54
 800093c:	800fffff 	.word	0x800fffff
 8000940:	fffffc0d 	.word	0xfffffc0d
 8000944:	000003ff 	.word	0x000003ff
 8000948:	feffffff 	.word	0xfeffffff
 800094c:	000007fe 	.word	0x000007fe
 8000950:	2300      	movs	r3, #0
 8000952:	2780      	movs	r7, #128	; 0x80
 8000954:	9300      	str	r3, [sp, #0]
 8000956:	033f      	lsls	r7, r7, #12
 8000958:	2600      	movs	r6, #0
 800095a:	4b43      	ldr	r3, [pc, #268]	; (8000a68 <__aeabi_dmul+0x4d8>)
 800095c:	e683      	b.n	8000666 <__aeabi_dmul+0xd6>
 800095e:	9b01      	ldr	r3, [sp, #4]
 8000960:	0032      	movs	r2, r6
 8000962:	46a4      	mov	ip, r4
 8000964:	4658      	mov	r0, fp
 8000966:	e670      	b.n	800064a <__aeabi_dmul+0xba>
 8000968:	46ac      	mov	ip, r5
 800096a:	e66e      	b.n	800064a <__aeabi_dmul+0xba>
 800096c:	2780      	movs	r7, #128	; 0x80
 800096e:	9901      	ldr	r1, [sp, #4]
 8000970:	033f      	lsls	r7, r7, #12
 8000972:	4239      	tst	r1, r7
 8000974:	d02d      	beq.n	80009d2 <__aeabi_dmul+0x442>
 8000976:	423b      	tst	r3, r7
 8000978:	d12b      	bne.n	80009d2 <__aeabi_dmul+0x442>
 800097a:	431f      	orrs	r7, r3
 800097c:	033f      	lsls	r7, r7, #12
 800097e:	0b3f      	lsrs	r7, r7, #12
 8000980:	9500      	str	r5, [sp, #0]
 8000982:	0016      	movs	r6, r2
 8000984:	4b38      	ldr	r3, [pc, #224]	; (8000a68 <__aeabi_dmul+0x4d8>)
 8000986:	e66e      	b.n	8000666 <__aeabi_dmul+0xd6>
 8000988:	2501      	movs	r5, #1
 800098a:	1b2d      	subs	r5, r5, r4
 800098c:	2d38      	cmp	r5, #56	; 0x38
 800098e:	dd00      	ble.n	8000992 <__aeabi_dmul+0x402>
 8000990:	e666      	b.n	8000660 <__aeabi_dmul+0xd0>
 8000992:	2d1f      	cmp	r5, #31
 8000994:	dc40      	bgt.n	8000a18 <__aeabi_dmul+0x488>
 8000996:	4835      	ldr	r0, [pc, #212]	; (8000a6c <__aeabi_dmul+0x4dc>)
 8000998:	001c      	movs	r4, r3
 800099a:	4450      	add	r0, sl
 800099c:	0016      	movs	r6, r2
 800099e:	4082      	lsls	r2, r0
 80009a0:	4084      	lsls	r4, r0
 80009a2:	40ee      	lsrs	r6, r5
 80009a4:	1e50      	subs	r0, r2, #1
 80009a6:	4182      	sbcs	r2, r0
 80009a8:	4334      	orrs	r4, r6
 80009aa:	4314      	orrs	r4, r2
 80009ac:	40eb      	lsrs	r3, r5
 80009ae:	0762      	lsls	r2, r4, #29
 80009b0:	d009      	beq.n	80009c6 <__aeabi_dmul+0x436>
 80009b2:	220f      	movs	r2, #15
 80009b4:	4022      	ands	r2, r4
 80009b6:	2a04      	cmp	r2, #4
 80009b8:	d005      	beq.n	80009c6 <__aeabi_dmul+0x436>
 80009ba:	0022      	movs	r2, r4
 80009bc:	1d14      	adds	r4, r2, #4
 80009be:	4294      	cmp	r4, r2
 80009c0:	4180      	sbcs	r0, r0
 80009c2:	4240      	negs	r0, r0
 80009c4:	181b      	adds	r3, r3, r0
 80009c6:	021a      	lsls	r2, r3, #8
 80009c8:	d53e      	bpl.n	8000a48 <__aeabi_dmul+0x4b8>
 80009ca:	2301      	movs	r3, #1
 80009cc:	2700      	movs	r7, #0
 80009ce:	2600      	movs	r6, #0
 80009d0:	e649      	b.n	8000666 <__aeabi_dmul+0xd6>
 80009d2:	2780      	movs	r7, #128	; 0x80
 80009d4:	9b01      	ldr	r3, [sp, #4]
 80009d6:	033f      	lsls	r7, r7, #12
 80009d8:	431f      	orrs	r7, r3
 80009da:	033f      	lsls	r7, r7, #12
 80009dc:	0b3f      	lsrs	r7, r7, #12
 80009de:	9400      	str	r4, [sp, #0]
 80009e0:	4b21      	ldr	r3, [pc, #132]	; (8000a68 <__aeabi_dmul+0x4d8>)
 80009e2:	e640      	b.n	8000666 <__aeabi_dmul+0xd6>
 80009e4:	0003      	movs	r3, r0
 80009e6:	465a      	mov	r2, fp
 80009e8:	3b28      	subs	r3, #40	; 0x28
 80009ea:	409a      	lsls	r2, r3
 80009ec:	2600      	movs	r6, #0
 80009ee:	9201      	str	r2, [sp, #4]
 80009f0:	e66d      	b.n	80006ce <__aeabi_dmul+0x13e>
 80009f2:	4658      	mov	r0, fp
 80009f4:	f000 fcb8 	bl	8001368 <__clzsi2>
 80009f8:	3020      	adds	r0, #32
 80009fa:	e657      	b.n	80006ac <__aeabi_dmul+0x11c>
 80009fc:	0003      	movs	r3, r0
 80009fe:	4652      	mov	r2, sl
 8000a00:	3b28      	subs	r3, #40	; 0x28
 8000a02:	409a      	lsls	r2, r3
 8000a04:	0013      	movs	r3, r2
 8000a06:	2200      	movs	r2, #0
 8000a08:	e693      	b.n	8000732 <__aeabi_dmul+0x1a2>
 8000a0a:	4650      	mov	r0, sl
 8000a0c:	f000 fcac 	bl	8001368 <__clzsi2>
 8000a10:	3020      	adds	r0, #32
 8000a12:	e67b      	b.n	800070c <__aeabi_dmul+0x17c>
 8000a14:	46ca      	mov	sl, r9
 8000a16:	e750      	b.n	80008ba <__aeabi_dmul+0x32a>
 8000a18:	201f      	movs	r0, #31
 8000a1a:	001e      	movs	r6, r3
 8000a1c:	4240      	negs	r0, r0
 8000a1e:	1b04      	subs	r4, r0, r4
 8000a20:	40e6      	lsrs	r6, r4
 8000a22:	2d20      	cmp	r5, #32
 8000a24:	d003      	beq.n	8000a2e <__aeabi_dmul+0x49e>
 8000a26:	4c12      	ldr	r4, [pc, #72]	; (8000a70 <__aeabi_dmul+0x4e0>)
 8000a28:	4454      	add	r4, sl
 8000a2a:	40a3      	lsls	r3, r4
 8000a2c:	431a      	orrs	r2, r3
 8000a2e:	1e50      	subs	r0, r2, #1
 8000a30:	4182      	sbcs	r2, r0
 8000a32:	4332      	orrs	r2, r6
 8000a34:	2607      	movs	r6, #7
 8000a36:	2700      	movs	r7, #0
 8000a38:	4016      	ands	r6, r2
 8000a3a:	d009      	beq.n	8000a50 <__aeabi_dmul+0x4c0>
 8000a3c:	200f      	movs	r0, #15
 8000a3e:	2300      	movs	r3, #0
 8000a40:	4010      	ands	r0, r2
 8000a42:	0014      	movs	r4, r2
 8000a44:	2804      	cmp	r0, #4
 8000a46:	d1b9      	bne.n	80009bc <__aeabi_dmul+0x42c>
 8000a48:	0022      	movs	r2, r4
 8000a4a:	075e      	lsls	r6, r3, #29
 8000a4c:	025b      	lsls	r3, r3, #9
 8000a4e:	0b1f      	lsrs	r7, r3, #12
 8000a50:	08d2      	lsrs	r2, r2, #3
 8000a52:	4316      	orrs	r6, r2
 8000a54:	2300      	movs	r3, #0
 8000a56:	e606      	b.n	8000666 <__aeabi_dmul+0xd6>
 8000a58:	2780      	movs	r7, #128	; 0x80
 8000a5a:	033f      	lsls	r7, r7, #12
 8000a5c:	431f      	orrs	r7, r3
 8000a5e:	033f      	lsls	r7, r7, #12
 8000a60:	0b3f      	lsrs	r7, r7, #12
 8000a62:	0016      	movs	r6, r2
 8000a64:	4b00      	ldr	r3, [pc, #0]	; (8000a68 <__aeabi_dmul+0x4d8>)
 8000a66:	e5fe      	b.n	8000666 <__aeabi_dmul+0xd6>
 8000a68:	000007ff 	.word	0x000007ff
 8000a6c:	0000041e 	.word	0x0000041e
 8000a70:	0000043e 	.word	0x0000043e

08000a74 <__aeabi_dsub>:
 8000a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a76:	4657      	mov	r7, sl
 8000a78:	464e      	mov	r6, r9
 8000a7a:	4645      	mov	r5, r8
 8000a7c:	46de      	mov	lr, fp
 8000a7e:	000c      	movs	r4, r1
 8000a80:	0309      	lsls	r1, r1, #12
 8000a82:	b5e0      	push	{r5, r6, r7, lr}
 8000a84:	0a49      	lsrs	r1, r1, #9
 8000a86:	0f46      	lsrs	r6, r0, #29
 8000a88:	005f      	lsls	r7, r3, #1
 8000a8a:	4331      	orrs	r1, r6
 8000a8c:	031e      	lsls	r6, r3, #12
 8000a8e:	0fdb      	lsrs	r3, r3, #31
 8000a90:	0a76      	lsrs	r6, r6, #9
 8000a92:	469b      	mov	fp, r3
 8000a94:	0f53      	lsrs	r3, r2, #29
 8000a96:	4333      	orrs	r3, r6
 8000a98:	4ec8      	ldr	r6, [pc, #800]	; (8000dbc <__aeabi_dsub+0x348>)
 8000a9a:	0065      	lsls	r5, r4, #1
 8000a9c:	00c0      	lsls	r0, r0, #3
 8000a9e:	0fe4      	lsrs	r4, r4, #31
 8000aa0:	00d2      	lsls	r2, r2, #3
 8000aa2:	0d6d      	lsrs	r5, r5, #21
 8000aa4:	46a2      	mov	sl, r4
 8000aa6:	4681      	mov	r9, r0
 8000aa8:	0d7f      	lsrs	r7, r7, #21
 8000aaa:	469c      	mov	ip, r3
 8000aac:	4690      	mov	r8, r2
 8000aae:	42b7      	cmp	r7, r6
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_dsub+0x40>
 8000ab2:	e0b9      	b.n	8000c28 <__aeabi_dsub+0x1b4>
 8000ab4:	465b      	mov	r3, fp
 8000ab6:	2601      	movs	r6, #1
 8000ab8:	4073      	eors	r3, r6
 8000aba:	469b      	mov	fp, r3
 8000abc:	1bee      	subs	r6, r5, r7
 8000abe:	45a3      	cmp	fp, r4
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_dsub+0x50>
 8000ac2:	e083      	b.n	8000bcc <__aeabi_dsub+0x158>
 8000ac4:	2e00      	cmp	r6, #0
 8000ac6:	dd63      	ble.n	8000b90 <__aeabi_dsub+0x11c>
 8000ac8:	2f00      	cmp	r7, #0
 8000aca:	d000      	beq.n	8000ace <__aeabi_dsub+0x5a>
 8000acc:	e0b1      	b.n	8000c32 <__aeabi_dsub+0x1be>
 8000ace:	4663      	mov	r3, ip
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dsub+0x62>
 8000ad4:	e123      	b.n	8000d1e <__aeabi_dsub+0x2aa>
 8000ad6:	1e73      	subs	r3, r6, #1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d000      	beq.n	8000ade <__aeabi_dsub+0x6a>
 8000adc:	e1ba      	b.n	8000e54 <__aeabi_dsub+0x3e0>
 8000ade:	1a86      	subs	r6, r0, r2
 8000ae0:	4663      	mov	r3, ip
 8000ae2:	42b0      	cmp	r0, r6
 8000ae4:	4180      	sbcs	r0, r0
 8000ae6:	2501      	movs	r5, #1
 8000ae8:	1ac9      	subs	r1, r1, r3
 8000aea:	4240      	negs	r0, r0
 8000aec:	1a09      	subs	r1, r1, r0
 8000aee:	020b      	lsls	r3, r1, #8
 8000af0:	d400      	bmi.n	8000af4 <__aeabi_dsub+0x80>
 8000af2:	e147      	b.n	8000d84 <__aeabi_dsub+0x310>
 8000af4:	0249      	lsls	r1, r1, #9
 8000af6:	0a4b      	lsrs	r3, r1, #9
 8000af8:	4698      	mov	r8, r3
 8000afa:	4643      	mov	r3, r8
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d100      	bne.n	8000b02 <__aeabi_dsub+0x8e>
 8000b00:	e189      	b.n	8000e16 <__aeabi_dsub+0x3a2>
 8000b02:	4640      	mov	r0, r8
 8000b04:	f000 fc30 	bl	8001368 <__clzsi2>
 8000b08:	0003      	movs	r3, r0
 8000b0a:	3b08      	subs	r3, #8
 8000b0c:	2b1f      	cmp	r3, #31
 8000b0e:	dd00      	ble.n	8000b12 <__aeabi_dsub+0x9e>
 8000b10:	e17c      	b.n	8000e0c <__aeabi_dsub+0x398>
 8000b12:	2220      	movs	r2, #32
 8000b14:	0030      	movs	r0, r6
 8000b16:	1ad2      	subs	r2, r2, r3
 8000b18:	4641      	mov	r1, r8
 8000b1a:	40d0      	lsrs	r0, r2
 8000b1c:	4099      	lsls	r1, r3
 8000b1e:	0002      	movs	r2, r0
 8000b20:	409e      	lsls	r6, r3
 8000b22:	430a      	orrs	r2, r1
 8000b24:	429d      	cmp	r5, r3
 8000b26:	dd00      	ble.n	8000b2a <__aeabi_dsub+0xb6>
 8000b28:	e16a      	b.n	8000e00 <__aeabi_dsub+0x38c>
 8000b2a:	1b5d      	subs	r5, r3, r5
 8000b2c:	1c6b      	adds	r3, r5, #1
 8000b2e:	2b1f      	cmp	r3, #31
 8000b30:	dd00      	ble.n	8000b34 <__aeabi_dsub+0xc0>
 8000b32:	e194      	b.n	8000e5e <__aeabi_dsub+0x3ea>
 8000b34:	2120      	movs	r1, #32
 8000b36:	0010      	movs	r0, r2
 8000b38:	0035      	movs	r5, r6
 8000b3a:	1ac9      	subs	r1, r1, r3
 8000b3c:	408e      	lsls	r6, r1
 8000b3e:	40da      	lsrs	r2, r3
 8000b40:	4088      	lsls	r0, r1
 8000b42:	40dd      	lsrs	r5, r3
 8000b44:	1e71      	subs	r1, r6, #1
 8000b46:	418e      	sbcs	r6, r1
 8000b48:	0011      	movs	r1, r2
 8000b4a:	2207      	movs	r2, #7
 8000b4c:	4328      	orrs	r0, r5
 8000b4e:	2500      	movs	r5, #0
 8000b50:	4306      	orrs	r6, r0
 8000b52:	4032      	ands	r2, r6
 8000b54:	2a00      	cmp	r2, #0
 8000b56:	d009      	beq.n	8000b6c <__aeabi_dsub+0xf8>
 8000b58:	230f      	movs	r3, #15
 8000b5a:	4033      	ands	r3, r6
 8000b5c:	2b04      	cmp	r3, #4
 8000b5e:	d005      	beq.n	8000b6c <__aeabi_dsub+0xf8>
 8000b60:	1d33      	adds	r3, r6, #4
 8000b62:	42b3      	cmp	r3, r6
 8000b64:	41b6      	sbcs	r6, r6
 8000b66:	4276      	negs	r6, r6
 8000b68:	1989      	adds	r1, r1, r6
 8000b6a:	001e      	movs	r6, r3
 8000b6c:	020b      	lsls	r3, r1, #8
 8000b6e:	d400      	bmi.n	8000b72 <__aeabi_dsub+0xfe>
 8000b70:	e23d      	b.n	8000fee <__aeabi_dsub+0x57a>
 8000b72:	1c6a      	adds	r2, r5, #1
 8000b74:	4b91      	ldr	r3, [pc, #580]	; (8000dbc <__aeabi_dsub+0x348>)
 8000b76:	0555      	lsls	r5, r2, #21
 8000b78:	0d6d      	lsrs	r5, r5, #21
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_dsub+0x10c>
 8000b7e:	e119      	b.n	8000db4 <__aeabi_dsub+0x340>
 8000b80:	4a8f      	ldr	r2, [pc, #572]	; (8000dc0 <__aeabi_dsub+0x34c>)
 8000b82:	08f6      	lsrs	r6, r6, #3
 8000b84:	400a      	ands	r2, r1
 8000b86:	0757      	lsls	r7, r2, #29
 8000b88:	0252      	lsls	r2, r2, #9
 8000b8a:	4337      	orrs	r7, r6
 8000b8c:	0b12      	lsrs	r2, r2, #12
 8000b8e:	e09b      	b.n	8000cc8 <__aeabi_dsub+0x254>
 8000b90:	2e00      	cmp	r6, #0
 8000b92:	d000      	beq.n	8000b96 <__aeabi_dsub+0x122>
 8000b94:	e0c5      	b.n	8000d22 <__aeabi_dsub+0x2ae>
 8000b96:	1c6e      	adds	r6, r5, #1
 8000b98:	0576      	lsls	r6, r6, #21
 8000b9a:	0d76      	lsrs	r6, r6, #21
 8000b9c:	2e01      	cmp	r6, #1
 8000b9e:	dc00      	bgt.n	8000ba2 <__aeabi_dsub+0x12e>
 8000ba0:	e148      	b.n	8000e34 <__aeabi_dsub+0x3c0>
 8000ba2:	4667      	mov	r7, ip
 8000ba4:	1a86      	subs	r6, r0, r2
 8000ba6:	1bcb      	subs	r3, r1, r7
 8000ba8:	42b0      	cmp	r0, r6
 8000baa:	41bf      	sbcs	r7, r7
 8000bac:	427f      	negs	r7, r7
 8000bae:	46b8      	mov	r8, r7
 8000bb0:	001f      	movs	r7, r3
 8000bb2:	4643      	mov	r3, r8
 8000bb4:	1aff      	subs	r7, r7, r3
 8000bb6:	003b      	movs	r3, r7
 8000bb8:	46b8      	mov	r8, r7
 8000bba:	021b      	lsls	r3, r3, #8
 8000bbc:	d500      	bpl.n	8000bc0 <__aeabi_dsub+0x14c>
 8000bbe:	e15f      	b.n	8000e80 <__aeabi_dsub+0x40c>
 8000bc0:	4337      	orrs	r7, r6
 8000bc2:	d19a      	bne.n	8000afa <__aeabi_dsub+0x86>
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2400      	movs	r4, #0
 8000bc8:	2500      	movs	r5, #0
 8000bca:	e079      	b.n	8000cc0 <__aeabi_dsub+0x24c>
 8000bcc:	2e00      	cmp	r6, #0
 8000bce:	dc00      	bgt.n	8000bd2 <__aeabi_dsub+0x15e>
 8000bd0:	e0fa      	b.n	8000dc8 <__aeabi_dsub+0x354>
 8000bd2:	2f00      	cmp	r7, #0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dsub+0x164>
 8000bd6:	e08d      	b.n	8000cf4 <__aeabi_dsub+0x280>
 8000bd8:	4b78      	ldr	r3, [pc, #480]	; (8000dbc <__aeabi_dsub+0x348>)
 8000bda:	429d      	cmp	r5, r3
 8000bdc:	d067      	beq.n	8000cae <__aeabi_dsub+0x23a>
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	4667      	mov	r7, ip
 8000be2:	041b      	lsls	r3, r3, #16
 8000be4:	431f      	orrs	r7, r3
 8000be6:	46bc      	mov	ip, r7
 8000be8:	2e38      	cmp	r6, #56	; 0x38
 8000bea:	dc00      	bgt.n	8000bee <__aeabi_dsub+0x17a>
 8000bec:	e152      	b.n	8000e94 <__aeabi_dsub+0x420>
 8000bee:	4663      	mov	r3, ip
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	1e5a      	subs	r2, r3, #1
 8000bf4:	4193      	sbcs	r3, r2
 8000bf6:	181e      	adds	r6, r3, r0
 8000bf8:	4286      	cmp	r6, r0
 8000bfa:	4180      	sbcs	r0, r0
 8000bfc:	4240      	negs	r0, r0
 8000bfe:	1809      	adds	r1, r1, r0
 8000c00:	020b      	lsls	r3, r1, #8
 8000c02:	d400      	bmi.n	8000c06 <__aeabi_dsub+0x192>
 8000c04:	e0be      	b.n	8000d84 <__aeabi_dsub+0x310>
 8000c06:	4b6d      	ldr	r3, [pc, #436]	; (8000dbc <__aeabi_dsub+0x348>)
 8000c08:	3501      	adds	r5, #1
 8000c0a:	429d      	cmp	r5, r3
 8000c0c:	d100      	bne.n	8000c10 <__aeabi_dsub+0x19c>
 8000c0e:	e0d2      	b.n	8000db6 <__aeabi_dsub+0x342>
 8000c10:	4a6b      	ldr	r2, [pc, #428]	; (8000dc0 <__aeabi_dsub+0x34c>)
 8000c12:	0873      	lsrs	r3, r6, #1
 8000c14:	400a      	ands	r2, r1
 8000c16:	2101      	movs	r1, #1
 8000c18:	400e      	ands	r6, r1
 8000c1a:	431e      	orrs	r6, r3
 8000c1c:	0851      	lsrs	r1, r2, #1
 8000c1e:	07d3      	lsls	r3, r2, #31
 8000c20:	2207      	movs	r2, #7
 8000c22:	431e      	orrs	r6, r3
 8000c24:	4032      	ands	r2, r6
 8000c26:	e795      	b.n	8000b54 <__aeabi_dsub+0xe0>
 8000c28:	001e      	movs	r6, r3
 8000c2a:	4316      	orrs	r6, r2
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_dsub+0x1bc>
 8000c2e:	e745      	b.n	8000abc <__aeabi_dsub+0x48>
 8000c30:	e740      	b.n	8000ab4 <__aeabi_dsub+0x40>
 8000c32:	4b62      	ldr	r3, [pc, #392]	; (8000dbc <__aeabi_dsub+0x348>)
 8000c34:	429d      	cmp	r5, r3
 8000c36:	d03a      	beq.n	8000cae <__aeabi_dsub+0x23a>
 8000c38:	2380      	movs	r3, #128	; 0x80
 8000c3a:	4667      	mov	r7, ip
 8000c3c:	041b      	lsls	r3, r3, #16
 8000c3e:	431f      	orrs	r7, r3
 8000c40:	46bc      	mov	ip, r7
 8000c42:	2e38      	cmp	r6, #56	; 0x38
 8000c44:	dd00      	ble.n	8000c48 <__aeabi_dsub+0x1d4>
 8000c46:	e0eb      	b.n	8000e20 <__aeabi_dsub+0x3ac>
 8000c48:	2e1f      	cmp	r6, #31
 8000c4a:	dc00      	bgt.n	8000c4e <__aeabi_dsub+0x1da>
 8000c4c:	e13a      	b.n	8000ec4 <__aeabi_dsub+0x450>
 8000c4e:	0033      	movs	r3, r6
 8000c50:	4667      	mov	r7, ip
 8000c52:	3b20      	subs	r3, #32
 8000c54:	40df      	lsrs	r7, r3
 8000c56:	003b      	movs	r3, r7
 8000c58:	2e20      	cmp	r6, #32
 8000c5a:	d005      	beq.n	8000c68 <__aeabi_dsub+0x1f4>
 8000c5c:	2740      	movs	r7, #64	; 0x40
 8000c5e:	1bbf      	subs	r7, r7, r6
 8000c60:	4666      	mov	r6, ip
 8000c62:	40be      	lsls	r6, r7
 8000c64:	4332      	orrs	r2, r6
 8000c66:	4690      	mov	r8, r2
 8000c68:	4646      	mov	r6, r8
 8000c6a:	1e72      	subs	r2, r6, #1
 8000c6c:	4196      	sbcs	r6, r2
 8000c6e:	4333      	orrs	r3, r6
 8000c70:	e0da      	b.n	8000e28 <__aeabi_dsub+0x3b4>
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d100      	bne.n	8000c78 <__aeabi_dsub+0x204>
 8000c76:	e214      	b.n	80010a2 <__aeabi_dsub+0x62e>
 8000c78:	4663      	mov	r3, ip
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dsub+0x20c>
 8000c7e:	e168      	b.n	8000f52 <__aeabi_dsub+0x4de>
 8000c80:	2380      	movs	r3, #128	; 0x80
 8000c82:	074e      	lsls	r6, r1, #29
 8000c84:	08c0      	lsrs	r0, r0, #3
 8000c86:	08c9      	lsrs	r1, r1, #3
 8000c88:	031b      	lsls	r3, r3, #12
 8000c8a:	4306      	orrs	r6, r0
 8000c8c:	4219      	tst	r1, r3
 8000c8e:	d008      	beq.n	8000ca2 <__aeabi_dsub+0x22e>
 8000c90:	4660      	mov	r0, ip
 8000c92:	08c0      	lsrs	r0, r0, #3
 8000c94:	4218      	tst	r0, r3
 8000c96:	d104      	bne.n	8000ca2 <__aeabi_dsub+0x22e>
 8000c98:	4663      	mov	r3, ip
 8000c9a:	0001      	movs	r1, r0
 8000c9c:	08d2      	lsrs	r2, r2, #3
 8000c9e:	075e      	lsls	r6, r3, #29
 8000ca0:	4316      	orrs	r6, r2
 8000ca2:	00f3      	lsls	r3, r6, #3
 8000ca4:	4699      	mov	r9, r3
 8000ca6:	00c9      	lsls	r1, r1, #3
 8000ca8:	0f72      	lsrs	r2, r6, #29
 8000caa:	4d44      	ldr	r5, [pc, #272]	; (8000dbc <__aeabi_dsub+0x348>)
 8000cac:	4311      	orrs	r1, r2
 8000cae:	464b      	mov	r3, r9
 8000cb0:	08de      	lsrs	r6, r3, #3
 8000cb2:	4b42      	ldr	r3, [pc, #264]	; (8000dbc <__aeabi_dsub+0x348>)
 8000cb4:	074f      	lsls	r7, r1, #29
 8000cb6:	4337      	orrs	r7, r6
 8000cb8:	08ca      	lsrs	r2, r1, #3
 8000cba:	429d      	cmp	r5, r3
 8000cbc:	d100      	bne.n	8000cc0 <__aeabi_dsub+0x24c>
 8000cbe:	e06e      	b.n	8000d9e <__aeabi_dsub+0x32a>
 8000cc0:	0312      	lsls	r2, r2, #12
 8000cc2:	056d      	lsls	r5, r5, #21
 8000cc4:	0b12      	lsrs	r2, r2, #12
 8000cc6:	0d6d      	lsrs	r5, r5, #21
 8000cc8:	2100      	movs	r1, #0
 8000cca:	0312      	lsls	r2, r2, #12
 8000ccc:	0b13      	lsrs	r3, r2, #12
 8000cce:	0d0a      	lsrs	r2, r1, #20
 8000cd0:	0512      	lsls	r2, r2, #20
 8000cd2:	431a      	orrs	r2, r3
 8000cd4:	4b3b      	ldr	r3, [pc, #236]	; (8000dc4 <__aeabi_dsub+0x350>)
 8000cd6:	052d      	lsls	r5, r5, #20
 8000cd8:	4013      	ands	r3, r2
 8000cda:	432b      	orrs	r3, r5
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	07e4      	lsls	r4, r4, #31
 8000ce0:	085b      	lsrs	r3, r3, #1
 8000ce2:	4323      	orrs	r3, r4
 8000ce4:	0038      	movs	r0, r7
 8000ce6:	0019      	movs	r1, r3
 8000ce8:	bc3c      	pop	{r2, r3, r4, r5}
 8000cea:	4690      	mov	r8, r2
 8000cec:	4699      	mov	r9, r3
 8000cee:	46a2      	mov	sl, r4
 8000cf0:	46ab      	mov	fp, r5
 8000cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000cf4:	4663      	mov	r3, ip
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	d011      	beq.n	8000d1e <__aeabi_dsub+0x2aa>
 8000cfa:	1e73      	subs	r3, r6, #1
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_dsub+0x28e>
 8000d00:	e107      	b.n	8000f12 <__aeabi_dsub+0x49e>
 8000d02:	1886      	adds	r6, r0, r2
 8000d04:	4286      	cmp	r6, r0
 8000d06:	4180      	sbcs	r0, r0
 8000d08:	4461      	add	r1, ip
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	1809      	adds	r1, r1, r0
 8000d0e:	2501      	movs	r5, #1
 8000d10:	020b      	lsls	r3, r1, #8
 8000d12:	d537      	bpl.n	8000d84 <__aeabi_dsub+0x310>
 8000d14:	2502      	movs	r5, #2
 8000d16:	e77b      	b.n	8000c10 <__aeabi_dsub+0x19c>
 8000d18:	003e      	movs	r6, r7
 8000d1a:	4661      	mov	r1, ip
 8000d1c:	4691      	mov	r9, r2
 8000d1e:	0035      	movs	r5, r6
 8000d20:	e7c5      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000d22:	465c      	mov	r4, fp
 8000d24:	2d00      	cmp	r5, #0
 8000d26:	d000      	beq.n	8000d2a <__aeabi_dsub+0x2b6>
 8000d28:	e0e1      	b.n	8000eee <__aeabi_dsub+0x47a>
 8000d2a:	000b      	movs	r3, r1
 8000d2c:	4303      	orrs	r3, r0
 8000d2e:	d0f3      	beq.n	8000d18 <__aeabi_dsub+0x2a4>
 8000d30:	1c73      	adds	r3, r6, #1
 8000d32:	d100      	bne.n	8000d36 <__aeabi_dsub+0x2c2>
 8000d34:	e1ac      	b.n	8001090 <__aeabi_dsub+0x61c>
 8000d36:	4b21      	ldr	r3, [pc, #132]	; (8000dbc <__aeabi_dsub+0x348>)
 8000d38:	429f      	cmp	r7, r3
 8000d3a:	d100      	bne.n	8000d3e <__aeabi_dsub+0x2ca>
 8000d3c:	e13a      	b.n	8000fb4 <__aeabi_dsub+0x540>
 8000d3e:	43f3      	mvns	r3, r6
 8000d40:	2b38      	cmp	r3, #56	; 0x38
 8000d42:	dd00      	ble.n	8000d46 <__aeabi_dsub+0x2d2>
 8000d44:	e16f      	b.n	8001026 <__aeabi_dsub+0x5b2>
 8000d46:	2b1f      	cmp	r3, #31
 8000d48:	dd00      	ble.n	8000d4c <__aeabi_dsub+0x2d8>
 8000d4a:	e18c      	b.n	8001066 <__aeabi_dsub+0x5f2>
 8000d4c:	2520      	movs	r5, #32
 8000d4e:	000e      	movs	r6, r1
 8000d50:	1aed      	subs	r5, r5, r3
 8000d52:	40ae      	lsls	r6, r5
 8000d54:	46b0      	mov	r8, r6
 8000d56:	0006      	movs	r6, r0
 8000d58:	46aa      	mov	sl, r5
 8000d5a:	40de      	lsrs	r6, r3
 8000d5c:	4645      	mov	r5, r8
 8000d5e:	4335      	orrs	r5, r6
 8000d60:	002e      	movs	r6, r5
 8000d62:	4655      	mov	r5, sl
 8000d64:	40d9      	lsrs	r1, r3
 8000d66:	40a8      	lsls	r0, r5
 8000d68:	4663      	mov	r3, ip
 8000d6a:	1e45      	subs	r5, r0, #1
 8000d6c:	41a8      	sbcs	r0, r5
 8000d6e:	1a5b      	subs	r3, r3, r1
 8000d70:	469c      	mov	ip, r3
 8000d72:	4330      	orrs	r0, r6
 8000d74:	1a16      	subs	r6, r2, r0
 8000d76:	42b2      	cmp	r2, r6
 8000d78:	4192      	sbcs	r2, r2
 8000d7a:	4663      	mov	r3, ip
 8000d7c:	4252      	negs	r2, r2
 8000d7e:	1a99      	subs	r1, r3, r2
 8000d80:	003d      	movs	r5, r7
 8000d82:	e6b4      	b.n	8000aee <__aeabi_dsub+0x7a>
 8000d84:	2207      	movs	r2, #7
 8000d86:	4032      	ands	r2, r6
 8000d88:	2a00      	cmp	r2, #0
 8000d8a:	d000      	beq.n	8000d8e <__aeabi_dsub+0x31a>
 8000d8c:	e6e4      	b.n	8000b58 <__aeabi_dsub+0xe4>
 8000d8e:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <__aeabi_dsub+0x348>)
 8000d90:	08f6      	lsrs	r6, r6, #3
 8000d92:	074f      	lsls	r7, r1, #29
 8000d94:	4337      	orrs	r7, r6
 8000d96:	08ca      	lsrs	r2, r1, #3
 8000d98:	429d      	cmp	r5, r3
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_dsub+0x32a>
 8000d9c:	e790      	b.n	8000cc0 <__aeabi_dsub+0x24c>
 8000d9e:	003b      	movs	r3, r7
 8000da0:	4313      	orrs	r3, r2
 8000da2:	d100      	bne.n	8000da6 <__aeabi_dsub+0x332>
 8000da4:	e1a6      	b.n	80010f4 <__aeabi_dsub+0x680>
 8000da6:	2380      	movs	r3, #128	; 0x80
 8000da8:	031b      	lsls	r3, r3, #12
 8000daa:	431a      	orrs	r2, r3
 8000dac:	0312      	lsls	r2, r2, #12
 8000dae:	0b12      	lsrs	r2, r2, #12
 8000db0:	4d02      	ldr	r5, [pc, #8]	; (8000dbc <__aeabi_dsub+0x348>)
 8000db2:	e789      	b.n	8000cc8 <__aeabi_dsub+0x254>
 8000db4:	0015      	movs	r5, r2
 8000db6:	2200      	movs	r2, #0
 8000db8:	2700      	movs	r7, #0
 8000dba:	e785      	b.n	8000cc8 <__aeabi_dsub+0x254>
 8000dbc:	000007ff 	.word	0x000007ff
 8000dc0:	ff7fffff 	.word	0xff7fffff
 8000dc4:	800fffff 	.word	0x800fffff
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d000      	beq.n	8000dce <__aeabi_dsub+0x35a>
 8000dcc:	e0c7      	b.n	8000f5e <__aeabi_dsub+0x4ea>
 8000dce:	1c6b      	adds	r3, r5, #1
 8000dd0:	055e      	lsls	r6, r3, #21
 8000dd2:	0d76      	lsrs	r6, r6, #21
 8000dd4:	2e01      	cmp	r6, #1
 8000dd6:	dc00      	bgt.n	8000dda <__aeabi_dsub+0x366>
 8000dd8:	e0f0      	b.n	8000fbc <__aeabi_dsub+0x548>
 8000dda:	4dc8      	ldr	r5, [pc, #800]	; (80010fc <__aeabi_dsub+0x688>)
 8000ddc:	42ab      	cmp	r3, r5
 8000dde:	d100      	bne.n	8000de2 <__aeabi_dsub+0x36e>
 8000de0:	e0b9      	b.n	8000f56 <__aeabi_dsub+0x4e2>
 8000de2:	1885      	adds	r5, r0, r2
 8000de4:	000a      	movs	r2, r1
 8000de6:	4285      	cmp	r5, r0
 8000de8:	4189      	sbcs	r1, r1
 8000dea:	4462      	add	r2, ip
 8000dec:	4249      	negs	r1, r1
 8000dee:	1851      	adds	r1, r2, r1
 8000df0:	2207      	movs	r2, #7
 8000df2:	07ce      	lsls	r6, r1, #31
 8000df4:	086d      	lsrs	r5, r5, #1
 8000df6:	432e      	orrs	r6, r5
 8000df8:	0849      	lsrs	r1, r1, #1
 8000dfa:	4032      	ands	r2, r6
 8000dfc:	001d      	movs	r5, r3
 8000dfe:	e6a9      	b.n	8000b54 <__aeabi_dsub+0xe0>
 8000e00:	49bf      	ldr	r1, [pc, #764]	; (8001100 <__aeabi_dsub+0x68c>)
 8000e02:	1aed      	subs	r5, r5, r3
 8000e04:	4011      	ands	r1, r2
 8000e06:	2207      	movs	r2, #7
 8000e08:	4032      	ands	r2, r6
 8000e0a:	e6a3      	b.n	8000b54 <__aeabi_dsub+0xe0>
 8000e0c:	0032      	movs	r2, r6
 8000e0e:	3828      	subs	r0, #40	; 0x28
 8000e10:	4082      	lsls	r2, r0
 8000e12:	2600      	movs	r6, #0
 8000e14:	e686      	b.n	8000b24 <__aeabi_dsub+0xb0>
 8000e16:	0030      	movs	r0, r6
 8000e18:	f000 faa6 	bl	8001368 <__clzsi2>
 8000e1c:	3020      	adds	r0, #32
 8000e1e:	e673      	b.n	8000b08 <__aeabi_dsub+0x94>
 8000e20:	4663      	mov	r3, ip
 8000e22:	4313      	orrs	r3, r2
 8000e24:	1e5a      	subs	r2, r3, #1
 8000e26:	4193      	sbcs	r3, r2
 8000e28:	1ac6      	subs	r6, r0, r3
 8000e2a:	42b0      	cmp	r0, r6
 8000e2c:	4180      	sbcs	r0, r0
 8000e2e:	4240      	negs	r0, r0
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	e65c      	b.n	8000aee <__aeabi_dsub+0x7a>
 8000e34:	000e      	movs	r6, r1
 8000e36:	4667      	mov	r7, ip
 8000e38:	4306      	orrs	r6, r0
 8000e3a:	4317      	orrs	r7, r2
 8000e3c:	2d00      	cmp	r5, #0
 8000e3e:	d15e      	bne.n	8000efe <__aeabi_dsub+0x48a>
 8000e40:	2e00      	cmp	r6, #0
 8000e42:	d000      	beq.n	8000e46 <__aeabi_dsub+0x3d2>
 8000e44:	e0f3      	b.n	800102e <__aeabi_dsub+0x5ba>
 8000e46:	2f00      	cmp	r7, #0
 8000e48:	d100      	bne.n	8000e4c <__aeabi_dsub+0x3d8>
 8000e4a:	e11e      	b.n	800108a <__aeabi_dsub+0x616>
 8000e4c:	465c      	mov	r4, fp
 8000e4e:	4661      	mov	r1, ip
 8000e50:	4691      	mov	r9, r2
 8000e52:	e72c      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000e54:	4fa9      	ldr	r7, [pc, #676]	; (80010fc <__aeabi_dsub+0x688>)
 8000e56:	42be      	cmp	r6, r7
 8000e58:	d07b      	beq.n	8000f52 <__aeabi_dsub+0x4de>
 8000e5a:	001e      	movs	r6, r3
 8000e5c:	e6f1      	b.n	8000c42 <__aeabi_dsub+0x1ce>
 8000e5e:	0010      	movs	r0, r2
 8000e60:	3d1f      	subs	r5, #31
 8000e62:	40e8      	lsrs	r0, r5
 8000e64:	2b20      	cmp	r3, #32
 8000e66:	d003      	beq.n	8000e70 <__aeabi_dsub+0x3fc>
 8000e68:	2140      	movs	r1, #64	; 0x40
 8000e6a:	1acb      	subs	r3, r1, r3
 8000e6c:	409a      	lsls	r2, r3
 8000e6e:	4316      	orrs	r6, r2
 8000e70:	1e73      	subs	r3, r6, #1
 8000e72:	419e      	sbcs	r6, r3
 8000e74:	2207      	movs	r2, #7
 8000e76:	4306      	orrs	r6, r0
 8000e78:	4032      	ands	r2, r6
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	2500      	movs	r5, #0
 8000e7e:	e783      	b.n	8000d88 <__aeabi_dsub+0x314>
 8000e80:	1a16      	subs	r6, r2, r0
 8000e82:	4663      	mov	r3, ip
 8000e84:	42b2      	cmp	r2, r6
 8000e86:	4180      	sbcs	r0, r0
 8000e88:	1a59      	subs	r1, r3, r1
 8000e8a:	4240      	negs	r0, r0
 8000e8c:	1a0b      	subs	r3, r1, r0
 8000e8e:	4698      	mov	r8, r3
 8000e90:	465c      	mov	r4, fp
 8000e92:	e632      	b.n	8000afa <__aeabi_dsub+0x86>
 8000e94:	2e1f      	cmp	r6, #31
 8000e96:	dd00      	ble.n	8000e9a <__aeabi_dsub+0x426>
 8000e98:	e0ab      	b.n	8000ff2 <__aeabi_dsub+0x57e>
 8000e9a:	2720      	movs	r7, #32
 8000e9c:	1bbb      	subs	r3, r7, r6
 8000e9e:	469a      	mov	sl, r3
 8000ea0:	4663      	mov	r3, ip
 8000ea2:	4657      	mov	r7, sl
 8000ea4:	40bb      	lsls	r3, r7
 8000ea6:	4699      	mov	r9, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	464f      	mov	r7, r9
 8000eac:	40f3      	lsrs	r3, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	003b      	movs	r3, r7
 8000eb2:	4657      	mov	r7, sl
 8000eb4:	40ba      	lsls	r2, r7
 8000eb6:	1e57      	subs	r7, r2, #1
 8000eb8:	41ba      	sbcs	r2, r7
 8000eba:	4313      	orrs	r3, r2
 8000ebc:	4662      	mov	r2, ip
 8000ebe:	40f2      	lsrs	r2, r6
 8000ec0:	1889      	adds	r1, r1, r2
 8000ec2:	e698      	b.n	8000bf6 <__aeabi_dsub+0x182>
 8000ec4:	2720      	movs	r7, #32
 8000ec6:	1bbb      	subs	r3, r7, r6
 8000ec8:	469a      	mov	sl, r3
 8000eca:	4663      	mov	r3, ip
 8000ecc:	4657      	mov	r7, sl
 8000ece:	40bb      	lsls	r3, r7
 8000ed0:	4699      	mov	r9, r3
 8000ed2:	0013      	movs	r3, r2
 8000ed4:	464f      	mov	r7, r9
 8000ed6:	40f3      	lsrs	r3, r6
 8000ed8:	431f      	orrs	r7, r3
 8000eda:	003b      	movs	r3, r7
 8000edc:	4657      	mov	r7, sl
 8000ede:	40ba      	lsls	r2, r7
 8000ee0:	1e57      	subs	r7, r2, #1
 8000ee2:	41ba      	sbcs	r2, r7
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	4662      	mov	r2, ip
 8000ee8:	40f2      	lsrs	r2, r6
 8000eea:	1a89      	subs	r1, r1, r2
 8000eec:	e79c      	b.n	8000e28 <__aeabi_dsub+0x3b4>
 8000eee:	4b83      	ldr	r3, [pc, #524]	; (80010fc <__aeabi_dsub+0x688>)
 8000ef0:	429f      	cmp	r7, r3
 8000ef2:	d05f      	beq.n	8000fb4 <__aeabi_dsub+0x540>
 8000ef4:	2580      	movs	r5, #128	; 0x80
 8000ef6:	042d      	lsls	r5, r5, #16
 8000ef8:	4273      	negs	r3, r6
 8000efa:	4329      	orrs	r1, r5
 8000efc:	e720      	b.n	8000d40 <__aeabi_dsub+0x2cc>
 8000efe:	2e00      	cmp	r6, #0
 8000f00:	d10c      	bne.n	8000f1c <__aeabi_dsub+0x4a8>
 8000f02:	2f00      	cmp	r7, #0
 8000f04:	d100      	bne.n	8000f08 <__aeabi_dsub+0x494>
 8000f06:	e0d0      	b.n	80010aa <__aeabi_dsub+0x636>
 8000f08:	465c      	mov	r4, fp
 8000f0a:	4661      	mov	r1, ip
 8000f0c:	4691      	mov	r9, r2
 8000f0e:	4d7b      	ldr	r5, [pc, #492]	; (80010fc <__aeabi_dsub+0x688>)
 8000f10:	e6cd      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000f12:	4f7a      	ldr	r7, [pc, #488]	; (80010fc <__aeabi_dsub+0x688>)
 8000f14:	42be      	cmp	r6, r7
 8000f16:	d01c      	beq.n	8000f52 <__aeabi_dsub+0x4de>
 8000f18:	001e      	movs	r6, r3
 8000f1a:	e665      	b.n	8000be8 <__aeabi_dsub+0x174>
 8000f1c:	2f00      	cmp	r7, #0
 8000f1e:	d018      	beq.n	8000f52 <__aeabi_dsub+0x4de>
 8000f20:	08c0      	lsrs	r0, r0, #3
 8000f22:	074e      	lsls	r6, r1, #29
 8000f24:	4306      	orrs	r6, r0
 8000f26:	2080      	movs	r0, #128	; 0x80
 8000f28:	08c9      	lsrs	r1, r1, #3
 8000f2a:	0300      	lsls	r0, r0, #12
 8000f2c:	4201      	tst	r1, r0
 8000f2e:	d008      	beq.n	8000f42 <__aeabi_dsub+0x4ce>
 8000f30:	4663      	mov	r3, ip
 8000f32:	08dc      	lsrs	r4, r3, #3
 8000f34:	4204      	tst	r4, r0
 8000f36:	d104      	bne.n	8000f42 <__aeabi_dsub+0x4ce>
 8000f38:	0021      	movs	r1, r4
 8000f3a:	46da      	mov	sl, fp
 8000f3c:	08d2      	lsrs	r2, r2, #3
 8000f3e:	075e      	lsls	r6, r3, #29
 8000f40:	4316      	orrs	r6, r2
 8000f42:	00f3      	lsls	r3, r6, #3
 8000f44:	4699      	mov	r9, r3
 8000f46:	2401      	movs	r4, #1
 8000f48:	4653      	mov	r3, sl
 8000f4a:	00c9      	lsls	r1, r1, #3
 8000f4c:	0f72      	lsrs	r2, r6, #29
 8000f4e:	4311      	orrs	r1, r2
 8000f50:	401c      	ands	r4, r3
 8000f52:	4d6a      	ldr	r5, [pc, #424]	; (80010fc <__aeabi_dsub+0x688>)
 8000f54:	e6ab      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000f56:	001d      	movs	r5, r3
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2700      	movs	r7, #0
 8000f5c:	e6b4      	b.n	8000cc8 <__aeabi_dsub+0x254>
 8000f5e:	2d00      	cmp	r5, #0
 8000f60:	d159      	bne.n	8001016 <__aeabi_dsub+0x5a2>
 8000f62:	000b      	movs	r3, r1
 8000f64:	4303      	orrs	r3, r0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_dsub+0x4f6>
 8000f68:	e6d6      	b.n	8000d18 <__aeabi_dsub+0x2a4>
 8000f6a:	1c73      	adds	r3, r6, #1
 8000f6c:	d100      	bne.n	8000f70 <__aeabi_dsub+0x4fc>
 8000f6e:	e0b2      	b.n	80010d6 <__aeabi_dsub+0x662>
 8000f70:	4b62      	ldr	r3, [pc, #392]	; (80010fc <__aeabi_dsub+0x688>)
 8000f72:	429f      	cmp	r7, r3
 8000f74:	d01e      	beq.n	8000fb4 <__aeabi_dsub+0x540>
 8000f76:	43f3      	mvns	r3, r6
 8000f78:	2b38      	cmp	r3, #56	; 0x38
 8000f7a:	dc6f      	bgt.n	800105c <__aeabi_dsub+0x5e8>
 8000f7c:	2b1f      	cmp	r3, #31
 8000f7e:	dd00      	ble.n	8000f82 <__aeabi_dsub+0x50e>
 8000f80:	e097      	b.n	80010b2 <__aeabi_dsub+0x63e>
 8000f82:	2520      	movs	r5, #32
 8000f84:	000e      	movs	r6, r1
 8000f86:	1aed      	subs	r5, r5, r3
 8000f88:	40ae      	lsls	r6, r5
 8000f8a:	46b0      	mov	r8, r6
 8000f8c:	0006      	movs	r6, r0
 8000f8e:	46aa      	mov	sl, r5
 8000f90:	40de      	lsrs	r6, r3
 8000f92:	4645      	mov	r5, r8
 8000f94:	4335      	orrs	r5, r6
 8000f96:	002e      	movs	r6, r5
 8000f98:	4655      	mov	r5, sl
 8000f9a:	40a8      	lsls	r0, r5
 8000f9c:	40d9      	lsrs	r1, r3
 8000f9e:	1e45      	subs	r5, r0, #1
 8000fa0:	41a8      	sbcs	r0, r5
 8000fa2:	448c      	add	ip, r1
 8000fa4:	4306      	orrs	r6, r0
 8000fa6:	18b6      	adds	r6, r6, r2
 8000fa8:	4296      	cmp	r6, r2
 8000faa:	4192      	sbcs	r2, r2
 8000fac:	4251      	negs	r1, r2
 8000fae:	4461      	add	r1, ip
 8000fb0:	003d      	movs	r5, r7
 8000fb2:	e625      	b.n	8000c00 <__aeabi_dsub+0x18c>
 8000fb4:	003d      	movs	r5, r7
 8000fb6:	4661      	mov	r1, ip
 8000fb8:	4691      	mov	r9, r2
 8000fba:	e678      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000fbc:	000b      	movs	r3, r1
 8000fbe:	4303      	orrs	r3, r0
 8000fc0:	2d00      	cmp	r5, #0
 8000fc2:	d000      	beq.n	8000fc6 <__aeabi_dsub+0x552>
 8000fc4:	e655      	b.n	8000c72 <__aeabi_dsub+0x1fe>
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d0f5      	beq.n	8000fb6 <__aeabi_dsub+0x542>
 8000fca:	4663      	mov	r3, ip
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	d100      	bne.n	8000fd2 <__aeabi_dsub+0x55e>
 8000fd0:	e66d      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000fd2:	1886      	adds	r6, r0, r2
 8000fd4:	4286      	cmp	r6, r0
 8000fd6:	4180      	sbcs	r0, r0
 8000fd8:	4461      	add	r1, ip
 8000fda:	4240      	negs	r0, r0
 8000fdc:	1809      	adds	r1, r1, r0
 8000fde:	2200      	movs	r2, #0
 8000fe0:	020b      	lsls	r3, r1, #8
 8000fe2:	d400      	bmi.n	8000fe6 <__aeabi_dsub+0x572>
 8000fe4:	e6d0      	b.n	8000d88 <__aeabi_dsub+0x314>
 8000fe6:	4b46      	ldr	r3, [pc, #280]	; (8001100 <__aeabi_dsub+0x68c>)
 8000fe8:	3501      	adds	r5, #1
 8000fea:	4019      	ands	r1, r3
 8000fec:	e5b2      	b.n	8000b54 <__aeabi_dsub+0xe0>
 8000fee:	46b1      	mov	r9, r6
 8000ff0:	e65d      	b.n	8000cae <__aeabi_dsub+0x23a>
 8000ff2:	0033      	movs	r3, r6
 8000ff4:	4667      	mov	r7, ip
 8000ff6:	3b20      	subs	r3, #32
 8000ff8:	40df      	lsrs	r7, r3
 8000ffa:	003b      	movs	r3, r7
 8000ffc:	2e20      	cmp	r6, #32
 8000ffe:	d005      	beq.n	800100c <__aeabi_dsub+0x598>
 8001000:	2740      	movs	r7, #64	; 0x40
 8001002:	1bbf      	subs	r7, r7, r6
 8001004:	4666      	mov	r6, ip
 8001006:	40be      	lsls	r6, r7
 8001008:	4332      	orrs	r2, r6
 800100a:	4690      	mov	r8, r2
 800100c:	4646      	mov	r6, r8
 800100e:	1e72      	subs	r2, r6, #1
 8001010:	4196      	sbcs	r6, r2
 8001012:	4333      	orrs	r3, r6
 8001014:	e5ef      	b.n	8000bf6 <__aeabi_dsub+0x182>
 8001016:	4b39      	ldr	r3, [pc, #228]	; (80010fc <__aeabi_dsub+0x688>)
 8001018:	429f      	cmp	r7, r3
 800101a:	d0cb      	beq.n	8000fb4 <__aeabi_dsub+0x540>
 800101c:	2580      	movs	r5, #128	; 0x80
 800101e:	042d      	lsls	r5, r5, #16
 8001020:	4273      	negs	r3, r6
 8001022:	4329      	orrs	r1, r5
 8001024:	e7a8      	b.n	8000f78 <__aeabi_dsub+0x504>
 8001026:	4308      	orrs	r0, r1
 8001028:	1e41      	subs	r1, r0, #1
 800102a:	4188      	sbcs	r0, r1
 800102c:	e6a2      	b.n	8000d74 <__aeabi_dsub+0x300>
 800102e:	2f00      	cmp	r7, #0
 8001030:	d100      	bne.n	8001034 <__aeabi_dsub+0x5c0>
 8001032:	e63c      	b.n	8000cae <__aeabi_dsub+0x23a>
 8001034:	4663      	mov	r3, ip
 8001036:	1a86      	subs	r6, r0, r2
 8001038:	1acf      	subs	r7, r1, r3
 800103a:	42b0      	cmp	r0, r6
 800103c:	419b      	sbcs	r3, r3
 800103e:	425b      	negs	r3, r3
 8001040:	1afb      	subs	r3, r7, r3
 8001042:	4698      	mov	r8, r3
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	d54e      	bpl.n	80010e6 <__aeabi_dsub+0x672>
 8001048:	1a16      	subs	r6, r2, r0
 800104a:	4663      	mov	r3, ip
 800104c:	42b2      	cmp	r2, r6
 800104e:	4192      	sbcs	r2, r2
 8001050:	1a59      	subs	r1, r3, r1
 8001052:	4252      	negs	r2, r2
 8001054:	1a89      	subs	r1, r1, r2
 8001056:	465c      	mov	r4, fp
 8001058:	2200      	movs	r2, #0
 800105a:	e57b      	b.n	8000b54 <__aeabi_dsub+0xe0>
 800105c:	4301      	orrs	r1, r0
 800105e:	000e      	movs	r6, r1
 8001060:	1e71      	subs	r1, r6, #1
 8001062:	418e      	sbcs	r6, r1
 8001064:	e79f      	b.n	8000fa6 <__aeabi_dsub+0x532>
 8001066:	001d      	movs	r5, r3
 8001068:	000e      	movs	r6, r1
 800106a:	3d20      	subs	r5, #32
 800106c:	40ee      	lsrs	r6, r5
 800106e:	46b0      	mov	r8, r6
 8001070:	2b20      	cmp	r3, #32
 8001072:	d004      	beq.n	800107e <__aeabi_dsub+0x60a>
 8001074:	2540      	movs	r5, #64	; 0x40
 8001076:	1aeb      	subs	r3, r5, r3
 8001078:	4099      	lsls	r1, r3
 800107a:	4308      	orrs	r0, r1
 800107c:	4681      	mov	r9, r0
 800107e:	4648      	mov	r0, r9
 8001080:	4643      	mov	r3, r8
 8001082:	1e41      	subs	r1, r0, #1
 8001084:	4188      	sbcs	r0, r1
 8001086:	4318      	orrs	r0, r3
 8001088:	e674      	b.n	8000d74 <__aeabi_dsub+0x300>
 800108a:	2200      	movs	r2, #0
 800108c:	2400      	movs	r4, #0
 800108e:	e617      	b.n	8000cc0 <__aeabi_dsub+0x24c>
 8001090:	1a16      	subs	r6, r2, r0
 8001092:	4663      	mov	r3, ip
 8001094:	42b2      	cmp	r2, r6
 8001096:	4192      	sbcs	r2, r2
 8001098:	1a59      	subs	r1, r3, r1
 800109a:	4252      	negs	r2, r2
 800109c:	1a89      	subs	r1, r1, r2
 800109e:	003d      	movs	r5, r7
 80010a0:	e525      	b.n	8000aee <__aeabi_dsub+0x7a>
 80010a2:	4661      	mov	r1, ip
 80010a4:	4691      	mov	r9, r2
 80010a6:	4d15      	ldr	r5, [pc, #84]	; (80010fc <__aeabi_dsub+0x688>)
 80010a8:	e601      	b.n	8000cae <__aeabi_dsub+0x23a>
 80010aa:	2280      	movs	r2, #128	; 0x80
 80010ac:	2400      	movs	r4, #0
 80010ae:	0312      	lsls	r2, r2, #12
 80010b0:	e679      	b.n	8000da6 <__aeabi_dsub+0x332>
 80010b2:	001d      	movs	r5, r3
 80010b4:	000e      	movs	r6, r1
 80010b6:	3d20      	subs	r5, #32
 80010b8:	40ee      	lsrs	r6, r5
 80010ba:	46b0      	mov	r8, r6
 80010bc:	2b20      	cmp	r3, #32
 80010be:	d004      	beq.n	80010ca <__aeabi_dsub+0x656>
 80010c0:	2540      	movs	r5, #64	; 0x40
 80010c2:	1aeb      	subs	r3, r5, r3
 80010c4:	4099      	lsls	r1, r3
 80010c6:	4308      	orrs	r0, r1
 80010c8:	4681      	mov	r9, r0
 80010ca:	464e      	mov	r6, r9
 80010cc:	4643      	mov	r3, r8
 80010ce:	1e71      	subs	r1, r6, #1
 80010d0:	418e      	sbcs	r6, r1
 80010d2:	431e      	orrs	r6, r3
 80010d4:	e767      	b.n	8000fa6 <__aeabi_dsub+0x532>
 80010d6:	1886      	adds	r6, r0, r2
 80010d8:	4296      	cmp	r6, r2
 80010da:	419b      	sbcs	r3, r3
 80010dc:	4461      	add	r1, ip
 80010de:	425b      	negs	r3, r3
 80010e0:	18c9      	adds	r1, r1, r3
 80010e2:	003d      	movs	r5, r7
 80010e4:	e58c      	b.n	8000c00 <__aeabi_dsub+0x18c>
 80010e6:	4647      	mov	r7, r8
 80010e8:	4337      	orrs	r7, r6
 80010ea:	d0ce      	beq.n	800108a <__aeabi_dsub+0x616>
 80010ec:	2207      	movs	r2, #7
 80010ee:	4641      	mov	r1, r8
 80010f0:	4032      	ands	r2, r6
 80010f2:	e649      	b.n	8000d88 <__aeabi_dsub+0x314>
 80010f4:	2700      	movs	r7, #0
 80010f6:	003a      	movs	r2, r7
 80010f8:	e5e6      	b.n	8000cc8 <__aeabi_dsub+0x254>
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	000007ff 	.word	0x000007ff
 8001100:	ff7fffff 	.word	0xff7fffff

08001104 <__aeabi_d2iz>:
 8001104:	b530      	push	{r4, r5, lr}
 8001106:	4d14      	ldr	r5, [pc, #80]	; (8001158 <__aeabi_d2iz+0x54>)
 8001108:	030a      	lsls	r2, r1, #12
 800110a:	004b      	lsls	r3, r1, #1
 800110c:	0b12      	lsrs	r2, r2, #12
 800110e:	0d5b      	lsrs	r3, r3, #21
 8001110:	0fc9      	lsrs	r1, r1, #31
 8001112:	2400      	movs	r4, #0
 8001114:	42ab      	cmp	r3, r5
 8001116:	dd11      	ble.n	800113c <__aeabi_d2iz+0x38>
 8001118:	4c10      	ldr	r4, [pc, #64]	; (800115c <__aeabi_d2iz+0x58>)
 800111a:	42a3      	cmp	r3, r4
 800111c:	dc10      	bgt.n	8001140 <__aeabi_d2iz+0x3c>
 800111e:	2480      	movs	r4, #128	; 0x80
 8001120:	0364      	lsls	r4, r4, #13
 8001122:	4322      	orrs	r2, r4
 8001124:	4c0e      	ldr	r4, [pc, #56]	; (8001160 <__aeabi_d2iz+0x5c>)
 8001126:	1ae4      	subs	r4, r4, r3
 8001128:	2c1f      	cmp	r4, #31
 800112a:	dd0c      	ble.n	8001146 <__aeabi_d2iz+0x42>
 800112c:	480d      	ldr	r0, [pc, #52]	; (8001164 <__aeabi_d2iz+0x60>)
 800112e:	1ac3      	subs	r3, r0, r3
 8001130:	40da      	lsrs	r2, r3
 8001132:	0013      	movs	r3, r2
 8001134:	425c      	negs	r4, r3
 8001136:	2900      	cmp	r1, #0
 8001138:	d100      	bne.n	800113c <__aeabi_d2iz+0x38>
 800113a:	001c      	movs	r4, r3
 800113c:	0020      	movs	r0, r4
 800113e:	bd30      	pop	{r4, r5, pc}
 8001140:	4b09      	ldr	r3, [pc, #36]	; (8001168 <__aeabi_d2iz+0x64>)
 8001142:	18cc      	adds	r4, r1, r3
 8001144:	e7fa      	b.n	800113c <__aeabi_d2iz+0x38>
 8001146:	4d09      	ldr	r5, [pc, #36]	; (800116c <__aeabi_d2iz+0x68>)
 8001148:	40e0      	lsrs	r0, r4
 800114a:	46ac      	mov	ip, r5
 800114c:	4463      	add	r3, ip
 800114e:	409a      	lsls	r2, r3
 8001150:	0013      	movs	r3, r2
 8001152:	4303      	orrs	r3, r0
 8001154:	e7ee      	b.n	8001134 <__aeabi_d2iz+0x30>
 8001156:	46c0      	nop			; (mov r8, r8)
 8001158:	000003fe 	.word	0x000003fe
 800115c:	0000041d 	.word	0x0000041d
 8001160:	00000433 	.word	0x00000433
 8001164:	00000413 	.word	0x00000413
 8001168:	7fffffff 	.word	0x7fffffff
 800116c:	fffffbed 	.word	0xfffffbed

08001170 <__aeabi_i2d>:
 8001170:	b570      	push	{r4, r5, r6, lr}
 8001172:	2800      	cmp	r0, #0
 8001174:	d02d      	beq.n	80011d2 <__aeabi_i2d+0x62>
 8001176:	17c3      	asrs	r3, r0, #31
 8001178:	18c5      	adds	r5, r0, r3
 800117a:	405d      	eors	r5, r3
 800117c:	0fc4      	lsrs	r4, r0, #31
 800117e:	0028      	movs	r0, r5
 8001180:	f000 f8f2 	bl	8001368 <__clzsi2>
 8001184:	4b15      	ldr	r3, [pc, #84]	; (80011dc <__aeabi_i2d+0x6c>)
 8001186:	1a1b      	subs	r3, r3, r0
 8001188:	055b      	lsls	r3, r3, #21
 800118a:	0d5b      	lsrs	r3, r3, #21
 800118c:	280a      	cmp	r0, #10
 800118e:	dd15      	ble.n	80011bc <__aeabi_i2d+0x4c>
 8001190:	380b      	subs	r0, #11
 8001192:	4085      	lsls	r5, r0
 8001194:	2200      	movs	r2, #0
 8001196:	032d      	lsls	r5, r5, #12
 8001198:	0b2d      	lsrs	r5, r5, #12
 800119a:	2100      	movs	r1, #0
 800119c:	0010      	movs	r0, r2
 800119e:	032d      	lsls	r5, r5, #12
 80011a0:	0d0a      	lsrs	r2, r1, #20
 80011a2:	0b2d      	lsrs	r5, r5, #12
 80011a4:	0512      	lsls	r2, r2, #20
 80011a6:	432a      	orrs	r2, r5
 80011a8:	4d0d      	ldr	r5, [pc, #52]	; (80011e0 <__aeabi_i2d+0x70>)
 80011aa:	051b      	lsls	r3, r3, #20
 80011ac:	402a      	ands	r2, r5
 80011ae:	4313      	orrs	r3, r2
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	07e4      	lsls	r4, r4, #31
 80011b4:	085b      	lsrs	r3, r3, #1
 80011b6:	4323      	orrs	r3, r4
 80011b8:	0019      	movs	r1, r3
 80011ba:	bd70      	pop	{r4, r5, r6, pc}
 80011bc:	0002      	movs	r2, r0
 80011be:	0029      	movs	r1, r5
 80011c0:	3215      	adds	r2, #21
 80011c2:	4091      	lsls	r1, r2
 80011c4:	000a      	movs	r2, r1
 80011c6:	210b      	movs	r1, #11
 80011c8:	1a08      	subs	r0, r1, r0
 80011ca:	40c5      	lsrs	r5, r0
 80011cc:	032d      	lsls	r5, r5, #12
 80011ce:	0b2d      	lsrs	r5, r5, #12
 80011d0:	e7e3      	b.n	800119a <__aeabi_i2d+0x2a>
 80011d2:	2400      	movs	r4, #0
 80011d4:	2300      	movs	r3, #0
 80011d6:	2500      	movs	r5, #0
 80011d8:	2200      	movs	r2, #0
 80011da:	e7de      	b.n	800119a <__aeabi_i2d+0x2a>
 80011dc:	0000041e 	.word	0x0000041e
 80011e0:	800fffff 	.word	0x800fffff

080011e4 <__aeabi_d2f>:
 80011e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011e6:	004c      	lsls	r4, r1, #1
 80011e8:	0d64      	lsrs	r4, r4, #21
 80011ea:	030b      	lsls	r3, r1, #12
 80011ec:	1c62      	adds	r2, r4, #1
 80011ee:	0a5b      	lsrs	r3, r3, #9
 80011f0:	0f46      	lsrs	r6, r0, #29
 80011f2:	0552      	lsls	r2, r2, #21
 80011f4:	0fc9      	lsrs	r1, r1, #31
 80011f6:	431e      	orrs	r6, r3
 80011f8:	00c5      	lsls	r5, r0, #3
 80011fa:	0d52      	lsrs	r2, r2, #21
 80011fc:	2a01      	cmp	r2, #1
 80011fe:	dd29      	ble.n	8001254 <__aeabi_d2f+0x70>
 8001200:	4b37      	ldr	r3, [pc, #220]	; (80012e0 <__aeabi_d2f+0xfc>)
 8001202:	18e7      	adds	r7, r4, r3
 8001204:	2ffe      	cmp	r7, #254	; 0xfe
 8001206:	dc1c      	bgt.n	8001242 <__aeabi_d2f+0x5e>
 8001208:	2f00      	cmp	r7, #0
 800120a:	dd3b      	ble.n	8001284 <__aeabi_d2f+0xa0>
 800120c:	0180      	lsls	r0, r0, #6
 800120e:	1e43      	subs	r3, r0, #1
 8001210:	4198      	sbcs	r0, r3
 8001212:	2207      	movs	r2, #7
 8001214:	00f3      	lsls	r3, r6, #3
 8001216:	0f6d      	lsrs	r5, r5, #29
 8001218:	4303      	orrs	r3, r0
 800121a:	432b      	orrs	r3, r5
 800121c:	401a      	ands	r2, r3
 800121e:	2a00      	cmp	r2, #0
 8001220:	d004      	beq.n	800122c <__aeabi_d2f+0x48>
 8001222:	220f      	movs	r2, #15
 8001224:	401a      	ands	r2, r3
 8001226:	2a04      	cmp	r2, #4
 8001228:	d000      	beq.n	800122c <__aeabi_d2f+0x48>
 800122a:	3304      	adds	r3, #4
 800122c:	2280      	movs	r2, #128	; 0x80
 800122e:	04d2      	lsls	r2, r2, #19
 8001230:	401a      	ands	r2, r3
 8001232:	d024      	beq.n	800127e <__aeabi_d2f+0x9a>
 8001234:	3701      	adds	r7, #1
 8001236:	b2fa      	uxtb	r2, r7
 8001238:	2fff      	cmp	r7, #255	; 0xff
 800123a:	d002      	beq.n	8001242 <__aeabi_d2f+0x5e>
 800123c:	019b      	lsls	r3, r3, #6
 800123e:	0a58      	lsrs	r0, r3, #9
 8001240:	e001      	b.n	8001246 <__aeabi_d2f+0x62>
 8001242:	22ff      	movs	r2, #255	; 0xff
 8001244:	2000      	movs	r0, #0
 8001246:	0240      	lsls	r0, r0, #9
 8001248:	05d2      	lsls	r2, r2, #23
 800124a:	0a40      	lsrs	r0, r0, #9
 800124c:	07c9      	lsls	r1, r1, #31
 800124e:	4310      	orrs	r0, r2
 8001250:	4308      	orrs	r0, r1
 8001252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001254:	4335      	orrs	r5, r6
 8001256:	2c00      	cmp	r4, #0
 8001258:	d104      	bne.n	8001264 <__aeabi_d2f+0x80>
 800125a:	2d00      	cmp	r5, #0
 800125c:	d10a      	bne.n	8001274 <__aeabi_d2f+0x90>
 800125e:	2200      	movs	r2, #0
 8001260:	2000      	movs	r0, #0
 8001262:	e7f0      	b.n	8001246 <__aeabi_d2f+0x62>
 8001264:	2d00      	cmp	r5, #0
 8001266:	d0ec      	beq.n	8001242 <__aeabi_d2f+0x5e>
 8001268:	2080      	movs	r0, #128	; 0x80
 800126a:	03c0      	lsls	r0, r0, #15
 800126c:	4330      	orrs	r0, r6
 800126e:	22ff      	movs	r2, #255	; 0xff
 8001270:	e7e9      	b.n	8001246 <__aeabi_d2f+0x62>
 8001272:	2400      	movs	r4, #0
 8001274:	2300      	movs	r3, #0
 8001276:	025b      	lsls	r3, r3, #9
 8001278:	0a58      	lsrs	r0, r3, #9
 800127a:	b2e2      	uxtb	r2, r4
 800127c:	e7e3      	b.n	8001246 <__aeabi_d2f+0x62>
 800127e:	08db      	lsrs	r3, r3, #3
 8001280:	003c      	movs	r4, r7
 8001282:	e7f8      	b.n	8001276 <__aeabi_d2f+0x92>
 8001284:	003b      	movs	r3, r7
 8001286:	3317      	adds	r3, #23
 8001288:	dbf3      	blt.n	8001272 <__aeabi_d2f+0x8e>
 800128a:	2380      	movs	r3, #128	; 0x80
 800128c:	041b      	lsls	r3, r3, #16
 800128e:	4333      	orrs	r3, r6
 8001290:	261e      	movs	r6, #30
 8001292:	1bf6      	subs	r6, r6, r7
 8001294:	2e1f      	cmp	r6, #31
 8001296:	dd14      	ble.n	80012c2 <__aeabi_d2f+0xde>
 8001298:	2202      	movs	r2, #2
 800129a:	4252      	negs	r2, r2
 800129c:	1bd7      	subs	r7, r2, r7
 800129e:	001a      	movs	r2, r3
 80012a0:	40fa      	lsrs	r2, r7
 80012a2:	0017      	movs	r7, r2
 80012a4:	2e20      	cmp	r6, #32
 80012a6:	d004      	beq.n	80012b2 <__aeabi_d2f+0xce>
 80012a8:	4a0e      	ldr	r2, [pc, #56]	; (80012e4 <__aeabi_d2f+0x100>)
 80012aa:	4694      	mov	ip, r2
 80012ac:	4464      	add	r4, ip
 80012ae:	40a3      	lsls	r3, r4
 80012b0:	431d      	orrs	r5, r3
 80012b2:	002b      	movs	r3, r5
 80012b4:	1e5d      	subs	r5, r3, #1
 80012b6:	41ab      	sbcs	r3, r5
 80012b8:	2207      	movs	r2, #7
 80012ba:	433b      	orrs	r3, r7
 80012bc:	401a      	ands	r2, r3
 80012be:	2700      	movs	r7, #0
 80012c0:	e7ad      	b.n	800121e <__aeabi_d2f+0x3a>
 80012c2:	4a09      	ldr	r2, [pc, #36]	; (80012e8 <__aeabi_d2f+0x104>)
 80012c4:	0028      	movs	r0, r5
 80012c6:	18a2      	adds	r2, r4, r2
 80012c8:	4095      	lsls	r5, r2
 80012ca:	4093      	lsls	r3, r2
 80012cc:	1e6c      	subs	r4, r5, #1
 80012ce:	41a5      	sbcs	r5, r4
 80012d0:	40f0      	lsrs	r0, r6
 80012d2:	2207      	movs	r2, #7
 80012d4:	432b      	orrs	r3, r5
 80012d6:	4303      	orrs	r3, r0
 80012d8:	401a      	ands	r2, r3
 80012da:	2700      	movs	r7, #0
 80012dc:	e79f      	b.n	800121e <__aeabi_d2f+0x3a>
 80012de:	46c0      	nop			; (mov r8, r8)
 80012e0:	fffffc80 	.word	0xfffffc80
 80012e4:	fffffca2 	.word	0xfffffca2
 80012e8:	fffffc82 	.word	0xfffffc82

080012ec <__aeabi_cdrcmple>:
 80012ec:	4684      	mov	ip, r0
 80012ee:	1c10      	adds	r0, r2, #0
 80012f0:	4662      	mov	r2, ip
 80012f2:	468c      	mov	ip, r1
 80012f4:	1c19      	adds	r1, r3, #0
 80012f6:	4663      	mov	r3, ip
 80012f8:	e000      	b.n	80012fc <__aeabi_cdcmpeq>
 80012fa:	46c0      	nop			; (mov r8, r8)

080012fc <__aeabi_cdcmpeq>:
 80012fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80012fe:	f000 f8f1 	bl	80014e4 <__ledf2>
 8001302:	2800      	cmp	r0, #0
 8001304:	d401      	bmi.n	800130a <__aeabi_cdcmpeq+0xe>
 8001306:	2100      	movs	r1, #0
 8001308:	42c8      	cmn	r0, r1
 800130a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800130c <__aeabi_dcmpeq>:
 800130c:	b510      	push	{r4, lr}
 800130e:	f000 f849 	bl	80013a4 <__eqdf2>
 8001312:	4240      	negs	r0, r0
 8001314:	3001      	adds	r0, #1
 8001316:	bd10      	pop	{r4, pc}

08001318 <__aeabi_dcmplt>:
 8001318:	b510      	push	{r4, lr}
 800131a:	f000 f8e3 	bl	80014e4 <__ledf2>
 800131e:	2800      	cmp	r0, #0
 8001320:	db01      	blt.n	8001326 <__aeabi_dcmplt+0xe>
 8001322:	2000      	movs	r0, #0
 8001324:	bd10      	pop	{r4, pc}
 8001326:	2001      	movs	r0, #1
 8001328:	bd10      	pop	{r4, pc}
 800132a:	46c0      	nop			; (mov r8, r8)

0800132c <__aeabi_dcmple>:
 800132c:	b510      	push	{r4, lr}
 800132e:	f000 f8d9 	bl	80014e4 <__ledf2>
 8001332:	2800      	cmp	r0, #0
 8001334:	dd01      	ble.n	800133a <__aeabi_dcmple+0xe>
 8001336:	2000      	movs	r0, #0
 8001338:	bd10      	pop	{r4, pc}
 800133a:	2001      	movs	r0, #1
 800133c:	bd10      	pop	{r4, pc}
 800133e:	46c0      	nop			; (mov r8, r8)

08001340 <__aeabi_dcmpgt>:
 8001340:	b510      	push	{r4, lr}
 8001342:	f000 f86b 	bl	800141c <__gedf2>
 8001346:	2800      	cmp	r0, #0
 8001348:	dc01      	bgt.n	800134e <__aeabi_dcmpgt+0xe>
 800134a:	2000      	movs	r0, #0
 800134c:	bd10      	pop	{r4, pc}
 800134e:	2001      	movs	r0, #1
 8001350:	bd10      	pop	{r4, pc}
 8001352:	46c0      	nop			; (mov r8, r8)

08001354 <__aeabi_dcmpge>:
 8001354:	b510      	push	{r4, lr}
 8001356:	f000 f861 	bl	800141c <__gedf2>
 800135a:	2800      	cmp	r0, #0
 800135c:	da01      	bge.n	8001362 <__aeabi_dcmpge+0xe>
 800135e:	2000      	movs	r0, #0
 8001360:	bd10      	pop	{r4, pc}
 8001362:	2001      	movs	r0, #1
 8001364:	bd10      	pop	{r4, pc}
 8001366:	46c0      	nop			; (mov r8, r8)

08001368 <__clzsi2>:
 8001368:	211c      	movs	r1, #28
 800136a:	2301      	movs	r3, #1
 800136c:	041b      	lsls	r3, r3, #16
 800136e:	4298      	cmp	r0, r3
 8001370:	d301      	bcc.n	8001376 <__clzsi2+0xe>
 8001372:	0c00      	lsrs	r0, r0, #16
 8001374:	3910      	subs	r1, #16
 8001376:	0a1b      	lsrs	r3, r3, #8
 8001378:	4298      	cmp	r0, r3
 800137a:	d301      	bcc.n	8001380 <__clzsi2+0x18>
 800137c:	0a00      	lsrs	r0, r0, #8
 800137e:	3908      	subs	r1, #8
 8001380:	091b      	lsrs	r3, r3, #4
 8001382:	4298      	cmp	r0, r3
 8001384:	d301      	bcc.n	800138a <__clzsi2+0x22>
 8001386:	0900      	lsrs	r0, r0, #4
 8001388:	3904      	subs	r1, #4
 800138a:	a202      	add	r2, pc, #8	; (adr r2, 8001394 <__clzsi2+0x2c>)
 800138c:	5c10      	ldrb	r0, [r2, r0]
 800138e:	1840      	adds	r0, r0, r1
 8001390:	4770      	bx	lr
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	02020304 	.word	0x02020304
 8001398:	01010101 	.word	0x01010101
	...

080013a4 <__eqdf2>:
 80013a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013a6:	464f      	mov	r7, r9
 80013a8:	4646      	mov	r6, r8
 80013aa:	46d6      	mov	lr, sl
 80013ac:	4684      	mov	ip, r0
 80013ae:	b5c0      	push	{r6, r7, lr}
 80013b0:	4680      	mov	r8, r0
 80013b2:	4e19      	ldr	r6, [pc, #100]	; (8001418 <__eqdf2+0x74>)
 80013b4:	0318      	lsls	r0, r3, #12
 80013b6:	030f      	lsls	r7, r1, #12
 80013b8:	004d      	lsls	r5, r1, #1
 80013ba:	0b00      	lsrs	r0, r0, #12
 80013bc:	005c      	lsls	r4, r3, #1
 80013be:	4682      	mov	sl, r0
 80013c0:	0b3f      	lsrs	r7, r7, #12
 80013c2:	0d6d      	lsrs	r5, r5, #21
 80013c4:	0fc9      	lsrs	r1, r1, #31
 80013c6:	4691      	mov	r9, r2
 80013c8:	0d64      	lsrs	r4, r4, #21
 80013ca:	0fdb      	lsrs	r3, r3, #31
 80013cc:	2001      	movs	r0, #1
 80013ce:	42b5      	cmp	r5, r6
 80013d0:	d00a      	beq.n	80013e8 <__eqdf2+0x44>
 80013d2:	42b4      	cmp	r4, r6
 80013d4:	d003      	beq.n	80013de <__eqdf2+0x3a>
 80013d6:	42a5      	cmp	r5, r4
 80013d8:	d101      	bne.n	80013de <__eqdf2+0x3a>
 80013da:	4557      	cmp	r7, sl
 80013dc:	d00c      	beq.n	80013f8 <__eqdf2+0x54>
 80013de:	bc1c      	pop	{r2, r3, r4}
 80013e0:	4690      	mov	r8, r2
 80013e2:	4699      	mov	r9, r3
 80013e4:	46a2      	mov	sl, r4
 80013e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013e8:	4666      	mov	r6, ip
 80013ea:	433e      	orrs	r6, r7
 80013ec:	d1f7      	bne.n	80013de <__eqdf2+0x3a>
 80013ee:	42ac      	cmp	r4, r5
 80013f0:	d1f5      	bne.n	80013de <__eqdf2+0x3a>
 80013f2:	4654      	mov	r4, sl
 80013f4:	4314      	orrs	r4, r2
 80013f6:	d1f2      	bne.n	80013de <__eqdf2+0x3a>
 80013f8:	2001      	movs	r0, #1
 80013fa:	45c8      	cmp	r8, r9
 80013fc:	d1ef      	bne.n	80013de <__eqdf2+0x3a>
 80013fe:	4299      	cmp	r1, r3
 8001400:	d007      	beq.n	8001412 <__eqdf2+0x6e>
 8001402:	2d00      	cmp	r5, #0
 8001404:	d1eb      	bne.n	80013de <__eqdf2+0x3a>
 8001406:	4663      	mov	r3, ip
 8001408:	431f      	orrs	r7, r3
 800140a:	0038      	movs	r0, r7
 800140c:	1e47      	subs	r7, r0, #1
 800140e:	41b8      	sbcs	r0, r7
 8001410:	e7e5      	b.n	80013de <__eqdf2+0x3a>
 8001412:	2000      	movs	r0, #0
 8001414:	e7e3      	b.n	80013de <__eqdf2+0x3a>
 8001416:	46c0      	nop			; (mov r8, r8)
 8001418:	000007ff 	.word	0x000007ff

0800141c <__gedf2>:
 800141c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800141e:	464f      	mov	r7, r9
 8001420:	4646      	mov	r6, r8
 8001422:	46d6      	mov	lr, sl
 8001424:	004d      	lsls	r5, r1, #1
 8001426:	b5c0      	push	{r6, r7, lr}
 8001428:	030e      	lsls	r6, r1, #12
 800142a:	0fc9      	lsrs	r1, r1, #31
 800142c:	468a      	mov	sl, r1
 800142e:	492c      	ldr	r1, [pc, #176]	; (80014e0 <__gedf2+0xc4>)
 8001430:	031f      	lsls	r7, r3, #12
 8001432:	005c      	lsls	r4, r3, #1
 8001434:	4680      	mov	r8, r0
 8001436:	0b36      	lsrs	r6, r6, #12
 8001438:	0d6d      	lsrs	r5, r5, #21
 800143a:	4691      	mov	r9, r2
 800143c:	0b3f      	lsrs	r7, r7, #12
 800143e:	0d64      	lsrs	r4, r4, #21
 8001440:	0fdb      	lsrs	r3, r3, #31
 8001442:	428d      	cmp	r5, r1
 8001444:	d01e      	beq.n	8001484 <__gedf2+0x68>
 8001446:	428c      	cmp	r4, r1
 8001448:	d016      	beq.n	8001478 <__gedf2+0x5c>
 800144a:	2d00      	cmp	r5, #0
 800144c:	d11e      	bne.n	800148c <__gedf2+0x70>
 800144e:	4330      	orrs	r0, r6
 8001450:	4684      	mov	ip, r0
 8001452:	2c00      	cmp	r4, #0
 8001454:	d101      	bne.n	800145a <__gedf2+0x3e>
 8001456:	433a      	orrs	r2, r7
 8001458:	d023      	beq.n	80014a2 <__gedf2+0x86>
 800145a:	4662      	mov	r2, ip
 800145c:	2a00      	cmp	r2, #0
 800145e:	d01a      	beq.n	8001496 <__gedf2+0x7a>
 8001460:	459a      	cmp	sl, r3
 8001462:	d029      	beq.n	80014b8 <__gedf2+0x9c>
 8001464:	4651      	mov	r1, sl
 8001466:	2002      	movs	r0, #2
 8001468:	3901      	subs	r1, #1
 800146a:	4008      	ands	r0, r1
 800146c:	3801      	subs	r0, #1
 800146e:	bc1c      	pop	{r2, r3, r4}
 8001470:	4690      	mov	r8, r2
 8001472:	4699      	mov	r9, r3
 8001474:	46a2      	mov	sl, r4
 8001476:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001478:	0039      	movs	r1, r7
 800147a:	4311      	orrs	r1, r2
 800147c:	d0e5      	beq.n	800144a <__gedf2+0x2e>
 800147e:	2002      	movs	r0, #2
 8001480:	4240      	negs	r0, r0
 8001482:	e7f4      	b.n	800146e <__gedf2+0x52>
 8001484:	4330      	orrs	r0, r6
 8001486:	d1fa      	bne.n	800147e <__gedf2+0x62>
 8001488:	42ac      	cmp	r4, r5
 800148a:	d00f      	beq.n	80014ac <__gedf2+0x90>
 800148c:	2c00      	cmp	r4, #0
 800148e:	d10f      	bne.n	80014b0 <__gedf2+0x94>
 8001490:	433a      	orrs	r2, r7
 8001492:	d0e7      	beq.n	8001464 <__gedf2+0x48>
 8001494:	e00c      	b.n	80014b0 <__gedf2+0x94>
 8001496:	2201      	movs	r2, #1
 8001498:	3b01      	subs	r3, #1
 800149a:	4393      	bics	r3, r2
 800149c:	0018      	movs	r0, r3
 800149e:	3001      	adds	r0, #1
 80014a0:	e7e5      	b.n	800146e <__gedf2+0x52>
 80014a2:	4663      	mov	r3, ip
 80014a4:	2000      	movs	r0, #0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0e1      	beq.n	800146e <__gedf2+0x52>
 80014aa:	e7db      	b.n	8001464 <__gedf2+0x48>
 80014ac:	433a      	orrs	r2, r7
 80014ae:	d1e6      	bne.n	800147e <__gedf2+0x62>
 80014b0:	459a      	cmp	sl, r3
 80014b2:	d1d7      	bne.n	8001464 <__gedf2+0x48>
 80014b4:	42a5      	cmp	r5, r4
 80014b6:	dcd5      	bgt.n	8001464 <__gedf2+0x48>
 80014b8:	42a5      	cmp	r5, r4
 80014ba:	db05      	blt.n	80014c8 <__gedf2+0xac>
 80014bc:	42be      	cmp	r6, r7
 80014be:	d8d1      	bhi.n	8001464 <__gedf2+0x48>
 80014c0:	d008      	beq.n	80014d4 <__gedf2+0xb8>
 80014c2:	2000      	movs	r0, #0
 80014c4:	42be      	cmp	r6, r7
 80014c6:	d2d2      	bcs.n	800146e <__gedf2+0x52>
 80014c8:	4650      	mov	r0, sl
 80014ca:	2301      	movs	r3, #1
 80014cc:	3801      	subs	r0, #1
 80014ce:	4398      	bics	r0, r3
 80014d0:	3001      	adds	r0, #1
 80014d2:	e7cc      	b.n	800146e <__gedf2+0x52>
 80014d4:	45c8      	cmp	r8, r9
 80014d6:	d8c5      	bhi.n	8001464 <__gedf2+0x48>
 80014d8:	2000      	movs	r0, #0
 80014da:	45c8      	cmp	r8, r9
 80014dc:	d3f4      	bcc.n	80014c8 <__gedf2+0xac>
 80014de:	e7c6      	b.n	800146e <__gedf2+0x52>
 80014e0:	000007ff 	.word	0x000007ff

080014e4 <__ledf2>:
 80014e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014e6:	464f      	mov	r7, r9
 80014e8:	4646      	mov	r6, r8
 80014ea:	46d6      	mov	lr, sl
 80014ec:	004d      	lsls	r5, r1, #1
 80014ee:	b5c0      	push	{r6, r7, lr}
 80014f0:	030e      	lsls	r6, r1, #12
 80014f2:	0fc9      	lsrs	r1, r1, #31
 80014f4:	468a      	mov	sl, r1
 80014f6:	492e      	ldr	r1, [pc, #184]	; (80015b0 <__ledf2+0xcc>)
 80014f8:	031f      	lsls	r7, r3, #12
 80014fa:	005c      	lsls	r4, r3, #1
 80014fc:	4680      	mov	r8, r0
 80014fe:	0b36      	lsrs	r6, r6, #12
 8001500:	0d6d      	lsrs	r5, r5, #21
 8001502:	4691      	mov	r9, r2
 8001504:	0b3f      	lsrs	r7, r7, #12
 8001506:	0d64      	lsrs	r4, r4, #21
 8001508:	0fdb      	lsrs	r3, r3, #31
 800150a:	428d      	cmp	r5, r1
 800150c:	d018      	beq.n	8001540 <__ledf2+0x5c>
 800150e:	428c      	cmp	r4, r1
 8001510:	d011      	beq.n	8001536 <__ledf2+0x52>
 8001512:	2d00      	cmp	r5, #0
 8001514:	d118      	bne.n	8001548 <__ledf2+0x64>
 8001516:	4330      	orrs	r0, r6
 8001518:	4684      	mov	ip, r0
 800151a:	2c00      	cmp	r4, #0
 800151c:	d11e      	bne.n	800155c <__ledf2+0x78>
 800151e:	433a      	orrs	r2, r7
 8001520:	d11c      	bne.n	800155c <__ledf2+0x78>
 8001522:	4663      	mov	r3, ip
 8001524:	2000      	movs	r0, #0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d030      	beq.n	800158c <__ledf2+0xa8>
 800152a:	4651      	mov	r1, sl
 800152c:	2002      	movs	r0, #2
 800152e:	3901      	subs	r1, #1
 8001530:	4008      	ands	r0, r1
 8001532:	3801      	subs	r0, #1
 8001534:	e02a      	b.n	800158c <__ledf2+0xa8>
 8001536:	0039      	movs	r1, r7
 8001538:	4311      	orrs	r1, r2
 800153a:	d0ea      	beq.n	8001512 <__ledf2+0x2e>
 800153c:	2002      	movs	r0, #2
 800153e:	e025      	b.n	800158c <__ledf2+0xa8>
 8001540:	4330      	orrs	r0, r6
 8001542:	d1fb      	bne.n	800153c <__ledf2+0x58>
 8001544:	42ac      	cmp	r4, r5
 8001546:	d026      	beq.n	8001596 <__ledf2+0xb2>
 8001548:	2c00      	cmp	r4, #0
 800154a:	d126      	bne.n	800159a <__ledf2+0xb6>
 800154c:	433a      	orrs	r2, r7
 800154e:	d124      	bne.n	800159a <__ledf2+0xb6>
 8001550:	4651      	mov	r1, sl
 8001552:	2002      	movs	r0, #2
 8001554:	3901      	subs	r1, #1
 8001556:	4008      	ands	r0, r1
 8001558:	3801      	subs	r0, #1
 800155a:	e017      	b.n	800158c <__ledf2+0xa8>
 800155c:	4662      	mov	r2, ip
 800155e:	2a00      	cmp	r2, #0
 8001560:	d00f      	beq.n	8001582 <__ledf2+0x9e>
 8001562:	459a      	cmp	sl, r3
 8001564:	d1e1      	bne.n	800152a <__ledf2+0x46>
 8001566:	42a5      	cmp	r5, r4
 8001568:	db05      	blt.n	8001576 <__ledf2+0x92>
 800156a:	42be      	cmp	r6, r7
 800156c:	d8dd      	bhi.n	800152a <__ledf2+0x46>
 800156e:	d019      	beq.n	80015a4 <__ledf2+0xc0>
 8001570:	2000      	movs	r0, #0
 8001572:	42be      	cmp	r6, r7
 8001574:	d20a      	bcs.n	800158c <__ledf2+0xa8>
 8001576:	4650      	mov	r0, sl
 8001578:	2301      	movs	r3, #1
 800157a:	3801      	subs	r0, #1
 800157c:	4398      	bics	r0, r3
 800157e:	3001      	adds	r0, #1
 8001580:	e004      	b.n	800158c <__ledf2+0xa8>
 8001582:	2201      	movs	r2, #1
 8001584:	3b01      	subs	r3, #1
 8001586:	4393      	bics	r3, r2
 8001588:	0018      	movs	r0, r3
 800158a:	3001      	adds	r0, #1
 800158c:	bc1c      	pop	{r2, r3, r4}
 800158e:	4690      	mov	r8, r2
 8001590:	4699      	mov	r9, r3
 8001592:	46a2      	mov	sl, r4
 8001594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001596:	433a      	orrs	r2, r7
 8001598:	d1d0      	bne.n	800153c <__ledf2+0x58>
 800159a:	459a      	cmp	sl, r3
 800159c:	d1c5      	bne.n	800152a <__ledf2+0x46>
 800159e:	42a5      	cmp	r5, r4
 80015a0:	dcc3      	bgt.n	800152a <__ledf2+0x46>
 80015a2:	e7e0      	b.n	8001566 <__ledf2+0x82>
 80015a4:	45c8      	cmp	r8, r9
 80015a6:	d8c0      	bhi.n	800152a <__ledf2+0x46>
 80015a8:	2000      	movs	r0, #0
 80015aa:	45c8      	cmp	r8, r9
 80015ac:	d3e3      	bcc.n	8001576 <__ledf2+0x92>
 80015ae:	e7ed      	b.n	800158c <__ledf2+0xa8>
 80015b0:	000007ff 	.word	0x000007ff

080015b4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80015ba:	1dfb      	adds	r3, r7, #7
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80015c0:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <HAL_Init+0x3c>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b0a      	ldr	r3, [pc, #40]	; (80015f0 <HAL_Init+0x3c>)
 80015c6:	2140      	movs	r1, #64	; 0x40
 80015c8:	430a      	orrs	r2, r1
 80015ca:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015cc:	2000      	movs	r0, #0
 80015ce:	f005 f9b1 	bl	8006934 <HAL_InitTick>
 80015d2:	1e03      	subs	r3, r0, #0
 80015d4:	d003      	beq.n	80015de <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	2201      	movs	r2, #1
 80015da:	701a      	strb	r2, [r3, #0]
 80015dc:	e001      	b.n	80015e2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015de:	f005 f8e9 	bl	80067b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015e2:	1dfb      	adds	r3, r7, #7
 80015e4:	781b      	ldrb	r3, [r3, #0]
}
 80015e6:	0018      	movs	r0, r3
 80015e8:	46bd      	mov	sp, r7
 80015ea:	b002      	add	sp, #8
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	46c0      	nop			; (mov r8, r8)
 80015f0:	40022000 	.word	0x40022000

080015f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  uwTick++;
 80015f8:	4b03      	ldr	r3, [pc, #12]	; (8001608 <HAL_IncTick+0x14>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	1c5a      	adds	r2, r3, #1
 80015fe:	4b02      	ldr	r3, [pc, #8]	; (8001608 <HAL_IncTick+0x14>)
 8001600:	601a      	str	r2, [r3, #0]
}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000fc0 	.word	0x20000fc0

0800160c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	af00      	add	r7, sp, #0
  return uwTick;
 8001610:	4b02      	ldr	r3, [pc, #8]	; (800161c <HAL_GetTick+0x10>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	0018      	movs	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	46c0      	nop			; (mov r8, r8)
 800161c:	20000fc0 	.word	0x20000fc0

08001620 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e159      	b.n	80018e6 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001636:	2b00      	cmp	r3, #0
 8001638:	d10a      	bne.n	8001650 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2200      	movs	r2, #0
 800163e:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2250      	movs	r2, #80	; 0x50
 8001644:	2100      	movs	r1, #0
 8001646:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	0018      	movs	r0, r3
 800164c:	f005 f8d6 	bl	80067fc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001654:	2210      	movs	r2, #16
 8001656:	4013      	ands	r3, r2
 8001658:	2b10      	cmp	r3, #16
 800165a:	d005      	beq.n	8001668 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	2204      	movs	r2, #4
 8001664:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001666:	d00b      	beq.n	8001680 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800166c:	2210      	movs	r2, #16
 800166e:	431a      	orrs	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2250      	movs	r2, #80	; 0x50
 8001678:	2100      	movs	r1, #0
 800167a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	e132      	b.n	80018e6 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001684:	4a9a      	ldr	r2, [pc, #616]	; (80018f0 <HAL_ADC_Init+0x2d0>)
 8001686:	4013      	ands	r3, r2
 8001688:	2202      	movs	r2, #2
 800168a:	431a      	orrs	r2, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	2203      	movs	r2, #3
 8001698:	4013      	ands	r3, r2
 800169a:	2b01      	cmp	r3, #1
 800169c:	d108      	bne.n	80016b0 <HAL_ADC_Init+0x90>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2201      	movs	r2, #1
 80016a6:	4013      	ands	r3, r2
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d101      	bne.n	80016b0 <HAL_ADC_Init+0x90>
 80016ac:	2301      	movs	r3, #1
 80016ae:	e000      	b.n	80016b2 <HAL_ADC_Init+0x92>
 80016b0:	2300      	movs	r3, #0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d149      	bne.n	800174a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	23c0      	movs	r3, #192	; 0xc0
 80016bc:	061b      	lsls	r3, r3, #24
 80016be:	429a      	cmp	r2, r3
 80016c0:	d00b      	beq.n	80016da <HAL_ADC_Init+0xba>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	05db      	lsls	r3, r3, #23
 80016ca:	429a      	cmp	r2, r3
 80016cc:	d005      	beq.n	80016da <HAL_ADC_Init+0xba>
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	685a      	ldr	r2, [r3, #4]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	061b      	lsls	r3, r3, #24
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d111      	bne.n	80016fe <HAL_ADC_Init+0xde>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	691a      	ldr	r2, [r3, #16]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	0092      	lsls	r2, r2, #2
 80016e6:	0892      	lsrs	r2, r2, #2
 80016e8:	611a      	str	r2, [r3, #16]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6919      	ldr	r1, [r3, #16]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685a      	ldr	r2, [r3, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	430a      	orrs	r2, r1
 80016fa:	611a      	str	r2, [r3, #16]
 80016fc:	e014      	b.n	8001728 <HAL_ADC_Init+0x108>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	691a      	ldr	r2, [r3, #16]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	0092      	lsls	r2, r2, #2
 800170a:	0892      	lsrs	r2, r2, #2
 800170c:	611a      	str	r2, [r3, #16]
 800170e:	4b79      	ldr	r3, [pc, #484]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	4b78      	ldr	r3, [pc, #480]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 8001714:	4978      	ldr	r1, [pc, #480]	; (80018f8 <HAL_ADC_Init+0x2d8>)
 8001716:	400a      	ands	r2, r1
 8001718:	601a      	str	r2, [r3, #0]
 800171a:	4b76      	ldr	r3, [pc, #472]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 800171c:	6819      	ldr	r1, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685a      	ldr	r2, [r3, #4]
 8001722:	4b74      	ldr	r3, [pc, #464]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	2118      	movs	r1, #24
 8001734:	438a      	bics	r2, r1
 8001736:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	68d9      	ldr	r1, [r3, #12]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	430a      	orrs	r2, r1
 8001748:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800174a:	4b6a      	ldr	r3, [pc, #424]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	4b69      	ldr	r3, [pc, #420]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 8001750:	496a      	ldr	r1, [pc, #424]	; (80018fc <HAL_ADC_Init+0x2dc>)
 8001752:	400a      	ands	r2, r1
 8001754:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001756:	4b67      	ldr	r3, [pc, #412]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800175e:	065a      	lsls	r2, r3, #25
 8001760:	4b64      	ldr	r3, [pc, #400]	; (80018f4 <HAL_ADC_Init+0x2d4>)
 8001762:	430a      	orrs	r2, r1
 8001764:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	2380      	movs	r3, #128	; 0x80
 800176e:	055b      	lsls	r3, r3, #21
 8001770:	4013      	ands	r3, r2
 8001772:	d108      	bne.n	8001786 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	689a      	ldr	r2, [r3, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2180      	movs	r1, #128	; 0x80
 8001780:	0549      	lsls	r1, r1, #21
 8001782:	430a      	orrs	r2, r1
 8001784:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68da      	ldr	r2, [r3, #12]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	495b      	ldr	r1, [pc, #364]	; (8001900 <HAL_ADC_Init+0x2e0>)
 8001792:	400a      	ands	r2, r1
 8001794:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	68d9      	ldr	r1, [r3, #12]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d101      	bne.n	80017ac <HAL_ADC_Init+0x18c>
 80017a8:	2304      	movs	r3, #4
 80017aa:	e000      	b.n	80017ae <HAL_ADC_Init+0x18e>
 80017ac:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80017ae:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2020      	movs	r0, #32
 80017b4:	5c1b      	ldrb	r3, [r3, r0]
 80017b6:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80017b8:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	202c      	movs	r0, #44	; 0x2c
 80017be:	5c1b      	ldrb	r3, [r3, r0]
 80017c0:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80017c2:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80017c8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 80017d0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80017d8:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	430a      	orrs	r2, r1
 80017e0:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017e6:	23c2      	movs	r3, #194	; 0xc2
 80017e8:	33ff      	adds	r3, #255	; 0xff
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d00b      	beq.n	8001806 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	68d9      	ldr	r1, [r3, #12]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80017fc:	431a      	orrs	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	430a      	orrs	r2, r1
 8001804:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2221      	movs	r2, #33	; 0x21
 800180a:	5c9b      	ldrb	r3, [r3, r2]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d11a      	bne.n	8001846 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2220      	movs	r2, #32
 8001814:	5c9b      	ldrb	r3, [r3, r2]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d109      	bne.n	800182e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	68da      	ldr	r2, [r3, #12]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2180      	movs	r1, #128	; 0x80
 8001826:	0249      	lsls	r1, r1, #9
 8001828:	430a      	orrs	r2, r1
 800182a:	60da      	str	r2, [r3, #12]
 800182c:	e00b      	b.n	8001846 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001832:	2220      	movs	r2, #32
 8001834:	431a      	orrs	r2, r3
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800183e:	2201      	movs	r2, #1
 8001840:	431a      	orrs	r2, r3
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800184a:	2b01      	cmp	r3, #1
 800184c:	d11f      	bne.n	800188e <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	691a      	ldr	r2, [r3, #16]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	492a      	ldr	r1, [pc, #168]	; (8001904 <HAL_ADC_Init+0x2e4>)
 800185a:	400a      	ands	r2, r1
 800185c:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	6919      	ldr	r1, [r3, #16]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800186c:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8001872:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	691a      	ldr	r2, [r3, #16]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2101      	movs	r1, #1
 8001888:	430a      	orrs	r2, r1
 800188a:	611a      	str	r2, [r3, #16]
 800188c:	e00e      	b.n	80018ac <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	2201      	movs	r2, #1
 8001896:	4013      	ands	r3, r2
 8001898:	2b01      	cmp	r3, #1
 800189a:	d107      	bne.n	80018ac <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	691a      	ldr	r2, [r3, #16]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2101      	movs	r1, #1
 80018a8:	438a      	bics	r2, r1
 80018aa:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	695a      	ldr	r2, [r3, #20]
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2107      	movs	r1, #7
 80018b8:	438a      	bics	r2, r1
 80018ba:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6959      	ldr	r1, [r3, #20]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	430a      	orrs	r2, r1
 80018cc:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018d8:	2203      	movs	r2, #3
 80018da:	4393      	bics	r3, r2
 80018dc:	2201      	movs	r2, #1
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	0018      	movs	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b002      	add	sp, #8
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	fffffefd 	.word	0xfffffefd
 80018f4:	40012708 	.word	0x40012708
 80018f8:	ffc3ffff 	.word	0xffc3ffff
 80018fc:	fdffffff 	.word	0xfdffffff
 8001900:	fffe0219 	.word	0xfffe0219
 8001904:	fffffc03 	.word	0xfffffc03

08001908 <HAL_ADC_Start_DMA>:
  * @param  pData Destination Buffer address.
  * @param  Length Length of data to be transferred from ADC peripheral to memory (in bytes)
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b087      	sub	sp, #28
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001914:	2317      	movs	r3, #23
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	2200      	movs	r2, #0
 800191a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689b      	ldr	r3, [r3, #8]
 8001922:	2204      	movs	r2, #4
 8001924:	4013      	ands	r3, r2
 8001926:	d15e      	bne.n	80019e6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2250      	movs	r2, #80	; 0x50
 800192c:	5c9b      	ldrb	r3, [r3, r2]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d101      	bne.n	8001936 <HAL_ADC_Start_DMA+0x2e>
 8001932:	2302      	movs	r3, #2
 8001934:	e05e      	b.n	80019f4 <HAL_ADC_Start_DMA+0xec>
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2250      	movs	r2, #80	; 0x50
 800193a:	2101      	movs	r1, #1
 800193c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	2b01      	cmp	r3, #1
 8001944:	d007      	beq.n	8001956 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001946:	2317      	movs	r3, #23
 8001948:	18fc      	adds	r4, r7, r3
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	0018      	movs	r0, r3
 800194e:	f000 f9bf 	bl	8001cd0 <ADC_Enable>
 8001952:	0003      	movs	r3, r0
 8001954:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001956:	2317      	movs	r3, #23
 8001958:	18fb      	adds	r3, r7, r3
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d146      	bne.n	80019ee <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001964:	4a25      	ldr	r2, [pc, #148]	; (80019fc <HAL_ADC_Start_DMA+0xf4>)
 8001966:	4013      	ands	r3, r2
 8001968:	2280      	movs	r2, #128	; 0x80
 800196a:	0052      	lsls	r2, r2, #1
 800196c:	431a      	orrs	r2, r3
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2250      	movs	r2, #80	; 0x50
 800197c:	2100      	movs	r1, #0
 800197e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001984:	4a1e      	ldr	r2, [pc, #120]	; (8001a00 <HAL_ADC_Start_DMA+0xf8>)
 8001986:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198c:	4a1d      	ldr	r2, [pc, #116]	; (8001a04 <HAL_ADC_Start_DMA+0xfc>)
 800198e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001994:	4a1c      	ldr	r2, [pc, #112]	; (8001a08 <HAL_ADC_Start_DMA+0x100>)
 8001996:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	221c      	movs	r2, #28
 800199e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2110      	movs	r1, #16
 80019ac:	430a      	orrs	r2, r1
 80019ae:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	68da      	ldr	r2, [r3, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2101      	movs	r1, #1
 80019bc:	430a      	orrs	r2, r1
 80019be:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	3340      	adds	r3, #64	; 0x40
 80019ca:	0019      	movs	r1, r3
 80019cc:	68ba      	ldr	r2, [r7, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	f000 fba2 	bl	8002118 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	689a      	ldr	r2, [r3, #8]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2104      	movs	r1, #4
 80019e0:	430a      	orrs	r2, r1
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	e003      	b.n	80019ee <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019e6:	2317      	movs	r3, #23
 80019e8:	18fb      	adds	r3, r7, r3
 80019ea:	2202      	movs	r2, #2
 80019ec:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019ee:	2317      	movs	r3, #23
 80019f0:	18fb      	adds	r3, r7, r3
 80019f2:	781b      	ldrb	r3, [r3, #0]
}
 80019f4:	0018      	movs	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	b007      	add	sp, #28
 80019fa:	bd90      	pop	{r4, r7, pc}
 80019fc:	fffff0fe 	.word	0xfffff0fe
 8001a00:	08001d91 	.word	0x08001d91
 8001a04:	08001e45 	.word	0x08001e45
 8001a08:	08001e63 	.word	0x08001e63

08001a0c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2204      	movs	r2, #4
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	2b04      	cmp	r3, #4
 8001a20:	d106      	bne.n	8001a30 <HAL_ADC_IRQHandler+0x24>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	2204      	movs	r2, #4
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	d00d      	beq.n	8001a4c <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2208      	movs	r2, #8
 8001a38:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001a3a:	2b08      	cmp	r3, #8
 8001a3c:	d154      	bne.n	8001ae8 <HAL_ADC_IRQHandler+0xdc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2208      	movs	r2, #8
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b08      	cmp	r3, #8
 8001a4a:	d14d      	bne.n	8001ae8 <HAL_ADC_IRQHandler+0xdc>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a50:	2210      	movs	r2, #16
 8001a52:	4013      	ands	r3, r2
 8001a54:	d106      	bne.n	8001a64 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a5a:	2280      	movs	r2, #128	; 0x80
 8001a5c:	0092      	lsls	r2, r2, #2
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	655a      	str	r2, [r3, #84]	; 0x54
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	68da      	ldr	r2, [r3, #12]
 8001a6a:	23c0      	movs	r3, #192	; 0xc0
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	4013      	ands	r3, r2
 8001a70:	d12e      	bne.n	8001ad0 <HAL_ADC_IRQHandler+0xc4>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2220      	movs	r2, #32
 8001a76:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d129      	bne.n	8001ad0 <HAL_ADC_IRQHandler+0xc4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2208      	movs	r2, #8
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b08      	cmp	r3, #8
 8001a88:	d122      	bne.n	8001ad0 <HAL_ADC_IRQHandler+0xc4>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	2204      	movs	r2, #4
 8001a92:	4013      	ands	r3, r2
 8001a94:	d110      	bne.n	8001ab8 <HAL_ADC_IRQHandler+0xac>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	210c      	movs	r1, #12
 8001aa2:	438a      	bics	r2, r1
 8001aa4:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001aaa:	4a35      	ldr	r2, [pc, #212]	; (8001b80 <HAL_ADC_IRQHandler+0x174>)
 8001aac:	4013      	ands	r3, r2
 8001aae:	2201      	movs	r2, #1
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	655a      	str	r2, [r3, #84]	; 0x54
 8001ab6:	e00b      	b.n	8001ad0 <HAL_ADC_IRQHandler+0xc4>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001abc:	2220      	movs	r2, #32
 8001abe:	431a      	orrs	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac8:	2201      	movs	r2, #1
 8001aca:	431a      	orrs	r2, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	659a      	str	r2, [r3, #88]	; 0x58
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f000 f856 	bl	8001b84 <HAL_ADC_ConvCpltCallback>
    /* Note: Management of low power auto-wait enabled: flags must be cleared */
    /*       by user when fetching ADC conversion data.                       */
    /*       This case is managed in IRQ handler, but this low-power mode     */
    /*       should not be used with programming model IT or DMA.             */
    /*       Refer to comment of parameter "LowPowerAutoWait".                */
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d003      	beq.n	8001ae8 <HAL_ADC_IRQHandler+0xdc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	220c      	movs	r2, #12
 8001ae6:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2280      	movs	r2, #128	; 0x80
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b80      	cmp	r3, #128	; 0x80
 8001af4:	d115      	bne.n	8001b22 <HAL_ADC_IRQHandler+0x116>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2280      	movs	r2, #128	; 0x80
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b80      	cmp	r3, #128	; 0x80
 8001b02:	d10e      	bne.n	8001b22 <HAL_ADC_IRQHandler+0x116>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b08:	2280      	movs	r2, #128	; 0x80
 8001b0a:	0252      	lsls	r2, r2, #9
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	655a      	str	r2, [r3, #84]	; 0x54
    
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	0018      	movs	r0, r3
 8001b16:	f000 f845 	bl	8001ba4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2280      	movs	r2, #128	; 0x80
 8001b20:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2210      	movs	r2, #16
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b10      	cmp	r3, #16
 8001b2e:	d123      	bne.n	8001b78 <HAL_ADC_IRQHandler+0x16c>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2210      	movs	r2, #16
 8001b38:	4013      	ands	r3, r2
 8001b3a:	2b10      	cmp	r3, #16
 8001b3c:	d11c      	bne.n	8001b78 <HAL_ADC_IRQHandler+0x16c>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d006      	beq.n	8001b54 <HAL_ADC_IRQHandler+0x148>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d10d      	bne.n	8001b70 <HAL_ADC_IRQHandler+0x164>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b58:	2202      	movs	r2, #2
 8001b5a:	431a      	orrs	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	2210      	movs	r2, #16
 8001b66:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f000 f822 	bl	8001bb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2210      	movs	r2, #16
 8001b76:	601a      	str	r2, [r3, #0]
  }
  
}
 8001b78:	46c0      	nop			; (mov r8, r8)
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	b002      	add	sp, #8
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	fffffefe 	.word	0xfffffefe

08001b84 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001b8c:	46c0      	nop			; (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	b002      	add	sp, #8
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001b9c:	46c0      	nop			; (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b002      	add	sp, #8
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001bac:	46c0      	nop			; (mov r8, r8)
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	b002      	add	sp, #8
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001bbc:	46c0      	nop			; (mov r8, r8)
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	b002      	add	sp, #8
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2250      	movs	r2, #80	; 0x50
 8001bd2:	5c9b      	ldrb	r3, [r3, r2]
 8001bd4:	2b01      	cmp	r3, #1
 8001bd6:	d101      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x18>
 8001bd8:	2302      	movs	r3, #2
 8001bda:	e06c      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0xf2>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2250      	movs	r2, #80	; 0x50
 8001be0:	2101      	movs	r1, #1
 8001be2:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	2204      	movs	r2, #4
 8001bec:	4013      	ands	r3, r2
 8001bee:	d00b      	beq.n	8001c08 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2250      	movs	r2, #80	; 0x50
 8001c00:	2100      	movs	r1, #0
 8001c02:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e056      	b.n	8001cb6 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	4a2c      	ldr	r2, [pc, #176]	; (8001cc0 <HAL_ADC_ConfigChannel+0xfc>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d028      	beq.n	8001c64 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	035b      	lsls	r3, r3, #13
 8001c1e:	0b5a      	lsrs	r2, r3, #13
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	430a      	orrs	r2, r1
 8001c26:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	2380      	movs	r3, #128	; 0x80
 8001c2e:	02db      	lsls	r3, r3, #11
 8001c30:	4013      	ands	r3, r2
 8001c32:	d009      	beq.n	8001c48 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 8001c34:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b22      	ldr	r3, [pc, #136]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001c3a:	2180      	movs	r1, #128	; 0x80
 8001c3c:	0409      	lsls	r1, r1, #16
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001c42:	200a      	movs	r0, #10
 8001c44:	f000 f928 	bl	8001e98 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	2380      	movs	r3, #128	; 0x80
 8001c4e:	029b      	lsls	r3, r3, #10
 8001c50:	4013      	ands	r3, r2
 8001c52:	d02b      	beq.n	8001cac <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 8001c54:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b1a      	ldr	r3, [pc, #104]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001c5a:	2180      	movs	r1, #128	; 0x80
 8001c5c:	03c9      	lsls	r1, r1, #15
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	e023      	b.n	8001cac <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	035b      	lsls	r3, r3, #13
 8001c70:	0b5b      	lsrs	r3, r3, #13
 8001c72:	43d9      	mvns	r1, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	400a      	ands	r2, r1
 8001c7a:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	2380      	movs	r3, #128	; 0x80
 8001c82:	02db      	lsls	r3, r3, #11
 8001c84:	4013      	ands	r3, r2
 8001c86:	d005      	beq.n	8001c94 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001c88:	4b0e      	ldr	r3, [pc, #56]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001c8e:	490e      	ldr	r1, [pc, #56]	; (8001cc8 <HAL_ADC_ConfigChannel+0x104>)
 8001c90:	400a      	ands	r2, r1
 8001c92:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	2380      	movs	r3, #128	; 0x80
 8001c9a:	029b      	lsls	r3, r3, #10
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	d005      	beq.n	8001cac <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <HAL_ADC_ConfigChannel+0x100>)
 8001ca6:	4909      	ldr	r1, [pc, #36]	; (8001ccc <HAL_ADC_ConfigChannel+0x108>)
 8001ca8:	400a      	ands	r2, r1
 8001caa:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2250      	movs	r2, #80	; 0x50
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	0018      	movs	r0, r3
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	b002      	add	sp, #8
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	46c0      	nop			; (mov r8, r8)
 8001cc0:	00001001 	.word	0x00001001
 8001cc4:	40012708 	.word	0x40012708
 8001cc8:	ff7fffff 	.word	0xff7fffff
 8001ccc:	ffbfffff 	.word	0xffbfffff

08001cd0 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	689b      	ldr	r3, [r3, #8]
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d108      	bne.n	8001cfc <ADC_Enable+0x2c>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b01      	cmp	r3, #1
 8001cf6:	d101      	bne.n	8001cfc <ADC_Enable+0x2c>
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	e000      	b.n	8001cfe <ADC_Enable+0x2e>
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d13f      	bne.n	8001d82 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	4a20      	ldr	r2, [pc, #128]	; (8001d8c <ADC_Enable+0xbc>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d00d      	beq.n	8001d2a <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d12:	2210      	movs	r2, #16
 8001d14:	431a      	orrs	r2, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1e:	2201      	movs	r2, #1
 8001d20:	431a      	orrs	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e02c      	b.n	8001d84 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2101      	movs	r1, #1
 8001d36:	430a      	orrs	r2, r1
 8001d38:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8001d3a:	2001      	movs	r0, #1
 8001d3c:	f000 f8ac 	bl	8001e98 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d40:	f7ff fc64 	bl	800160c <HAL_GetTick>
 8001d44:	0003      	movs	r3, r0
 8001d46:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d48:	e014      	b.n	8001d74 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001d4a:	f7ff fc5f 	bl	800160c <HAL_GetTick>
 8001d4e:	0002      	movs	r2, r0
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b0a      	cmp	r3, #10
 8001d56:	d90d      	bls.n	8001d74 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d5c:	2210      	movs	r2, #16
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d68:	2201      	movs	r2, #1
 8001d6a:	431a      	orrs	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e007      	b.n	8001d84 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d1e3      	bne.n	8001d4a <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	0018      	movs	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	b004      	add	sp, #16
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	80000017 	.word	0x80000017

08001d90 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001da2:	2250      	movs	r2, #80	; 0x50
 8001da4:	4013      	ands	r3, r2
 8001da6:	d141      	bne.n	8001e2c <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dac:	2280      	movs	r2, #128	; 0x80
 8001dae:	0092      	lsls	r2, r2, #2
 8001db0:	431a      	orrs	r2, r3
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68da      	ldr	r2, [r3, #12]
 8001dbc:	23c0      	movs	r3, #192	; 0xc0
 8001dbe:	011b      	lsls	r3, r3, #4
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d12e      	bne.n	8001e22 <ADC_DMAConvCplt+0x92>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	5c9b      	ldrb	r3, [r3, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d129      	bne.n	8001e22 <ADC_DMAConvCplt+0x92>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2208      	movs	r2, #8
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	2b08      	cmp	r3, #8
 8001dda:	d122      	bne.n	8001e22 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2204      	movs	r2, #4
 8001de4:	4013      	ands	r3, r2
 8001de6:	d110      	bne.n	8001e0a <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	210c      	movs	r1, #12
 8001df4:	438a      	bics	r2, r1
 8001df6:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dfc:	4a10      	ldr	r2, [pc, #64]	; (8001e40 <ADC_DMAConvCplt+0xb0>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2201      	movs	r2, #1
 8001e02:	431a      	orrs	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	655a      	str	r2, [r3, #84]	; 0x54
 8001e08:	e00b      	b.n	8001e22 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e0e:	2220      	movs	r2, #32
 8001e10:	431a      	orrs	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	655a      	str	r2, [r3, #84]	; 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	0018      	movs	r0, r3
 8001e26:	f7ff fead 	bl	8001b84 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001e2a:	e005      	b.n	8001e38 <ADC_DMAConvCplt+0xa8>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e32:	687a      	ldr	r2, [r7, #4]
 8001e34:	0010      	movs	r0, r2
 8001e36:	4798      	blx	r3
}
 8001e38:	46c0      	nop			; (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b004      	add	sp, #16
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	fffffefe 	.word	0xfffffefe

08001e44 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e50:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	0018      	movs	r0, r3
 8001e56:	f7ff fe9d 	bl	8001b94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e5a:	46c0      	nop			; (mov r8, r8)
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	b004      	add	sp, #16
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b084      	sub	sp, #16
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e6e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e74:	2240      	movs	r2, #64	; 0x40
 8001e76:	431a      	orrs	r2, r3
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e80:	2204      	movs	r2, #4
 8001e82:	431a      	orrs	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	f7ff fe92 	bl	8001bb4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e90:	46c0      	nop			; (mov r8, r8)
 8001e92:	46bd      	mov	sp, r7
 8001e94:	b004      	add	sp, #16
 8001e96:	bd80      	pop	{r7, pc}

08001e98 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b084      	sub	sp, #16
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <ADC_DelayMicroSecond+0x34>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	490a      	ldr	r1, [pc, #40]	; (8001ed0 <ADC_DelayMicroSecond+0x38>)
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	f7fe f92e 	bl	8000108 <__udivsi3>
 8001eac:	0003      	movs	r3, r0
 8001eae:	001a      	movs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4353      	muls	r3, r2
 8001eb4:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 8001eb6:	e002      	b.n	8001ebe <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1f9      	bne.n	8001eb8 <ADC_DelayMicroSecond+0x20>
  } 
}
 8001ec4:	46c0      	nop			; (mov r8, r8)
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	b004      	add	sp, #16
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000004 	.word	0x20000004
 8001ed0:	000f4240 	.word	0x000f4240

08001ed4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	0002      	movs	r2, r0
 8001edc:	1dfb      	adds	r3, r7, #7
 8001ede:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ee0:	1dfb      	adds	r3, r7, #7
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	001a      	movs	r2, r3
 8001ee6:	231f      	movs	r3, #31
 8001ee8:	401a      	ands	r2, r3
 8001eea:	4b04      	ldr	r3, [pc, #16]	; (8001efc <NVIC_EnableIRQ+0x28>)
 8001eec:	2101      	movs	r1, #1
 8001eee:	4091      	lsls	r1, r2
 8001ef0:	000a      	movs	r2, r1
 8001ef2:	601a      	str	r2, [r3, #0]
}
 8001ef4:	46c0      	nop			; (mov r8, r8)
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	b002      	add	sp, #8
 8001efa:	bd80      	pop	{r7, pc}
 8001efc:	e000e100 	.word	0xe000e100

08001f00 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	0002      	movs	r2, r0
 8001f08:	6039      	str	r1, [r7, #0]
 8001f0a:	1dfb      	adds	r3, r7, #7
 8001f0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001f0e:	1dfb      	adds	r3, r7, #7
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	2b7f      	cmp	r3, #127	; 0x7f
 8001f14:	d932      	bls.n	8001f7c <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f16:	4a2f      	ldr	r2, [pc, #188]	; (8001fd4 <NVIC_SetPriority+0xd4>)
 8001f18:	1dfb      	adds	r3, r7, #7
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	0019      	movs	r1, r3
 8001f1e:	230f      	movs	r3, #15
 8001f20:	400b      	ands	r3, r1
 8001f22:	3b08      	subs	r3, #8
 8001f24:	089b      	lsrs	r3, r3, #2
 8001f26:	3306      	adds	r3, #6
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	18d3      	adds	r3, r2, r3
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	1dfa      	adds	r2, r7, #7
 8001f32:	7812      	ldrb	r2, [r2, #0]
 8001f34:	0011      	movs	r1, r2
 8001f36:	2203      	movs	r2, #3
 8001f38:	400a      	ands	r2, r1
 8001f3a:	00d2      	lsls	r2, r2, #3
 8001f3c:	21ff      	movs	r1, #255	; 0xff
 8001f3e:	4091      	lsls	r1, r2
 8001f40:	000a      	movs	r2, r1
 8001f42:	43d2      	mvns	r2, r2
 8001f44:	401a      	ands	r2, r3
 8001f46:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	019b      	lsls	r3, r3, #6
 8001f4c:	22ff      	movs	r2, #255	; 0xff
 8001f4e:	401a      	ands	r2, r3
 8001f50:	1dfb      	adds	r3, r7, #7
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	0018      	movs	r0, r3
 8001f56:	2303      	movs	r3, #3
 8001f58:	4003      	ands	r3, r0
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f5e:	481d      	ldr	r0, [pc, #116]	; (8001fd4 <NVIC_SetPriority+0xd4>)
 8001f60:	1dfb      	adds	r3, r7, #7
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	001c      	movs	r4, r3
 8001f66:	230f      	movs	r3, #15
 8001f68:	4023      	ands	r3, r4
 8001f6a:	3b08      	subs	r3, #8
 8001f6c:	089b      	lsrs	r3, r3, #2
 8001f6e:	430a      	orrs	r2, r1
 8001f70:	3306      	adds	r3, #6
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	18c3      	adds	r3, r0, r3
 8001f76:	3304      	adds	r3, #4
 8001f78:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001f7a:	e027      	b.n	8001fcc <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f7c:	4a16      	ldr	r2, [pc, #88]	; (8001fd8 <NVIC_SetPriority+0xd8>)
 8001f7e:	1dfb      	adds	r3, r7, #7
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	b25b      	sxtb	r3, r3
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	33c0      	adds	r3, #192	; 0xc0
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	589b      	ldr	r3, [r3, r2]
 8001f8c:	1dfa      	adds	r2, r7, #7
 8001f8e:	7812      	ldrb	r2, [r2, #0]
 8001f90:	0011      	movs	r1, r2
 8001f92:	2203      	movs	r2, #3
 8001f94:	400a      	ands	r2, r1
 8001f96:	00d2      	lsls	r2, r2, #3
 8001f98:	21ff      	movs	r1, #255	; 0xff
 8001f9a:	4091      	lsls	r1, r2
 8001f9c:	000a      	movs	r2, r1
 8001f9e:	43d2      	mvns	r2, r2
 8001fa0:	401a      	ands	r2, r3
 8001fa2:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	019b      	lsls	r3, r3, #6
 8001fa8:	22ff      	movs	r2, #255	; 0xff
 8001faa:	401a      	ands	r2, r3
 8001fac:	1dfb      	adds	r3, r7, #7
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	4003      	ands	r3, r0
 8001fb6:	00db      	lsls	r3, r3, #3
 8001fb8:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fba:	4807      	ldr	r0, [pc, #28]	; (8001fd8 <NVIC_SetPriority+0xd8>)
 8001fbc:	1dfb      	adds	r3, r7, #7
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	b25b      	sxtb	r3, r3
 8001fc2:	089b      	lsrs	r3, r3, #2
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	33c0      	adds	r3, #192	; 0xc0
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	501a      	str	r2, [r3, r0]
}
 8001fcc:	46c0      	nop			; (mov r8, r8)
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	b003      	add	sp, #12
 8001fd2:	bd90      	pop	{r4, r7, pc}
 8001fd4:	e000ed00 	.word	0xe000ed00
 8001fd8:	e000e100 	.word	0xe000e100

08001fdc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
 8001fe6:	210f      	movs	r1, #15
 8001fe8:	187b      	adds	r3, r7, r1
 8001fea:	1c02      	adds	r2, r0, #0
 8001fec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	187b      	adds	r3, r7, r1
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b25b      	sxtb	r3, r3
 8001ff6:	0011      	movs	r1, r2
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	f7ff ff81 	bl	8001f00 <NVIC_SetPriority>
}
 8001ffe:	46c0      	nop			; (mov r8, r8)
 8002000:	46bd      	mov	sp, r7
 8002002:	b004      	add	sp, #16
 8002004:	bd80      	pop	{r7, pc}

08002006 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002006:	b580      	push	{r7, lr}
 8002008:	b082      	sub	sp, #8
 800200a:	af00      	add	r7, sp, #0
 800200c:	0002      	movs	r2, r0
 800200e:	1dfb      	adds	r3, r7, #7
 8002010:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002012:	1dfb      	adds	r3, r7, #7
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	b25b      	sxtb	r3, r3
 8002018:	0018      	movs	r0, r3
 800201a:	f7ff ff5b 	bl	8001ed4 <NVIC_EnableIRQ>
}
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	46bd      	mov	sp, r7
 8002022:	b002      	add	sp, #8
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d101      	bne.n	800203a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e061      	b.n	80020fe <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a32      	ldr	r2, [pc, #200]	; (8002108 <HAL_DMA_Init+0xe0>)
 8002040:	4694      	mov	ip, r2
 8002042:	4463      	add	r3, ip
 8002044:	2114      	movs	r1, #20
 8002046:	0018      	movs	r0, r3
 8002048:	f7fe f85e 	bl	8000108 <__udivsi3>
 800204c:	0003      	movs	r3, r0
 800204e:	009a      	lsls	r2, r3, #2
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a2d      	ldr	r2, [pc, #180]	; (800210c <HAL_DMA_Init+0xe4>)
 8002058:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2225      	movs	r2, #37	; 0x25
 800205e:	2102      	movs	r1, #2
 8002060:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	4a28      	ldr	r2, [pc, #160]	; (8002110 <HAL_DMA_Init+0xe8>)
 800206e:	4013      	ands	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800207a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002086:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002092:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4313      	orrs	r3, r2
 800209e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	689a      	ldr	r2, [r3, #8]
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	01db      	lsls	r3, r3, #7
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d018      	beq.n	80020e6 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80020b4:	4b17      	ldr	r3, [pc, #92]	; (8002114 <HAL_DMA_Init+0xec>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020bc:	211c      	movs	r1, #28
 80020be:	400b      	ands	r3, r1
 80020c0:	210f      	movs	r1, #15
 80020c2:	4099      	lsls	r1, r3
 80020c4:	000b      	movs	r3, r1
 80020c6:	43d9      	mvns	r1, r3
 80020c8:	4b12      	ldr	r3, [pc, #72]	; (8002114 <HAL_DMA_Init+0xec>)
 80020ca:	400a      	ands	r2, r1
 80020cc:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80020ce:	4b11      	ldr	r3, [pc, #68]	; (8002114 <HAL_DMA_Init+0xec>)
 80020d0:	6819      	ldr	r1, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685a      	ldr	r2, [r3, #4]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	201c      	movs	r0, #28
 80020dc:	4003      	ands	r3, r0
 80020de:	409a      	lsls	r2, r3
 80020e0:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <HAL_DMA_Init+0xec>)
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2225      	movs	r2, #37	; 0x25
 80020f0:	2101      	movs	r1, #1
 80020f2:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2224      	movs	r2, #36	; 0x24
 80020f8:	2100      	movs	r1, #0
 80020fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	0018      	movs	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	b004      	add	sp, #16
 8002104:	bd80      	pop	{r7, pc}
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	bffdfff8 	.word	0xbffdfff8
 800210c:	40020000 	.word	0x40020000
 8002110:	ffff800f 	.word	0xffff800f
 8002114:	400200a8 	.word	0x400200a8

08002118 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002126:	2317      	movs	r3, #23
 8002128:	18fb      	adds	r3, r7, r3
 800212a:	2200      	movs	r2, #0
 800212c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2224      	movs	r2, #36	; 0x24
 8002132:	5c9b      	ldrb	r3, [r3, r2]
 8002134:	2b01      	cmp	r3, #1
 8002136:	d101      	bne.n	800213c <HAL_DMA_Start_IT+0x24>
 8002138:	2302      	movs	r3, #2
 800213a:	e04f      	b.n	80021dc <HAL_DMA_Start_IT+0xc4>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2224      	movs	r2, #36	; 0x24
 8002140:	2101      	movs	r1, #1
 8002142:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2225      	movs	r2, #37	; 0x25
 8002148:	5c9b      	ldrb	r3, [r3, r2]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b01      	cmp	r3, #1
 800214e:	d13a      	bne.n	80021c6 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2225      	movs	r2, #37	; 0x25
 8002154:	2102      	movs	r1, #2
 8002156:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2200      	movs	r2, #0
 800215c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2101      	movs	r1, #1
 800216a:	438a      	bics	r2, r1
 800216c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68b9      	ldr	r1, [r7, #8]
 8002174:	68f8      	ldr	r0, [r7, #12]
 8002176:	f000 f8e3 	bl	8002340 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	2b00      	cmp	r3, #0
 8002180:	d008      	beq.n	8002194 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	210e      	movs	r1, #14
 800218e:	430a      	orrs	r2, r1
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	e00f      	b.n	80021b4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2104      	movs	r1, #4
 80021a0:	438a      	bics	r2, r1
 80021a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	210a      	movs	r1, #10
 80021b0:	430a      	orrs	r2, r1
 80021b2:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2101      	movs	r1, #1
 80021c0:	430a      	orrs	r2, r1
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	e007      	b.n	80021d6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2224      	movs	r2, #36	; 0x24
 80021ca:	2100      	movs	r1, #0
 80021cc:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80021ce:	2317      	movs	r3, #23
 80021d0:	18fb      	adds	r3, r7, r3
 80021d2:	2202      	movs	r2, #2
 80021d4:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80021d6:	2317      	movs	r3, #23
 80021d8:	18fb      	adds	r3, r7, r3
 80021da:	781b      	ldrb	r3, [r3, #0]
}
 80021dc:	0018      	movs	r0, r3
 80021de:	46bd      	mov	sp, r7
 80021e0:	b006      	add	sp, #24
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002200:	221c      	movs	r2, #28
 8002202:	4013      	ands	r3, r2
 8002204:	2204      	movs	r2, #4
 8002206:	409a      	lsls	r2, r3
 8002208:	0013      	movs	r3, r2
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	4013      	ands	r3, r2
 800220e:	d026      	beq.n	800225e <HAL_DMA_IRQHandler+0x7a>
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	2204      	movs	r2, #4
 8002214:	4013      	ands	r3, r2
 8002216:	d022      	beq.n	800225e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2220      	movs	r2, #32
 8002220:	4013      	ands	r3, r2
 8002222:	d107      	bne.n	8002234 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2104      	movs	r1, #4
 8002230:	438a      	bics	r2, r1
 8002232:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002238:	221c      	movs	r2, #28
 800223a:	401a      	ands	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002240:	2104      	movs	r1, #4
 8002242:	4091      	lsls	r1, r2
 8002244:	000a      	movs	r2, r1
 8002246:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224c:	2b00      	cmp	r3, #0
 800224e:	d100      	bne.n	8002252 <HAL_DMA_IRQHandler+0x6e>
 8002250:	e071      	b.n	8002336 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	0010      	movs	r0, r2
 800225a:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 800225c:	e06b      	b.n	8002336 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002262:	221c      	movs	r2, #28
 8002264:	4013      	ands	r3, r2
 8002266:	2202      	movs	r2, #2
 8002268:	409a      	lsls	r2, r3
 800226a:	0013      	movs	r3, r2
 800226c:	68fa      	ldr	r2, [r7, #12]
 800226e:	4013      	ands	r3, r2
 8002270:	d02d      	beq.n	80022ce <HAL_DMA_IRQHandler+0xea>
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2202      	movs	r2, #2
 8002276:	4013      	ands	r3, r2
 8002278:	d029      	beq.n	80022ce <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2220      	movs	r2, #32
 8002282:	4013      	ands	r3, r2
 8002284:	d10b      	bne.n	800229e <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	210a      	movs	r1, #10
 8002292:	438a      	bics	r2, r1
 8002294:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2225      	movs	r2, #37	; 0x25
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a2:	221c      	movs	r2, #28
 80022a4:	401a      	ands	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022aa:	2102      	movs	r1, #2
 80022ac:	4091      	lsls	r1, r2
 80022ae:	000a      	movs	r2, r1
 80022b0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2224      	movs	r2, #36	; 0x24
 80022b6:	2100      	movs	r1, #0
 80022b8:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d039      	beq.n	8002336 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	0010      	movs	r0, r2
 80022ca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80022cc:	e033      	b.n	8002336 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	221c      	movs	r2, #28
 80022d4:	4013      	ands	r3, r2
 80022d6:	2208      	movs	r2, #8
 80022d8:	409a      	lsls	r2, r3
 80022da:	0013      	movs	r3, r2
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	4013      	ands	r3, r2
 80022e0:	d02a      	beq.n	8002338 <HAL_DMA_IRQHandler+0x154>
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	2208      	movs	r2, #8
 80022e6:	4013      	ands	r3, r2
 80022e8:	d026      	beq.n	8002338 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	210e      	movs	r1, #14
 80022f6:	438a      	bics	r2, r1
 80022f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fe:	221c      	movs	r2, #28
 8002300:	401a      	ands	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	2101      	movs	r1, #1
 8002308:	4091      	lsls	r1, r2
 800230a:	000a      	movs	r2, r1
 800230c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2225      	movs	r2, #37	; 0x25
 8002318:	2101      	movs	r1, #1
 800231a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2224      	movs	r2, #36	; 0x24
 8002320:	2100      	movs	r1, #0
 8002322:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002330:	687a      	ldr	r2, [r7, #4]
 8002332:	0010      	movs	r0, r2
 8002334:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002336:	46c0      	nop			; (mov r8, r8)
 8002338:	46c0      	nop			; (mov r8, r8)
}
 800233a:	46bd      	mov	sp, r7
 800233c:	b004      	add	sp, #16
 800233e:	bd80      	pop	{r7, pc}

08002340 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
 800234c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002352:	221c      	movs	r2, #28
 8002354:	401a      	ands	r2, r3
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	2101      	movs	r1, #1
 800235c:	4091      	lsls	r1, r2
 800235e:	000a      	movs	r2, r1
 8002360:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	683a      	ldr	r2, [r7, #0]
 8002368:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	2b10      	cmp	r3, #16
 8002370:	d108      	bne.n	8002384 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002382:	e007      	b.n	8002394 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68ba      	ldr	r2, [r7, #8]
 800238a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	60da      	str	r2, [r3, #12]
}
 8002394:	46c0      	nop			; (mov r8, r8)
 8002396:	46bd      	mov	sp, r7
 8002398:	b004      	add	sp, #16
 800239a:	bd80      	pop	{r7, pc}

0800239c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023aa:	2300      	movs	r3, #0
 80023ac:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80023b2:	e155      	b.n	8002660 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2101      	movs	r1, #1
 80023ba:	697a      	ldr	r2, [r7, #20]
 80023bc:	4091      	lsls	r1, r2
 80023be:	000a      	movs	r2, r1
 80023c0:	4013      	ands	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d100      	bne.n	80023cc <HAL_GPIO_Init+0x30>
 80023ca:	e146      	b.n	800265a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x40>
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b12      	cmp	r3, #18
 80023da:	d123      	bne.n	8002424 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	08da      	lsrs	r2, r3, #3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3208      	adds	r2, #8
 80023e4:	0092      	lsls	r2, r2, #2
 80023e6:	58d3      	ldr	r3, [r2, r3]
 80023e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	2207      	movs	r2, #7
 80023ee:	4013      	ands	r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	220f      	movs	r2, #15
 80023f4:	409a      	lsls	r2, r3
 80023f6:	0013      	movs	r3, r2
 80023f8:	43da      	mvns	r2, r3
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	691a      	ldr	r2, [r3, #16]
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	2107      	movs	r1, #7
 8002408:	400b      	ands	r3, r1
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	409a      	lsls	r2, r3
 800240e:	0013      	movs	r3, r2
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4313      	orrs	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	08da      	lsrs	r2, r3, #3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3208      	adds	r2, #8
 800241e:	0092      	lsls	r2, r2, #2
 8002420:	6939      	ldr	r1, [r7, #16]
 8002422:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d00b      	beq.n	8002444 <HAL_GPIO_Init+0xa8>
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	2b02      	cmp	r3, #2
 8002432:	d007      	beq.n	8002444 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002438:	2b11      	cmp	r3, #17
 800243a:	d003      	beq.n	8002444 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b12      	cmp	r3, #18
 8002442:	d130      	bne.n	80024a6 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	2203      	movs	r2, #3
 8002450:	409a      	lsls	r2, r3
 8002452:	0013      	movs	r3, r2
 8002454:	43da      	mvns	r2, r3
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	005b      	lsls	r3, r3, #1
 8002464:	409a      	lsls	r2, r3
 8002466:	0013      	movs	r3, r2
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4313      	orrs	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800247a:	2201      	movs	r2, #1
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	409a      	lsls	r2, r3
 8002480:	0013      	movs	r3, r2
 8002482:	43da      	mvns	r2, r3
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	4013      	ands	r3, r2
 8002488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	091b      	lsrs	r3, r3, #4
 8002490:	2201      	movs	r2, #1
 8002492:	401a      	ands	r2, r3
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	409a      	lsls	r2, r3
 8002498:	0013      	movs	r3, r2
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	4313      	orrs	r3, r2
 800249e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	2203      	movs	r2, #3
 80024b2:	409a      	lsls	r2, r3
 80024b4:	0013      	movs	r3, r2
 80024b6:	43da      	mvns	r2, r3
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	4013      	ands	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	2203      	movs	r2, #3
 80024c4:	401a      	ands	r2, r3
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	409a      	lsls	r2, r3
 80024cc:	0013      	movs	r3, r2
 80024ce:	693a      	ldr	r2, [r7, #16]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	005b      	lsls	r3, r3, #1
 80024e4:	2203      	movs	r2, #3
 80024e6:	409a      	lsls	r2, r3
 80024e8:	0013      	movs	r3, r2
 80024ea:	43da      	mvns	r2, r3
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	4013      	ands	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	689a      	ldr	r2, [r3, #8]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	409a      	lsls	r2, r3
 80024fc:	0013      	movs	r3, r2
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	4313      	orrs	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	2380      	movs	r3, #128	; 0x80
 8002510:	055b      	lsls	r3, r3, #21
 8002512:	4013      	ands	r3, r2
 8002514:	d100      	bne.n	8002518 <HAL_GPIO_Init+0x17c>
 8002516:	e0a0      	b.n	800265a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002518:	4b57      	ldr	r3, [pc, #348]	; (8002678 <HAL_GPIO_Init+0x2dc>)
 800251a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800251c:	4b56      	ldr	r3, [pc, #344]	; (8002678 <HAL_GPIO_Init+0x2dc>)
 800251e:	2101      	movs	r1, #1
 8002520:	430a      	orrs	r2, r1
 8002522:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8002524:	4a55      	ldr	r2, [pc, #340]	; (800267c <HAL_GPIO_Init+0x2e0>)
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	089b      	lsrs	r3, r3, #2
 800252a:	3302      	adds	r3, #2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	589b      	ldr	r3, [r3, r2]
 8002530:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2203      	movs	r2, #3
 8002536:	4013      	ands	r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	220f      	movs	r2, #15
 800253c:	409a      	lsls	r2, r3
 800253e:	0013      	movs	r3, r2
 8002540:	43da      	mvns	r2, r3
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4013      	ands	r3, r2
 8002546:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	23a0      	movs	r3, #160	; 0xa0
 800254c:	05db      	lsls	r3, r3, #23
 800254e:	429a      	cmp	r2, r3
 8002550:	d01f      	beq.n	8002592 <HAL_GPIO_Init+0x1f6>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a4a      	ldr	r2, [pc, #296]	; (8002680 <HAL_GPIO_Init+0x2e4>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d019      	beq.n	800258e <HAL_GPIO_Init+0x1f2>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a49      	ldr	r2, [pc, #292]	; (8002684 <HAL_GPIO_Init+0x2e8>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d013      	beq.n	800258a <HAL_GPIO_Init+0x1ee>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a48      	ldr	r2, [pc, #288]	; (8002688 <HAL_GPIO_Init+0x2ec>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d00d      	beq.n	8002586 <HAL_GPIO_Init+0x1ea>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	4a47      	ldr	r2, [pc, #284]	; (800268c <HAL_GPIO_Init+0x2f0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d007      	beq.n	8002582 <HAL_GPIO_Init+0x1e6>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a46      	ldr	r2, [pc, #280]	; (8002690 <HAL_GPIO_Init+0x2f4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d101      	bne.n	800257e <HAL_GPIO_Init+0x1e2>
 800257a:	2305      	movs	r3, #5
 800257c:	e00a      	b.n	8002594 <HAL_GPIO_Init+0x1f8>
 800257e:	2306      	movs	r3, #6
 8002580:	e008      	b.n	8002594 <HAL_GPIO_Init+0x1f8>
 8002582:	2304      	movs	r3, #4
 8002584:	e006      	b.n	8002594 <HAL_GPIO_Init+0x1f8>
 8002586:	2303      	movs	r3, #3
 8002588:	e004      	b.n	8002594 <HAL_GPIO_Init+0x1f8>
 800258a:	2302      	movs	r3, #2
 800258c:	e002      	b.n	8002594 <HAL_GPIO_Init+0x1f8>
 800258e:	2301      	movs	r3, #1
 8002590:	e000      	b.n	8002594 <HAL_GPIO_Init+0x1f8>
 8002592:	2300      	movs	r3, #0
 8002594:	697a      	ldr	r2, [r7, #20]
 8002596:	2103      	movs	r1, #3
 8002598:	400a      	ands	r2, r1
 800259a:	0092      	lsls	r2, r2, #2
 800259c:	4093      	lsls	r3, r2
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025a4:	4935      	ldr	r1, [pc, #212]	; (800267c <HAL_GPIO_Init+0x2e0>)
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	089b      	lsrs	r3, r3, #2
 80025aa:	3302      	adds	r3, #2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	693a      	ldr	r2, [r7, #16]
 80025b0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025b2:	4b38      	ldr	r3, [pc, #224]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	43da      	mvns	r2, r3
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	2380      	movs	r3, #128	; 0x80
 80025c8:	025b      	lsls	r3, r3, #9
 80025ca:	4013      	ands	r3, r2
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025d6:	4b2f      	ldr	r3, [pc, #188]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 80025d8:	693a      	ldr	r2, [r7, #16]
 80025da:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80025dc:	4b2d      	ldr	r3, [pc, #180]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	43da      	mvns	r2, r3
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	4013      	ands	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685a      	ldr	r2, [r3, #4]
 80025f0:	2380      	movs	r3, #128	; 0x80
 80025f2:	029b      	lsls	r3, r3, #10
 80025f4:	4013      	ands	r3, r2
 80025f6:	d003      	beq.n	8002600 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002600:	4b24      	ldr	r3, [pc, #144]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002606:	4b23      	ldr	r3, [pc, #140]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	43da      	mvns	r2, r3
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	4013      	ands	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	2380      	movs	r3, #128	; 0x80
 800261c:	035b      	lsls	r3, r3, #13
 800261e:	4013      	ands	r3, r2
 8002620:	d003      	beq.n	800262a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800262a:	4b1a      	ldr	r3, [pc, #104]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002630:	4b18      	ldr	r3, [pc, #96]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	43da      	mvns	r2, r3
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	4013      	ands	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	039b      	lsls	r3, r3, #14
 8002648:	4013      	ands	r3, r2
 800264a:	d003      	beq.n	8002654 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002654:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <HAL_GPIO_Init+0x2f8>)
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	3301      	adds	r3, #1
 800265e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	40da      	lsrs	r2, r3
 8002668:	1e13      	subs	r3, r2, #0
 800266a:	d000      	beq.n	800266e <HAL_GPIO_Init+0x2d2>
 800266c:	e6a2      	b.n	80023b4 <HAL_GPIO_Init+0x18>
  }
}
 800266e:	46c0      	nop			; (mov r8, r8)
 8002670:	46bd      	mov	sp, r7
 8002672:	b006      	add	sp, #24
 8002674:	bd80      	pop	{r7, pc}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	40021000 	.word	0x40021000
 800267c:	40010000 	.word	0x40010000
 8002680:	50000400 	.word	0x50000400
 8002684:	50000800 	.word	0x50000800
 8002688:	50000c00 	.word	0x50000c00
 800268c:	50001000 	.word	0x50001000
 8002690:	50001c00 	.word	0x50001c00
 8002694:	40010400 	.word	0x40010400

08002698 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	0008      	movs	r0, r1
 80026a2:	0011      	movs	r1, r2
 80026a4:	1cbb      	adds	r3, r7, #2
 80026a6:	1c02      	adds	r2, r0, #0
 80026a8:	801a      	strh	r2, [r3, #0]
 80026aa:	1c7b      	adds	r3, r7, #1
 80026ac:	1c0a      	adds	r2, r1, #0
 80026ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80026b0:	1c7b      	adds	r3, r7, #1
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026b8:	1cbb      	adds	r3, r7, #2
 80026ba:	881a      	ldrh	r2, [r3, #0]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80026c0:	e003      	b.n	80026ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80026c2:	1cbb      	adds	r3, r7, #2
 80026c4:	881a      	ldrh	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b002      	add	sp, #8
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
 80026da:	000a      	movs	r2, r1
 80026dc:	1cbb      	adds	r3, r7, #2
 80026de:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	695a      	ldr	r2, [r3, #20]
 80026e4:	1cbb      	adds	r3, r7, #2
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	405a      	eors	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	615a      	str	r2, [r3, #20]
}
 80026ee:	46c0      	nop			; (mov r8, r8)
 80026f0:	46bd      	mov	sp, r7
 80026f2:	b002      	add	sp, #8
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b5b0      	push	{r4, r5, r7, lr}
 80026fa:	b08a      	sub	sp, #40	; 0x28
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d102      	bne.n	800270c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	f000 fbbc 	bl	8002e84 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800270c:	4bc8      	ldr	r3, [pc, #800]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	220c      	movs	r2, #12
 8002712:	4013      	ands	r3, r2
 8002714:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002716:	4bc6      	ldr	r3, [pc, #792]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	2380      	movs	r3, #128	; 0x80
 800271c:	025b      	lsls	r3, r3, #9
 800271e:	4013      	ands	r3, r2
 8002720:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2201      	movs	r2, #1
 8002728:	4013      	ands	r3, r2
 800272a:	d100      	bne.n	800272e <HAL_RCC_OscConfig+0x36>
 800272c:	e07e      	b.n	800282c <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	2b08      	cmp	r3, #8
 8002732:	d007      	beq.n	8002744 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	2b0c      	cmp	r3, #12
 8002738:	d112      	bne.n	8002760 <HAL_RCC_OscConfig+0x68>
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	2380      	movs	r3, #128	; 0x80
 800273e:	025b      	lsls	r3, r3, #9
 8002740:	429a      	cmp	r2, r3
 8002742:	d10d      	bne.n	8002760 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002744:	4bba      	ldr	r3, [pc, #744]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	2380      	movs	r3, #128	; 0x80
 800274a:	029b      	lsls	r3, r3, #10
 800274c:	4013      	ands	r3, r2
 800274e:	d100      	bne.n	8002752 <HAL_RCC_OscConfig+0x5a>
 8002750:	e06b      	b.n	800282a <HAL_RCC_OscConfig+0x132>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d167      	bne.n	800282a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	f000 fb92 	bl	8002e84 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	2380      	movs	r3, #128	; 0x80
 8002766:	025b      	lsls	r3, r3, #9
 8002768:	429a      	cmp	r2, r3
 800276a:	d107      	bne.n	800277c <HAL_RCC_OscConfig+0x84>
 800276c:	4bb0      	ldr	r3, [pc, #704]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4baf      	ldr	r3, [pc, #700]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002772:	2180      	movs	r1, #128	; 0x80
 8002774:	0249      	lsls	r1, r1, #9
 8002776:	430a      	orrs	r2, r1
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	e027      	b.n	80027cc <HAL_RCC_OscConfig+0xd4>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	23a0      	movs	r3, #160	; 0xa0
 8002782:	02db      	lsls	r3, r3, #11
 8002784:	429a      	cmp	r2, r3
 8002786:	d10e      	bne.n	80027a6 <HAL_RCC_OscConfig+0xae>
 8002788:	4ba9      	ldr	r3, [pc, #676]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	4ba8      	ldr	r3, [pc, #672]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800278e:	2180      	movs	r1, #128	; 0x80
 8002790:	02c9      	lsls	r1, r1, #11
 8002792:	430a      	orrs	r2, r1
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	4ba6      	ldr	r3, [pc, #664]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4ba5      	ldr	r3, [pc, #660]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800279c:	2180      	movs	r1, #128	; 0x80
 800279e:	0249      	lsls	r1, r1, #9
 80027a0:	430a      	orrs	r2, r1
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	e012      	b.n	80027cc <HAL_RCC_OscConfig+0xd4>
 80027a6:	4ba2      	ldr	r3, [pc, #648]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80027a8:	681a      	ldr	r2, [r3, #0]
 80027aa:	4ba1      	ldr	r3, [pc, #644]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80027ac:	49a1      	ldr	r1, [pc, #644]	; (8002a34 <HAL_RCC_OscConfig+0x33c>)
 80027ae:	400a      	ands	r2, r1
 80027b0:	601a      	str	r2, [r3, #0]
 80027b2:	4b9f      	ldr	r3, [pc, #636]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	2380      	movs	r3, #128	; 0x80
 80027b8:	025b      	lsls	r3, r3, #9
 80027ba:	4013      	ands	r3, r2
 80027bc:	60fb      	str	r3, [r7, #12]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	4b9b      	ldr	r3, [pc, #620]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b9a      	ldr	r3, [pc, #616]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80027c6:	499c      	ldr	r1, [pc, #624]	; (8002a38 <HAL_RCC_OscConfig+0x340>)
 80027c8:	400a      	ands	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d015      	beq.n	8002800 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7fe ff1a 	bl	800160c <HAL_GetTick>
 80027d8:	0003      	movs	r3, r0
 80027da:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027dc:	e009      	b.n	80027f2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027de:	f7fe ff15 	bl	800160c <HAL_GetTick>
 80027e2:	0002      	movs	r2, r0
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	2b64      	cmp	r3, #100	; 0x64
 80027ea:	d902      	bls.n	80027f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ec:	2303      	movs	r3, #3
 80027ee:	f000 fb49 	bl	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027f2:	4b8f      	ldr	r3, [pc, #572]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	029b      	lsls	r3, r3, #10
 80027fa:	4013      	ands	r3, r2
 80027fc:	d0ef      	beq.n	80027de <HAL_RCC_OscConfig+0xe6>
 80027fe:	e015      	b.n	800282c <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002800:	f7fe ff04 	bl	800160c <HAL_GetTick>
 8002804:	0003      	movs	r3, r0
 8002806:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002808:	e008      	b.n	800281c <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800280a:	f7fe feff 	bl	800160c <HAL_GetTick>
 800280e:	0002      	movs	r2, r0
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b64      	cmp	r3, #100	; 0x64
 8002816:	d901      	bls.n	800281c <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	e333      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800281c:	4b84      	ldr	r3, [pc, #528]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	2380      	movs	r3, #128	; 0x80
 8002822:	029b      	lsls	r3, r3, #10
 8002824:	4013      	ands	r3, r2
 8002826:	d1f0      	bne.n	800280a <HAL_RCC_OscConfig+0x112>
 8002828:	e000      	b.n	800282c <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2202      	movs	r2, #2
 8002832:	4013      	ands	r3, r2
 8002834:	d100      	bne.n	8002838 <HAL_RCC_OscConfig+0x140>
 8002836:	e098      	b.n	800296a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800283e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002840:	2220      	movs	r2, #32
 8002842:	4013      	ands	r3, r2
 8002844:	d009      	beq.n	800285a <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002846:	4b7a      	ldr	r3, [pc, #488]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	4b79      	ldr	r3, [pc, #484]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800284c:	2120      	movs	r1, #32
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002854:	2220      	movs	r2, #32
 8002856:	4393      	bics	r3, r2
 8002858:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	2b04      	cmp	r3, #4
 800285e:	d005      	beq.n	800286c <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	2b0c      	cmp	r3, #12
 8002864:	d13d      	bne.n	80028e2 <HAL_RCC_OscConfig+0x1ea>
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d13a      	bne.n	80028e2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800286c:	4b70      	ldr	r3, [pc, #448]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d004      	beq.n	8002880 <HAL_RCC_OscConfig+0x188>
 8002876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e301      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002880:	4b6b      	ldr	r3, [pc, #428]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	4a6d      	ldr	r2, [pc, #436]	; (8002a3c <HAL_RCC_OscConfig+0x344>)
 8002886:	4013      	ands	r3, r2
 8002888:	0019      	movs	r1, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	691b      	ldr	r3, [r3, #16]
 800288e:	021a      	lsls	r2, r3, #8
 8002890:	4b67      	ldr	r3, [pc, #412]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002892:	430a      	orrs	r2, r1
 8002894:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002896:	4b66      	ldr	r3, [pc, #408]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2209      	movs	r2, #9
 800289c:	4393      	bics	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	4b63      	ldr	r3, [pc, #396]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80028a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a4:	430a      	orrs	r2, r1
 80028a6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028a8:	f000 fc20 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 80028ac:	0001      	movs	r1, r0
 80028ae:	4b60      	ldr	r3, [pc, #384]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	220f      	movs	r2, #15
 80028b6:	4013      	ands	r3, r2
 80028b8:	4a61      	ldr	r2, [pc, #388]	; (8002a40 <HAL_RCC_OscConfig+0x348>)
 80028ba:	5cd3      	ldrb	r3, [r2, r3]
 80028bc:	000a      	movs	r2, r1
 80028be:	40da      	lsrs	r2, r3
 80028c0:	4b60      	ldr	r3, [pc, #384]	; (8002a44 <HAL_RCC_OscConfig+0x34c>)
 80028c2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80028c4:	2513      	movs	r5, #19
 80028c6:	197c      	adds	r4, r7, r5
 80028c8:	2000      	movs	r0, #0
 80028ca:	f004 f833 	bl	8006934 <HAL_InitTick>
 80028ce:	0003      	movs	r3, r0
 80028d0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80028d2:	197b      	adds	r3, r7, r5
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d047      	beq.n	800296a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80028da:	2313      	movs	r3, #19
 80028dc:	18fb      	adds	r3, r7, r3
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	e2d0      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d027      	beq.n	8002938 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80028e8:	4b51      	ldr	r3, [pc, #324]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2209      	movs	r2, #9
 80028ee:	4393      	bics	r3, r2
 80028f0:	0019      	movs	r1, r3
 80028f2:	4b4f      	ldr	r3, [pc, #316]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80028f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028f6:	430a      	orrs	r2, r1
 80028f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fa:	f7fe fe87 	bl	800160c <HAL_GetTick>
 80028fe:	0003      	movs	r3, r0
 8002900:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002902:	e008      	b.n	8002916 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002904:	f7fe fe82 	bl	800160c <HAL_GetTick>
 8002908:	0002      	movs	r2, r0
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	1ad3      	subs	r3, r2, r3
 800290e:	2b02      	cmp	r3, #2
 8002910:	d901      	bls.n	8002916 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e2b6      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002916:	4b46      	ldr	r3, [pc, #280]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	2204      	movs	r2, #4
 800291c:	4013      	ands	r3, r2
 800291e:	d0f1      	beq.n	8002904 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002920:	4b43      	ldr	r3, [pc, #268]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	4a45      	ldr	r2, [pc, #276]	; (8002a3c <HAL_RCC_OscConfig+0x344>)
 8002926:	4013      	ands	r3, r2
 8002928:	0019      	movs	r1, r3
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	021a      	lsls	r2, r3, #8
 8002930:	4b3f      	ldr	r3, [pc, #252]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002932:	430a      	orrs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	e018      	b.n	800296a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002938:	4b3d      	ldr	r3, [pc, #244]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b3c      	ldr	r3, [pc, #240]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800293e:	2101      	movs	r1, #1
 8002940:	438a      	bics	r2, r1
 8002942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002944:	f7fe fe62 	bl	800160c <HAL_GetTick>
 8002948:	0003      	movs	r3, r0
 800294a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800294c:	e008      	b.n	8002960 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800294e:	f7fe fe5d 	bl	800160c <HAL_GetTick>
 8002952:	0002      	movs	r2, r0
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d901      	bls.n	8002960 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800295c:	2303      	movs	r3, #3
 800295e:	e291      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002960:	4b33      	ldr	r3, [pc, #204]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2204      	movs	r2, #4
 8002966:	4013      	ands	r3, r2
 8002968:	d1f1      	bne.n	800294e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2210      	movs	r2, #16
 8002970:	4013      	ands	r3, r2
 8002972:	d100      	bne.n	8002976 <HAL_RCC_OscConfig+0x27e>
 8002974:	e09f      	b.n	8002ab6 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d13f      	bne.n	80029fc <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800297c:	4b2c      	ldr	r3, [pc, #176]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	4013      	ands	r3, r2
 8002986:	d005      	beq.n	8002994 <HAL_RCC_OscConfig+0x29c>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d101      	bne.n	8002994 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	e277      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002994:	4b26      	ldr	r3, [pc, #152]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	4a2b      	ldr	r2, [pc, #172]	; (8002a48 <HAL_RCC_OscConfig+0x350>)
 800299a:	4013      	ands	r3, r2
 800299c:	0019      	movs	r1, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029a2:	4b23      	ldr	r3, [pc, #140]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80029a4:	430a      	orrs	r2, r1
 80029a6:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029a8:	4b21      	ldr	r3, [pc, #132]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	021b      	lsls	r3, r3, #8
 80029ae:	0a19      	lsrs	r1, r3, #8
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6a1b      	ldr	r3, [r3, #32]
 80029b4:	061a      	lsls	r2, r3, #24
 80029b6:	4b1e      	ldr	r3, [pc, #120]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80029b8:	430a      	orrs	r2, r1
 80029ba:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c0:	0b5b      	lsrs	r3, r3, #13
 80029c2:	3301      	adds	r3, #1
 80029c4:	2280      	movs	r2, #128	; 0x80
 80029c6:	0212      	lsls	r2, r2, #8
 80029c8:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029ca:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 80029cc:	68db      	ldr	r3, [r3, #12]
 80029ce:	091b      	lsrs	r3, r3, #4
 80029d0:	210f      	movs	r1, #15
 80029d2:	400b      	ands	r3, r1
 80029d4:	491a      	ldr	r1, [pc, #104]	; (8002a40 <HAL_RCC_OscConfig+0x348>)
 80029d6:	5ccb      	ldrb	r3, [r1, r3]
 80029d8:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029da:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <HAL_RCC_OscConfig+0x34c>)
 80029dc:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80029de:	2513      	movs	r5, #19
 80029e0:	197c      	adds	r4, r7, r5
 80029e2:	2000      	movs	r0, #0
 80029e4:	f003 ffa6 	bl	8006934 <HAL_InitTick>
 80029e8:	0003      	movs	r3, r0
 80029ea:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80029ec:	197b      	adds	r3, r7, r5
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d060      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 80029f4:	2313      	movs	r3, #19
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	781b      	ldrb	r3, [r3, #0]
 80029fa:	e243      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	69db      	ldr	r3, [r3, #28]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d03e      	beq.n	8002a82 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a04:	4b0a      	ldr	r3, [pc, #40]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	4b09      	ldr	r3, [pc, #36]	; (8002a30 <HAL_RCC_OscConfig+0x338>)
 8002a0a:	2180      	movs	r1, #128	; 0x80
 8002a0c:	0049      	lsls	r1, r1, #1
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a12:	f7fe fdfb 	bl	800160c <HAL_GetTick>
 8002a16:	0003      	movs	r3, r0
 8002a18:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a1a:	e017      	b.n	8002a4c <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a1c:	f7fe fdf6 	bl	800160c <HAL_GetTick>
 8002a20:	0002      	movs	r2, r0
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d910      	bls.n	8002a4c <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e22a      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	40021000 	.word	0x40021000
 8002a34:	fffeffff 	.word	0xfffeffff
 8002a38:	fffbffff 	.word	0xfffbffff
 8002a3c:	ffffe0ff 	.word	0xffffe0ff
 8002a40:	08006cdc 	.word	0x08006cdc
 8002a44:	20000004 	.word	0x20000004
 8002a48:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a4c:	4bc6      	ldr	r3, [pc, #792]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	2380      	movs	r3, #128	; 0x80
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4013      	ands	r3, r2
 8002a56:	d0e1      	beq.n	8002a1c <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a58:	4bc3      	ldr	r3, [pc, #780]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	4ac3      	ldr	r2, [pc, #780]	; (8002d6c <HAL_RCC_OscConfig+0x674>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a66:	4bc0      	ldr	r3, [pc, #768]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a6c:	4bbe      	ldr	r3, [pc, #760]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	021b      	lsls	r3, r3, #8
 8002a72:	0a19      	lsrs	r1, r3, #8
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a1b      	ldr	r3, [r3, #32]
 8002a78:	061a      	lsls	r2, r3, #24
 8002a7a:	4bbb      	ldr	r3, [pc, #748]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	605a      	str	r2, [r3, #4]
 8002a80:	e019      	b.n	8002ab6 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a82:	4bb9      	ldr	r3, [pc, #740]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	4bb8      	ldr	r3, [pc, #736]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002a88:	49b9      	ldr	r1, [pc, #740]	; (8002d70 <HAL_RCC_OscConfig+0x678>)
 8002a8a:	400a      	ands	r2, r1
 8002a8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a8e:	f7fe fdbd 	bl	800160c <HAL_GetTick>
 8002a92:	0003      	movs	r3, r0
 8002a94:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a96:	e008      	b.n	8002aaa <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a98:	f7fe fdb8 	bl	800160c <HAL_GetTick>
 8002a9c:	0002      	movs	r2, r0
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d901      	bls.n	8002aaa <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	e1ec      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002aaa:	4baf      	ldr	r3, [pc, #700]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	2380      	movs	r3, #128	; 0x80
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	d1f0      	bne.n	8002a98 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2208      	movs	r2, #8
 8002abc:	4013      	ands	r3, r2
 8002abe:	d036      	beq.n	8002b2e <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d019      	beq.n	8002afc <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ac8:	4ba7      	ldr	r3, [pc, #668]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002aca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002acc:	4ba6      	ldr	r3, [pc, #664]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002ace:	2101      	movs	r1, #1
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad4:	f7fe fd9a 	bl	800160c <HAL_GetTick>
 8002ad8:	0003      	movs	r3, r0
 8002ada:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002adc:	e008      	b.n	8002af0 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ade:	f7fe fd95 	bl	800160c <HAL_GetTick>
 8002ae2:	0002      	movs	r2, r0
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e1c9      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002af0:	4b9d      	ldr	r3, [pc, #628]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002af2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002af4:	2202      	movs	r2, #2
 8002af6:	4013      	ands	r3, r2
 8002af8:	d0f1      	beq.n	8002ade <HAL_RCC_OscConfig+0x3e6>
 8002afa:	e018      	b.n	8002b2e <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002afc:	4b9a      	ldr	r3, [pc, #616]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002afe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b00:	4b99      	ldr	r3, [pc, #612]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002b02:	2101      	movs	r1, #1
 8002b04:	438a      	bics	r2, r1
 8002b06:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b08:	f7fe fd80 	bl	800160c <HAL_GetTick>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b12:	f7fe fd7b 	bl	800160c <HAL_GetTick>
 8002b16:	0002      	movs	r2, r0
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e1af      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b24:	4b90      	ldr	r3, [pc, #576]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002b26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b28:	2202      	movs	r2, #2
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d1f1      	bne.n	8002b12 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	2204      	movs	r2, #4
 8002b34:	4013      	ands	r3, r2
 8002b36:	d100      	bne.n	8002b3a <HAL_RCC_OscConfig+0x442>
 8002b38:	e0af      	b.n	8002c9a <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b3a:	2323      	movs	r3, #35	; 0x23
 8002b3c:	18fb      	adds	r3, r7, r3
 8002b3e:	2200      	movs	r2, #0
 8002b40:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b42:	4b89      	ldr	r3, [pc, #548]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002b44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b46:	2380      	movs	r3, #128	; 0x80
 8002b48:	055b      	lsls	r3, r3, #21
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d10a      	bne.n	8002b64 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b4e:	4b86      	ldr	r3, [pc, #536]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002b50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b52:	4b85      	ldr	r3, [pc, #532]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002b54:	2180      	movs	r1, #128	; 0x80
 8002b56:	0549      	lsls	r1, r1, #21
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002b5c:	2323      	movs	r3, #35	; 0x23
 8002b5e:	18fb      	adds	r3, r7, r3
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b64:	4b83      	ldr	r3, [pc, #524]	; (8002d74 <HAL_RCC_OscConfig+0x67c>)
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	2380      	movs	r3, #128	; 0x80
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	d11a      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b70:	4b80      	ldr	r3, [pc, #512]	; (8002d74 <HAL_RCC_OscConfig+0x67c>)
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	4b7f      	ldr	r3, [pc, #508]	; (8002d74 <HAL_RCC_OscConfig+0x67c>)
 8002b76:	2180      	movs	r1, #128	; 0x80
 8002b78:	0049      	lsls	r1, r1, #1
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b7e:	f7fe fd45 	bl	800160c <HAL_GetTick>
 8002b82:	0003      	movs	r3, r0
 8002b84:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b86:	e008      	b.n	8002b9a <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b88:	f7fe fd40 	bl	800160c <HAL_GetTick>
 8002b8c:	0002      	movs	r2, r0
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	2b64      	cmp	r3, #100	; 0x64
 8002b94:	d901      	bls.n	8002b9a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e174      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b9a:	4b76      	ldr	r3, [pc, #472]	; (8002d74 <HAL_RCC_OscConfig+0x67c>)
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	2380      	movs	r3, #128	; 0x80
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	d0f0      	beq.n	8002b88 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	2380      	movs	r3, #128	; 0x80
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d107      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x4ca>
 8002bb2:	4b6d      	ldr	r3, [pc, #436]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bb4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bb6:	4b6c      	ldr	r3, [pc, #432]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bb8:	2180      	movs	r1, #128	; 0x80
 8002bba:	0049      	lsls	r1, r1, #1
 8002bbc:	430a      	orrs	r2, r1
 8002bbe:	651a      	str	r2, [r3, #80]	; 0x50
 8002bc0:	e031      	b.n	8002c26 <HAL_RCC_OscConfig+0x52e>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10c      	bne.n	8002be4 <HAL_RCC_OscConfig+0x4ec>
 8002bca:	4b67      	ldr	r3, [pc, #412]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bcc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bce:	4b66      	ldr	r3, [pc, #408]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bd0:	4967      	ldr	r1, [pc, #412]	; (8002d70 <HAL_RCC_OscConfig+0x678>)
 8002bd2:	400a      	ands	r2, r1
 8002bd4:	651a      	str	r2, [r3, #80]	; 0x50
 8002bd6:	4b64      	ldr	r3, [pc, #400]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bd8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bda:	4b63      	ldr	r3, [pc, #396]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bdc:	4966      	ldr	r1, [pc, #408]	; (8002d78 <HAL_RCC_OscConfig+0x680>)
 8002bde:	400a      	ands	r2, r1
 8002be0:	651a      	str	r2, [r3, #80]	; 0x50
 8002be2:	e020      	b.n	8002c26 <HAL_RCC_OscConfig+0x52e>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	23a0      	movs	r3, #160	; 0xa0
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d10e      	bne.n	8002c0e <HAL_RCC_OscConfig+0x516>
 8002bf0:	4b5d      	ldr	r3, [pc, #372]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bf2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bf4:	4b5c      	ldr	r3, [pc, #368]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002bf6:	2180      	movs	r1, #128	; 0x80
 8002bf8:	00c9      	lsls	r1, r1, #3
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	651a      	str	r2, [r3, #80]	; 0x50
 8002bfe:	4b5a      	ldr	r3, [pc, #360]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c02:	4b59      	ldr	r3, [pc, #356]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c04:	2180      	movs	r1, #128	; 0x80
 8002c06:	0049      	lsls	r1, r1, #1
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	651a      	str	r2, [r3, #80]	; 0x50
 8002c0c:	e00b      	b.n	8002c26 <HAL_RCC_OscConfig+0x52e>
 8002c0e:	4b56      	ldr	r3, [pc, #344]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c10:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c12:	4b55      	ldr	r3, [pc, #340]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c14:	4956      	ldr	r1, [pc, #344]	; (8002d70 <HAL_RCC_OscConfig+0x678>)
 8002c16:	400a      	ands	r2, r1
 8002c18:	651a      	str	r2, [r3, #80]	; 0x50
 8002c1a:	4b53      	ldr	r3, [pc, #332]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c1e:	4b52      	ldr	r3, [pc, #328]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c20:	4955      	ldr	r1, [pc, #340]	; (8002d78 <HAL_RCC_OscConfig+0x680>)
 8002c22:	400a      	ands	r2, r1
 8002c24:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d015      	beq.n	8002c5a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c2e:	f7fe fced 	bl	800160c <HAL_GetTick>
 8002c32:	0003      	movs	r3, r0
 8002c34:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c36:	e009      	b.n	8002c4c <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c38:	f7fe fce8 	bl	800160c <HAL_GetTick>
 8002c3c:	0002      	movs	r2, r0
 8002c3e:	697b      	ldr	r3, [r7, #20]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	4a4e      	ldr	r2, [pc, #312]	; (8002d7c <HAL_RCC_OscConfig+0x684>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d901      	bls.n	8002c4c <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e11b      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c4c:	4b46      	ldr	r3, [pc, #280]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c50:	2380      	movs	r3, #128	; 0x80
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4013      	ands	r3, r2
 8002c56:	d0ef      	beq.n	8002c38 <HAL_RCC_OscConfig+0x540>
 8002c58:	e014      	b.n	8002c84 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5a:	f7fe fcd7 	bl	800160c <HAL_GetTick>
 8002c5e:	0003      	movs	r3, r0
 8002c60:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c62:	e009      	b.n	8002c78 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c64:	f7fe fcd2 	bl	800160c <HAL_GetTick>
 8002c68:	0002      	movs	r2, r0
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	4a43      	ldr	r2, [pc, #268]	; (8002d7c <HAL_RCC_OscConfig+0x684>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e105      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c78:	4b3b      	ldr	r3, [pc, #236]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c7c:	2380      	movs	r3, #128	; 0x80
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4013      	ands	r3, r2
 8002c82:	d1ef      	bne.n	8002c64 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c84:	2323      	movs	r3, #35	; 0x23
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d105      	bne.n	8002c9a <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c8e:	4b36      	ldr	r3, [pc, #216]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c92:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002c94:	493a      	ldr	r1, [pc, #232]	; (8002d80 <HAL_RCC_OscConfig+0x688>)
 8002c96:	400a      	ands	r2, r1
 8002c98:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2220      	movs	r2, #32
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d049      	beq.n	8002d38 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d026      	beq.n	8002cfa <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002cac:	4b2e      	ldr	r3, [pc, #184]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002cae:	689a      	ldr	r2, [r3, #8]
 8002cb0:	4b2d      	ldr	r3, [pc, #180]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	4b2b      	ldr	r3, [pc, #172]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002cba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002cbc:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	635a      	str	r2, [r3, #52]	; 0x34
 8002cc4:	4b2f      	ldr	r3, [pc, #188]	; (8002d84 <HAL_RCC_OscConfig+0x68c>)
 8002cc6:	6a1a      	ldr	r2, [r3, #32]
 8002cc8:	4b2e      	ldr	r3, [pc, #184]	; (8002d84 <HAL_RCC_OscConfig+0x68c>)
 8002cca:	2180      	movs	r1, #128	; 0x80
 8002ccc:	0189      	lsls	r1, r1, #6
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cd2:	f7fe fc9b 	bl	800160c <HAL_GetTick>
 8002cd6:	0003      	movs	r3, r0
 8002cd8:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cdc:	f7fe fc96 	bl	800160c <HAL_GetTick>
 8002ce0:	0002      	movs	r2, r0
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e0ca      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cee:	4b1e      	ldr	r3, [pc, #120]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	d0f1      	beq.n	8002cdc <HAL_RCC_OscConfig+0x5e4>
 8002cf8:	e01e      	b.n	8002d38 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002cfa:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002cfc:	689a      	ldr	r2, [r3, #8]
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002d00:	2101      	movs	r1, #1
 8002d02:	438a      	bics	r2, r1
 8002d04:	609a      	str	r2, [r3, #8]
 8002d06:	4b1f      	ldr	r3, [pc, #124]	; (8002d84 <HAL_RCC_OscConfig+0x68c>)
 8002d08:	6a1a      	ldr	r2, [r3, #32]
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	; (8002d84 <HAL_RCC_OscConfig+0x68c>)
 8002d0c:	491e      	ldr	r1, [pc, #120]	; (8002d88 <HAL_RCC_OscConfig+0x690>)
 8002d0e:	400a      	ands	r2, r1
 8002d10:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d12:	f7fe fc7b 	bl	800160c <HAL_GetTick>
 8002d16:	0003      	movs	r3, r0
 8002d18:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d1c:	f7fe fc76 	bl	800160c <HAL_GetTick>
 8002d20:	0002      	movs	r2, r0
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b02      	cmp	r3, #2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e0aa      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	2202      	movs	r2, #2
 8002d34:	4013      	ands	r3, r2
 8002d36:	d1f1      	bne.n	8002d1c <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d100      	bne.n	8002d42 <HAL_RCC_OscConfig+0x64a>
 8002d40:	e09f      	b.n	8002e82 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	2b0c      	cmp	r3, #12
 8002d46:	d100      	bne.n	8002d4a <HAL_RCC_OscConfig+0x652>
 8002d48:	e078      	b.n	8002e3c <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d159      	bne.n	8002e06 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d52:	4b05      	ldr	r3, [pc, #20]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	4b04      	ldr	r3, [pc, #16]	; (8002d68 <HAL_RCC_OscConfig+0x670>)
 8002d58:	490c      	ldr	r1, [pc, #48]	; (8002d8c <HAL_RCC_OscConfig+0x694>)
 8002d5a:	400a      	ands	r2, r1
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fe fc55 	bl	800160c <HAL_GetTick>
 8002d62:	0003      	movs	r3, r0
 8002d64:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d66:	e01c      	b.n	8002da2 <HAL_RCC_OscConfig+0x6aa>
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	ffff1fff 	.word	0xffff1fff
 8002d70:	fffffeff 	.word	0xfffffeff
 8002d74:	40007000 	.word	0x40007000
 8002d78:	fffffbff 	.word	0xfffffbff
 8002d7c:	00001388 	.word	0x00001388
 8002d80:	efffffff 	.word	0xefffffff
 8002d84:	40010000 	.word	0x40010000
 8002d88:	ffffdfff 	.word	0xffffdfff
 8002d8c:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d90:	f7fe fc3c 	bl	800160c <HAL_GetTick>
 8002d94:	0002      	movs	r2, r0
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e070      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002da2:	4b3a      	ldr	r3, [pc, #232]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	2380      	movs	r3, #128	; 0x80
 8002da8:	049b      	lsls	r3, r3, #18
 8002daa:	4013      	ands	r3, r2
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dae:	4b37      	ldr	r3, [pc, #220]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002db0:	68db      	ldr	r3, [r3, #12]
 8002db2:	4a37      	ldr	r2, [pc, #220]	; (8002e90 <HAL_RCC_OscConfig+0x798>)
 8002db4:	4013      	ands	r3, r2
 8002db6:	0019      	movs	r1, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	4b30      	ldr	r3, [pc, #192]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002dca:	430a      	orrs	r2, r1
 8002dcc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dce:	4b2f      	ldr	r3, [pc, #188]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	4b2e      	ldr	r3, [pc, #184]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002dd4:	2180      	movs	r1, #128	; 0x80
 8002dd6:	0449      	lsls	r1, r1, #17
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ddc:	f7fe fc16 	bl	800160c <HAL_GetTick>
 8002de0:	0003      	movs	r3, r0
 8002de2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de6:	f7fe fc11 	bl	800160c <HAL_GetTick>
 8002dea:	0002      	movs	r2, r0
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e045      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002df8:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	2380      	movs	r3, #128	; 0x80
 8002dfe:	049b      	lsls	r3, r3, #18
 8002e00:	4013      	ands	r3, r2
 8002e02:	d0f0      	beq.n	8002de6 <HAL_RCC_OscConfig+0x6ee>
 8002e04:	e03d      	b.n	8002e82 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e06:	4b21      	ldr	r3, [pc, #132]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	4b20      	ldr	r3, [pc, #128]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002e0c:	4921      	ldr	r1, [pc, #132]	; (8002e94 <HAL_RCC_OscConfig+0x79c>)
 8002e0e:	400a      	ands	r2, r1
 8002e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e12:	f7fe fbfb 	bl	800160c <HAL_GetTick>
 8002e16:	0003      	movs	r3, r0
 8002e18:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe fbf6 	bl	800160c <HAL_GetTick>
 8002e20:	0002      	movs	r2, r0
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e02a      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002e2e:	4b17      	ldr	r3, [pc, #92]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	2380      	movs	r3, #128	; 0x80
 8002e34:	049b      	lsls	r3, r3, #18
 8002e36:	4013      	ands	r3, r2
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x724>
 8002e3a:	e022      	b.n	8002e82 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d101      	bne.n	8002e48 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e01d      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e48:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <HAL_RCC_OscConfig+0x794>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e4e:	69ba      	ldr	r2, [r7, #24]
 8002e50:	2380      	movs	r3, #128	; 0x80
 8002e52:	025b      	lsls	r3, r3, #9
 8002e54:	401a      	ands	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d10f      	bne.n	8002e7e <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	23f0      	movs	r3, #240	; 0xf0
 8002e62:	039b      	lsls	r3, r3, #14
 8002e64:	401a      	ands	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d107      	bne.n	8002e7e <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	23c0      	movs	r3, #192	; 0xc0
 8002e72:	041b      	lsls	r3, r3, #16
 8002e74:	401a      	ands	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d001      	beq.n	8002e82 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e000      	b.n	8002e84 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	0018      	movs	r0, r3
 8002e86:	46bd      	mov	sp, r7
 8002e88:	b00a      	add	sp, #40	; 0x28
 8002e8a:	bdb0      	pop	{r4, r5, r7, pc}
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	ff02ffff 	.word	0xff02ffff
 8002e94:	feffffff 	.word	0xfeffffff

08002e98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e98:	b5b0      	push	{r4, r5, r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e10d      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002eac:	4b88      	ldr	r3, [pc, #544]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d911      	bls.n	8002ede <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eba:	4b85      	ldr	r3, [pc, #532]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	4393      	bics	r3, r2
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	4b82      	ldr	r3, [pc, #520]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 8002ec6:	683a      	ldr	r2, [r7, #0]
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ecc:	4b80      	ldr	r3, [pc, #512]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d001      	beq.n	8002ede <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0f4      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d009      	beq.n	8002efc <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ee8:	4b7a      	ldr	r3, [pc, #488]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	22f0      	movs	r2, #240	; 0xf0
 8002eee:	4393      	bics	r3, r2
 8002ef0:	0019      	movs	r1, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	4b77      	ldr	r3, [pc, #476]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2201      	movs	r2, #1
 8002f02:	4013      	ands	r3, r2
 8002f04:	d100      	bne.n	8002f08 <HAL_RCC_ClockConfig+0x70>
 8002f06:	e089      	b.n	800301c <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d107      	bne.n	8002f20 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f10:	4b70      	ldr	r3, [pc, #448]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	2380      	movs	r3, #128	; 0x80
 8002f16:	029b      	lsls	r3, r3, #10
 8002f18:	4013      	ands	r3, r2
 8002f1a:	d120      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e0d3      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d107      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f28:	4b6a      	ldr	r3, [pc, #424]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	049b      	lsls	r3, r3, #18
 8002f30:	4013      	ands	r3, r2
 8002f32:	d114      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0c7      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d106      	bne.n	8002f4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f40:	4b64      	ldr	r3, [pc, #400]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2204      	movs	r2, #4
 8002f46:	4013      	ands	r3, r2
 8002f48:	d109      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e0bc      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002f4e:	4b61      	ldr	r3, [pc, #388]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	2380      	movs	r3, #128	; 0x80
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	4013      	ands	r3, r2
 8002f58:	d101      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e0b4      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f5e:	4b5d      	ldr	r3, [pc, #372]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	2203      	movs	r2, #3
 8002f64:	4393      	bics	r3, r2
 8002f66:	0019      	movs	r1, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	4b59      	ldr	r3, [pc, #356]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f72:	f7fe fb4b 	bl	800160c <HAL_GetTick>
 8002f76:	0003      	movs	r3, r0
 8002f78:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d111      	bne.n	8002fa6 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f82:	e009      	b.n	8002f98 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f84:	f7fe fb42 	bl	800160c <HAL_GetTick>
 8002f88:	0002      	movs	r2, r0
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	4a52      	ldr	r2, [pc, #328]	; (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e097      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f98:	4b4e      	ldr	r3, [pc, #312]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	220c      	movs	r2, #12
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	2b08      	cmp	r3, #8
 8002fa2:	d1ef      	bne.n	8002f84 <HAL_RCC_ClockConfig+0xec>
 8002fa4:	e03a      	b.n	800301c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	d111      	bne.n	8002fd2 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fae:	e009      	b.n	8002fc4 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb0:	f7fe fb2c 	bl	800160c <HAL_GetTick>
 8002fb4:	0002      	movs	r2, r0
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	4a47      	ldr	r2, [pc, #284]	; (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e081      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fc4:	4b43      	ldr	r3, [pc, #268]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	220c      	movs	r2, #12
 8002fca:	4013      	ands	r3, r2
 8002fcc:	2b0c      	cmp	r3, #12
 8002fce:	d1ef      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x118>
 8002fd0:	e024      	b.n	800301c <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d11b      	bne.n	8003012 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fda:	e009      	b.n	8002ff0 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fdc:	f7fe fb16 	bl	800160c <HAL_GetTick>
 8002fe0:	0002      	movs	r2, r0
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	4a3c      	ldr	r2, [pc, #240]	; (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d901      	bls.n	8002ff0 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002fec:	2303      	movs	r3, #3
 8002fee:	e06b      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ff0:	4b38      	ldr	r3, [pc, #224]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	220c      	movs	r2, #12
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2b04      	cmp	r3, #4
 8002ffa:	d1ef      	bne.n	8002fdc <HAL_RCC_ClockConfig+0x144>
 8002ffc:	e00e      	b.n	800301c <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ffe:	f7fe fb05 	bl	800160c <HAL_GetTick>
 8003002:	0002      	movs	r2, r0
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	4a33      	ldr	r2, [pc, #204]	; (80030d8 <HAL_RCC_ClockConfig+0x240>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e05a      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003012:	4b30      	ldr	r3, [pc, #192]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	220c      	movs	r2, #12
 8003018:	4013      	ands	r3, r2
 800301a:	d1f0      	bne.n	8002ffe <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800301c:	4b2c      	ldr	r3, [pc, #176]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2201      	movs	r2, #1
 8003022:	4013      	ands	r3, r2
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	429a      	cmp	r2, r3
 8003028:	d211      	bcs.n	800304e <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800302a:	4b29      	ldr	r3, [pc, #164]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2201      	movs	r2, #1
 8003030:	4393      	bics	r3, r2
 8003032:	0019      	movs	r1, r3
 8003034:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 8003036:	683a      	ldr	r2, [r7, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800303c:	4b24      	ldr	r3, [pc, #144]	; (80030d0 <HAL_RCC_ClockConfig+0x238>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2201      	movs	r2, #1
 8003042:	4013      	ands	r3, r2
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	429a      	cmp	r2, r3
 8003048:	d001      	beq.n	800304e <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e03c      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2204      	movs	r2, #4
 8003054:	4013      	ands	r3, r2
 8003056:	d009      	beq.n	800306c <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003058:	4b1e      	ldr	r3, [pc, #120]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	4a1f      	ldr	r2, [pc, #124]	; (80030dc <HAL_RCC_ClockConfig+0x244>)
 800305e:	4013      	ands	r3, r2
 8003060:	0019      	movs	r1, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	4b1b      	ldr	r3, [pc, #108]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8003068:	430a      	orrs	r2, r1
 800306a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2208      	movs	r2, #8
 8003072:	4013      	ands	r3, r2
 8003074:	d00a      	beq.n	800308c <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003076:	4b17      	ldr	r3, [pc, #92]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8003078:	68db      	ldr	r3, [r3, #12]
 800307a:	4a19      	ldr	r2, [pc, #100]	; (80030e0 <HAL_RCC_ClockConfig+0x248>)
 800307c:	4013      	ands	r3, r2
 800307e:	0019      	movs	r1, r3
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	00da      	lsls	r2, r3, #3
 8003086:	4b13      	ldr	r3, [pc, #76]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8003088:	430a      	orrs	r2, r1
 800308a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800308c:	f000 f82e 	bl	80030ec <HAL_RCC_GetSysClockFreq>
 8003090:	0001      	movs	r1, r0
 8003092:	4b10      	ldr	r3, [pc, #64]	; (80030d4 <HAL_RCC_ClockConfig+0x23c>)
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	091b      	lsrs	r3, r3, #4
 8003098:	220f      	movs	r2, #15
 800309a:	4013      	ands	r3, r2
 800309c:	4a11      	ldr	r2, [pc, #68]	; (80030e4 <HAL_RCC_ClockConfig+0x24c>)
 800309e:	5cd3      	ldrb	r3, [r2, r3]
 80030a0:	000a      	movs	r2, r1
 80030a2:	40da      	lsrs	r2, r3
 80030a4:	4b10      	ldr	r3, [pc, #64]	; (80030e8 <HAL_RCC_ClockConfig+0x250>)
 80030a6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80030a8:	250b      	movs	r5, #11
 80030aa:	197c      	adds	r4, r7, r5
 80030ac:	2000      	movs	r0, #0
 80030ae:	f003 fc41 	bl	8006934 <HAL_InitTick>
 80030b2:	0003      	movs	r3, r0
 80030b4:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80030b6:	197b      	adds	r3, r7, r5
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d003      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 80030be:	230b      	movs	r3, #11
 80030c0:	18fb      	adds	r3, r7, r3
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	e000      	b.n	80030c8 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	0018      	movs	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b004      	add	sp, #16
 80030ce:	bdb0      	pop	{r4, r5, r7, pc}
 80030d0:	40022000 	.word	0x40022000
 80030d4:	40021000 	.word	0x40021000
 80030d8:	00001388 	.word	0x00001388
 80030dc:	fffff8ff 	.word	0xfffff8ff
 80030e0:	ffffc7ff 	.word	0xffffc7ff
 80030e4:	08006cdc 	.word	0x08006cdc
 80030e8:	20000004 	.word	0x20000004

080030ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80030f2:	4b3b      	ldr	r3, [pc, #236]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xf4>)
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	220c      	movs	r2, #12
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b08      	cmp	r3, #8
 8003100:	d00e      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x34>
 8003102:	2b0c      	cmp	r3, #12
 8003104:	d00f      	beq.n	8003126 <HAL_RCC_GetSysClockFreq+0x3a>
 8003106:	2b04      	cmp	r3, #4
 8003108:	d157      	bne.n	80031ba <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800310a:	4b35      	ldr	r3, [pc, #212]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xf4>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2210      	movs	r2, #16
 8003110:	4013      	ands	r3, r2
 8003112:	d002      	beq.n	800311a <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003114:	4b33      	ldr	r3, [pc, #204]	; (80031e4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003116:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003118:	e05d      	b.n	80031d6 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 800311a:	4b33      	ldr	r3, [pc, #204]	; (80031e8 <HAL_RCC_GetSysClockFreq+0xfc>)
 800311c:	613b      	str	r3, [r7, #16]
      break;
 800311e:	e05a      	b.n	80031d6 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003120:	4b32      	ldr	r3, [pc, #200]	; (80031ec <HAL_RCC_GetSysClockFreq+0x100>)
 8003122:	613b      	str	r3, [r7, #16]
      break;
 8003124:	e057      	b.n	80031d6 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	0c9b      	lsrs	r3, r3, #18
 800312a:	220f      	movs	r2, #15
 800312c:	4013      	ands	r3, r2
 800312e:	4a30      	ldr	r2, [pc, #192]	; (80031f0 <HAL_RCC_GetSysClockFreq+0x104>)
 8003130:	5cd3      	ldrb	r3, [r2, r3]
 8003132:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	0d9b      	lsrs	r3, r3, #22
 8003138:	2203      	movs	r2, #3
 800313a:	4013      	ands	r3, r2
 800313c:	3301      	adds	r3, #1
 800313e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003140:	4b27      	ldr	r3, [pc, #156]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003142:	68da      	ldr	r2, [r3, #12]
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	025b      	lsls	r3, r3, #9
 8003148:	4013      	ands	r3, r2
 800314a:	d00f      	beq.n	800316c <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	000a      	movs	r2, r1
 8003150:	0152      	lsls	r2, r2, #5
 8003152:	1a52      	subs	r2, r2, r1
 8003154:	0193      	lsls	r3, r2, #6
 8003156:	1a9b      	subs	r3, r3, r2
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	185b      	adds	r3, r3, r1
 800315c:	025b      	lsls	r3, r3, #9
 800315e:	6879      	ldr	r1, [r7, #4]
 8003160:	0018      	movs	r0, r3
 8003162:	f7fc ffd1 	bl	8000108 <__udivsi3>
 8003166:	0003      	movs	r3, r0
 8003168:	617b      	str	r3, [r7, #20]
 800316a:	e023      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800316c:	4b1c      	ldr	r3, [pc, #112]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xf4>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2210      	movs	r2, #16
 8003172:	4013      	ands	r3, r2
 8003174:	d00f      	beq.n	8003196 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	000a      	movs	r2, r1
 800317a:	0152      	lsls	r2, r2, #5
 800317c:	1a52      	subs	r2, r2, r1
 800317e:	0193      	lsls	r3, r2, #6
 8003180:	1a9b      	subs	r3, r3, r2
 8003182:	00db      	lsls	r3, r3, #3
 8003184:	185b      	adds	r3, r3, r1
 8003186:	021b      	lsls	r3, r3, #8
 8003188:	6879      	ldr	r1, [r7, #4]
 800318a:	0018      	movs	r0, r3
 800318c:	f7fc ffbc 	bl	8000108 <__udivsi3>
 8003190:	0003      	movs	r3, r0
 8003192:	617b      	str	r3, [r7, #20]
 8003194:	e00e      	b.n	80031b4 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8003196:	68b9      	ldr	r1, [r7, #8]
 8003198:	000a      	movs	r2, r1
 800319a:	0152      	lsls	r2, r2, #5
 800319c:	1a52      	subs	r2, r2, r1
 800319e:	0193      	lsls	r3, r2, #6
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	00db      	lsls	r3, r3, #3
 80031a4:	185b      	adds	r3, r3, r1
 80031a6:	029b      	lsls	r3, r3, #10
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	0018      	movs	r0, r3
 80031ac:	f7fc ffac 	bl	8000108 <__udivsi3>
 80031b0:	0003      	movs	r3, r0
 80031b2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	613b      	str	r3, [r7, #16]
      break;
 80031b8:	e00d      	b.n	80031d6 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80031ba:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <HAL_RCC_GetSysClockFreq+0xf4>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	0b5b      	lsrs	r3, r3, #13
 80031c0:	2207      	movs	r2, #7
 80031c2:	4013      	ands	r3, r2
 80031c4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	3301      	adds	r3, #1
 80031ca:	2280      	movs	r2, #128	; 0x80
 80031cc:	0212      	lsls	r2, r2, #8
 80031ce:	409a      	lsls	r2, r3
 80031d0:	0013      	movs	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]
      break;
 80031d4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80031d6:	693b      	ldr	r3, [r7, #16]
}
 80031d8:	0018      	movs	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	b006      	add	sp, #24
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40021000 	.word	0x40021000
 80031e4:	003d0900 	.word	0x003d0900
 80031e8:	00f42400 	.word	0x00f42400
 80031ec:	007a1200 	.word	0x007a1200
 80031f0:	08006cf4 	.word	0x08006cf4

080031f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031f8:	4b02      	ldr	r3, [pc, #8]	; (8003204 <HAL_RCC_GetHCLKFreq+0x10>)
 80031fa:	681b      	ldr	r3, [r3, #0]
}
 80031fc:	0018      	movs	r0, r3
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	46c0      	nop			; (mov r8, r8)
 8003204:	20000004 	.word	0x20000004

08003208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800320c:	f7ff fff2 	bl	80031f4 <HAL_RCC_GetHCLKFreq>
 8003210:	0001      	movs	r1, r0
 8003212:	4b06      	ldr	r3, [pc, #24]	; (800322c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	2207      	movs	r2, #7
 800321a:	4013      	ands	r3, r2
 800321c:	4a04      	ldr	r2, [pc, #16]	; (8003230 <HAL_RCC_GetPCLK1Freq+0x28>)
 800321e:	5cd3      	ldrb	r3, [r2, r3]
 8003220:	40d9      	lsrs	r1, r3
 8003222:	000b      	movs	r3, r1
}
 8003224:	0018      	movs	r0, r3
 8003226:	46bd      	mov	sp, r7
 8003228:	bd80      	pop	{r7, pc}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	40021000 	.word	0x40021000
 8003230:	08006cec 	.word	0x08006cec

08003234 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	220f      	movs	r2, #15
 8003242:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003244:	4b12      	ldr	r3, [pc, #72]	; (8003290 <HAL_RCC_GetClockConfig+0x5c>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	2203      	movs	r2, #3
 800324a:	401a      	ands	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003250:	4b0f      	ldr	r3, [pc, #60]	; (8003290 <HAL_RCC_GetClockConfig+0x5c>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	22f0      	movs	r2, #240	; 0xf0
 8003256:	401a      	ands	r2, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800325c:	4b0c      	ldr	r3, [pc, #48]	; (8003290 <HAL_RCC_GetClockConfig+0x5c>)
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	23e0      	movs	r3, #224	; 0xe0
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	401a      	ands	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800326a:	4b09      	ldr	r3, [pc, #36]	; (8003290 <HAL_RCC_GetClockConfig+0x5c>)
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	08da      	lsrs	r2, r3, #3
 8003270:	23e0      	movs	r3, #224	; 0xe0
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	401a      	ands	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800327a:	4b06      	ldr	r3, [pc, #24]	; (8003294 <HAL_RCC_GetClockConfig+0x60>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2201      	movs	r2, #1
 8003280:	401a      	ands	r2, r3
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	601a      	str	r2, [r3, #0]
}
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	46bd      	mov	sp, r7
 800328a:	b002      	add	sp, #8
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	40021000 	.word	0x40021000
 8003294:	40022000 	.word	0x40022000

08003298 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e01e      	b.n	80032e8 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2239      	movs	r2, #57	; 0x39
 80032ae:	5c9b      	ldrb	r3, [r3, r2]
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d107      	bne.n	80032c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2238      	movs	r2, #56	; 0x38
 80032ba:	2100      	movs	r1, #0
 80032bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	0018      	movs	r0, r3
 80032c2:	f003 fb11 	bl	80068e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2239      	movs	r2, #57	; 0x39
 80032ca:	2102      	movs	r1, #2
 80032cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	3304      	adds	r3, #4
 80032d6:	0019      	movs	r1, r3
 80032d8:	0010      	movs	r0, r2
 80032da:	f000 fa13 	bl	8003704 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2239      	movs	r2, #57	; 0x39
 80032e2:	2101      	movs	r1, #1
 80032e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032e6:	2300      	movs	r3, #0
}
 80032e8:	0018      	movs	r0, r3
 80032ea:	46bd      	mov	sp, r7
 80032ec:	b002      	add	sp, #8
 80032ee:	bd80      	pop	{r7, pc}

080032f0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2239      	movs	r2, #57	; 0x39
 80032fc:	2102      	movs	r1, #2
 80032fe:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	2207      	movs	r2, #7
 8003308:	4013      	ands	r3, r2
 800330a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2b06      	cmp	r3, #6
 8003310:	d007      	beq.n	8003322 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	2101      	movs	r1, #1
 800331e:	430a      	orrs	r2, r1
 8003320:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2239      	movs	r2, #57	; 0x39
 8003326:	2101      	movs	r1, #1
 8003328:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800332a:	2300      	movs	r3, #0
}
 800332c:	0018      	movs	r0, r3
 800332e:	46bd      	mov	sp, r7
 8003330:	b004      	add	sp, #16
 8003332:	bd80      	pop	{r7, pc}

08003334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2101      	movs	r1, #1
 8003348:	430a      	orrs	r2, r1
 800334a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2207      	movs	r2, #7
 8003354:	4013      	ands	r3, r2
 8003356:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2b06      	cmp	r3, #6
 800335c:	d007      	beq.n	800336e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2101      	movs	r1, #1
 800336a:	430a      	orrs	r2, r1
 800336c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	0018      	movs	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	b004      	add	sp, #16
 8003376:	bd80      	pop	{r7, pc}

08003378 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	2202      	movs	r2, #2
 8003388:	4013      	ands	r3, r2
 800338a:	2b02      	cmp	r3, #2
 800338c:	d124      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	2202      	movs	r2, #2
 8003396:	4013      	ands	r3, r2
 8003398:	2b02      	cmp	r3, #2
 800339a:	d11d      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	2203      	movs	r2, #3
 80033a2:	4252      	negs	r2, r2
 80033a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	2203      	movs	r2, #3
 80033b4:	4013      	ands	r3, r2
 80033b6:	d004      	beq.n	80033c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	0018      	movs	r0, r3
 80033bc:	f000 f98a 	bl	80036d4 <HAL_TIM_IC_CaptureCallback>
 80033c0:	e007      	b.n	80033d2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	0018      	movs	r0, r3
 80033c6:	f000 f97d 	bl	80036c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	0018      	movs	r0, r3
 80033ce:	f000 f989 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	2204      	movs	r2, #4
 80033e0:	4013      	ands	r3, r2
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d125      	bne.n	8003432 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	2204      	movs	r2, #4
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	d11e      	bne.n	8003432 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2205      	movs	r2, #5
 80033fa:	4252      	negs	r2, r2
 80033fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2202      	movs	r2, #2
 8003402:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	699a      	ldr	r2, [r3, #24]
 800340a:	23c0      	movs	r3, #192	; 0xc0
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	4013      	ands	r3, r2
 8003410:	d004      	beq.n	800341c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	0018      	movs	r0, r3
 8003416:	f000 f95d 	bl	80036d4 <HAL_TIM_IC_CaptureCallback>
 800341a:	e007      	b.n	800342c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	0018      	movs	r0, r3
 8003420:	f000 f950 	bl	80036c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	0018      	movs	r0, r3
 8003428:	f000 f95c 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2200      	movs	r2, #0
 8003430:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	691b      	ldr	r3, [r3, #16]
 8003438:	2208      	movs	r2, #8
 800343a:	4013      	ands	r3, r2
 800343c:	2b08      	cmp	r3, #8
 800343e:	d124      	bne.n	800348a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	2208      	movs	r2, #8
 8003448:	4013      	ands	r3, r2
 800344a:	2b08      	cmp	r3, #8
 800344c:	d11d      	bne.n	800348a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2209      	movs	r2, #9
 8003454:	4252      	negs	r2, r2
 8003456:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2204      	movs	r2, #4
 800345c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	2203      	movs	r2, #3
 8003466:	4013      	ands	r3, r2
 8003468:	d004      	beq.n	8003474 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	0018      	movs	r0, r3
 800346e:	f000 f931 	bl	80036d4 <HAL_TIM_IC_CaptureCallback>
 8003472:	e007      	b.n	8003484 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	0018      	movs	r0, r3
 8003478:	f000 f924 	bl	80036c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	0018      	movs	r0, r3
 8003480:	f000 f930 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	691b      	ldr	r3, [r3, #16]
 8003490:	2210      	movs	r2, #16
 8003492:	4013      	ands	r3, r2
 8003494:	2b10      	cmp	r3, #16
 8003496:	d125      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	2210      	movs	r2, #16
 80034a0:	4013      	ands	r3, r2
 80034a2:	2b10      	cmp	r3, #16
 80034a4:	d11e      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2211      	movs	r2, #17
 80034ac:	4252      	negs	r2, r2
 80034ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2208      	movs	r2, #8
 80034b4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	69da      	ldr	r2, [r3, #28]
 80034bc:	23c0      	movs	r3, #192	; 0xc0
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	4013      	ands	r3, r2
 80034c2:	d004      	beq.n	80034ce <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	0018      	movs	r0, r3
 80034c8:	f000 f904 	bl	80036d4 <HAL_TIM_IC_CaptureCallback>
 80034cc:	e007      	b.n	80034de <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	0018      	movs	r0, r3
 80034d2:	f000 f8f7 	bl	80036c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	0018      	movs	r0, r3
 80034da:	f000 f903 	bl	80036e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	2201      	movs	r2, #1
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d10f      	bne.n	8003512 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	2201      	movs	r2, #1
 80034fa:	4013      	ands	r3, r2
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d108      	bne.n	8003512 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2202      	movs	r2, #2
 8003506:	4252      	negs	r2, r2
 8003508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	0018      	movs	r0, r3
 800350e:	f003 f839 	bl	8006584 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	2240      	movs	r2, #64	; 0x40
 800351a:	4013      	ands	r3, r2
 800351c:	2b40      	cmp	r3, #64	; 0x40
 800351e:	d10f      	bne.n	8003540 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	2240      	movs	r2, #64	; 0x40
 8003528:	4013      	ands	r3, r2
 800352a:	2b40      	cmp	r3, #64	; 0x40
 800352c:	d108      	bne.n	8003540 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2241      	movs	r2, #65	; 0x41
 8003534:	4252      	negs	r2, r2
 8003536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	0018      	movs	r0, r3
 800353c:	f000 f8da 	bl	80036f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003540:	46c0      	nop			; (mov r8, r8)
 8003542:	46bd      	mov	sp, r7
 8003544:	b002      	add	sp, #8
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
 8003550:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2238      	movs	r2, #56	; 0x38
 8003556:	5c9b      	ldrb	r3, [r3, r2]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d101      	bne.n	8003560 <HAL_TIM_ConfigClockSource+0x18>
 800355c:	2302      	movs	r3, #2
 800355e:	e0ab      	b.n	80036b8 <HAL_TIM_ConfigClockSource+0x170>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2238      	movs	r2, #56	; 0x38
 8003564:	2101      	movs	r1, #1
 8003566:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2239      	movs	r2, #57	; 0x39
 800356c:	2102      	movs	r1, #2
 800356e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2277      	movs	r2, #119	; 0x77
 800357c:	4393      	bics	r3, r2
 800357e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	4a4f      	ldr	r2, [pc, #316]	; (80036c0 <HAL_TIM_ConfigClockSource+0x178>)
 8003584:	4013      	ands	r3, r2
 8003586:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2b40      	cmp	r3, #64	; 0x40
 8003596:	d100      	bne.n	800359a <HAL_TIM_ConfigClockSource+0x52>
 8003598:	e06b      	b.n	8003672 <HAL_TIM_ConfigClockSource+0x12a>
 800359a:	d80e      	bhi.n	80035ba <HAL_TIM_ConfigClockSource+0x72>
 800359c:	2b10      	cmp	r3, #16
 800359e:	d100      	bne.n	80035a2 <HAL_TIM_ConfigClockSource+0x5a>
 80035a0:	e077      	b.n	8003692 <HAL_TIM_ConfigClockSource+0x14a>
 80035a2:	d803      	bhi.n	80035ac <HAL_TIM_ConfigClockSource+0x64>
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d100      	bne.n	80035aa <HAL_TIM_ConfigClockSource+0x62>
 80035a8:	e073      	b.n	8003692 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80035aa:	e07c      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80035ac:	2b20      	cmp	r3, #32
 80035ae:	d100      	bne.n	80035b2 <HAL_TIM_ConfigClockSource+0x6a>
 80035b0:	e06f      	b.n	8003692 <HAL_TIM_ConfigClockSource+0x14a>
 80035b2:	2b30      	cmp	r3, #48	; 0x30
 80035b4:	d100      	bne.n	80035b8 <HAL_TIM_ConfigClockSource+0x70>
 80035b6:	e06c      	b.n	8003692 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 80035b8:	e075      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80035ba:	2b70      	cmp	r3, #112	; 0x70
 80035bc:	d00e      	beq.n	80035dc <HAL_TIM_ConfigClockSource+0x94>
 80035be:	d804      	bhi.n	80035ca <HAL_TIM_ConfigClockSource+0x82>
 80035c0:	2b50      	cmp	r3, #80	; 0x50
 80035c2:	d036      	beq.n	8003632 <HAL_TIM_ConfigClockSource+0xea>
 80035c4:	2b60      	cmp	r3, #96	; 0x60
 80035c6:	d044      	beq.n	8003652 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 80035c8:	e06d      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 80035ca:	2280      	movs	r2, #128	; 0x80
 80035cc:	0152      	lsls	r2, r2, #5
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d068      	beq.n	80036a4 <HAL_TIM_ConfigClockSource+0x15c>
 80035d2:	2280      	movs	r2, #128	; 0x80
 80035d4:	0192      	lsls	r2, r2, #6
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d017      	beq.n	800360a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 80035da:	e064      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6818      	ldr	r0, [r3, #0]
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	6899      	ldr	r1, [r3, #8]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f000 f962 	bl	80038b4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2277      	movs	r2, #119	; 0x77
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	609a      	str	r2, [r3, #8]
      break;
 8003608:	e04d      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	6899      	ldr	r1, [r3, #8]
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	f000 f94b 	bl	80038b4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2180      	movs	r1, #128	; 0x80
 800362a:	01c9      	lsls	r1, r1, #7
 800362c:	430a      	orrs	r2, r1
 800362e:	609a      	str	r2, [r3, #8]
      break;
 8003630:	e039      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6818      	ldr	r0, [r3, #0]
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	6859      	ldr	r1, [r3, #4]
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	001a      	movs	r2, r3
 8003640:	f000 f8be 	bl	80037c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2150      	movs	r1, #80	; 0x50
 800364a:	0018      	movs	r0, r3
 800364c:	f000 f918 	bl	8003880 <TIM_ITRx_SetConfig>
      break;
 8003650:	e029      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6818      	ldr	r0, [r3, #0]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	6859      	ldr	r1, [r3, #4]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	001a      	movs	r2, r3
 8003660:	f000 f8dc 	bl	800381c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2160      	movs	r1, #96	; 0x60
 800366a:	0018      	movs	r0, r3
 800366c:	f000 f908 	bl	8003880 <TIM_ITRx_SetConfig>
      break;
 8003670:	e019      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6818      	ldr	r0, [r3, #0]
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	6859      	ldr	r1, [r3, #4]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	001a      	movs	r2, r3
 8003680:	f000 f89e 	bl	80037c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2140      	movs	r1, #64	; 0x40
 800368a:	0018      	movs	r0, r3
 800368c:	f000 f8f8 	bl	8003880 <TIM_ITRx_SetConfig>
      break;
 8003690:	e009      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	0019      	movs	r1, r3
 800369c:	0010      	movs	r0, r2
 800369e:	f000 f8ef 	bl	8003880 <TIM_ITRx_SetConfig>
      break;
 80036a2:	e000      	b.n	80036a6 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 80036a4:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2239      	movs	r2, #57	; 0x39
 80036aa:	2101      	movs	r1, #1
 80036ac:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2238      	movs	r2, #56	; 0x38
 80036b2:	2100      	movs	r1, #0
 80036b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	0018      	movs	r0, r3
 80036ba:	46bd      	mov	sp, r7
 80036bc:	b004      	add	sp, #16
 80036be:	bd80      	pop	{r7, pc}
 80036c0:	ffff00ff 	.word	0xffff00ff

080036c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036cc:	46c0      	nop			; (mov r8, r8)
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b002      	add	sp, #8
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036dc:	46c0      	nop			; (mov r8, r8)
 80036de:	46bd      	mov	sp, r7
 80036e0:	b002      	add	sp, #8
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036ec:	46c0      	nop			; (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b002      	add	sp, #8
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036fc:	46c0      	nop			; (mov r8, r8)
 80036fe:	46bd      	mov	sp, r7
 8003700:	b002      	add	sp, #8
 8003702:	bd80      	pop	{r7, pc}

08003704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	05db      	lsls	r3, r3, #23
 800371a:	429a      	cmp	r2, r3
 800371c:	d00b      	beq.n	8003736 <TIM_Base_SetConfig+0x32>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a23      	ldr	r2, [pc, #140]	; (80037b0 <TIM_Base_SetConfig+0xac>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d007      	beq.n	8003736 <TIM_Base_SetConfig+0x32>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a22      	ldr	r2, [pc, #136]	; (80037b4 <TIM_Base_SetConfig+0xb0>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d003      	beq.n	8003736 <TIM_Base_SetConfig+0x32>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a21      	ldr	r2, [pc, #132]	; (80037b8 <TIM_Base_SetConfig+0xb4>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d108      	bne.n	8003748 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2270      	movs	r2, #112	; 0x70
 800373a:	4393      	bics	r3, r2
 800373c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	68fa      	ldr	r2, [r7, #12]
 8003744:	4313      	orrs	r3, r2
 8003746:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	2380      	movs	r3, #128	; 0x80
 800374c:	05db      	lsls	r3, r3, #23
 800374e:	429a      	cmp	r2, r3
 8003750:	d00b      	beq.n	800376a <TIM_Base_SetConfig+0x66>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a16      	ldr	r2, [pc, #88]	; (80037b0 <TIM_Base_SetConfig+0xac>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d007      	beq.n	800376a <TIM_Base_SetConfig+0x66>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a15      	ldr	r2, [pc, #84]	; (80037b4 <TIM_Base_SetConfig+0xb0>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d003      	beq.n	800376a <TIM_Base_SetConfig+0x66>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a14      	ldr	r2, [pc, #80]	; (80037b8 <TIM_Base_SetConfig+0xb4>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d108      	bne.n	800377c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	4a13      	ldr	r2, [pc, #76]	; (80037bc <TIM_Base_SetConfig+0xb8>)
 800376e:	4013      	ands	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	4313      	orrs	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2280      	movs	r2, #128	; 0x80
 8003780:	4393      	bics	r3, r2
 8003782:	001a      	movs	r2, r3
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	615a      	str	r2, [r3, #20]
}
 80037a8:	46c0      	nop			; (mov r8, r8)
 80037aa:	46bd      	mov	sp, r7
 80037ac:	b004      	add	sp, #16
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40000400 	.word	0x40000400
 80037b4:	40010800 	.word	0x40010800
 80037b8:	40011400 	.word	0x40011400
 80037bc:	fffffcff 	.word	0xfffffcff

080037c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	2201      	movs	r2, #1
 80037d8:	4393      	bics	r3, r2
 80037da:	001a      	movs	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	22f0      	movs	r2, #240	; 0xf0
 80037ea:	4393      	bics	r3, r2
 80037ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	220a      	movs	r2, #10
 80037fc:	4393      	bics	r3, r2
 80037fe:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003800:	697a      	ldr	r2, [r7, #20]
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	697a      	ldr	r2, [r7, #20]
 8003812:	621a      	str	r2, [r3, #32]
}
 8003814:	46c0      	nop			; (mov r8, r8)
 8003816:	46bd      	mov	sp, r7
 8003818:	b006      	add	sp, #24
 800381a:	bd80      	pop	{r7, pc}

0800381c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	2210      	movs	r2, #16
 800382e:	4393      	bics	r3, r2
 8003830:	001a      	movs	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	4a0d      	ldr	r2, [pc, #52]	; (800387c <TIM_TI2_ConfigInputStage+0x60>)
 8003846:	4013      	ands	r3, r2
 8003848:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	031b      	lsls	r3, r3, #12
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	4313      	orrs	r3, r2
 8003852:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	22a0      	movs	r2, #160	; 0xa0
 8003858:	4393      	bics	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	693a      	ldr	r2, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	697a      	ldr	r2, [r7, #20]
 800386a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	693a      	ldr	r2, [r7, #16]
 8003870:	621a      	str	r2, [r3, #32]
}
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	46bd      	mov	sp, r7
 8003876:	b006      	add	sp, #24
 8003878:	bd80      	pop	{r7, pc}
 800387a:	46c0      	nop			; (mov r8, r8)
 800387c:	ffff0fff 	.word	0xffff0fff

08003880 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2270      	movs	r2, #112	; 0x70
 8003894:	4393      	bics	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003898:	683a      	ldr	r2, [r7, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	2207      	movs	r2, #7
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	609a      	str	r2, [r3, #8]
}
 80038aa:	46c0      	nop			; (mov r8, r8)
 80038ac:	46bd      	mov	sp, r7
 80038ae:	b004      	add	sp, #16
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
 80038c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	4a09      	ldr	r2, [pc, #36]	; (80038f0 <TIM_ETR_SetConfig+0x3c>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	021a      	lsls	r2, r3, #8
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	4313      	orrs	r3, r2
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	609a      	str	r2, [r3, #8]
}
 80038e8:	46c0      	nop			; (mov r8, r8)
 80038ea:	46bd      	mov	sp, r7
 80038ec:	b006      	add	sp, #24
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	ffff00ff 	.word	0xffff00ff

080038f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2238      	movs	r2, #56	; 0x38
 8003902:	5c9b      	ldrb	r3, [r3, r2]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d101      	bne.n	800390c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003908:	2302      	movs	r3, #2
 800390a:	e032      	b.n	8003972 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2238      	movs	r2, #56	; 0x38
 8003910:	2101      	movs	r1, #1
 8003912:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2239      	movs	r2, #57	; 0x39
 8003918:	2102      	movs	r1, #2
 800391a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2270      	movs	r2, #112	; 0x70
 8003930:	4393      	bics	r3, r2
 8003932:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68fa      	ldr	r2, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2280      	movs	r2, #128	; 0x80
 8003942:	4393      	bics	r3, r2
 8003944:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	4313      	orrs	r3, r2
 800394e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68ba      	ldr	r2, [r7, #8]
 800395e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2239      	movs	r2, #57	; 0x39
 8003964:	2101      	movs	r1, #1
 8003966:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2238      	movs	r2, #56	; 0x38
 800396c:	2100      	movs	r1, #0
 800396e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	0018      	movs	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	b004      	add	sp, #16
 8003978:	bd80      	pop	{r7, pc}

0800397a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b084      	sub	sp, #16
 800397e:	af00      	add	r7, sp, #0
 8003980:	0002      	movs	r2, r0
 8003982:	1dbb      	adds	r3, r7, #6
 8003984:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003986:	2300      	movs	r3, #0
 8003988:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800398a:	1dbb      	adds	r3, r7, #6
 800398c:	2200      	movs	r2, #0
 800398e:	5e9b      	ldrsh	r3, [r3, r2]
 8003990:	2b84      	cmp	r3, #132	; 0x84
 8003992:	d006      	beq.n	80039a2 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8003994:	1dbb      	adds	r3, r7, #6
 8003996:	2200      	movs	r2, #0
 8003998:	5e9a      	ldrsh	r2, [r3, r2]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	18d3      	adds	r3, r2, r3
 800399e:	3303      	adds	r3, #3
 80039a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80039a2:	68fb      	ldr	r3, [r7, #12]
}
 80039a4:	0018      	movs	r0, r3
 80039a6:	46bd      	mov	sp, r7
 80039a8:	b004      	add	sp, #16
 80039aa:	bd80      	pop	{r7, pc}

080039ac <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b082      	sub	sp, #8
 80039b0:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039b2:	f3ef 8305 	mrs	r3, IPSR
 80039b6:	607b      	str	r3, [r7, #4]
  return(result);
 80039b8:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80039ba:	1e5a      	subs	r2, r3, #1
 80039bc:	4193      	sbcs	r3, r2
 80039be:	b2db      	uxtb	r3, r3
}
 80039c0:	0018      	movs	r0, r3
 80039c2:	46bd      	mov	sp, r7
 80039c4:	b002      	add	sp, #8
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80039cc:	f001 f86e 	bl	8004aac <vTaskStartScheduler>
  
  return osOK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	0018      	movs	r0, r3
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80039d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039da:	b089      	sub	sp, #36	; 0x24
 80039dc:	af04      	add	r7, sp, #16
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	695b      	ldr	r3, [r3, #20]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d020      	beq.n	8003a2c <osThreadCreate+0x54>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d01c      	beq.n	8003a2c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685c      	ldr	r4, [r3, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681d      	ldr	r5, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	691e      	ldr	r6, [r3, #16]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2208      	movs	r2, #8
 8003a02:	5e9b      	ldrsh	r3, [r3, r2]
 8003a04:	0018      	movs	r0, r3
 8003a06:	f7ff ffb8 	bl	800397a <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	695a      	ldr	r2, [r3, #20]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a12:	6839      	ldr	r1, [r7, #0]
 8003a14:	9302      	str	r3, [sp, #8]
 8003a16:	9201      	str	r2, [sp, #4]
 8003a18:	9000      	str	r0, [sp, #0]
 8003a1a:	000b      	movs	r3, r1
 8003a1c:	0032      	movs	r2, r6
 8003a1e:	0029      	movs	r1, r5
 8003a20:	0020      	movs	r0, r4
 8003a22:	f000 feaf 	bl	8004784 <xTaskCreateStatic>
 8003a26:	0003      	movs	r3, r0
 8003a28:	60fb      	str	r3, [r7, #12]
 8003a2a:	e01d      	b.n	8003a68 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685c      	ldr	r4, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a38:	b29e      	uxth	r6, r3
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2208      	movs	r2, #8
 8003a3e:	5e9b      	ldrsh	r3, [r3, r2]
 8003a40:	0018      	movs	r0, r3
 8003a42:	f7ff ff9a 	bl	800397a <makeFreeRtosPriority>
 8003a46:	0001      	movs	r1, r0
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	230c      	movs	r3, #12
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	9301      	str	r3, [sp, #4]
 8003a50:	9100      	str	r1, [sp, #0]
 8003a52:	0013      	movs	r3, r2
 8003a54:	0032      	movs	r2, r6
 8003a56:	0029      	movs	r1, r5
 8003a58:	0020      	movs	r0, r4
 8003a5a:	f000 fed6 	bl	800480a <xTaskCreate>
 8003a5e:	0003      	movs	r3, r0
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d001      	beq.n	8003a68 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 8003a64:	2300      	movs	r3, #0
 8003a66:	e000      	b.n	8003a6a <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003a68:	68fb      	ldr	r3, [r7, #12]
}
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	b005      	add	sp, #20
 8003a70:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a72 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b084      	sub	sp, #16
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <osDelay+0x16>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	e000      	b.n	8003a8a <osDelay+0x18>
 8003a88:	2301      	movs	r3, #1
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	f000 ffe8 	bl	8004a60 <vTaskDelay>
  
  return osOK;
 8003a90:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003a92:	0018      	movs	r0, r3
 8003a94:	46bd      	mov	sp, r7
 8003a96:	b004      	add	sp, #16
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8003aae:	f7ff ff7d 	bl	80039ac <inHandlerMode>
 8003ab2:	1e03      	subs	r3, r0, #0
 8003ab4:	d018      	beq.n	8003ae8 <osSignalSet+0x4c>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8003ab6:	6839      	ldr	r1, [r7, #0]
 8003ab8:	2308      	movs	r3, #8
 8003aba:	18fa      	adds	r2, r7, r3
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	230c      	movs	r3, #12
 8003ac0:	18fb      	adds	r3, r7, r3
 8003ac2:	9300      	str	r3, [sp, #0]
 8003ac4:	0013      	movs	r3, r2
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f001 fcea 	bl	80054a0 <xTaskGenericNotifyFromISR>
 8003acc:	0003      	movs	r3, r0
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d002      	beq.n	8003ad8 <osSignalSet+0x3c>
      return 0x80000000;
 8003ad2:	2380      	movs	r3, #128	; 0x80
 8003ad4:	061b      	lsls	r3, r3, #24
 8003ad6:	e015      	b.n	8003b04 <osSignalSet+0x68>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d011      	beq.n	8003b02 <osSignalSet+0x66>
 8003ade:	4b0b      	ldr	r3, [pc, #44]	; (8003b0c <osSignalSet+0x70>)
 8003ae0:	2280      	movs	r2, #128	; 0x80
 8003ae2:	0552      	lsls	r2, r2, #21
 8003ae4:	601a      	str	r2, [r3, #0]
 8003ae6:	e00c      	b.n	8003b02 <osSignalSet+0x66>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8003ae8:	6839      	ldr	r1, [r7, #0]
 8003aea:	2308      	movs	r3, #8
 8003aec:	18fb      	adds	r3, r7, r3
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f001 fc49 	bl	8005388 <xTaskGenericNotify>
 8003af6:	0003      	movs	r3, r0
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d002      	beq.n	8003b02 <osSignalSet+0x66>
    return 0x80000000;
 8003afc:	2380      	movs	r3, #128	; 0x80
 8003afe:	061b      	lsls	r3, r3, #24
 8003b00:	e000      	b.n	8003b04 <osSignalSet+0x68>
  
  return ulPreviousNotificationValue;
 8003b02:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8003b04:	0018      	movs	r0, r3
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b004      	add	sp, #16
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	e000ed04 	.word	0xe000ed04

08003b10 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8003b10:	b590      	push	{r4, r7, lr}
 8003b12:	b089      	sub	sp, #36	; 0x24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8003b1c:	2310      	movs	r3, #16
 8003b1e:	18fb      	adds	r3, r7, r3
 8003b20:	2200      	movs	r2, #0
 8003b22:	605a      	str	r2, [r3, #4]
  ticks = 0;
 8003b24:	2300      	movs	r3, #0
 8003b26:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	d103      	bne.n	8003b36 <osSignalWait+0x26>
    ticks = portMAX_DELAY;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	425b      	negs	r3, r3
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	e009      	b.n	8003b4a <osSignalWait+0x3a>
  }
  else if (millisec != 0) {
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d006      	beq.n	8003b4a <osSignalWait+0x3a>
    ticks = millisec / portTICK_PERIOD_MS;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <osSignalWait+0x3a>
      ticks = 1;
 8003b46:	2301      	movs	r3, #1
 8003b48:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8003b4a:	f7ff ff2f 	bl	80039ac <inHandlerMode>
 8003b4e:	1e03      	subs	r3, r0, #0
 8003b50:	d004      	beq.n	8003b5c <osSignalWait+0x4c>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 8003b52:	2310      	movs	r3, #16
 8003b54:	18fb      	adds	r3, r7, r3
 8003b56:	2282      	movs	r2, #130	; 0x82
 8003b58:	601a      	str	r2, [r3, #0]
 8003b5a:	e026      	b.n	8003baa <osSignalWait+0x9a>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8003b5c:	68b9      	ldr	r1, [r7, #8]
 8003b5e:	69f8      	ldr	r0, [r7, #28]
 8003b60:	2310      	movs	r3, #16
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	1d1a      	adds	r2, r3, #4
 8003b66:	0003      	movs	r3, r0
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f001 fbb9 	bl	80052e0 <xTaskNotifyWait>
 8003b6e:	0003      	movs	r3, r0
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d00c      	beq.n	8003b8e <osSignalWait+0x7e>
    {
      if(ticks == 0)  ret.status = osOK;
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d104      	bne.n	8003b84 <osSignalWait+0x74>
 8003b7a:	2310      	movs	r3, #16
 8003b7c:	18fb      	adds	r3, r7, r3
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	e012      	b.n	8003baa <osSignalWait+0x9a>
      else  ret.status = osEventTimeout;
 8003b84:	2310      	movs	r3, #16
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	2240      	movs	r2, #64	; 0x40
 8003b8a:	601a      	str	r2, [r3, #0]
 8003b8c:	e00d      	b.n	8003baa <osSignalWait+0x9a>
    }
    else if(ret.value.signals < 0)
 8003b8e:	2310      	movs	r3, #16
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	da04      	bge.n	8003ba2 <osSignalWait+0x92>
    {
      ret.status =  osErrorValue;     
 8003b98:	2310      	movs	r3, #16
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	2286      	movs	r2, #134	; 0x86
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	e003      	b.n	8003baa <osSignalWait+0x9a>
    }
    else  ret.status =  osEventSignal;
 8003ba2:	2310      	movs	r3, #16
 8003ba4:	18fb      	adds	r3, r7, r3
 8003ba6:	2208      	movs	r2, #8
 8003ba8:	601a      	str	r2, [r3, #0]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2210      	movs	r2, #16
 8003bae:	18ba      	adds	r2, r7, r2
 8003bb0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003bb2:	c313      	stmia	r3!, {r0, r1, r4}
}
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	b009      	add	sp, #36	; 0x24
 8003bba:	bd90      	pop	{r4, r7, pc}

08003bbc <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003bbc:	b590      	push	{r4, r7, lr}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af02      	add	r7, sp, #8
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d012      	beq.n	8003bf4 <osMessageCreate+0x38>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00e      	beq.n	8003bf4 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6859      	ldr	r1, [r3, #4]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68dc      	ldr	r4, [r3, #12]
 8003be6:	2300      	movs	r3, #0
 8003be8:	9300      	str	r3, [sp, #0]
 8003bea:	0023      	movs	r3, r4
 8003bec:	f000 f9bd 	bl	8003f6a <xQueueGenericCreateStatic>
 8003bf0:	0003      	movs	r3, r0
 8003bf2:	e008      	b.n	8003c06 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6818      	ldr	r0, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	0019      	movs	r1, r3
 8003c00:	f000 f9fe 	bl	8004000 <xQueueGenericCreate>
 8003c04:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003c06:	0018      	movs	r0, r3
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	b003      	add	sp, #12
 8003c0c:	bd90      	pop	{r4, r7, pc}
	...

08003c10 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <osMessagePut+0x1e>
    ticks = 1;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003c2e:	f7ff febd 	bl	80039ac <inHandlerMode>
 8003c32:	1e03      	subs	r3, r0, #0
 8003c34:	d014      	beq.n	8003c60 <osMessagePut+0x50>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003c36:	2310      	movs	r3, #16
 8003c38:	18fa      	adds	r2, r7, r3
 8003c3a:	2308      	movs	r3, #8
 8003c3c:	18f9      	adds	r1, r7, r3
 8003c3e:	68f8      	ldr	r0, [r7, #12]
 8003c40:	2300      	movs	r3, #0
 8003c42:	f000 faf9 	bl	8004238 <xQueueGenericSendFromISR>
 8003c46:	0003      	movs	r3, r0
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d001      	beq.n	8003c50 <osMessagePut+0x40>
      return osErrorOS;
 8003c4c:	23ff      	movs	r3, #255	; 0xff
 8003c4e:	e014      	b.n	8003c7a <osMessagePut+0x6a>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d010      	beq.n	8003c78 <osMessagePut+0x68>
 8003c56:	4b0b      	ldr	r3, [pc, #44]	; (8003c84 <osMessagePut+0x74>)
 8003c58:	2280      	movs	r2, #128	; 0x80
 8003c5a:	0552      	lsls	r2, r2, #21
 8003c5c:	601a      	str	r2, [r3, #0]
 8003c5e:	e00b      	b.n	8003c78 <osMessagePut+0x68>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003c60:	697a      	ldr	r2, [r7, #20]
 8003c62:	2308      	movs	r3, #8
 8003c64:	18f9      	adds	r1, r7, r3
 8003c66:	68f8      	ldr	r0, [r7, #12]
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f000 fa21 	bl	80040b0 <xQueueGenericSend>
 8003c6e:	0003      	movs	r3, r0
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d001      	beq.n	8003c78 <osMessagePut+0x68>
      return osErrorOS;
 8003c74:	23ff      	movs	r3, #255	; 0xff
 8003c76:	e000      	b.n	8003c7a <osMessagePut+0x6a>
    }
  }
  
  return osOK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b006      	add	sp, #24
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	46c0      	nop			; (mov r8, r8)
 8003c84:	e000ed04 	.word	0xe000ed04

08003c88 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003c88:	b590      	push	{r4, r7, lr}
 8003c8a:	b08b      	sub	sp, #44	; 0x2c
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8003c94:	2114      	movs	r1, #20
 8003c96:	187b      	adds	r3, r7, r1
 8003c98:	68ba      	ldr	r2, [r7, #8]
 8003c9a:	609a      	str	r2, [r3, #8]
  event.value.v = 0;
 8003c9c:	187b      	adds	r3, r7, r1
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	605a      	str	r2, [r3, #4]
  
  if (queue_id == NULL) {
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d108      	bne.n	8003cba <osMessageGet+0x32>
    event.status = osErrorParameter;
 8003ca8:	2114      	movs	r1, #20
 8003caa:	187b      	adds	r3, r7, r1
 8003cac:	2280      	movs	r2, #128	; 0x80
 8003cae:	601a      	str	r2, [r3, #0]
    return event;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	187a      	adds	r2, r7, r1
 8003cb4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003cb6:	c313      	stmia	r3!, {r0, r1, r4}
 8003cb8:	e053      	b.n	8003d62 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3301      	adds	r3, #1
 8003cc6:	d103      	bne.n	8003cd0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	425b      	negs	r3, r3
 8003ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8003cce:	e009      	b.n	8003ce4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d006      	beq.n	8003ce4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8003cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <osMessageGet+0x5c>
      ticks = 1;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8003ce4:	f7ff fe62 	bl	80039ac <inHandlerMode>
 8003ce8:	1e03      	subs	r3, r0, #0
 8003cea:	d01c      	beq.n	8003d26 <osMessageGet+0x9e>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8003cec:	2320      	movs	r3, #32
 8003cee:	18fa      	adds	r2, r7, r3
 8003cf0:	2314      	movs	r3, #20
 8003cf2:	18fb      	adds	r3, r7, r3
 8003cf4:	1d19      	adds	r1, r3, #4
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	0018      	movs	r0, r3
 8003cfa:	f000 fbc3 	bl	8004484 <xQueueReceiveFromISR>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d104      	bne.n	8003d0e <osMessageGet+0x86>
      /* We have mail */
      event.status = osEventMessage;
 8003d04:	2314      	movs	r3, #20
 8003d06:	18fb      	adds	r3, r7, r3
 8003d08:	2210      	movs	r2, #16
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	e003      	b.n	8003d16 <osMessageGet+0x8e>
    }
    else {
      event.status = osOK;
 8003d0e:	2314      	movs	r3, #20
 8003d10:	18fb      	adds	r3, r7, r3
 8003d12:	2200      	movs	r2, #0
 8003d14:	601a      	str	r2, [r3, #0]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003d16:	6a3b      	ldr	r3, [r7, #32]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d01d      	beq.n	8003d58 <osMessageGet+0xd0>
 8003d1c:	4b13      	ldr	r3, [pc, #76]	; (8003d6c <osMessageGet+0xe4>)
 8003d1e:	2280      	movs	r2, #128	; 0x80
 8003d20:	0552      	lsls	r2, r2, #21
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e018      	b.n	8003d58 <osMessageGet+0xd0>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8003d26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d28:	2314      	movs	r3, #20
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	1d19      	adds	r1, r3, #4
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	0018      	movs	r0, r3
 8003d32:	f000 faf2 	bl	800431a <xQueueReceive>
 8003d36:	0003      	movs	r3, r0
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d104      	bne.n	8003d46 <osMessageGet+0xbe>
      /* We have mail */
      event.status = osEventMessage;
 8003d3c:	2314      	movs	r3, #20
 8003d3e:	18fb      	adds	r3, r7, r3
 8003d40:	2210      	movs	r2, #16
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	e008      	b.n	8003d58 <osMessageGet+0xd0>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8003d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d101      	bne.n	8003d50 <osMessageGet+0xc8>
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	e000      	b.n	8003d52 <osMessageGet+0xca>
 8003d50:	2240      	movs	r2, #64	; 0x40
 8003d52:	2314      	movs	r3, #20
 8003d54:	18fb      	adds	r3, r7, r3
 8003d56:	601a      	str	r2, [r3, #0]
    }
  }
  
  return event;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2214      	movs	r2, #20
 8003d5c:	18ba      	adds	r2, r7, r2
 8003d5e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003d60:	c313      	stmia	r3!, {r0, r1, r4}
}
 8003d62:	68f8      	ldr	r0, [r7, #12]
 8003d64:	46bd      	mov	sp, r7
 8003d66:	b00b      	add	sp, #44	; 0x2c
 8003d68:	bd90      	pop	{r4, r7, pc}
 8003d6a:	46c0      	nop			; (mov r8, r8)
 8003d6c:	e000ed04 	.word	0xe000ed04

08003d70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b082      	sub	sp, #8
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3308      	adds	r3, #8
 8003d7c:	001a      	movs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	4252      	negs	r2, r2
 8003d88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	3308      	adds	r3, #8
 8003d8e:	001a      	movs	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	3308      	adds	r3, #8
 8003d98:	001a      	movs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003da4:	46c0      	nop			; (mov r8, r8)
 8003da6:	46bd      	mov	sp, r7
 8003da8:	b002      	add	sp, #8
 8003daa:	bd80      	pop	{r7, pc}

08003dac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b082      	sub	sp, #8
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b002      	add	sp, #8
 8003dc0:	bd80      	pop	{r7, pc}

08003dc2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003dc2:	b580      	push	{r7, lr}
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]
 8003dca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	683a      	ldr	r2, [r7, #0]
 8003dec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	687a      	ldr	r2, [r7, #4]
 8003df2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	601a      	str	r2, [r3, #0]
}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b004      	add	sp, #16
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b084      	sub	sp, #16
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
 8003e0e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	3301      	adds	r3, #1
 8003e1a:	d103      	bne.n	8003e24 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	e00c      	b.n	8003e3e <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3308      	adds	r3, #8
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	e002      	b.n	8003e32 <vListInsert+0x2c>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68ba      	ldr	r2, [r7, #8]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d2f6      	bcs.n	8003e2c <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	683a      	ldr	r2, [r7, #0]
 8003e58:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	1c5a      	adds	r2, r3, #1
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	601a      	str	r2, [r3, #0]
}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	b004      	add	sp, #16
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6892      	ldr	r2, [r2, #8]
 8003e88:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6852      	ldr	r2, [r2, #4]
 8003e92:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d103      	bne.n	8003ea6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	689a      	ldr	r2, [r3, #8]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	1e5a      	subs	r2, r3, #1
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
}
 8003eba:	0018      	movs	r0, r3
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	b004      	add	sp, #16
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b084      	sub	sp, #16
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	6078      	str	r0, [r7, #4]
 8003eca:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <xQueueGenericReset+0x18>
 8003ed6:	b672      	cpsid	i
 8003ed8:	e7fe      	b.n	8003ed8 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8003eda:	f001 fc79 	bl	80057d0 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	434b      	muls	r3, r1
 8003eec:	18d2      	adds	r2, r2, r3
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f08:	1e59      	subs	r1, r3, #1
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0e:	434b      	muls	r3, r1
 8003f10:	18d2      	adds	r2, r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2244      	movs	r2, #68	; 0x44
 8003f1a:	21ff      	movs	r1, #255	; 0xff
 8003f1c:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2245      	movs	r2, #69	; 0x45
 8003f22:	21ff      	movs	r1, #255	; 0xff
 8003f24:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10d      	bne.n	8003f48 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	691b      	ldr	r3, [r3, #16]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d013      	beq.n	8003f5c <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	3310      	adds	r3, #16
 8003f38:	0018      	movs	r0, r3
 8003f3a:	f000 ffc1 	bl	8004ec0 <xTaskRemoveFromEventList>
 8003f3e:	1e03      	subs	r3, r0, #0
 8003f40:	d00c      	beq.n	8003f5c <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f42:	f001 fc35 	bl	80057b0 <vPortYield>
 8003f46:	e009      	b.n	8003f5c <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	3310      	adds	r3, #16
 8003f4c:	0018      	movs	r0, r3
 8003f4e:	f7ff ff0f 	bl	8003d70 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	3324      	adds	r3, #36	; 0x24
 8003f56:	0018      	movs	r0, r3
 8003f58:	f7ff ff0a 	bl	8003d70 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f5c:	f001 fc4a 	bl	80057f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f60:	2301      	movs	r3, #1
}
 8003f62:	0018      	movs	r0, r3
 8003f64:	46bd      	mov	sp, r7
 8003f66:	b004      	add	sp, #16
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003f6a:	b590      	push	{r4, r7, lr}
 8003f6c:	b089      	sub	sp, #36	; 0x24
 8003f6e:	af02      	add	r7, sp, #8
 8003f70:	60f8      	str	r0, [r7, #12]
 8003f72:	60b9      	str	r1, [r7, #8]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d101      	bne.n	8003f82 <xQueueGenericCreateStatic+0x18>
 8003f7e:	b672      	cpsid	i
 8003f80:	e7fe      	b.n	8003f80 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <xQueueGenericCreateStatic+0x22>
 8003f88:	b672      	cpsid	i
 8003f8a:	e7fe      	b.n	8003f8a <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d002      	beq.n	8003f98 <xQueueGenericCreateStatic+0x2e>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <xQueueGenericCreateStatic+0x32>
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e000      	b.n	8003f9e <xQueueGenericCreateStatic+0x34>
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d101      	bne.n	8003fa6 <xQueueGenericCreateStatic+0x3c>
 8003fa2:	b672      	cpsid	i
 8003fa4:	e7fe      	b.n	8003fa4 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d102      	bne.n	8003fb2 <xQueueGenericCreateStatic+0x48>
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <xQueueGenericCreateStatic+0x4c>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <xQueueGenericCreateStatic+0x4e>
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <xQueueGenericCreateStatic+0x56>
 8003fbc:	b672      	cpsid	i
 8003fbe:	e7fe      	b.n	8003fbe <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003fc0:	2348      	movs	r3, #72	; 0x48
 8003fc2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	2b48      	cmp	r3, #72	; 0x48
 8003fc8:	d001      	beq.n	8003fce <xQueueGenericCreateStatic+0x64>
 8003fca:	b672      	cpsid	i
 8003fcc:	e7fe      	b.n	8003fcc <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00e      	beq.n	8003ff6 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	2246      	movs	r2, #70	; 0x46
 8003fdc:	2101      	movs	r1, #1
 8003fde:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003fe0:	2328      	movs	r3, #40	; 0x28
 8003fe2:	18fb      	adds	r3, r7, r3
 8003fe4:	781c      	ldrb	r4, [r3, #0]
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	68b9      	ldr	r1, [r7, #8]
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	0023      	movs	r3, r4
 8003ff2:	f000 f83b 	bl	800406c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8003ff6:	697b      	ldr	r3, [r7, #20]
	}
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	b007      	add	sp, #28
 8003ffe:	bd90      	pop	{r4, r7, pc}

08004000 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004000:	b590      	push	{r4, r7, lr}
 8004002:	b08b      	sub	sp, #44	; 0x2c
 8004004:	af02      	add	r7, sp, #8
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	1dfb      	adds	r3, r7, #7
 800400c:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d101      	bne.n	8004018 <xQueueGenericCreate+0x18>
 8004014:	b672      	cpsid	i
 8004016:	e7fe      	b.n	8004016 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d102      	bne.n	8004024 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800401e:	2300      	movs	r3, #0
 8004020:	61fb      	str	r3, [r7, #28]
 8004022:	e003      	b.n	800402c <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	68ba      	ldr	r2, [r7, #8]
 8004028:	4353      	muls	r3, r2
 800402a:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	3348      	adds	r3, #72	; 0x48
 8004030:	0018      	movs	r0, r3
 8004032:	f001 fc65 	bl	8005900 <pvPortMalloc>
 8004036:	0003      	movs	r3, r0
 8004038:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d010      	beq.n	8004062 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	3348      	adds	r3, #72	; 0x48
 8004044:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	2246      	movs	r2, #70	; 0x46
 800404a:	2100      	movs	r1, #0
 800404c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800404e:	1dfb      	adds	r3, r7, #7
 8004050:	781c      	ldrb	r4, [r3, #0]
 8004052:	697a      	ldr	r2, [r7, #20]
 8004054:	68b9      	ldr	r1, [r7, #8]
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	0023      	movs	r3, r4
 800405e:	f000 f805 	bl	800406c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004062:	69bb      	ldr	r3, [r7, #24]
	}
 8004064:	0018      	movs	r0, r3
 8004066:	46bd      	mov	sp, r7
 8004068:	b009      	add	sp, #36	; 0x24
 800406a:	bd90      	pop	{r4, r7, pc}

0800406c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	001a      	movs	r2, r3
 800407a:	1cfb      	adds	r3, r7, #3
 800407c:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d103      	bne.n	800408c <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	69ba      	ldr	r2, [r7, #24]
 8004088:	601a      	str	r2, [r3, #0]
 800408a:	e002      	b.n	8004092 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004092:	69bb      	ldr	r3, [r7, #24]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	2101      	movs	r1, #1
 80040a2:	0018      	movs	r0, r3
 80040a4:	f7ff ff0d 	bl	8003ec2 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80040a8:	46c0      	nop			; (mov r8, r8)
 80040aa:	46bd      	mov	sp, r7
 80040ac:	b004      	add	sp, #16
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b08a      	sub	sp, #40	; 0x28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
 80040bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80040be:	2300      	movs	r3, #0
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80040c6:	6a3b      	ldr	r3, [r7, #32]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d101      	bne.n	80040d0 <xQueueGenericSend+0x20>
 80040cc:	b672      	cpsid	i
 80040ce:	e7fe      	b.n	80040ce <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d103      	bne.n	80040de <xQueueGenericSend+0x2e>
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <xQueueGenericSend+0x32>
 80040de:	2301      	movs	r3, #1
 80040e0:	e000      	b.n	80040e4 <xQueueGenericSend+0x34>
 80040e2:	2300      	movs	r3, #0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <xQueueGenericSend+0x3c>
 80040e8:	b672      	cpsid	i
 80040ea:	e7fe      	b.n	80040ea <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d103      	bne.n	80040fa <xQueueGenericSend+0x4a>
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d101      	bne.n	80040fe <xQueueGenericSend+0x4e>
 80040fa:	2301      	movs	r3, #1
 80040fc:	e000      	b.n	8004100 <xQueueGenericSend+0x50>
 80040fe:	2300      	movs	r3, #0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d101      	bne.n	8004108 <xQueueGenericSend+0x58>
 8004104:	b672      	cpsid	i
 8004106:	e7fe      	b.n	8004106 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004108:	f001 f872 	bl	80051f0 <xTaskGetSchedulerState>
 800410c:	1e03      	subs	r3, r0, #0
 800410e:	d102      	bne.n	8004116 <xQueueGenericSend+0x66>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d101      	bne.n	800411a <xQueueGenericSend+0x6a>
 8004116:	2301      	movs	r3, #1
 8004118:	e000      	b.n	800411c <xQueueGenericSend+0x6c>
 800411a:	2300      	movs	r3, #0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d101      	bne.n	8004124 <xQueueGenericSend+0x74>
 8004120:	b672      	cpsid	i
 8004122:	e7fe      	b.n	8004122 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004124:	f001 fb54 	bl	80057d0 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004130:	429a      	cmp	r2, r3
 8004132:	d302      	bcc.n	800413a <xQueueGenericSend+0x8a>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2b02      	cmp	r3, #2
 8004138:	d11e      	bne.n	8004178 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	68b9      	ldr	r1, [r7, #8]
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	0018      	movs	r0, r3
 8004142:	f000 fa02 	bl	800454a <prvCopyDataToQueue>
 8004146:	0003      	movs	r3, r0
 8004148:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414e:	2b00      	cmp	r3, #0
 8004150:	d009      	beq.n	8004166 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004152:	6a3b      	ldr	r3, [r7, #32]
 8004154:	3324      	adds	r3, #36	; 0x24
 8004156:	0018      	movs	r0, r3
 8004158:	f000 feb2 	bl	8004ec0 <xTaskRemoveFromEventList>
 800415c:	1e03      	subs	r3, r0, #0
 800415e:	d007      	beq.n	8004170 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004160:	f001 fb26 	bl	80057b0 <vPortYield>
 8004164:	e004      	b.n	8004170 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800416c:	f001 fb20 	bl	80057b0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004170:	f001 fb40 	bl	80057f4 <vPortExitCritical>
				return pdPASS;
 8004174:	2301      	movs	r3, #1
 8004176:	e05b      	b.n	8004230 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d103      	bne.n	8004186 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800417e:	f001 fb39 	bl	80057f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004182:	2300      	movs	r3, #0
 8004184:	e054      	b.n	8004230 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	2b00      	cmp	r3, #0
 800418a:	d106      	bne.n	800419a <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800418c:	2314      	movs	r3, #20
 800418e:	18fb      	adds	r3, r7, r3
 8004190:	0018      	movs	r0, r3
 8004192:	f000 fef1 	bl	8004f78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004196:	2301      	movs	r3, #1
 8004198:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800419a:	f001 fb2b 	bl	80057f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800419e:	f000 fcd3 	bl	8004b48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80041a2:	f001 fb15 	bl	80057d0 <vPortEnterCritical>
 80041a6:	6a3b      	ldr	r3, [r7, #32]
 80041a8:	2244      	movs	r2, #68	; 0x44
 80041aa:	5c9b      	ldrb	r3, [r3, r2]
 80041ac:	b25b      	sxtb	r3, r3
 80041ae:	3301      	adds	r3, #1
 80041b0:	d103      	bne.n	80041ba <xQueueGenericSend+0x10a>
 80041b2:	6a3b      	ldr	r3, [r7, #32]
 80041b4:	2244      	movs	r2, #68	; 0x44
 80041b6:	2100      	movs	r1, #0
 80041b8:	5499      	strb	r1, [r3, r2]
 80041ba:	6a3b      	ldr	r3, [r7, #32]
 80041bc:	2245      	movs	r2, #69	; 0x45
 80041be:	5c9b      	ldrb	r3, [r3, r2]
 80041c0:	b25b      	sxtb	r3, r3
 80041c2:	3301      	adds	r3, #1
 80041c4:	d103      	bne.n	80041ce <xQueueGenericSend+0x11e>
 80041c6:	6a3b      	ldr	r3, [r7, #32]
 80041c8:	2245      	movs	r2, #69	; 0x45
 80041ca:	2100      	movs	r1, #0
 80041cc:	5499      	strb	r1, [r3, r2]
 80041ce:	f001 fb11 	bl	80057f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80041d2:	1d3a      	adds	r2, r7, #4
 80041d4:	2314      	movs	r3, #20
 80041d6:	18fb      	adds	r3, r7, r3
 80041d8:	0011      	movs	r1, r2
 80041da:	0018      	movs	r0, r3
 80041dc:	f000 fee0 	bl	8004fa0 <xTaskCheckForTimeOut>
 80041e0:	1e03      	subs	r3, r0, #0
 80041e2:	d11e      	bne.n	8004222 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80041e4:	6a3b      	ldr	r3, [r7, #32]
 80041e6:	0018      	movs	r0, r3
 80041e8:	f000 fab4 	bl	8004754 <prvIsQueueFull>
 80041ec:	1e03      	subs	r3, r0, #0
 80041ee:	d011      	beq.n	8004214 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80041f0:	6a3b      	ldr	r3, [r7, #32]
 80041f2:	3310      	adds	r3, #16
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	0011      	movs	r1, r2
 80041f8:	0018      	movs	r0, r3
 80041fa:	f000 fe43 	bl	8004e84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	0018      	movs	r0, r3
 8004202:	f000 fa33 	bl	800466c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004206:	f000 fcab 	bl	8004b60 <xTaskResumeAll>
 800420a:	1e03      	subs	r3, r0, #0
 800420c:	d18a      	bne.n	8004124 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800420e:	f001 facf 	bl	80057b0 <vPortYield>
 8004212:	e787      	b.n	8004124 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004214:	6a3b      	ldr	r3, [r7, #32]
 8004216:	0018      	movs	r0, r3
 8004218:	f000 fa28 	bl	800466c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800421c:	f000 fca0 	bl	8004b60 <xTaskResumeAll>
 8004220:	e780      	b.n	8004124 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004222:	6a3b      	ldr	r3, [r7, #32]
 8004224:	0018      	movs	r0, r3
 8004226:	f000 fa21 	bl	800466c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800422a:	f000 fc99 	bl	8004b60 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800422e:	2300      	movs	r3, #0
		}
	}
}
 8004230:	0018      	movs	r0, r3
 8004232:	46bd      	mov	sp, r7
 8004234:	b00a      	add	sp, #40	; 0x28
 8004236:	bd80      	pop	{r7, pc}

08004238 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004238:	b590      	push	{r4, r7, lr}
 800423a:	b089      	sub	sp, #36	; 0x24
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d101      	bne.n	8004254 <xQueueGenericSendFromISR+0x1c>
 8004250:	b672      	cpsid	i
 8004252:	e7fe      	b.n	8004252 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d103      	bne.n	8004262 <xQueueGenericSendFromISR+0x2a>
 800425a:	69bb      	ldr	r3, [r7, #24]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <xQueueGenericSendFromISR+0x2e>
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <xQueueGenericSendFromISR+0x30>
 8004266:	2300      	movs	r3, #0
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <xQueueGenericSendFromISR+0x38>
 800426c:	b672      	cpsid	i
 800426e:	e7fe      	b.n	800426e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2b02      	cmp	r3, #2
 8004274:	d103      	bne.n	800427e <xQueueGenericSendFromISR+0x46>
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <xQueueGenericSendFromISR+0x4a>
 800427e:	2301      	movs	r3, #1
 8004280:	e000      	b.n	8004284 <xQueueGenericSendFromISR+0x4c>
 8004282:	2300      	movs	r3, #0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <xQueueGenericSendFromISR+0x54>
 8004288:	b672      	cpsid	i
 800428a:	e7fe      	b.n	800428a <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800428c:	f001 faca 	bl	8005824 <ulSetInterruptMaskFromISR>
 8004290:	0003      	movs	r3, r0
 8004292:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004294:	69bb      	ldr	r3, [r7, #24]
 8004296:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800429c:	429a      	cmp	r2, r3
 800429e:	d302      	bcc.n	80042a6 <xQueueGenericSendFromISR+0x6e>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d12e      	bne.n	8004304 <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80042a6:	2413      	movs	r4, #19
 80042a8:	193b      	adds	r3, r7, r4
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	2145      	movs	r1, #69	; 0x45
 80042ae:	5c52      	ldrb	r2, [r2, r1]
 80042b0:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	68b9      	ldr	r1, [r7, #8]
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	0018      	movs	r0, r3
 80042ba:	f000 f946 	bl	800454a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80042be:	193b      	adds	r3, r7, r4
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	b25b      	sxtb	r3, r3
 80042c4:	3301      	adds	r3, #1
 80042c6:	d111      	bne.n	80042ec <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d016      	beq.n	80042fe <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042d0:	69bb      	ldr	r3, [r7, #24]
 80042d2:	3324      	adds	r3, #36	; 0x24
 80042d4:	0018      	movs	r0, r3
 80042d6:	f000 fdf3 	bl	8004ec0 <xTaskRemoveFromEventList>
 80042da:	1e03      	subs	r3, r0, #0
 80042dc:	d00f      	beq.n	80042fe <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00c      	beq.n	80042fe <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	601a      	str	r2, [r3, #0]
 80042ea:	e008      	b.n	80042fe <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80042ec:	2313      	movs	r3, #19
 80042ee:	18fb      	adds	r3, r7, r3
 80042f0:	781b      	ldrb	r3, [r3, #0]
 80042f2:	3301      	adds	r3, #1
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	b259      	sxtb	r1, r3
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	2245      	movs	r2, #69	; 0x45
 80042fc:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 80042fe:	2301      	movs	r3, #1
 8004300:	61fb      	str	r3, [r7, #28]
		{
 8004302:	e001      	b.n	8004308 <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004304:	2300      	movs	r3, #0
 8004306:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	0018      	movs	r0, r3
 800430c:	f001 fa90 	bl	8005830 <vClearInterruptMaskFromISR>

	return xReturn;
 8004310:	69fb      	ldr	r3, [r7, #28]
}
 8004312:	0018      	movs	r0, r3
 8004314:	46bd      	mov	sp, r7
 8004316:	b009      	add	sp, #36	; 0x24
 8004318:	bd90      	pop	{r4, r7, pc}

0800431a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800431a:	b580      	push	{r7, lr}
 800431c:	b08a      	sub	sp, #40	; 0x28
 800431e:	af00      	add	r7, sp, #0
 8004320:	60f8      	str	r0, [r7, #12]
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004326:	2300      	movs	r3, #0
 8004328:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800432e:	6a3b      	ldr	r3, [r7, #32]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d101      	bne.n	8004338 <xQueueReceive+0x1e>
 8004334:	b672      	cpsid	i
 8004336:	e7fe      	b.n	8004336 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d103      	bne.n	8004346 <xQueueReceive+0x2c>
 800433e:	6a3b      	ldr	r3, [r7, #32]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	2b00      	cmp	r3, #0
 8004344:	d101      	bne.n	800434a <xQueueReceive+0x30>
 8004346:	2301      	movs	r3, #1
 8004348:	e000      	b.n	800434c <xQueueReceive+0x32>
 800434a:	2300      	movs	r3, #0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d101      	bne.n	8004354 <xQueueReceive+0x3a>
 8004350:	b672      	cpsid	i
 8004352:	e7fe      	b.n	8004352 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004354:	f000 ff4c 	bl	80051f0 <xTaskGetSchedulerState>
 8004358:	1e03      	subs	r3, r0, #0
 800435a:	d102      	bne.n	8004362 <xQueueReceive+0x48>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d101      	bne.n	8004366 <xQueueReceive+0x4c>
 8004362:	2301      	movs	r3, #1
 8004364:	e000      	b.n	8004368 <xQueueReceive+0x4e>
 8004366:	2300      	movs	r3, #0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d101      	bne.n	8004370 <xQueueReceive+0x56>
 800436c:	b672      	cpsid	i
 800436e:	e7fe      	b.n	800436e <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8004370:	f001 fa2e 	bl	80057d0 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004374:	6a3b      	ldr	r3, [r7, #32]
 8004376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004378:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800437a:	69fb      	ldr	r3, [r7, #28]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d01a      	beq.n	80043b6 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004380:	68ba      	ldr	r2, [r7, #8]
 8004382:	6a3b      	ldr	r3, [r7, #32]
 8004384:	0011      	movs	r1, r2
 8004386:	0018      	movs	r0, r3
 8004388:	f000 f94a 	bl	8004620 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	1e5a      	subs	r2, r3, #1
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d008      	beq.n	80043ae <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	3310      	adds	r3, #16
 80043a0:	0018      	movs	r0, r3
 80043a2:	f000 fd8d 	bl	8004ec0 <xTaskRemoveFromEventList>
 80043a6:	1e03      	subs	r3, r0, #0
 80043a8:	d001      	beq.n	80043ae <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80043aa:	f001 fa01 	bl	80057b0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80043ae:	f001 fa21 	bl	80057f4 <vPortExitCritical>
				return pdPASS;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e062      	b.n	800447c <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d103      	bne.n	80043c4 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80043bc:	f001 fa1a 	bl	80057f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80043c0:	2300      	movs	r3, #0
 80043c2:	e05b      	b.n	800447c <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80043c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d106      	bne.n	80043d8 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80043ca:	2314      	movs	r3, #20
 80043cc:	18fb      	adds	r3, r7, r3
 80043ce:	0018      	movs	r0, r3
 80043d0:	f000 fdd2 	bl	8004f78 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80043d4:	2301      	movs	r3, #1
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80043d8:	f001 fa0c 	bl	80057f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80043dc:	f000 fbb4 	bl	8004b48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80043e0:	f001 f9f6 	bl	80057d0 <vPortEnterCritical>
 80043e4:	6a3b      	ldr	r3, [r7, #32]
 80043e6:	2244      	movs	r2, #68	; 0x44
 80043e8:	5c9b      	ldrb	r3, [r3, r2]
 80043ea:	b25b      	sxtb	r3, r3
 80043ec:	3301      	adds	r3, #1
 80043ee:	d103      	bne.n	80043f8 <xQueueReceive+0xde>
 80043f0:	6a3b      	ldr	r3, [r7, #32]
 80043f2:	2244      	movs	r2, #68	; 0x44
 80043f4:	2100      	movs	r1, #0
 80043f6:	5499      	strb	r1, [r3, r2]
 80043f8:	6a3b      	ldr	r3, [r7, #32]
 80043fa:	2245      	movs	r2, #69	; 0x45
 80043fc:	5c9b      	ldrb	r3, [r3, r2]
 80043fe:	b25b      	sxtb	r3, r3
 8004400:	3301      	adds	r3, #1
 8004402:	d103      	bne.n	800440c <xQueueReceive+0xf2>
 8004404:	6a3b      	ldr	r3, [r7, #32]
 8004406:	2245      	movs	r2, #69	; 0x45
 8004408:	2100      	movs	r1, #0
 800440a:	5499      	strb	r1, [r3, r2]
 800440c:	f001 f9f2 	bl	80057f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004410:	1d3a      	adds	r2, r7, #4
 8004412:	2314      	movs	r3, #20
 8004414:	18fb      	adds	r3, r7, r3
 8004416:	0011      	movs	r1, r2
 8004418:	0018      	movs	r0, r3
 800441a:	f000 fdc1 	bl	8004fa0 <xTaskCheckForTimeOut>
 800441e:	1e03      	subs	r3, r0, #0
 8004420:	d11e      	bne.n	8004460 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004422:	6a3b      	ldr	r3, [r7, #32]
 8004424:	0018      	movs	r0, r3
 8004426:	f000 f97f 	bl	8004728 <prvIsQueueEmpty>
 800442a:	1e03      	subs	r3, r0, #0
 800442c:	d011      	beq.n	8004452 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	3324      	adds	r3, #36	; 0x24
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	0011      	movs	r1, r2
 8004436:	0018      	movs	r0, r3
 8004438:	f000 fd24 	bl	8004e84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800443c:	6a3b      	ldr	r3, [r7, #32]
 800443e:	0018      	movs	r0, r3
 8004440:	f000 f914 	bl	800466c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004444:	f000 fb8c 	bl	8004b60 <xTaskResumeAll>
 8004448:	1e03      	subs	r3, r0, #0
 800444a:	d191      	bne.n	8004370 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800444c:	f001 f9b0 	bl	80057b0 <vPortYield>
 8004450:	e78e      	b.n	8004370 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	0018      	movs	r0, r3
 8004456:	f000 f909 	bl	800466c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800445a:	f000 fb81 	bl	8004b60 <xTaskResumeAll>
 800445e:	e787      	b.n	8004370 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	0018      	movs	r0, r3
 8004464:	f000 f902 	bl	800466c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004468:	f000 fb7a 	bl	8004b60 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	0018      	movs	r0, r3
 8004470:	f000 f95a 	bl	8004728 <prvIsQueueEmpty>
 8004474:	1e03      	subs	r3, r0, #0
 8004476:	d100      	bne.n	800447a <xQueueReceive+0x160>
 8004478:	e77a      	b.n	8004370 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800447a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800447c:	0018      	movs	r0, r3
 800447e:	46bd      	mov	sp, r7
 8004480:	b00a      	add	sp, #40	; 0x28
 8004482:	bd80      	pop	{r7, pc}

08004484 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004484:	b590      	push	{r4, r7, lr}
 8004486:	b08b      	sub	sp, #44	; 0x2c
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8004494:	6a3b      	ldr	r3, [r7, #32]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d101      	bne.n	800449e <xQueueReceiveFromISR+0x1a>
 800449a:	b672      	cpsid	i
 800449c:	e7fe      	b.n	800449c <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d103      	bne.n	80044ac <xQueueReceiveFromISR+0x28>
 80044a4:	6a3b      	ldr	r3, [r7, #32]
 80044a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d101      	bne.n	80044b0 <xQueueReceiveFromISR+0x2c>
 80044ac:	2301      	movs	r3, #1
 80044ae:	e000      	b.n	80044b2 <xQueueReceiveFromISR+0x2e>
 80044b0:	2300      	movs	r3, #0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d101      	bne.n	80044ba <xQueueReceiveFromISR+0x36>
 80044b6:	b672      	cpsid	i
 80044b8:	e7fe      	b.n	80044b8 <xQueueReceiveFromISR+0x34>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80044ba:	f001 f9b3 	bl	8005824 <ulSetInterruptMaskFromISR>
 80044be:	0003      	movs	r3, r0
 80044c0:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044c2:	6a3b      	ldr	r3, [r7, #32]
 80044c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c6:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d032      	beq.n	8004534 <xQueueReceiveFromISR+0xb0>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80044ce:	2417      	movs	r4, #23
 80044d0:	193b      	adds	r3, r7, r4
 80044d2:	6a3a      	ldr	r2, [r7, #32]
 80044d4:	2144      	movs	r1, #68	; 0x44
 80044d6:	5c52      	ldrb	r2, [r2, r1]
 80044d8:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	0011      	movs	r1, r2
 80044e0:	0018      	movs	r0, r3
 80044e2:	f000 f89d 	bl	8004620 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	1e5a      	subs	r2, r3, #1
 80044ea:	6a3b      	ldr	r3, [r7, #32]
 80044ec:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80044ee:	193b      	adds	r3, r7, r4
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	b25b      	sxtb	r3, r3
 80044f4:	3301      	adds	r3, #1
 80044f6:	d111      	bne.n	800451c <xQueueReceiveFromISR+0x98>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d016      	beq.n	800452e <xQueueReceiveFromISR+0xaa>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	3310      	adds	r3, #16
 8004504:	0018      	movs	r0, r3
 8004506:	f000 fcdb 	bl	8004ec0 <xTaskRemoveFromEventList>
 800450a:	1e03      	subs	r3, r0, #0
 800450c:	d00f      	beq.n	800452e <xQueueReceiveFromISR+0xaa>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00c      	beq.n	800452e <xQueueReceiveFromISR+0xaa>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	601a      	str	r2, [r3, #0]
 800451a:	e008      	b.n	800452e <xQueueReceiveFromISR+0xaa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800451c:	2317      	movs	r3, #23
 800451e:	18fb      	adds	r3, r7, r3
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	3301      	adds	r3, #1
 8004524:	b2db      	uxtb	r3, r3
 8004526:	b259      	sxtb	r1, r3
 8004528:	6a3b      	ldr	r3, [r7, #32]
 800452a:	2244      	movs	r2, #68	; 0x44
 800452c:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800452e:	2301      	movs	r3, #1
 8004530:	627b      	str	r3, [r7, #36]	; 0x24
 8004532:	e001      	b.n	8004538 <xQueueReceiveFromISR+0xb4>
		}
		else
		{
			xReturn = pdFAIL;
 8004534:	2300      	movs	r3, #0
 8004536:	627b      	str	r3, [r7, #36]	; 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	0018      	movs	r0, r3
 800453c:	f001 f978 	bl	8005830 <vClearInterruptMaskFromISR>

	return xReturn;
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004542:	0018      	movs	r0, r3
 8004544:	46bd      	mov	sp, r7
 8004546:	b00b      	add	sp, #44	; 0x2c
 8004548:	bd90      	pop	{r4, r7, pc}

0800454a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b086      	sub	sp, #24
 800454e:	af00      	add	r7, sp, #0
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004556:	2300      	movs	r3, #0
 8004558:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10e      	bne.n	8004586 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d14e      	bne.n	800460e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	0018      	movs	r0, r3
 8004576:	f000 fe57 	bl	8005228 <xTaskPriorityDisinherit>
 800457a:	0003      	movs	r3, r0
 800457c:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	605a      	str	r2, [r3, #4]
 8004584:	e043      	b.n	800460e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d119      	bne.n	80045c0 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6898      	ldr	r0, [r3, #8]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	0019      	movs	r1, r3
 8004598:	f002 faea 	bl	8006b70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045a4:	18d2      	adds	r2, r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	689a      	ldr	r2, [r3, #8]
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d32b      	bcc.n	800460e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	609a      	str	r2, [r3, #8]
 80045be:	e026      	b.n	800460e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	68d8      	ldr	r0, [r3, #12]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	0019      	movs	r1, r3
 80045cc:	f002 fad0 	bl	8006b70 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	68da      	ldr	r2, [r3, #12]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d8:	425b      	negs	r3, r3
 80045da:	18d2      	adds	r2, r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d207      	bcs.n	80045fc <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f4:	425b      	negs	r3, r3
 80045f6:	18d2      	adds	r2, r2, r3
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d105      	bne.n	800460e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d002      	beq.n	800460e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	3b01      	subs	r3, #1
 800460c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004616:	697b      	ldr	r3, [r7, #20]
}
 8004618:	0018      	movs	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	b006      	add	sp, #24
 800461e:	bd80      	pop	{r7, pc}

08004620 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	2b00      	cmp	r3, #0
 8004630:	d018      	beq.n	8004664 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	18d2      	adds	r2, r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	429a      	cmp	r2, r3
 800464a:	d303      	bcc.n	8004654 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68d9      	ldr	r1, [r3, #12]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	0018      	movs	r0, r3
 8004660:	f002 fa86 	bl	8006b70 <memcpy>
	}
}
 8004664:	46c0      	nop			; (mov r8, r8)
 8004666:	46bd      	mov	sp, r7
 8004668:	b002      	add	sp, #8
 800466a:	bd80      	pop	{r7, pc}

0800466c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004674:	f001 f8ac 	bl	80057d0 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004678:	230f      	movs	r3, #15
 800467a:	18fb      	adds	r3, r7, r3
 800467c:	687a      	ldr	r2, [r7, #4]
 800467e:	2145      	movs	r1, #69	; 0x45
 8004680:	5c52      	ldrb	r2, [r2, r1]
 8004682:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004684:	e013      	b.n	80046ae <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468a:	2b00      	cmp	r3, #0
 800468c:	d016      	beq.n	80046bc <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	3324      	adds	r3, #36	; 0x24
 8004692:	0018      	movs	r0, r3
 8004694:	f000 fc14 	bl	8004ec0 <xTaskRemoveFromEventList>
 8004698:	1e03      	subs	r3, r0, #0
 800469a:	d001      	beq.n	80046a0 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800469c:	f000 fcd0 	bl	8005040 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80046a0:	210f      	movs	r1, #15
 80046a2:	187b      	adds	r3, r7, r1
 80046a4:	781b      	ldrb	r3, [r3, #0]
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b2da      	uxtb	r2, r3
 80046aa:	187b      	adds	r3, r7, r1
 80046ac:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80046ae:	230f      	movs	r3, #15
 80046b0:	18fb      	adds	r3, r7, r3
 80046b2:	781b      	ldrb	r3, [r3, #0]
 80046b4:	b25b      	sxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	dce5      	bgt.n	8004686 <prvUnlockQueue+0x1a>
 80046ba:	e000      	b.n	80046be <prvUnlockQueue+0x52>
					break;
 80046bc:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2245      	movs	r2, #69	; 0x45
 80046c2:	21ff      	movs	r1, #255	; 0xff
 80046c4:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80046c6:	f001 f895 	bl	80057f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80046ca:	f001 f881 	bl	80057d0 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80046ce:	230e      	movs	r3, #14
 80046d0:	18fb      	adds	r3, r7, r3
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	2144      	movs	r1, #68	; 0x44
 80046d6:	5c52      	ldrb	r2, [r2, r1]
 80046d8:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80046da:	e013      	b.n	8004704 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d016      	beq.n	8004712 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3310      	adds	r3, #16
 80046e8:	0018      	movs	r0, r3
 80046ea:	f000 fbe9 	bl	8004ec0 <xTaskRemoveFromEventList>
 80046ee:	1e03      	subs	r3, r0, #0
 80046f0:	d001      	beq.n	80046f6 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 80046f2:	f000 fca5 	bl	8005040 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80046f6:	210e      	movs	r1, #14
 80046f8:	187b      	adds	r3, r7, r1
 80046fa:	781b      	ldrb	r3, [r3, #0]
 80046fc:	3b01      	subs	r3, #1
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	187b      	adds	r3, r7, r1
 8004702:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004704:	230e      	movs	r3, #14
 8004706:	18fb      	adds	r3, r7, r3
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	b25b      	sxtb	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	dce5      	bgt.n	80046dc <prvUnlockQueue+0x70>
 8004710:	e000      	b.n	8004714 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8004712:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2244      	movs	r2, #68	; 0x44
 8004718:	21ff      	movs	r1, #255	; 0xff
 800471a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800471c:	f001 f86a 	bl	80057f4 <vPortExitCritical>
}
 8004720:	46c0      	nop			; (mov r8, r8)
 8004722:	46bd      	mov	sp, r7
 8004724:	b004      	add	sp, #16
 8004726:	bd80      	pop	{r7, pc}

08004728 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004730:	f001 f84e 	bl	80057d0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004738:	2b00      	cmp	r3, #0
 800473a:	d102      	bne.n	8004742 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800473c:	2301      	movs	r3, #1
 800473e:	60fb      	str	r3, [r7, #12]
 8004740:	e001      	b.n	8004746 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004742:	2300      	movs	r3, #0
 8004744:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004746:	f001 f855 	bl	80057f4 <vPortExitCritical>

	return xReturn;
 800474a:	68fb      	ldr	r3, [r7, #12]
}
 800474c:	0018      	movs	r0, r3
 800474e:	46bd      	mov	sp, r7
 8004750:	b004      	add	sp, #16
 8004752:	bd80      	pop	{r7, pc}

08004754 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800475c:	f001 f838 	bl	80057d0 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004768:	429a      	cmp	r2, r3
 800476a:	d102      	bne.n	8004772 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800476c:	2301      	movs	r3, #1
 800476e:	60fb      	str	r3, [r7, #12]
 8004770:	e001      	b.n	8004776 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004772:	2300      	movs	r3, #0
 8004774:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004776:	f001 f83d 	bl	80057f4 <vPortExitCritical>

	return xReturn;
 800477a:	68fb      	ldr	r3, [r7, #12]
}
 800477c:	0018      	movs	r0, r3
 800477e:	46bd      	mov	sp, r7
 8004780:	b004      	add	sp, #16
 8004782:	bd80      	pop	{r7, pc}

08004784 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004784:	b590      	push	{r4, r7, lr}
 8004786:	b08d      	sub	sp, #52	; 0x34
 8004788:	af04      	add	r7, sp, #16
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004794:	2b00      	cmp	r3, #0
 8004796:	d101      	bne.n	800479c <xTaskCreateStatic+0x18>
 8004798:	b672      	cpsid	i
 800479a:	e7fe      	b.n	800479a <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800479c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d101      	bne.n	80047a6 <xTaskCreateStatic+0x22>
 80047a2:	b672      	cpsid	i
 80047a4:	e7fe      	b.n	80047a4 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80047a6:	2354      	movs	r3, #84	; 0x54
 80047a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	2b54      	cmp	r3, #84	; 0x54
 80047ae:	d001      	beq.n	80047b4 <xTaskCreateStatic+0x30>
 80047b0:	b672      	cpsid	i
 80047b2:	e7fe      	b.n	80047b2 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80047b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d020      	beq.n	80047fc <xTaskCreateStatic+0x78>
 80047ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d01d      	beq.n	80047fc <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80047c8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80047ca:	69fb      	ldr	r3, [r7, #28]
 80047cc:	2251      	movs	r2, #81	; 0x51
 80047ce:	2102      	movs	r1, #2
 80047d0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80047d2:	683c      	ldr	r4, [r7, #0]
 80047d4:	687a      	ldr	r2, [r7, #4]
 80047d6:	68b9      	ldr	r1, [r7, #8]
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	2300      	movs	r3, #0
 80047dc:	9303      	str	r3, [sp, #12]
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	9302      	str	r3, [sp, #8]
 80047e2:	2318      	movs	r3, #24
 80047e4:	18fb      	adds	r3, r7, r3
 80047e6:	9301      	str	r3, [sp, #4]
 80047e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ea:	9300      	str	r3, [sp, #0]
 80047ec:	0023      	movs	r3, r4
 80047ee:	f000 f859 	bl	80048a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	0018      	movs	r0, r3
 80047f6:	f000 f8cf 	bl	8004998 <prvAddNewTaskToReadyList>
 80047fa:	e001      	b.n	8004800 <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 80047fc:	2300      	movs	r3, #0
 80047fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004800:	69bb      	ldr	r3, [r7, #24]
	}
 8004802:	0018      	movs	r0, r3
 8004804:	46bd      	mov	sp, r7
 8004806:	b009      	add	sp, #36	; 0x24
 8004808:	bd90      	pop	{r4, r7, pc}

0800480a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800480a:	b590      	push	{r4, r7, lr}
 800480c:	b08d      	sub	sp, #52	; 0x34
 800480e:	af04      	add	r7, sp, #16
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	603b      	str	r3, [r7, #0]
 8004816:	1dbb      	adds	r3, r7, #6
 8004818:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800481a:	1dbb      	adds	r3, r7, #6
 800481c:	881b      	ldrh	r3, [r3, #0]
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	0018      	movs	r0, r3
 8004822:	f001 f86d 	bl	8005900 <pvPortMalloc>
 8004826:	0003      	movs	r3, r0
 8004828:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d010      	beq.n	8004852 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004830:	2054      	movs	r0, #84	; 0x54
 8004832:	f001 f865 	bl	8005900 <pvPortMalloc>
 8004836:	0003      	movs	r3, r0
 8004838:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	631a      	str	r2, [r3, #48]	; 0x30
 8004846:	e006      	b.n	8004856 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	0018      	movs	r0, r3
 800484c:	f001 f8fe 	bl	8005a4c <vPortFree>
 8004850:	e001      	b.n	8004856 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004852:	2300      	movs	r3, #0
 8004854:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004856:	69fb      	ldr	r3, [r7, #28]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d01a      	beq.n	8004892 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	2251      	movs	r2, #81	; 0x51
 8004860:	2100      	movs	r1, #0
 8004862:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004864:	1dbb      	adds	r3, r7, #6
 8004866:	881a      	ldrh	r2, [r3, #0]
 8004868:	683c      	ldr	r4, [r7, #0]
 800486a:	68b9      	ldr	r1, [r7, #8]
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	2300      	movs	r3, #0
 8004870:	9303      	str	r3, [sp, #12]
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	9302      	str	r3, [sp, #8]
 8004876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004878:	9301      	str	r3, [sp, #4]
 800487a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	0023      	movs	r3, r4
 8004880:	f000 f810 	bl	80048a4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	0018      	movs	r0, r3
 8004888:	f000 f886 	bl	8004998 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800488c:	2301      	movs	r3, #1
 800488e:	61bb      	str	r3, [r7, #24]
 8004890:	e002      	b.n	8004898 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004892:	2301      	movs	r3, #1
 8004894:	425b      	negs	r3, r3
 8004896:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004898:	69bb      	ldr	r3, [r7, #24]
	}
 800489a:	0018      	movs	r0, r3
 800489c:	46bd      	mov	sp, r7
 800489e:	b009      	add	sp, #36	; 0x24
 80048a0:	bd90      	pop	{r4, r7, pc}
	...

080048a4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	60f8      	str	r0, [r7, #12]
 80048ac:	60b9      	str	r1, [r7, #8]
 80048ae:	607a      	str	r2, [r7, #4]
 80048b0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80048b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4936      	ldr	r1, [pc, #216]	; (8004994 <prvInitialiseNewTask+0xf0>)
 80048ba:	468c      	mov	ip, r1
 80048bc:	4463      	add	r3, ip
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	18d3      	adds	r3, r2, r3
 80048c2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80048c4:	693b      	ldr	r3, [r7, #16]
 80048c6:	2207      	movs	r2, #7
 80048c8:	4393      	bics	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	2207      	movs	r2, #7
 80048d0:	4013      	ands	r3, r2
 80048d2:	d001      	beq.n	80048d8 <prvInitialiseNewTask+0x34>
 80048d4:	b672      	cpsid	i
 80048d6:	e7fe      	b.n	80048d6 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80048d8:	2300      	movs	r3, #0
 80048da:	617b      	str	r3, [r7, #20]
 80048dc:	e013      	b.n	8004906 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80048de:	68ba      	ldr	r2, [r7, #8]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	18d3      	adds	r3, r2, r3
 80048e4:	7818      	ldrb	r0, [r3, #0]
 80048e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048e8:	2134      	movs	r1, #52	; 0x34
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	18d3      	adds	r3, r2, r3
 80048ee:	185b      	adds	r3, r3, r1
 80048f0:	1c02      	adds	r2, r0, #0
 80048f2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	18d3      	adds	r3, r2, r3
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d006      	beq.n	800490e <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	3301      	adds	r3, #1
 8004904:	617b      	str	r3, [r7, #20]
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	2b0f      	cmp	r3, #15
 800490a:	d9e8      	bls.n	80048de <prvInitialiseNewTask+0x3a>
 800490c:	e000      	b.n	8004910 <prvInitialiseNewTask+0x6c>
		{
			break;
 800490e:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004912:	2243      	movs	r2, #67	; 0x43
 8004914:	2100      	movs	r1, #0
 8004916:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004918:	6a3b      	ldr	r3, [r7, #32]
 800491a:	2b06      	cmp	r3, #6
 800491c:	d901      	bls.n	8004922 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800491e:	2306      	movs	r3, #6
 8004920:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004924:	6a3a      	ldr	r2, [r7, #32]
 8004926:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492a:	6a3a      	ldr	r2, [r7, #32]
 800492c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800492e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004930:	2200      	movs	r2, #0
 8004932:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004936:	3304      	adds	r3, #4
 8004938:	0018      	movs	r0, r3
 800493a:	f7ff fa37 	bl	8003dac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800493e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004940:	3318      	adds	r3, #24
 8004942:	0018      	movs	r0, r3
 8004944:	f7ff fa32 	bl	8003dac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800494c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800494e:	6a3b      	ldr	r3, [r7, #32]
 8004950:	2207      	movs	r2, #7
 8004952:	1ad2      	subs	r2, r2, r3
 8004954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004956:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800495c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800495e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004960:	2200      	movs	r2, #0
 8004962:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004966:	2250      	movs	r2, #80	; 0x50
 8004968:	2100      	movs	r1, #0
 800496a:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800496c:	683a      	ldr	r2, [r7, #0]
 800496e:	68f9      	ldr	r1, [r7, #12]
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	0018      	movs	r0, r3
 8004974:	f000 fe92 	bl	800569c <pxPortInitialiseStack>
 8004978:	0002      	movs	r2, r0
 800497a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800497e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004988:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800498a:	46c0      	nop			; (mov r8, r8)
 800498c:	46bd      	mov	sp, r7
 800498e:	b006      	add	sp, #24
 8004990:	bd80      	pop	{r7, pc}
 8004992:	46c0      	nop			; (mov r8, r8)
 8004994:	3fffffff 	.word	0x3fffffff

08004998 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80049a0:	f000 ff16 	bl	80057d0 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80049a4:	4b28      	ldr	r3, [pc, #160]	; (8004a48 <prvAddNewTaskToReadyList+0xb0>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	1c5a      	adds	r2, r3, #1
 80049aa:	4b27      	ldr	r3, [pc, #156]	; (8004a48 <prvAddNewTaskToReadyList+0xb0>)
 80049ac:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 80049ae:	4b27      	ldr	r3, [pc, #156]	; (8004a4c <prvAddNewTaskToReadyList+0xb4>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d109      	bne.n	80049ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80049b6:	4b25      	ldr	r3, [pc, #148]	; (8004a4c <prvAddNewTaskToReadyList+0xb4>)
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80049bc:	4b22      	ldr	r3, [pc, #136]	; (8004a48 <prvAddNewTaskToReadyList+0xb0>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d110      	bne.n	80049e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80049c4:	f000 fb56 	bl	8005074 <prvInitialiseTaskLists>
 80049c8:	e00d      	b.n	80049e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80049ca:	4b21      	ldr	r3, [pc, #132]	; (8004a50 <prvAddNewTaskToReadyList+0xb8>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d109      	bne.n	80049e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80049d2:	4b1e      	ldr	r3, [pc, #120]	; (8004a4c <prvAddNewTaskToReadyList+0xb4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049dc:	429a      	cmp	r2, r3
 80049de:	d802      	bhi.n	80049e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80049e0:	4b1a      	ldr	r3, [pc, #104]	; (8004a4c <prvAddNewTaskToReadyList+0xb4>)
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80049e6:	4b1b      	ldr	r3, [pc, #108]	; (8004a54 <prvAddNewTaskToReadyList+0xbc>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	1c5a      	adds	r2, r3, #1
 80049ec:	4b19      	ldr	r3, [pc, #100]	; (8004a54 <prvAddNewTaskToReadyList+0xbc>)
 80049ee:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049f4:	4b18      	ldr	r3, [pc, #96]	; (8004a58 <prvAddNewTaskToReadyList+0xc0>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d903      	bls.n	8004a04 <prvAddNewTaskToReadyList+0x6c>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a00:	4b15      	ldr	r3, [pc, #84]	; (8004a58 <prvAddNewTaskToReadyList+0xc0>)
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a08:	0013      	movs	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	189b      	adds	r3, r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4a12      	ldr	r2, [pc, #72]	; (8004a5c <prvAddNewTaskToReadyList+0xc4>)
 8004a12:	189a      	adds	r2, r3, r2
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3304      	adds	r3, #4
 8004a18:	0019      	movs	r1, r3
 8004a1a:	0010      	movs	r0, r2
 8004a1c:	f7ff f9d1 	bl	8003dc2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004a20:	f000 fee8 	bl	80057f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004a24:	4b0a      	ldr	r3, [pc, #40]	; (8004a50 <prvAddNewTaskToReadyList+0xb8>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d008      	beq.n	8004a3e <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004a2c:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <prvAddNewTaskToReadyList+0xb4>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d201      	bcs.n	8004a3e <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004a3a:	f000 feb9 	bl	80057b0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	46bd      	mov	sp, r7
 8004a42:	b002      	add	sp, #8
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	46c0      	nop			; (mov r8, r8)
 8004a48:	20000124 	.word	0x20000124
 8004a4c:	20000024 	.word	0x20000024
 8004a50:	20000130 	.word	0x20000130
 8004a54:	20000140 	.word	0x20000140
 8004a58:	2000012c 	.word	0x2000012c
 8004a5c:	20000028 	.word	0x20000028

08004a60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004a68:	2300      	movs	r3, #0
 8004a6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d010      	beq.n	8004a94 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004a72:	4b0d      	ldr	r3, [pc, #52]	; (8004aa8 <vTaskDelay+0x48>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <vTaskDelay+0x1e>
 8004a7a:	b672      	cpsid	i
 8004a7c:	e7fe      	b.n	8004a7c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8004a7e:	f000 f863 	bl	8004b48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2100      	movs	r1, #0
 8004a86:	0018      	movs	r0, r3
 8004a88:	f000 fdb4 	bl	80055f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004a8c:	f000 f868 	bl	8004b60 <xTaskResumeAll>
 8004a90:	0003      	movs	r3, r0
 8004a92:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8004a9a:	f000 fe89 	bl	80057b0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004a9e:	46c0      	nop			; (mov r8, r8)
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	b004      	add	sp, #16
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	46c0      	nop			; (mov r8, r8)
 8004aa8:	2000014c 	.word	0x2000014c

08004aac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004aac:	b590      	push	{r4, r7, lr}
 8004aae:	b089      	sub	sp, #36	; 0x24
 8004ab0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004aba:	003a      	movs	r2, r7
 8004abc:	1d39      	adds	r1, r7, #4
 8004abe:	2308      	movs	r3, #8
 8004ac0:	18fb      	adds	r3, r7, r3
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	f001 f8c2 	bl	8005c4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004ac8:	683c      	ldr	r4, [r7, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68ba      	ldr	r2, [r7, #8]
 8004ace:	4918      	ldr	r1, [pc, #96]	; (8004b30 <vTaskStartScheduler+0x84>)
 8004ad0:	4818      	ldr	r0, [pc, #96]	; (8004b34 <vTaskStartScheduler+0x88>)
 8004ad2:	9202      	str	r2, [sp, #8]
 8004ad4:	9301      	str	r3, [sp, #4]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	2300      	movs	r3, #0
 8004adc:	0022      	movs	r2, r4
 8004ade:	f7ff fe51 	bl	8004784 <xTaskCreateStatic>
 8004ae2:	0002      	movs	r2, r0
 8004ae4:	4b14      	ldr	r3, [pc, #80]	; (8004b38 <vTaskStartScheduler+0x8c>)
 8004ae6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004ae8:	4b13      	ldr	r3, [pc, #76]	; (8004b38 <vTaskStartScheduler+0x8c>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004af0:	2301      	movs	r3, #1
 8004af2:	60fb      	str	r3, [r7, #12]
 8004af4:	e001      	b.n	8004afa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004af6:	2300      	movs	r3, #0
 8004af8:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d10d      	bne.n	8004b1c <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8004b00:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004b02:	4b0e      	ldr	r3, [pc, #56]	; (8004b3c <vTaskStartScheduler+0x90>)
 8004b04:	2201      	movs	r2, #1
 8004b06:	4252      	negs	r2, r2
 8004b08:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004b0a:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <vTaskStartScheduler+0x94>)
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004b10:	4b0c      	ldr	r3, [pc, #48]	; (8004b44 <vTaskStartScheduler+0x98>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004b16:	f000 fe27 	bl	8005768 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004b1a:	e004      	b.n	8004b26 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	d101      	bne.n	8004b26 <vTaskStartScheduler+0x7a>
 8004b22:	b672      	cpsid	i
 8004b24:	e7fe      	b.n	8004b24 <vTaskStartScheduler+0x78>
}
 8004b26:	46c0      	nop			; (mov r8, r8)
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	b005      	add	sp, #20
 8004b2c:	bd90      	pop	{r4, r7, pc}
 8004b2e:	46c0      	nop			; (mov r8, r8)
 8004b30:	08006bac 	.word	0x08006bac
 8004b34:	08005055 	.word	0x08005055
 8004b38:	20000148 	.word	0x20000148
 8004b3c:	20000144 	.word	0x20000144
 8004b40:	20000130 	.word	0x20000130
 8004b44:	20000128 	.word	0x20000128

08004b48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004b4c:	4b03      	ldr	r3, [pc, #12]	; (8004b5c <vTaskSuspendAll+0x14>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	1c5a      	adds	r2, r3, #1
 8004b52:	4b02      	ldr	r3, [pc, #8]	; (8004b5c <vTaskSuspendAll+0x14>)
 8004b54:	601a      	str	r2, [r3, #0]
}
 8004b56:	46c0      	nop			; (mov r8, r8)
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	2000014c 	.word	0x2000014c

08004b60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004b66:	2300      	movs	r3, #0
 8004b68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004b6e:	4b3a      	ldr	r3, [pc, #232]	; (8004c58 <xTaskResumeAll+0xf8>)
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d101      	bne.n	8004b7a <xTaskResumeAll+0x1a>
 8004b76:	b672      	cpsid	i
 8004b78:	e7fe      	b.n	8004b78 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004b7a:	f000 fe29 	bl	80057d0 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004b7e:	4b36      	ldr	r3, [pc, #216]	; (8004c58 <xTaskResumeAll+0xf8>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	1e5a      	subs	r2, r3, #1
 8004b84:	4b34      	ldr	r3, [pc, #208]	; (8004c58 <xTaskResumeAll+0xf8>)
 8004b86:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b88:	4b33      	ldr	r3, [pc, #204]	; (8004c58 <xTaskResumeAll+0xf8>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d15b      	bne.n	8004c48 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004b90:	4b32      	ldr	r3, [pc, #200]	; (8004c5c <xTaskResumeAll+0xfc>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d057      	beq.n	8004c48 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004b98:	e02f      	b.n	8004bfa <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004b9a:	4b31      	ldr	r3, [pc, #196]	; (8004c60 <xTaskResumeAll+0x100>)
 8004b9c:	68db      	ldr	r3, [r3, #12]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	3318      	adds	r3, #24
 8004ba6:	0018      	movs	r0, r3
 8004ba8:	f7ff f963 	bl	8003e72 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	3304      	adds	r3, #4
 8004bb0:	0018      	movs	r0, r3
 8004bb2:	f7ff f95e 	bl	8003e72 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bba:	4b2a      	ldr	r3, [pc, #168]	; (8004c64 <xTaskResumeAll+0x104>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d903      	bls.n	8004bca <xTaskResumeAll+0x6a>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc6:	4b27      	ldr	r3, [pc, #156]	; (8004c64 <xTaskResumeAll+0x104>)
 8004bc8:	601a      	str	r2, [r3, #0]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bce:	0013      	movs	r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	189b      	adds	r3, r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	4a24      	ldr	r2, [pc, #144]	; (8004c68 <xTaskResumeAll+0x108>)
 8004bd8:	189a      	adds	r2, r3, r2
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	3304      	adds	r3, #4
 8004bde:	0019      	movs	r1, r3
 8004be0:	0010      	movs	r0, r2
 8004be2:	f7ff f8ee 	bl	8003dc2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bea:	4b20      	ldr	r3, [pc, #128]	; (8004c6c <xTaskResumeAll+0x10c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf0:	429a      	cmp	r2, r3
 8004bf2:	d302      	bcc.n	8004bfa <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8004bf4:	4b1e      	ldr	r3, [pc, #120]	; (8004c70 <xTaskResumeAll+0x110>)
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004bfa:	4b19      	ldr	r3, [pc, #100]	; (8004c60 <xTaskResumeAll+0x100>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1cb      	bne.n	8004b9a <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004c08:	f000 face 	bl	80051a8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004c0c:	4b19      	ldr	r3, [pc, #100]	; (8004c74 <xTaskResumeAll+0x114>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00f      	beq.n	8004c38 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004c18:	f000 f82e 	bl	8004c78 <xTaskIncrementTick>
 8004c1c:	1e03      	subs	r3, r0, #0
 8004c1e:	d002      	beq.n	8004c26 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8004c20:	4b13      	ldr	r3, [pc, #76]	; (8004c70 <xTaskResumeAll+0x110>)
 8004c22:	2201      	movs	r2, #1
 8004c24:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1f2      	bne.n	8004c18 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8004c32:	4b10      	ldr	r3, [pc, #64]	; (8004c74 <xTaskResumeAll+0x114>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004c38:	4b0d      	ldr	r3, [pc, #52]	; (8004c70 <xTaskResumeAll+0x110>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004c40:	2301      	movs	r3, #1
 8004c42:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004c44:	f000 fdb4 	bl	80057b0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c48:	f000 fdd4 	bl	80057f4 <vPortExitCritical>

	return xAlreadyYielded;
 8004c4c:	68bb      	ldr	r3, [r7, #8]
}
 8004c4e:	0018      	movs	r0, r3
 8004c50:	46bd      	mov	sp, r7
 8004c52:	b004      	add	sp, #16
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	46c0      	nop			; (mov r8, r8)
 8004c58:	2000014c 	.word	0x2000014c
 8004c5c:	20000124 	.word	0x20000124
 8004c60:	200000e4 	.word	0x200000e4
 8004c64:	2000012c 	.word	0x2000012c
 8004c68:	20000028 	.word	0x20000028
 8004c6c:	20000024 	.word	0x20000024
 8004c70:	20000138 	.word	0x20000138
 8004c74:	20000134 	.word	0x20000134

08004c78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b086      	sub	sp, #24
 8004c7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c82:	4b4c      	ldr	r3, [pc, #304]	; (8004db4 <xTaskIncrementTick+0x13c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d000      	beq.n	8004c8c <xTaskIncrementTick+0x14>
 8004c8a:	e083      	b.n	8004d94 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004c8c:	4b4a      	ldr	r3, [pc, #296]	; (8004db8 <xTaskIncrementTick+0x140>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	3301      	adds	r3, #1
 8004c92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004c94:	4b48      	ldr	r3, [pc, #288]	; (8004db8 <xTaskIncrementTick+0x140>)
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d117      	bne.n	8004cd0 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8004ca0:	4b46      	ldr	r3, [pc, #280]	; (8004dbc <xTaskIncrementTick+0x144>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <xTaskIncrementTick+0x36>
 8004caa:	b672      	cpsid	i
 8004cac:	e7fe      	b.n	8004cac <xTaskIncrementTick+0x34>
 8004cae:	4b43      	ldr	r3, [pc, #268]	; (8004dbc <xTaskIncrementTick+0x144>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	60fb      	str	r3, [r7, #12]
 8004cb4:	4b42      	ldr	r3, [pc, #264]	; (8004dc0 <xTaskIncrementTick+0x148>)
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	4b40      	ldr	r3, [pc, #256]	; (8004dbc <xTaskIncrementTick+0x144>)
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	4b40      	ldr	r3, [pc, #256]	; (8004dc0 <xTaskIncrementTick+0x148>)
 8004cbe:	68fa      	ldr	r2, [r7, #12]
 8004cc0:	601a      	str	r2, [r3, #0]
 8004cc2:	4b40      	ldr	r3, [pc, #256]	; (8004dc4 <xTaskIncrementTick+0x14c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	1c5a      	adds	r2, r3, #1
 8004cc8:	4b3e      	ldr	r3, [pc, #248]	; (8004dc4 <xTaskIncrementTick+0x14c>)
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	f000 fa6c 	bl	80051a8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004cd0:	4b3d      	ldr	r3, [pc, #244]	; (8004dc8 <xTaskIncrementTick+0x150>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	429a      	cmp	r2, r3
 8004cd8:	d34e      	bcc.n	8004d78 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004cda:	4b38      	ldr	r3, [pc, #224]	; (8004dbc <xTaskIncrementTick+0x144>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d101      	bne.n	8004ce8 <xTaskIncrementTick+0x70>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e000      	b.n	8004cea <xTaskIncrementTick+0x72>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d004      	beq.n	8004cf8 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cee:	4b36      	ldr	r3, [pc, #216]	; (8004dc8 <xTaskIncrementTick+0x150>)
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	4252      	negs	r2, r2
 8004cf4:	601a      	str	r2, [r3, #0]
					break;
 8004cf6:	e03f      	b.n	8004d78 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004cf8:	4b30      	ldr	r3, [pc, #192]	; (8004dbc <xTaskIncrementTick+0x144>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d203      	bcs.n	8004d18 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004d10:	4b2d      	ldr	r3, [pc, #180]	; (8004dc8 <xTaskIncrementTick+0x150>)
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	601a      	str	r2, [r3, #0]
						break;
 8004d16:	e02f      	b.n	8004d78 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	3304      	adds	r3, #4
 8004d1c:	0018      	movs	r0, r3
 8004d1e:	f7ff f8a8 	bl	8003e72 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d004      	beq.n	8004d34 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	3318      	adds	r3, #24
 8004d2e:	0018      	movs	r0, r3
 8004d30:	f7ff f89f 	bl	8003e72 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d38:	4b24      	ldr	r3, [pc, #144]	; (8004dcc <xTaskIncrementTick+0x154>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d903      	bls.n	8004d48 <xTaskIncrementTick+0xd0>
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d44:	4b21      	ldr	r3, [pc, #132]	; (8004dcc <xTaskIncrementTick+0x154>)
 8004d46:	601a      	str	r2, [r3, #0]
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d4c:	0013      	movs	r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	189b      	adds	r3, r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4a1e      	ldr	r2, [pc, #120]	; (8004dd0 <xTaskIncrementTick+0x158>)
 8004d56:	189a      	adds	r2, r3, r2
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	3304      	adds	r3, #4
 8004d5c:	0019      	movs	r1, r3
 8004d5e:	0010      	movs	r0, r2
 8004d60:	f7ff f82f 	bl	8003dc2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d68:	4b1a      	ldr	r3, [pc, #104]	; (8004dd4 <xTaskIncrementTick+0x15c>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d3b3      	bcc.n	8004cda <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8004d72:	2301      	movs	r3, #1
 8004d74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004d76:	e7b0      	b.n	8004cda <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004d78:	4b16      	ldr	r3, [pc, #88]	; (8004dd4 <xTaskIncrementTick+0x15c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d7e:	4914      	ldr	r1, [pc, #80]	; (8004dd0 <xTaskIncrementTick+0x158>)
 8004d80:	0013      	movs	r3, r2
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	189b      	adds	r3, r3, r2
 8004d86:	009b      	lsls	r3, r3, #2
 8004d88:	585b      	ldr	r3, [r3, r1]
 8004d8a:	2b01      	cmp	r3, #1
 8004d8c:	d907      	bls.n	8004d9e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	e004      	b.n	8004d9e <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004d94:	4b10      	ldr	r3, [pc, #64]	; (8004dd8 <xTaskIncrementTick+0x160>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	4b0f      	ldr	r3, [pc, #60]	; (8004dd8 <xTaskIncrementTick+0x160>)
 8004d9c:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004d9e:	4b0f      	ldr	r3, [pc, #60]	; (8004ddc <xTaskIncrementTick+0x164>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8004da6:	2301      	movs	r3, #1
 8004da8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004daa:	697b      	ldr	r3, [r7, #20]
}
 8004dac:	0018      	movs	r0, r3
 8004dae:	46bd      	mov	sp, r7
 8004db0:	b006      	add	sp, #24
 8004db2:	bd80      	pop	{r7, pc}
 8004db4:	2000014c 	.word	0x2000014c
 8004db8:	20000128 	.word	0x20000128
 8004dbc:	200000dc 	.word	0x200000dc
 8004dc0:	200000e0 	.word	0x200000e0
 8004dc4:	2000013c 	.word	0x2000013c
 8004dc8:	20000144 	.word	0x20000144
 8004dcc:	2000012c 	.word	0x2000012c
 8004dd0:	20000028 	.word	0x20000028
 8004dd4:	20000024 	.word	0x20000024
 8004dd8:	20000134 	.word	0x20000134
 8004ddc:	20000138 	.word	0x20000138

08004de0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004de6:	4b22      	ldr	r3, [pc, #136]	; (8004e70 <vTaskSwitchContext+0x90>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d003      	beq.n	8004df6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004dee:	4b21      	ldr	r3, [pc, #132]	; (8004e74 <vTaskSwitchContext+0x94>)
 8004df0:	2201      	movs	r2, #1
 8004df2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004df4:	e037      	b.n	8004e66 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8004df6:	4b1f      	ldr	r3, [pc, #124]	; (8004e74 <vTaskSwitchContext+0x94>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004dfc:	4b1e      	ldr	r3, [pc, #120]	; (8004e78 <vTaskSwitchContext+0x98>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	607b      	str	r3, [r7, #4]
 8004e02:	e007      	b.n	8004e14 <vTaskSwitchContext+0x34>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <vTaskSwitchContext+0x2e>
 8004e0a:	b672      	cpsid	i
 8004e0c:	e7fe      	b.n	8004e0c <vTaskSwitchContext+0x2c>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	3b01      	subs	r3, #1
 8004e12:	607b      	str	r3, [r7, #4]
 8004e14:	4919      	ldr	r1, [pc, #100]	; (8004e7c <vTaskSwitchContext+0x9c>)
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	0013      	movs	r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	189b      	adds	r3, r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	585b      	ldr	r3, [r3, r1]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0ee      	beq.n	8004e04 <vTaskSwitchContext+0x24>
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	0013      	movs	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	189b      	adds	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4a12      	ldr	r2, [pc, #72]	; (8004e7c <vTaskSwitchContext+0x9c>)
 8004e32:	189b      	adds	r3, r3, r2
 8004e34:	603b      	str	r3, [r7, #0]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	605a      	str	r2, [r3, #4]
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	3308      	adds	r3, #8
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d104      	bne.n	8004e56 <vTaskSwitchContext+0x76>
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	605a      	str	r2, [r3, #4]
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	4b08      	ldr	r3, [pc, #32]	; (8004e80 <vTaskSwitchContext+0xa0>)
 8004e5e:	601a      	str	r2, [r3, #0]
 8004e60:	4b05      	ldr	r3, [pc, #20]	; (8004e78 <vTaskSwitchContext+0x98>)
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	601a      	str	r2, [r3, #0]
}
 8004e66:	46c0      	nop			; (mov r8, r8)
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b002      	add	sp, #8
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	2000014c 	.word	0x2000014c
 8004e74:	20000138 	.word	0x20000138
 8004e78:	2000012c 	.word	0x2000012c
 8004e7c:	20000028 	.word	0x20000028
 8004e80:	20000024 	.word	0x20000024

08004e84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
 8004e8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <vTaskPlaceOnEventList+0x14>
 8004e94:	b672      	cpsid	i
 8004e96:	e7fe      	b.n	8004e96 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e98:	4b08      	ldr	r3, [pc, #32]	; (8004ebc <vTaskPlaceOnEventList+0x38>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	3318      	adds	r3, #24
 8004e9e:	001a      	movs	r2, r3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	0011      	movs	r1, r2
 8004ea4:	0018      	movs	r0, r3
 8004ea6:	f7fe ffae 	bl	8003e06 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2101      	movs	r1, #1
 8004eae:	0018      	movs	r0, r3
 8004eb0:	f000 fba0 	bl	80055f4 <prvAddCurrentTaskToDelayedList>
}
 8004eb4:	46c0      	nop			; (mov r8, r8)
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	b002      	add	sp, #8
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	20000024 	.word	0x20000024

08004ec0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004ed0:	68bb      	ldr	r3, [r7, #8]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <xTaskRemoveFromEventList+0x1a>
 8004ed6:	b672      	cpsid	i
 8004ed8:	e7fe      	b.n	8004ed8 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	3318      	adds	r3, #24
 8004ede:	0018      	movs	r0, r3
 8004ee0:	f7fe ffc7 	bl	8003e72 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ee4:	4b1e      	ldr	r3, [pc, #120]	; (8004f60 <xTaskRemoveFromEventList+0xa0>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d11d      	bne.n	8004f28 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	3304      	adds	r3, #4
 8004ef0:	0018      	movs	r0, r3
 8004ef2:	f7fe ffbe 	bl	8003e72 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004efa:	4b1a      	ldr	r3, [pc, #104]	; (8004f64 <xTaskRemoveFromEventList+0xa4>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d903      	bls.n	8004f0a <xTaskRemoveFromEventList+0x4a>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f06:	4b17      	ldr	r3, [pc, #92]	; (8004f64 <xTaskRemoveFromEventList+0xa4>)
 8004f08:	601a      	str	r2, [r3, #0]
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f0e:	0013      	movs	r3, r2
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	189b      	adds	r3, r3, r2
 8004f14:	009b      	lsls	r3, r3, #2
 8004f16:	4a14      	ldr	r2, [pc, #80]	; (8004f68 <xTaskRemoveFromEventList+0xa8>)
 8004f18:	189a      	adds	r2, r3, r2
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	3304      	adds	r3, #4
 8004f1e:	0019      	movs	r1, r3
 8004f20:	0010      	movs	r0, r2
 8004f22:	f7fe ff4e 	bl	8003dc2 <vListInsertEnd>
 8004f26:	e007      	b.n	8004f38 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	3318      	adds	r3, #24
 8004f2c:	001a      	movs	r2, r3
 8004f2e:	4b0f      	ldr	r3, [pc, #60]	; (8004f6c <xTaskRemoveFromEventList+0xac>)
 8004f30:	0011      	movs	r1, r2
 8004f32:	0018      	movs	r0, r3
 8004f34:	f7fe ff45 	bl	8003dc2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f3c:	4b0c      	ldr	r3, [pc, #48]	; (8004f70 <xTaskRemoveFromEventList+0xb0>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d905      	bls.n	8004f52 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004f46:	2301      	movs	r3, #1
 8004f48:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004f4a:	4b0a      	ldr	r3, [pc, #40]	; (8004f74 <xTaskRemoveFromEventList+0xb4>)
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	e001      	b.n	8004f56 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004f56:	68fb      	ldr	r3, [r7, #12]
}
 8004f58:	0018      	movs	r0, r3
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	b004      	add	sp, #16
 8004f5e:	bd80      	pop	{r7, pc}
 8004f60:	2000014c 	.word	0x2000014c
 8004f64:	2000012c 	.word	0x2000012c
 8004f68:	20000028 	.word	0x20000028
 8004f6c:	200000e4 	.word	0x200000e4
 8004f70:	20000024 	.word	0x20000024
 8004f74:	20000138 	.word	0x20000138

08004f78 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004f80:	4b05      	ldr	r3, [pc, #20]	; (8004f98 <vTaskInternalSetTimeOutState+0x20>)
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004f88:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <vTaskInternalSetTimeOutState+0x24>)
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	605a      	str	r2, [r3, #4]
}
 8004f90:	46c0      	nop			; (mov r8, r8)
 8004f92:	46bd      	mov	sp, r7
 8004f94:	b002      	add	sp, #8
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	2000013c 	.word	0x2000013c
 8004f9c:	20000128 	.word	0x20000128

08004fa0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <xTaskCheckForTimeOut+0x14>
 8004fb0:	b672      	cpsid	i
 8004fb2:	e7fe      	b.n	8004fb2 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d101      	bne.n	8004fbe <xTaskCheckForTimeOut+0x1e>
 8004fba:	b672      	cpsid	i
 8004fbc:	e7fe      	b.n	8004fbc <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8004fbe:	f000 fc07 	bl	80057d0 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004fc2:	4b1d      	ldr	r3, [pc, #116]	; (8005038 <xTaskCheckForTimeOut+0x98>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	d102      	bne.n	8004fe0 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	e024      	b.n	800502a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	4b15      	ldr	r3, [pc, #84]	; (800503c <xTaskCheckForTimeOut+0x9c>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d007      	beq.n	8004ffc <xTaskCheckForTimeOut+0x5c>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d302      	bcc.n	8004ffc <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	617b      	str	r3, [r7, #20]
 8004ffa:	e016      	b.n	800502a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	429a      	cmp	r2, r3
 8005004:	d20c      	bcs.n	8005020 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	1ad2      	subs	r2, r2, r3
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	0018      	movs	r0, r3
 8005016:	f7ff ffaf 	bl	8004f78 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800501a:	2300      	movs	r3, #0
 800501c:	617b      	str	r3, [r7, #20]
 800501e:	e004      	b.n	800502a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005026:	2301      	movs	r3, #1
 8005028:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800502a:	f000 fbe3 	bl	80057f4 <vPortExitCritical>

	return xReturn;
 800502e:	697b      	ldr	r3, [r7, #20]
}
 8005030:	0018      	movs	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	b006      	add	sp, #24
 8005036:	bd80      	pop	{r7, pc}
 8005038:	20000128 	.word	0x20000128
 800503c:	2000013c 	.word	0x2000013c

08005040 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005044:	4b02      	ldr	r3, [pc, #8]	; (8005050 <vTaskMissedYield+0x10>)
 8005046:	2201      	movs	r2, #1
 8005048:	601a      	str	r2, [r3, #0]
}
 800504a:	46c0      	nop			; (mov r8, r8)
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	20000138 	.word	0x20000138

08005054 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800505c:	f000 f84e 	bl	80050fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005060:	4b03      	ldr	r3, [pc, #12]	; (8005070 <prvIdleTask+0x1c>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d9f9      	bls.n	800505c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005068:	f000 fba2 	bl	80057b0 <vPortYield>
		prvCheckTasksWaitingTermination();
 800506c:	e7f6      	b.n	800505c <prvIdleTask+0x8>
 800506e:	46c0      	nop			; (mov r8, r8)
 8005070:	20000028 	.word	0x20000028

08005074 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800507a:	2300      	movs	r3, #0
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	e00c      	b.n	800509a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	0013      	movs	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	189b      	adds	r3, r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4a14      	ldr	r2, [pc, #80]	; (80050dc <prvInitialiseTaskLists+0x68>)
 800508c:	189b      	adds	r3, r3, r2
 800508e:	0018      	movs	r0, r3
 8005090:	f7fe fe6e 	bl	8003d70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	3301      	adds	r3, #1
 8005098:	607b      	str	r3, [r7, #4]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2b06      	cmp	r3, #6
 800509e:	d9ef      	bls.n	8005080 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80050a0:	4b0f      	ldr	r3, [pc, #60]	; (80050e0 <prvInitialiseTaskLists+0x6c>)
 80050a2:	0018      	movs	r0, r3
 80050a4:	f7fe fe64 	bl	8003d70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80050a8:	4b0e      	ldr	r3, [pc, #56]	; (80050e4 <prvInitialiseTaskLists+0x70>)
 80050aa:	0018      	movs	r0, r3
 80050ac:	f7fe fe60 	bl	8003d70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80050b0:	4b0d      	ldr	r3, [pc, #52]	; (80050e8 <prvInitialiseTaskLists+0x74>)
 80050b2:	0018      	movs	r0, r3
 80050b4:	f7fe fe5c 	bl	8003d70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80050b8:	4b0c      	ldr	r3, [pc, #48]	; (80050ec <prvInitialiseTaskLists+0x78>)
 80050ba:	0018      	movs	r0, r3
 80050bc:	f7fe fe58 	bl	8003d70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80050c0:	4b0b      	ldr	r3, [pc, #44]	; (80050f0 <prvInitialiseTaskLists+0x7c>)
 80050c2:	0018      	movs	r0, r3
 80050c4:	f7fe fe54 	bl	8003d70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80050c8:	4b0a      	ldr	r3, [pc, #40]	; (80050f4 <prvInitialiseTaskLists+0x80>)
 80050ca:	4a05      	ldr	r2, [pc, #20]	; (80050e0 <prvInitialiseTaskLists+0x6c>)
 80050cc:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80050ce:	4b0a      	ldr	r3, [pc, #40]	; (80050f8 <prvInitialiseTaskLists+0x84>)
 80050d0:	4a04      	ldr	r2, [pc, #16]	; (80050e4 <prvInitialiseTaskLists+0x70>)
 80050d2:	601a      	str	r2, [r3, #0]
}
 80050d4:	46c0      	nop			; (mov r8, r8)
 80050d6:	46bd      	mov	sp, r7
 80050d8:	b002      	add	sp, #8
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	20000028 	.word	0x20000028
 80050e0:	200000b4 	.word	0x200000b4
 80050e4:	200000c8 	.word	0x200000c8
 80050e8:	200000e4 	.word	0x200000e4
 80050ec:	200000f8 	.word	0x200000f8
 80050f0:	20000110 	.word	0x20000110
 80050f4:	200000dc 	.word	0x200000dc
 80050f8:	200000e0 	.word	0x200000e0

080050fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005102:	e01a      	b.n	800513a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8005104:	f000 fb64 	bl	80057d0 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005108:	4b10      	ldr	r3, [pc, #64]	; (800514c <prvCheckTasksWaitingTermination+0x50>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	68db      	ldr	r3, [r3, #12]
 800510e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	3304      	adds	r3, #4
 8005114:	0018      	movs	r0, r3
 8005116:	f7fe feac 	bl	8003e72 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800511a:	4b0d      	ldr	r3, [pc, #52]	; (8005150 <prvCheckTasksWaitingTermination+0x54>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	1e5a      	subs	r2, r3, #1
 8005120:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <prvCheckTasksWaitingTermination+0x54>)
 8005122:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005124:	4b0b      	ldr	r3, [pc, #44]	; (8005154 <prvCheckTasksWaitingTermination+0x58>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	1e5a      	subs	r2, r3, #1
 800512a:	4b0a      	ldr	r3, [pc, #40]	; (8005154 <prvCheckTasksWaitingTermination+0x58>)
 800512c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800512e:	f000 fb61 	bl	80057f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	0018      	movs	r0, r3
 8005136:	f000 f80f 	bl	8005158 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800513a:	4b06      	ldr	r3, [pc, #24]	; (8005154 <prvCheckTasksWaitingTermination+0x58>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1e0      	bne.n	8005104 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005142:	46c0      	nop			; (mov r8, r8)
 8005144:	46bd      	mov	sp, r7
 8005146:	b002      	add	sp, #8
 8005148:	bd80      	pop	{r7, pc}
 800514a:	46c0      	nop			; (mov r8, r8)
 800514c:	200000f8 	.word	0x200000f8
 8005150:	20000124 	.word	0x20000124
 8005154:	2000010c 	.word	0x2000010c

08005158 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2251      	movs	r2, #81	; 0x51
 8005164:	5c9b      	ldrb	r3, [r3, r2]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d109      	bne.n	800517e <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516e:	0018      	movs	r0, r3
 8005170:	f000 fc6c 	bl	8005a4c <vPortFree>
				vPortFree( pxTCB );
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	0018      	movs	r0, r3
 8005178:	f000 fc68 	bl	8005a4c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800517c:	e010      	b.n	80051a0 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2251      	movs	r2, #81	; 0x51
 8005182:	5c9b      	ldrb	r3, [r3, r2]
 8005184:	2b01      	cmp	r3, #1
 8005186:	d104      	bne.n	8005192 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	0018      	movs	r0, r3
 800518c:	f000 fc5e 	bl	8005a4c <vPortFree>
	}
 8005190:	e006      	b.n	80051a0 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2251      	movs	r2, #81	; 0x51
 8005196:	5c9b      	ldrb	r3, [r3, r2]
 8005198:	2b02      	cmp	r3, #2
 800519a:	d001      	beq.n	80051a0 <prvDeleteTCB+0x48>
 800519c:	b672      	cpsid	i
 800519e:	e7fe      	b.n	800519e <prvDeleteTCB+0x46>
	}
 80051a0:	46c0      	nop			; (mov r8, r8)
 80051a2:	46bd      	mov	sp, r7
 80051a4:	b002      	add	sp, #8
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b082      	sub	sp, #8
 80051ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051ae:	4b0e      	ldr	r3, [pc, #56]	; (80051e8 <prvResetNextTaskUnblockTime+0x40>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d101      	bne.n	80051bc <prvResetNextTaskUnblockTime+0x14>
 80051b8:	2301      	movs	r3, #1
 80051ba:	e000      	b.n	80051be <prvResetNextTaskUnblockTime+0x16>
 80051bc:	2300      	movs	r3, #0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d004      	beq.n	80051cc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80051c2:	4b0a      	ldr	r3, [pc, #40]	; (80051ec <prvResetNextTaskUnblockTime+0x44>)
 80051c4:	2201      	movs	r2, #1
 80051c6:	4252      	negs	r2, r2
 80051c8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80051ca:	e008      	b.n	80051de <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80051cc:	4b06      	ldr	r3, [pc, #24]	; (80051e8 <prvResetNextTaskUnblockTime+0x40>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685a      	ldr	r2, [r3, #4]
 80051da:	4b04      	ldr	r3, [pc, #16]	; (80051ec <prvResetNextTaskUnblockTime+0x44>)
 80051dc:	601a      	str	r2, [r3, #0]
}
 80051de:	46c0      	nop			; (mov r8, r8)
 80051e0:	46bd      	mov	sp, r7
 80051e2:	b002      	add	sp, #8
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	46c0      	nop			; (mov r8, r8)
 80051e8:	200000dc 	.word	0x200000dc
 80051ec:	20000144 	.word	0x20000144

080051f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80051f6:	4b0a      	ldr	r3, [pc, #40]	; (8005220 <xTaskGetSchedulerState+0x30>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d102      	bne.n	8005204 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80051fe:	2301      	movs	r3, #1
 8005200:	607b      	str	r3, [r7, #4]
 8005202:	e008      	b.n	8005216 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005204:	4b07      	ldr	r3, [pc, #28]	; (8005224 <xTaskGetSchedulerState+0x34>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d102      	bne.n	8005212 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800520c:	2302      	movs	r3, #2
 800520e:	607b      	str	r3, [r7, #4]
 8005210:	e001      	b.n	8005216 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005212:	2300      	movs	r3, #0
 8005214:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005216:	687b      	ldr	r3, [r7, #4]
	}
 8005218:	0018      	movs	r0, r3
 800521a:	46bd      	mov	sp, r7
 800521c:	b002      	add	sp, #8
 800521e:	bd80      	pop	{r7, pc}
 8005220:	20000130 	.word	0x20000130
 8005224:	2000014c 	.word	0x2000014c

08005228 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d044      	beq.n	80052c8 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800523e:	4b25      	ldr	r3, [pc, #148]	; (80052d4 <xTaskPriorityDisinherit+0xac>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	429a      	cmp	r2, r3
 8005246:	d001      	beq.n	800524c <xTaskPriorityDisinherit+0x24>
 8005248:	b672      	cpsid	i
 800524a:	e7fe      	b.n	800524a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005250:	2b00      	cmp	r3, #0
 8005252:	d101      	bne.n	8005258 <xTaskPriorityDisinherit+0x30>
 8005254:	b672      	cpsid	i
 8005256:	e7fe      	b.n	8005256 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800525c:	1e5a      	subs	r2, r3, #1
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526a:	429a      	cmp	r2, r3
 800526c:	d02c      	beq.n	80052c8 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005272:	2b00      	cmp	r3, #0
 8005274:	d128      	bne.n	80052c8 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	3304      	adds	r3, #4
 800527a:	0018      	movs	r0, r3
 800527c:	f7fe fdf9 	bl	8003e72 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800528c:	2207      	movs	r2, #7
 800528e:	1ad2      	subs	r2, r2, r3
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005298:	4b0f      	ldr	r3, [pc, #60]	; (80052d8 <xTaskPriorityDisinherit+0xb0>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	429a      	cmp	r2, r3
 800529e:	d903      	bls.n	80052a8 <xTaskPriorityDisinherit+0x80>
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052a4:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <xTaskPriorityDisinherit+0xb0>)
 80052a6:	601a      	str	r2, [r3, #0]
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ac:	0013      	movs	r3, r2
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	189b      	adds	r3, r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4a09      	ldr	r2, [pc, #36]	; (80052dc <xTaskPriorityDisinherit+0xb4>)
 80052b6:	189a      	adds	r2, r3, r2
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	3304      	adds	r3, #4
 80052bc:	0019      	movs	r1, r3
 80052be:	0010      	movs	r0, r2
 80052c0:	f7fe fd7f 	bl	8003dc2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80052c4:	2301      	movs	r3, #1
 80052c6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80052c8:	68fb      	ldr	r3, [r7, #12]
	}
 80052ca:	0018      	movs	r0, r3
 80052cc:	46bd      	mov	sp, r7
 80052ce:	b004      	add	sp, #16
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	46c0      	nop			; (mov r8, r8)
 80052d4:	20000024 	.word	0x20000024
 80052d8:	2000012c 	.word	0x2000012c
 80052dc:	20000028 	.word	0x20000028

080052e0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
 80052ec:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80052ee:	f000 fa6f 	bl	80057d0 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80052f2:	4b24      	ldr	r3, [pc, #144]	; (8005384 <xTaskNotifyWait+0xa4>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2250      	movs	r2, #80	; 0x50
 80052f8:	5c9b      	ldrb	r3, [r3, r2]
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d015      	beq.n	800532c <xTaskNotifyWait+0x4c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005300:	4b20      	ldr	r3, [pc, #128]	; (8005384 <xTaskNotifyWait+0xa4>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005306:	68f9      	ldr	r1, [r7, #12]
 8005308:	43c9      	mvns	r1, r1
 800530a:	400a      	ands	r2, r1
 800530c:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800530e:	4b1d      	ldr	r3, [pc, #116]	; (8005384 <xTaskNotifyWait+0xa4>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2250      	movs	r2, #80	; 0x50
 8005314:	2101      	movs	r1, #1
 8005316:	5499      	strb	r1, [r3, r2]

				if( xTicksToWait > ( TickType_t ) 0 )
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d006      	beq.n	800532c <xTaskNotifyWait+0x4c>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	2101      	movs	r1, #1
 8005322:	0018      	movs	r0, r3
 8005324:	f000 f966 	bl	80055f4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8005328:	f000 fa42 	bl	80057b0 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800532c:	f000 fa62 	bl	80057f4 <vPortExitCritical>

		taskENTER_CRITICAL();
 8005330:	f000 fa4e 	bl	80057d0 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d004      	beq.n	8005344 <xTaskNotifyWait+0x64>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800533a:	4b12      	ldr	r3, [pc, #72]	; (8005384 <xTaskNotifyWait+0xa4>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005344:	4b0f      	ldr	r3, [pc, #60]	; (8005384 <xTaskNotifyWait+0xa4>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2250      	movs	r2, #80	; 0x50
 800534a:	5c9b      	ldrb	r3, [r3, r2]
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d002      	beq.n	8005358 <xTaskNotifyWait+0x78>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8005352:	2300      	movs	r3, #0
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	e008      	b.n	800536a <xTaskNotifyWait+0x8a>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005358:	4b0a      	ldr	r3, [pc, #40]	; (8005384 <xTaskNotifyWait+0xa4>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800535e:	68b9      	ldr	r1, [r7, #8]
 8005360:	43c9      	mvns	r1, r1
 8005362:	400a      	ands	r2, r1
 8005364:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8005366:	2301      	movs	r3, #1
 8005368:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800536a:	4b06      	ldr	r3, [pc, #24]	; (8005384 <xTaskNotifyWait+0xa4>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2250      	movs	r2, #80	; 0x50
 8005370:	2100      	movs	r1, #0
 8005372:	5499      	strb	r1, [r3, r2]
		}
		taskEXIT_CRITICAL();
 8005374:	f000 fa3e 	bl	80057f4 <vPortExitCritical>

		return xReturn;
 8005378:	697b      	ldr	r3, [r7, #20]
	}
 800537a:	0018      	movs	r0, r3
 800537c:	46bd      	mov	sp, r7
 800537e:	b006      	add	sp, #24
 8005380:	bd80      	pop	{r7, pc}
 8005382:	46c0      	nop			; (mov r8, r8)
 8005384:	20000024 	.word	0x20000024

08005388 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8005388:	b580      	push	{r7, lr}
 800538a:	b088      	sub	sp, #32
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	1dfb      	adds	r3, r7, #7
 8005396:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8005398:	2301      	movs	r3, #1
 800539a:	61fb      	str	r3, [r7, #28]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <xTaskGenericNotify+0x1e>
 80053a2:	b672      	cpsid	i
 80053a4:	e7fe      	b.n	80053a4 <xTaskGenericNotify+0x1c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 80053aa:	f000 fa11 	bl	80057d0 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d003      	beq.n	80053bc <xTaskGenericNotify+0x34>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80053bc:	2317      	movs	r3, #23
 80053be:	18fb      	adds	r3, r7, r3
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	2150      	movs	r1, #80	; 0x50
 80053c4:	5c52      	ldrb	r2, [r2, r1]
 80053c6:	701a      	strb	r2, [r3, #0]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80053c8:	69bb      	ldr	r3, [r7, #24]
 80053ca:	2250      	movs	r2, #80	; 0x50
 80053cc:	2102      	movs	r1, #2
 80053ce:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 80053d0:	1dfb      	adds	r3, r7, #7
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	2b04      	cmp	r3, #4
 80053d6:	d822      	bhi.n	800541e <xTaskGenericNotify+0x96>
 80053d8:	009a      	lsls	r2, r3, #2
 80053da:	4b2d      	ldr	r3, [pc, #180]	; (8005490 <xTaskGenericNotify+0x108>)
 80053dc:	18d3      	adds	r3, r2, r3
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	431a      	orrs	r2, r3
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80053ee:	e016      	b.n	800541e <xTaskGenericNotify+0x96>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 80053fa:	e010      	b.n	800541e <xTaskGenericNotify+0x96>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8005402:	e00c      	b.n	800541e <xTaskGenericNotify+0x96>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005404:	2317      	movs	r3, #23
 8005406:	18fb      	adds	r3, r7, r3
 8005408:	781b      	ldrb	r3, [r3, #0]
 800540a:	2b02      	cmp	r3, #2
 800540c:	d003      	beq.n	8005416 <xTaskGenericNotify+0x8e>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005414:	e003      	b.n	800541e <xTaskGenericNotify+0x96>
						xReturn = pdFAIL;
 8005416:	2300      	movs	r3, #0
 8005418:	61fb      	str	r3, [r7, #28]
					break;
 800541a:	e000      	b.n	800541e <xTaskGenericNotify+0x96>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
 800541c:	46c0      	nop			; (mov r8, r8)

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800541e:	2317      	movs	r3, #23
 8005420:	18fb      	adds	r3, r7, r3
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d12b      	bne.n	8005480 <xTaskGenericNotify+0xf8>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	3304      	adds	r3, #4
 800542c:	0018      	movs	r0, r3
 800542e:	f7fe fd20 	bl	8003e72 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005436:	4b17      	ldr	r3, [pc, #92]	; (8005494 <xTaskGenericNotify+0x10c>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	429a      	cmp	r2, r3
 800543c:	d903      	bls.n	8005446 <xTaskGenericNotify+0xbe>
 800543e:	69bb      	ldr	r3, [r7, #24]
 8005440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005442:	4b14      	ldr	r3, [pc, #80]	; (8005494 <xTaskGenericNotify+0x10c>)
 8005444:	601a      	str	r2, [r3, #0]
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800544a:	0013      	movs	r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	189b      	adds	r3, r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	4a11      	ldr	r2, [pc, #68]	; (8005498 <xTaskGenericNotify+0x110>)
 8005454:	189a      	adds	r2, r3, r2
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	3304      	adds	r3, #4
 800545a:	0019      	movs	r1, r3
 800545c:	0010      	movs	r0, r2
 800545e:	f7fe fcb0 	bl	8003dc2 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005466:	2b00      	cmp	r3, #0
 8005468:	d001      	beq.n	800546e <xTaskGenericNotify+0xe6>
 800546a:	b672      	cpsid	i
 800546c:	e7fe      	b.n	800546c <xTaskGenericNotify+0xe4>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005472:	4b0a      	ldr	r3, [pc, #40]	; (800549c <xTaskGenericNotify+0x114>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005478:	429a      	cmp	r2, r3
 800547a:	d901      	bls.n	8005480 <xTaskGenericNotify+0xf8>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800547c:	f000 f998 	bl	80057b0 <vPortYield>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8005480:	f000 f9b8 	bl	80057f4 <vPortExitCritical>

		return xReturn;
 8005484:	69fb      	ldr	r3, [r7, #28]
	}
 8005486:	0018      	movs	r0, r3
 8005488:	46bd      	mov	sp, r7
 800548a:	b008      	add	sp, #32
 800548c:	bd80      	pop	{r7, pc}
 800548e:	46c0      	nop			; (mov r8, r8)
 8005490:	08006c94 	.word	0x08006c94
 8005494:	2000012c 	.word	0x2000012c
 8005498:	20000028 	.word	0x20000028
 800549c:	20000024 	.word	0x20000024

080054a0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b088      	sub	sp, #32
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	603b      	str	r3, [r7, #0]
 80054ac:	1dfb      	adds	r3, r7, #7
 80054ae:	701a      	strb	r2, [r3, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80054b0:	2301      	movs	r3, #1
 80054b2:	61fb      	str	r3, [r7, #28]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <xTaskGenericNotifyFromISR+0x1e>
 80054ba:	b672      	cpsid	i
 80054bc:	e7fe      	b.n	80054bc <xTaskGenericNotifyFromISR+0x1c>
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	61bb      	str	r3, [r7, #24]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80054c2:	f000 f9af 	bl	8005824 <ulSetInterruptMaskFromISR>
 80054c6:	0003      	movs	r3, r0
 80054c8:	617b      	str	r3, [r7, #20]
		{
			if( pulPreviousNotificationValue != NULL )
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <xTaskGenericNotifyFromISR+0x38>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80054d8:	2313      	movs	r3, #19
 80054da:	18fb      	adds	r3, r7, r3
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	2150      	movs	r1, #80	; 0x50
 80054e0:	5c52      	ldrb	r2, [r2, r1]
 80054e2:	701a      	strb	r2, [r3, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	2250      	movs	r2, #80	; 0x50
 80054e8:	2102      	movs	r1, #2
 80054ea:	5499      	strb	r1, [r3, r2]

			switch( eAction )
 80054ec:	1dfb      	adds	r3, r7, #7
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	2b04      	cmp	r3, #4
 80054f2:	d822      	bhi.n	800553a <xTaskGenericNotifyFromISR+0x9a>
 80054f4:	009a      	lsls	r2, r3, #2
 80054f6:	4b38      	ldr	r3, [pc, #224]	; (80055d8 <xTaskGenericNotifyFromISR+0x138>)
 80054f8:	18d3      	adds	r3, r2, r3
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	469f      	mov	pc, r3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80054fe:	69bb      	ldr	r3, [r7, #24]
 8005500:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	431a      	orrs	r2, r3
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800550a:	e016      	b.n	800553a <xTaskGenericNotifyFromISR+0x9a>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005510:	1c5a      	adds	r2, r3, #1
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8005516:	e010      	b.n	800553a <xTaskGenericNotifyFromISR+0x9a>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800551e:	e00c      	b.n	800553a <xTaskGenericNotifyFromISR+0x9a>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005520:	2313      	movs	r3, #19
 8005522:	18fb      	adds	r3, r7, r3
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	2b02      	cmp	r3, #2
 8005528:	d003      	beq.n	8005532 <xTaskGenericNotifyFromISR+0x92>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8005530:	e003      	b.n	800553a <xTaskGenericNotifyFromISR+0x9a>
						xReturn = pdFAIL;
 8005532:	2300      	movs	r3, #0
 8005534:	61fb      	str	r3, [r7, #28]
					break;
 8005536:	e000      	b.n	800553a <xTaskGenericNotifyFromISR+0x9a>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
 8005538:	46c0      	nop			; (mov r8, r8)

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800553a:	2313      	movs	r3, #19
 800553c:	18fb      	adds	r3, r7, r3
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d140      	bne.n	80055c6 <xTaskGenericNotifyFromISR+0x126>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <xTaskGenericNotifyFromISR+0xb0>
 800554c:	b672      	cpsid	i
 800554e:	e7fe      	b.n	800554e <xTaskGenericNotifyFromISR+0xae>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005550:	4b22      	ldr	r3, [pc, #136]	; (80055dc <xTaskGenericNotifyFromISR+0x13c>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d11d      	bne.n	8005594 <xTaskGenericNotifyFromISR+0xf4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005558:	69bb      	ldr	r3, [r7, #24]
 800555a:	3304      	adds	r3, #4
 800555c:	0018      	movs	r0, r3
 800555e:	f7fe fc88 	bl	8003e72 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005566:	4b1e      	ldr	r3, [pc, #120]	; (80055e0 <xTaskGenericNotifyFromISR+0x140>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d903      	bls.n	8005576 <xTaskGenericNotifyFromISR+0xd6>
 800556e:	69bb      	ldr	r3, [r7, #24]
 8005570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005572:	4b1b      	ldr	r3, [pc, #108]	; (80055e0 <xTaskGenericNotifyFromISR+0x140>)
 8005574:	601a      	str	r2, [r3, #0]
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800557a:	0013      	movs	r3, r2
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	189b      	adds	r3, r3, r2
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4a18      	ldr	r2, [pc, #96]	; (80055e4 <xTaskGenericNotifyFromISR+0x144>)
 8005584:	189a      	adds	r2, r3, r2
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	3304      	adds	r3, #4
 800558a:	0019      	movs	r1, r3
 800558c:	0010      	movs	r0, r2
 800558e:	f7fe fc18 	bl	8003dc2 <vListInsertEnd>
 8005592:	e007      	b.n	80055a4 <xTaskGenericNotifyFromISR+0x104>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005594:	69bb      	ldr	r3, [r7, #24]
 8005596:	3318      	adds	r3, #24
 8005598:	001a      	movs	r2, r3
 800559a:	4b13      	ldr	r3, [pc, #76]	; (80055e8 <xTaskGenericNotifyFromISR+0x148>)
 800559c:	0011      	movs	r1, r2
 800559e:	0018      	movs	r0, r3
 80055a0:	f7fe fc0f 	bl	8003dc2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80055a4:	69bb      	ldr	r3, [r7, #24]
 80055a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055a8:	4b10      	ldr	r3, [pc, #64]	; (80055ec <xTaskGenericNotifyFromISR+0x14c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ae:	429a      	cmp	r2, r3
 80055b0:	d909      	bls.n	80055c6 <xTaskGenericNotifyFromISR+0x126>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80055b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d003      	beq.n	80055c0 <xTaskGenericNotifyFromISR+0x120>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80055b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ba:	2201      	movs	r2, #1
 80055bc:	601a      	str	r2, [r3, #0]
 80055be:	e002      	b.n	80055c6 <xTaskGenericNotifyFromISR+0x126>
					else
					{
						/* Mark that a yield is pending in case the user is not
						using the "xHigherPriorityTaskWoken" parameter to an ISR
						safe FreeRTOS function. */
						xYieldPending = pdTRUE;
 80055c0:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <xTaskGenericNotifyFromISR+0x150>)
 80055c2:	2201      	movs	r2, #1
 80055c4:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80055c6:	697b      	ldr	r3, [r7, #20]
 80055c8:	0018      	movs	r0, r3
 80055ca:	f000 f931 	bl	8005830 <vClearInterruptMaskFromISR>

		return xReturn;
 80055ce:	69fb      	ldr	r3, [r7, #28]
	}
 80055d0:	0018      	movs	r0, r3
 80055d2:	46bd      	mov	sp, r7
 80055d4:	b008      	add	sp, #32
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	08006ca8 	.word	0x08006ca8
 80055dc:	2000014c 	.word	0x2000014c
 80055e0:	2000012c 	.word	0x2000012c
 80055e4:	20000028 	.word	0x20000028
 80055e8:	200000e4 	.word	0x200000e4
 80055ec:	20000024 	.word	0x20000024
 80055f0:	20000138 	.word	0x20000138

080055f4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80055fe:	4b21      	ldr	r3, [pc, #132]	; (8005684 <prvAddCurrentTaskToDelayedList+0x90>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005604:	4b20      	ldr	r3, [pc, #128]	; (8005688 <prvAddCurrentTaskToDelayedList+0x94>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3304      	adds	r3, #4
 800560a:	0018      	movs	r0, r3
 800560c:	f7fe fc31 	bl	8003e72 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	3301      	adds	r3, #1
 8005614:	d10b      	bne.n	800562e <prvAddCurrentTaskToDelayedList+0x3a>
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d008      	beq.n	800562e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800561c:	4b1a      	ldr	r3, [pc, #104]	; (8005688 <prvAddCurrentTaskToDelayedList+0x94>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	1d1a      	adds	r2, r3, #4
 8005622:	4b1a      	ldr	r3, [pc, #104]	; (800568c <prvAddCurrentTaskToDelayedList+0x98>)
 8005624:	0011      	movs	r1, r2
 8005626:	0018      	movs	r0, r3
 8005628:	f7fe fbcb 	bl	8003dc2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800562c:	e026      	b.n	800567c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	18d3      	adds	r3, r2, r3
 8005634:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005636:	4b14      	ldr	r3, [pc, #80]	; (8005688 <prvAddCurrentTaskToDelayedList+0x94>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	429a      	cmp	r2, r3
 8005644:	d209      	bcs.n	800565a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005646:	4b12      	ldr	r3, [pc, #72]	; (8005690 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	4b0f      	ldr	r3, [pc, #60]	; (8005688 <prvAddCurrentTaskToDelayedList+0x94>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	3304      	adds	r3, #4
 8005650:	0019      	movs	r1, r3
 8005652:	0010      	movs	r0, r2
 8005654:	f7fe fbd7 	bl	8003e06 <vListInsert>
}
 8005658:	e010      	b.n	800567c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800565a:	4b0e      	ldr	r3, [pc, #56]	; (8005694 <prvAddCurrentTaskToDelayedList+0xa0>)
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	4b0a      	ldr	r3, [pc, #40]	; (8005688 <prvAddCurrentTaskToDelayedList+0x94>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	3304      	adds	r3, #4
 8005664:	0019      	movs	r1, r3
 8005666:	0010      	movs	r0, r2
 8005668:	f7fe fbcd 	bl	8003e06 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800566c:	4b0a      	ldr	r3, [pc, #40]	; (8005698 <prvAddCurrentTaskToDelayedList+0xa4>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	429a      	cmp	r2, r3
 8005674:	d202      	bcs.n	800567c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005676:	4b08      	ldr	r3, [pc, #32]	; (8005698 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	601a      	str	r2, [r3, #0]
}
 800567c:	46c0      	nop			; (mov r8, r8)
 800567e:	46bd      	mov	sp, r7
 8005680:	b004      	add	sp, #16
 8005682:	bd80      	pop	{r7, pc}
 8005684:	20000128 	.word	0x20000128
 8005688:	20000024 	.word	0x20000024
 800568c:	20000110 	.word	0x20000110
 8005690:	200000e0 	.word	0x200000e0
 8005694:	200000dc 	.word	0x200000dc
 8005698:	20000144 	.word	0x20000144

0800569c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	3b04      	subs	r3, #4
 80056ac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2280      	movs	r2, #128	; 0x80
 80056b2:	0452      	lsls	r2, r2, #17
 80056b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	3b04      	subs	r3, #4
 80056ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	3b04      	subs	r3, #4
 80056c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80056c8:	4a08      	ldr	r2, [pc, #32]	; (80056ec <pxPortInitialiseStack+0x50>)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	3b14      	subs	r3, #20
 80056d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	3b20      	subs	r3, #32
 80056de:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80056e0:	68fb      	ldr	r3, [r7, #12]
}
 80056e2:	0018      	movs	r0, r3
 80056e4:	46bd      	mov	sp, r7
 80056e6:	b004      	add	sp, #16
 80056e8:	bd80      	pop	{r7, pc}
 80056ea:	46c0      	nop			; (mov r8, r8)
 80056ec:	080056f1 	.word	0x080056f1

080056f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80056f6:	2300      	movs	r3, #0
 80056f8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80056fa:	4b07      	ldr	r3, [pc, #28]	; (8005718 <prvTaskExitError+0x28>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	3301      	adds	r3, #1
 8005700:	d001      	beq.n	8005706 <prvTaskExitError+0x16>
 8005702:	b672      	cpsid	i
 8005704:	e7fe      	b.n	8005704 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8005706:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005708:	46c0      	nop			; (mov r8, r8)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b00      	cmp	r3, #0
 800570e:	d0fc      	beq.n	800570a <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005710:	46c0      	nop			; (mov r8, r8)
 8005712:	46bd      	mov	sp, r7
 8005714:	b002      	add	sp, #8
 8005716:	bd80      	pop	{r7, pc}
 8005718:	20000000 	.word	0x20000000

0800571c <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8005720:	46c0      	nop			; (mov r8, r8)
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
	...

08005730 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005730:	4a0b      	ldr	r2, [pc, #44]	; (8005760 <pxCurrentTCBConst2>)
 8005732:	6813      	ldr	r3, [r2, #0]
 8005734:	6818      	ldr	r0, [r3, #0]
 8005736:	3020      	adds	r0, #32
 8005738:	f380 8809 	msr	PSP, r0
 800573c:	2002      	movs	r0, #2
 800573e:	f380 8814 	msr	CONTROL, r0
 8005742:	f3bf 8f6f 	isb	sy
 8005746:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005748:	46ae      	mov	lr, r5
 800574a:	bc08      	pop	{r3}
 800574c:	bc04      	pop	{r2}
 800574e:	b662      	cpsie	i
 8005750:	4718      	bx	r3
 8005752:	46c0      	nop			; (mov r8, r8)
 8005754:	46c0      	nop			; (mov r8, r8)
 8005756:	46c0      	nop			; (mov r8, r8)
 8005758:	46c0      	nop			; (mov r8, r8)
 800575a:	46c0      	nop			; (mov r8, r8)
 800575c:	46c0      	nop			; (mov r8, r8)
 800575e:	46c0      	nop			; (mov r8, r8)

08005760 <pxCurrentTCBConst2>:
 8005760:	20000024 	.word	0x20000024
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8005764:	46c0      	nop			; (mov r8, r8)
 8005766:	46c0      	nop			; (mov r8, r8)

08005768 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800576c:	4b0e      	ldr	r3, [pc, #56]	; (80057a8 <xPortStartScheduler+0x40>)
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	4b0d      	ldr	r3, [pc, #52]	; (80057a8 <xPortStartScheduler+0x40>)
 8005772:	21ff      	movs	r1, #255	; 0xff
 8005774:	0409      	lsls	r1, r1, #16
 8005776:	430a      	orrs	r2, r1
 8005778:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800577a:	4b0b      	ldr	r3, [pc, #44]	; (80057a8 <xPortStartScheduler+0x40>)
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	4b0a      	ldr	r3, [pc, #40]	; (80057a8 <xPortStartScheduler+0x40>)
 8005780:	21ff      	movs	r1, #255	; 0xff
 8005782:	0609      	lsls	r1, r1, #24
 8005784:	430a      	orrs	r2, r1
 8005786:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8005788:	f000 f898 	bl	80058bc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800578c:	4b07      	ldr	r3, [pc, #28]	; (80057ac <xPortStartScheduler+0x44>)
 800578e:	2200      	movs	r2, #0
 8005790:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8005792:	f7ff ffcd 	bl	8005730 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005796:	f7ff fb23 	bl	8004de0 <vTaskSwitchContext>
	prvTaskExitError();
 800579a:	f7ff ffa9 	bl	80056f0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800579e:	2300      	movs	r3, #0
}
 80057a0:	0018      	movs	r0, r3
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	46c0      	nop			; (mov r8, r8)
 80057a8:	e000ed20 	.word	0xe000ed20
 80057ac:	20000000 	.word	0x20000000

080057b0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 80057b4:	4b05      	ldr	r3, [pc, #20]	; (80057cc <vPortYield+0x1c>)
 80057b6:	2280      	movs	r2, #128	; 0x80
 80057b8:	0552      	lsls	r2, r2, #21
 80057ba:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 80057bc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80057c0:	f3bf 8f6f 	isb	sy
}
 80057c4:	46c0      	nop			; (mov r8, r8)
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	46c0      	nop			; (mov r8, r8)
 80057cc:	e000ed04 	.word	0xe000ed04

080057d0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 80057d4:	b672      	cpsid	i
    uxCriticalNesting++;
 80057d6:	4b06      	ldr	r3, [pc, #24]	; (80057f0 <vPortEnterCritical+0x20>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	1c5a      	adds	r2, r3, #1
 80057dc:	4b04      	ldr	r3, [pc, #16]	; (80057f0 <vPortEnterCritical+0x20>)
 80057de:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 80057e0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80057e4:	f3bf 8f6f 	isb	sy
}
 80057e8:	46c0      	nop			; (mov r8, r8)
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}
 80057ee:	46c0      	nop			; (mov r8, r8)
 80057f0:	20000000 	.word	0x20000000

080057f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80057f8:	4b09      	ldr	r3, [pc, #36]	; (8005820 <vPortExitCritical+0x2c>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d101      	bne.n	8005804 <vPortExitCritical+0x10>
 8005800:	b672      	cpsid	i
 8005802:	e7fe      	b.n	8005802 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8005804:	4b06      	ldr	r3, [pc, #24]	; (8005820 <vPortExitCritical+0x2c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	1e5a      	subs	r2, r3, #1
 800580a:	4b05      	ldr	r3, [pc, #20]	; (8005820 <vPortExitCritical+0x2c>)
 800580c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800580e:	4b04      	ldr	r3, [pc, #16]	; (8005820 <vPortExitCritical+0x2c>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d100      	bne.n	8005818 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8005816:	b662      	cpsie	i
    }
}
 8005818:	46c0      	nop			; (mov r8, r8)
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	46c0      	nop			; (mov r8, r8)
 8005820:	20000000 	.word	0x20000000

08005824 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8005824:	f3ef 8010 	mrs	r0, PRIMASK
 8005828:	b672      	cpsid	i
 800582a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800582c:	46c0      	nop			; (mov r8, r8)
 800582e:	0018      	movs	r0, r3

08005830 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8005830:	f380 8810 	msr	PRIMASK, r0
 8005834:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8005836:	46c0      	nop			; (mov r8, r8)
	...

08005840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005840:	f3ef 8009 	mrs	r0, PSP
 8005844:	4b0e      	ldr	r3, [pc, #56]	; (8005880 <pxCurrentTCBConst>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	3820      	subs	r0, #32
 800584a:	6010      	str	r0, [r2, #0]
 800584c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800584e:	4644      	mov	r4, r8
 8005850:	464d      	mov	r5, r9
 8005852:	4656      	mov	r6, sl
 8005854:	465f      	mov	r7, fp
 8005856:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8005858:	b508      	push	{r3, lr}
 800585a:	b672      	cpsid	i
 800585c:	f7ff fac0 	bl	8004de0 <vTaskSwitchContext>
 8005860:	b662      	cpsie	i
 8005862:	bc0c      	pop	{r2, r3}
 8005864:	6811      	ldr	r1, [r2, #0]
 8005866:	6808      	ldr	r0, [r1, #0]
 8005868:	3010      	adds	r0, #16
 800586a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800586c:	46a0      	mov	r8, r4
 800586e:	46a9      	mov	r9, r5
 8005870:	46b2      	mov	sl, r6
 8005872:	46bb      	mov	fp, r7
 8005874:	f380 8809 	msr	PSP, r0
 8005878:	3820      	subs	r0, #32
 800587a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800587c:	4718      	bx	r3
 800587e:	46c0      	nop			; (mov r8, r8)

08005880 <pxCurrentTCBConst>:
 8005880:	20000024 	.word	0x20000024
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8005884:	46c0      	nop			; (mov r8, r8)
 8005886:	46c0      	nop			; (mov r8, r8)

08005888 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800588e:	f7ff ffc9 	bl	8005824 <ulSetInterruptMaskFromISR>
 8005892:	0003      	movs	r3, r0
 8005894:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005896:	f7ff f9ef 	bl	8004c78 <xTaskIncrementTick>
 800589a:	1e03      	subs	r3, r0, #0
 800589c:	d003      	beq.n	80058a6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800589e:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <SysTick_Handler+0x30>)
 80058a0:	2280      	movs	r2, #128	; 0x80
 80058a2:	0552      	lsls	r2, r2, #21
 80058a4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	0018      	movs	r0, r3
 80058aa:	f7ff ffc1 	bl	8005830 <vClearInterruptMaskFromISR>
}
 80058ae:	46c0      	nop			; (mov r8, r8)
 80058b0:	46bd      	mov	sp, r7
 80058b2:	b002      	add	sp, #8
 80058b4:	bd80      	pop	{r7, pc}
 80058b6:	46c0      	nop			; (mov r8, r8)
 80058b8:	e000ed04 	.word	0xe000ed04

080058bc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <prvSetupTimerInterrupt+0x34>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 80058c6:	4b0b      	ldr	r3, [pc, #44]	; (80058f4 <prvSetupTimerInterrupt+0x38>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058cc:	4b0a      	ldr	r3, [pc, #40]	; (80058f8 <prvSetupTimerInterrupt+0x3c>)
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	23fa      	movs	r3, #250	; 0xfa
 80058d2:	0099      	lsls	r1, r3, #2
 80058d4:	0010      	movs	r0, r2
 80058d6:	f7fa fc17 	bl	8000108 <__udivsi3>
 80058da:	0003      	movs	r3, r0
 80058dc:	001a      	movs	r2, r3
 80058de:	4b07      	ldr	r3, [pc, #28]	; (80058fc <prvSetupTimerInterrupt+0x40>)
 80058e0:	3a01      	subs	r2, #1
 80058e2:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 80058e4:	4b02      	ldr	r3, [pc, #8]	; (80058f0 <prvSetupTimerInterrupt+0x34>)
 80058e6:	2207      	movs	r2, #7
 80058e8:	601a      	str	r2, [r3, #0]
}
 80058ea:	46c0      	nop			; (mov r8, r8)
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	e000e010 	.word	0xe000e010
 80058f4:	e000e018 	.word	0xe000e018
 80058f8:	20000004 	.word	0x20000004
 80058fc:	e000e014 	.word	0xe000e014

08005900 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005908:	2300      	movs	r3, #0
 800590a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800590c:	f7ff f91c 	bl	8004b48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005910:	4b49      	ldr	r3, [pc, #292]	; (8005a38 <pvPortMalloc+0x138>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005918:	f000 f8e0 	bl	8005adc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800591c:	4b47      	ldr	r3, [pc, #284]	; (8005a3c <pvPortMalloc+0x13c>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	4013      	ands	r3, r2
 8005924:	d000      	beq.n	8005928 <pvPortMalloc+0x28>
 8005926:	e079      	b.n	8005a1c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d012      	beq.n	8005954 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800592e:	2208      	movs	r2, #8
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	189b      	adds	r3, r3, r2
 8005934:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2207      	movs	r2, #7
 800593a:	4013      	ands	r3, r2
 800593c:	d00a      	beq.n	8005954 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2207      	movs	r2, #7
 8005942:	4393      	bics	r3, r2
 8005944:	3308      	adds	r3, #8
 8005946:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2207      	movs	r2, #7
 800594c:	4013      	ands	r3, r2
 800594e:	d001      	beq.n	8005954 <pvPortMalloc+0x54>
 8005950:	b672      	cpsid	i
 8005952:	e7fe      	b.n	8005952 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d060      	beq.n	8005a1c <pvPortMalloc+0x11c>
 800595a:	4b39      	ldr	r3, [pc, #228]	; (8005a40 <pvPortMalloc+0x140>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	687a      	ldr	r2, [r7, #4]
 8005960:	429a      	cmp	r2, r3
 8005962:	d85b      	bhi.n	8005a1c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005964:	4b37      	ldr	r3, [pc, #220]	; (8005a44 <pvPortMalloc+0x144>)
 8005966:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8005968:	4b36      	ldr	r3, [pc, #216]	; (8005a44 <pvPortMalloc+0x144>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800596e:	e004      	b.n	800597a <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	429a      	cmp	r2, r3
 8005982:	d903      	bls.n	800598c <pvPortMalloc+0x8c>
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1f1      	bne.n	8005970 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800598c:	4b2a      	ldr	r3, [pc, #168]	; (8005a38 <pvPortMalloc+0x138>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	697a      	ldr	r2, [r7, #20]
 8005992:	429a      	cmp	r2, r3
 8005994:	d042      	beq.n	8005a1c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2208      	movs	r2, #8
 800599c:	189b      	adds	r3, r3, r2
 800599e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	685a      	ldr	r2, [r3, #4]
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	1ad2      	subs	r2, r2, r3
 80059b0:	2308      	movs	r3, #8
 80059b2:	005b      	lsls	r3, r3, #1
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d916      	bls.n	80059e6 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	18d3      	adds	r3, r2, r3
 80059be:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2207      	movs	r2, #7
 80059c4:	4013      	ands	r3, r2
 80059c6:	d001      	beq.n	80059cc <pvPortMalloc+0xcc>
 80059c8:	b672      	cpsid	i
 80059ca:	e7fe      	b.n	80059ca <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80059cc:	697b      	ldr	r3, [r7, #20]
 80059ce:	685a      	ldr	r2, [r3, #4]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	1ad2      	subs	r2, r2, r3
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	0018      	movs	r0, r3
 80059e2:	f000 f8db 	bl	8005b9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80059e6:	4b16      	ldr	r3, [pc, #88]	; (8005a40 <pvPortMalloc+0x140>)
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	1ad2      	subs	r2, r2, r3
 80059f0:	4b13      	ldr	r3, [pc, #76]	; (8005a40 <pvPortMalloc+0x140>)
 80059f2:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80059f4:	4b12      	ldr	r3, [pc, #72]	; (8005a40 <pvPortMalloc+0x140>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	4b13      	ldr	r3, [pc, #76]	; (8005a48 <pvPortMalloc+0x148>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d203      	bcs.n	8005a08 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005a00:	4b0f      	ldr	r3, [pc, #60]	; (8005a40 <pvPortMalloc+0x140>)
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4b10      	ldr	r3, [pc, #64]	; (8005a48 <pvPortMalloc+0x148>)
 8005a06:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	4b0b      	ldr	r3, [pc, #44]	; (8005a3c <pvPortMalloc+0x13c>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	431a      	orrs	r2, r3
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005a1c:	f7ff f8a0 	bl	8004b60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2207      	movs	r2, #7
 8005a24:	4013      	ands	r3, r2
 8005a26:	d001      	beq.n	8005a2c <pvPortMalloc+0x12c>
 8005a28:	b672      	cpsid	i
 8005a2a:	e7fe      	b.n	8005a2a <pvPortMalloc+0x12a>
	return pvReturn;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
}
 8005a2e:	0018      	movs	r0, r3
 8005a30:	46bd      	mov	sp, r7
 8005a32:	b006      	add	sp, #24
 8005a34:	bd80      	pop	{r7, pc}
 8005a36:	46c0      	nop			; (mov r8, r8)
 8005a38:	20000d58 	.word	0x20000d58
 8005a3c:	20000d64 	.word	0x20000d64
 8005a40:	20000d5c 	.word	0x20000d5c
 8005a44:	20000d50 	.word	0x20000d50
 8005a48:	20000d60 	.word	0x20000d60

08005a4c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d035      	beq.n	8005aca <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005a5e:	2308      	movs	r3, #8
 8005a60:	425b      	negs	r3, r3
 8005a62:	68fa      	ldr	r2, [r7, #12]
 8005a64:	18d3      	adds	r3, r2, r3
 8005a66:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	685a      	ldr	r2, [r3, #4]
 8005a70:	4b18      	ldr	r3, [pc, #96]	; (8005ad4 <vPortFree+0x88>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4013      	ands	r3, r2
 8005a76:	d101      	bne.n	8005a7c <vPortFree+0x30>
 8005a78:	b672      	cpsid	i
 8005a7a:	e7fe      	b.n	8005a7a <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d001      	beq.n	8005a88 <vPortFree+0x3c>
 8005a84:	b672      	cpsid	i
 8005a86:	e7fe      	b.n	8005a86 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	685a      	ldr	r2, [r3, #4]
 8005a8c:	4b11      	ldr	r3, [pc, #68]	; (8005ad4 <vPortFree+0x88>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4013      	ands	r3, r2
 8005a92:	d01a      	beq.n	8005aca <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d116      	bne.n	8005aca <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	4b0c      	ldr	r3, [pc, #48]	; (8005ad4 <vPortFree+0x88>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	43db      	mvns	r3, r3
 8005aa6:	401a      	ands	r2, r3
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005aac:	f7ff f84c 	bl	8004b48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	4b08      	ldr	r3, [pc, #32]	; (8005ad8 <vPortFree+0x8c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	18d2      	adds	r2, r2, r3
 8005aba:	4b07      	ldr	r3, [pc, #28]	; (8005ad8 <vPortFree+0x8c>)
 8005abc:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	0018      	movs	r0, r3
 8005ac2:	f000 f86b 	bl	8005b9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005ac6:	f7ff f84b 	bl	8004b60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005aca:	46c0      	nop			; (mov r8, r8)
 8005acc:	46bd      	mov	sp, r7
 8005ace:	b004      	add	sp, #16
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	46c0      	nop			; (mov r8, r8)
 8005ad4:	20000d64 	.word	0x20000d64
 8005ad8:	20000d5c 	.word	0x20000d5c

08005adc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ae2:	23c0      	movs	r3, #192	; 0xc0
 8005ae4:	011b      	lsls	r3, r3, #4
 8005ae6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005ae8:	4b26      	ldr	r3, [pc, #152]	; (8005b84 <prvHeapInit+0xa8>)
 8005aea:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2207      	movs	r2, #7
 8005af0:	4013      	ands	r3, r2
 8005af2:	d00c      	beq.n	8005b0e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	3307      	adds	r3, #7
 8005af8:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2207      	movs	r2, #7
 8005afe:	4393      	bics	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005b02:	68ba      	ldr	r2, [r7, #8]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	1ad2      	subs	r2, r2, r3
 8005b08:	4b1e      	ldr	r3, [pc, #120]	; (8005b84 <prvHeapInit+0xa8>)
 8005b0a:	18d3      	adds	r3, r2, r3
 8005b0c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005b12:	4b1d      	ldr	r3, [pc, #116]	; (8005b88 <prvHeapInit+0xac>)
 8005b14:	687a      	ldr	r2, [r7, #4]
 8005b16:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005b18:	4b1b      	ldr	r3, [pc, #108]	; (8005b88 <prvHeapInit+0xac>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	18d3      	adds	r3, r2, r3
 8005b24:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005b26:	2208      	movs	r2, #8
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2207      	movs	r2, #7
 8005b32:	4393      	bics	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	4b14      	ldr	r3, [pc, #80]	; (8005b8c <prvHeapInit+0xb0>)
 8005b3a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 8005b3c:	4b13      	ldr	r3, [pc, #76]	; (8005b8c <prvHeapInit+0xb0>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2200      	movs	r2, #0
 8005b42:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005b44:	4b11      	ldr	r3, [pc, #68]	; (8005b8c <prvHeapInit+0xb0>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	1ad2      	subs	r2, r2, r3
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b5a:	4b0c      	ldr	r3, [pc, #48]	; (8005b8c <prvHeapInit+0xb0>)
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685a      	ldr	r2, [r3, #4]
 8005b66:	4b0a      	ldr	r3, [pc, #40]	; (8005b90 <prvHeapInit+0xb4>)
 8005b68:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	685a      	ldr	r2, [r3, #4]
 8005b6e:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <prvHeapInit+0xb8>)
 8005b70:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b72:	4b09      	ldr	r3, [pc, #36]	; (8005b98 <prvHeapInit+0xbc>)
 8005b74:	2280      	movs	r2, #128	; 0x80
 8005b76:	0612      	lsls	r2, r2, #24
 8005b78:	601a      	str	r2, [r3, #0]
}
 8005b7a:	46c0      	nop			; (mov r8, r8)
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	b004      	add	sp, #16
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	46c0      	nop			; (mov r8, r8)
 8005b84:	20000150 	.word	0x20000150
 8005b88:	20000d50 	.word	0x20000d50
 8005b8c:	20000d58 	.word	0x20000d58
 8005b90:	20000d60 	.word	0x20000d60
 8005b94:	20000d5c 	.word	0x20000d5c
 8005b98:	20000d64 	.word	0x20000d64

08005b9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b084      	sub	sp, #16
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ba4:	4b27      	ldr	r3, [pc, #156]	; (8005c44 <prvInsertBlockIntoFreeList+0xa8>)
 8005ba6:	60fb      	str	r3, [r7, #12]
 8005ba8:	e002      	b.n	8005bb0 <prvInsertBlockIntoFreeList+0x14>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	60fb      	str	r3, [r7, #12]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	429a      	cmp	r2, r3
 8005bb8:	d8f7      	bhi.n	8005baa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	68ba      	ldr	r2, [r7, #8]
 8005bc4:	18d3      	adds	r3, r2, r3
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d108      	bne.n	8005bde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	18d2      	adds	r2, r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	18d2      	adds	r2, r2, r3
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d118      	bne.n	8005c24 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	4b14      	ldr	r3, [pc, #80]	; (8005c48 <prvInsertBlockIntoFreeList+0xac>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d00d      	beq.n	8005c1a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	685b      	ldr	r3, [r3, #4]
 8005c08:	18d2      	adds	r2, r2, r3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	681a      	ldr	r2, [r3, #0]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	601a      	str	r2, [r3, #0]
 8005c18:	e008      	b.n	8005c2c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005c1a:	4b0b      	ldr	r3, [pc, #44]	; (8005c48 <prvInsertBlockIntoFreeList+0xac>)
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	601a      	str	r2, [r3, #0]
 8005c22:	e003      	b.n	8005c2c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005c2c:	68fa      	ldr	r2, [r7, #12]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d002      	beq.n	8005c3a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c3a:	46c0      	nop			; (mov r8, r8)
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	b004      	add	sp, #16
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	46c0      	nop			; (mov r8, r8)
 8005c44:	20000d50 	.word	0x20000d50
 8005c48:	20000d58 	.word	0x20000d58

08005c4c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4a06      	ldr	r2, [pc, #24]	; (8005c74 <vApplicationGetIdleTaskMemory+0x28>)
 8005c5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	4a05      	ldr	r2, [pc, #20]	; (8005c78 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2280      	movs	r2, #128	; 0x80
 8005c68:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8005c6a:	46c0      	nop			; (mov r8, r8)
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	b004      	add	sp, #16
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	46c0      	nop			; (mov r8, r8)
 8005c74:	20000d68 	.word	0x20000d68
 8005c78:	20000dbc 	.word	0x20000dbc

08005c7c <IndicationTask>:
				.queue_sz = 1,
				.item_sz = 1
		};

void IndicationTask(void const * argument)
{
 8005c7c:	b590      	push	{r4, r7, lr}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
	osEvent  evt;

	for(;;)
	{
		  /*Always wait for a message with intensity value*/
		  evt = osMessageGet (ind_msg,  osWaitForever);
 8005c84:	4b11      	ldr	r3, [pc, #68]	; (8005ccc <IndicationTask+0x50>)
 8005c86:	6819      	ldr	r1, [r3, #0]
 8005c88:	240c      	movs	r4, #12
 8005c8a:	1938      	adds	r0, r7, r4
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	425b      	negs	r3, r3
 8005c90:	001a      	movs	r2, r3
 8005c92:	f7fd fff9 	bl	8003c88 <osMessageGet>
		  if (evt.status == osEventMessage)
 8005c96:	193b      	adds	r3, r7, r4
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	2b10      	cmp	r3, #16
 8005c9c:	d114      	bne.n	8005cc8 <IndicationTask+0x4c>
		  {
			  switch(evt.value.v)
 8005c9e:	230c      	movs	r3, #12
 8005ca0:	18fb      	adds	r3, r7, r3
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	d006      	beq.n	8005cb6 <IndicationTask+0x3a>
 8005ca8:	d302      	bcc.n	8005cb0 <IndicationTask+0x34>
 8005caa:	2b02      	cmp	r3, #2
 8005cac:	d006      	beq.n	8005cbc <IndicationTask+0x40>
 8005cae:	e008      	b.n	8005cc2 <IndicationTask+0x46>
			  {
			  	  case IND_OFF:
			  	  {
			  		  ind_off();
 8005cb0:	f000 f862 	bl	8005d78 <ind_off>
			  		  break;
 8005cb4:	e009      	b.n	8005cca <IndicationTask+0x4e>
			  	  }
			  	  case IND_GREEN:
			  	  {
			  		  ind_green();
 8005cb6:	f000 f80b 	bl	8005cd0 <ind_green>
			  		  break;
 8005cba:	e006      	b.n	8005cca <IndicationTask+0x4e>
			  	  }
			  	  case IND_RED:
			  	  {
			  		  ind_red();
 8005cbc:	f000 f832 	bl	8005d24 <ind_red>
			  		  break;
 8005cc0:	e003      	b.n	8005cca <IndicationTask+0x4e>
			  	  }
			  	  default:
			  	  {
			  		  ind_off();
 8005cc2:	f000 f859 	bl	8005d78 <ind_off>
 8005cc6:	e7dd      	b.n	8005c84 <IndicationTask+0x8>
			  	  }
			  }
		  }
 8005cc8:	46c0      	nop			; (mov r8, r8)
		  evt = osMessageGet (ind_msg,  osWaitForever);
 8005cca:	e7db      	b.n	8005c84 <IndicationTask+0x8>
 8005ccc:	20000fc8 	.word	0x20000fc8

08005cd0 <ind_green>:
	}

}

void ind_green(void)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b086      	sub	sp, #24
 8005cd4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cd6:	1d3b      	adds	r3, r7, #4
 8005cd8:	0018      	movs	r0, r3
 8005cda:	2314      	movs	r3, #20
 8005cdc:	001a      	movs	r2, r3
 8005cde:	2100      	movs	r1, #0
 8005ce0:	f000 ff4f 	bl	8006b82 <memset>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8005ce4:	2380      	movs	r3, #128	; 0x80
 8005ce6:	0059      	lsls	r1, r3, #1
 8005ce8:	23a0      	movs	r3, #160	; 0xa0
 8005cea:	05db      	lsls	r3, r3, #23
 8005cec:	2200      	movs	r2, #0
 8005cee:	0018      	movs	r0, r3
 8005cf0:	f7fc fcd2 	bl	8002698 <HAL_GPIO_WritePin>

	/*Configure GPIO pin:*/
	GPIO_InitStruct.Pin = LED_IND_Pin;
 8005cf4:	1d3b      	adds	r3, r7, #4
 8005cf6:	2280      	movs	r2, #128	; 0x80
 8005cf8:	0052      	lsls	r2, r2, #1
 8005cfa:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cfc:	1d3b      	adds	r3, r7, #4
 8005cfe:	2201      	movs	r2, #1
 8005d00:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d02:	1d3b      	adds	r3, r7, #4
 8005d04:	2200      	movs	r2, #0
 8005d06:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d08:	1d3b      	adds	r3, r7, #4
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d0e:	1d3a      	adds	r2, r7, #4
 8005d10:	23a0      	movs	r3, #160	; 0xa0
 8005d12:	05db      	lsls	r3, r3, #23
 8005d14:	0011      	movs	r1, r2
 8005d16:	0018      	movs	r0, r3
 8005d18:	f7fc fb40 	bl	800239c <HAL_GPIO_Init>
}
 8005d1c:	46c0      	nop			; (mov r8, r8)
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b006      	add	sp, #24
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <ind_red>:

void ind_red(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d2a:	1d3b      	adds	r3, r7, #4
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	2314      	movs	r3, #20
 8005d30:	001a      	movs	r2, r3
 8005d32:	2100      	movs	r1, #0
 8005d34:	f000 ff25 	bl	8006b82 <memset>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8005d38:	2380      	movs	r3, #128	; 0x80
 8005d3a:	0059      	lsls	r1, r3, #1
 8005d3c:	23a0      	movs	r3, #160	; 0xa0
 8005d3e:	05db      	lsls	r3, r3, #23
 8005d40:	2201      	movs	r2, #1
 8005d42:	0018      	movs	r0, r3
 8005d44:	f7fc fca8 	bl	8002698 <HAL_GPIO_WritePin>

	/*Configure GPIO pin:*/
	GPIO_InitStruct.Pin = LED_IND_Pin;
 8005d48:	1d3b      	adds	r3, r7, #4
 8005d4a:	2280      	movs	r2, #128	; 0x80
 8005d4c:	0052      	lsls	r2, r2, #1
 8005d4e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d50:	1d3b      	adds	r3, r7, #4
 8005d52:	2201      	movs	r2, #1
 8005d54:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d56:	1d3b      	adds	r3, r7, #4
 8005d58:	2200      	movs	r2, #0
 8005d5a:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d5c:	1d3b      	adds	r3, r7, #4
 8005d5e:	2200      	movs	r2, #0
 8005d60:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d62:	1d3a      	adds	r2, r7, #4
 8005d64:	23a0      	movs	r3, #160	; 0xa0
 8005d66:	05db      	lsls	r3, r3, #23
 8005d68:	0011      	movs	r1, r2
 8005d6a:	0018      	movs	r0, r3
 8005d6c:	f7fc fb16 	bl	800239c <HAL_GPIO_Init>
}
 8005d70:	46c0      	nop			; (mov r8, r8)
 8005d72:	46bd      	mov	sp, r7
 8005d74:	b006      	add	sp, #24
 8005d76:	bd80      	pop	{r7, pc}

08005d78 <ind_off>:

void ind_off(void)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b086      	sub	sp, #24
 8005d7c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d7e:	1d3b      	adds	r3, r7, #4
 8005d80:	0018      	movs	r0, r3
 8005d82:	2314      	movs	r3, #20
 8005d84:	001a      	movs	r2, r3
 8005d86:	2100      	movs	r1, #0
 8005d88:	f000 fefb 	bl	8006b82 <memset>

	/*Configure GPIO pin:*/
	GPIO_InitStruct.Pin = LED_IND_Pin;
 8005d8c:	1d3b      	adds	r3, r7, #4
 8005d8e:	2280      	movs	r2, #128	; 0x80
 8005d90:	0052      	lsls	r2, r2, #1
 8005d92:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d94:	1d3b      	adds	r3, r7, #4
 8005d96:	2200      	movs	r2, #0
 8005d98:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d9a:	1d3b      	adds	r3, r7, #4
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005da0:	1d3b      	adds	r3, r7, #4
 8005da2:	2200      	movs	r2, #0
 8005da4:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da6:	1d3a      	adds	r2, r7, #4
 8005da8:	23a0      	movs	r3, #160	; 0xa0
 8005daa:	05db      	lsls	r3, r3, #23
 8005dac:	0011      	movs	r1, r2
 8005dae:	0018      	movs	r0, r3
 8005db0:	f7fc faf4 	bl	800239c <HAL_GPIO_Init>
}
 8005db4:	46c0      	nop			; (mov r8, r8)
 8005db6:	46bd      	mov	sp, r7
 8005db8:	b006      	add	sp, #24
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <LEDControlTask>:
				.item_sz = 1
		};


void LEDControlTask(void const * argument)
{
 8005dbc:	b590      	push	{r4, r7, lr}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  osEvent  evt;

  for(;;)
  {
	  /*Always wait for a message with intensity value*/
	  evt = osMessageGet (led_msg,  osWaitForever);
 8005dc4:	4b09      	ldr	r3, [pc, #36]	; (8005dec <LEDControlTask+0x30>)
 8005dc6:	6819      	ldr	r1, [r3, #0]
 8005dc8:	240c      	movs	r4, #12
 8005dca:	1938      	adds	r0, r7, r4
 8005dcc:	2301      	movs	r3, #1
 8005dce:	425b      	negs	r3, r3
 8005dd0:	001a      	movs	r2, r3
 8005dd2:	f7fd ff59 	bl	8003c88 <osMessageGet>
	  if (evt.status == osEventMessage)
 8005dd6:	193b      	adds	r3, r7, r4
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	2b10      	cmp	r3, #16
 8005ddc:	d1f2      	bne.n	8005dc4 <LEDControlTask+0x8>
	  {
		  set_intensity(evt.value.v);
 8005dde:	230c      	movs	r3, #12
 8005de0:	18fb      	adds	r3, r7, r3
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	0018      	movs	r0, r3
 8005de6:	f000 f81b 	bl	8005e20 <set_intensity>
	  evt = osMessageGet (led_msg,  osWaitForever);
 8005dea:	e7eb      	b.n	8005dc4 <LEDControlTask+0x8>
 8005dec:	20000fd0 	.word	0x20000fd0

08005df0 <delay_us>:
  }
}

/*Hardware Timer Microsecond Delay*/
void delay_us (uint16_t us)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b082      	sub	sp, #8
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	0002      	movs	r2, r0
 8005df8:	1dbb      	adds	r3, r7, #6
 8005dfa:	801a      	strh	r2, [r3, #0]
	/*Set the counter value a 0*/
	__HAL_TIM_SET_COUNTER(&htim22,0);
 8005dfc:	4b07      	ldr	r3, [pc, #28]	; (8005e1c <delay_us+0x2c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	2200      	movs	r2, #0
 8005e02:	625a      	str	r2, [r3, #36]	; 0x24

	/*Wait for the counter to reach the us input in the parameter*/
	while (__HAL_TIM_GET_COUNTER(&htim22) < us);
 8005e04:	46c0      	nop			; (mov r8, r8)
 8005e06:	4b05      	ldr	r3, [pc, #20]	; (8005e1c <delay_us+0x2c>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e0c:	1dbb      	adds	r3, r7, #6
 8005e0e:	881b      	ldrh	r3, [r3, #0]
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d3f8      	bcc.n	8005e06 <delay_us+0x16>
}
 8005e14:	46c0      	nop			; (mov r8, r8)
 8005e16:	46bd      	mov	sp, r7
 8005e18:	b002      	add	sp, #8
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	20000fd8 	.word	0x20000fd8

08005e20 <set_intensity>:

/*Sets driver current using EasyScale Protocol*/
void set_intensity(uint32_t ref)
{
 8005e20:	b590      	push	{r4, r7, lr}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  unsigned char byte = 0, j = 0, k = 0;
 8005e28:	210f      	movs	r1, #15
 8005e2a:	187b      	adds	r3, r7, r1
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	701a      	strb	r2, [r3, #0]
 8005e30:	230e      	movs	r3, #14
 8005e32:	18fb      	adds	r3, r7, r3
 8005e34:	2200      	movs	r2, #0
 8005e36:	701a      	strb	r2, [r3, #0]
 8005e38:	240d      	movs	r4, #13
 8005e3a:	193b      	adds	r3, r7, r4
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	701a      	strb	r2, [r3, #0]
  byte = 0x72;       //device adress byte
 8005e40:	187b      	adds	r3, r7, r1
 8005e42:	2272      	movs	r2, #114	; 0x72
 8005e44:	701a      	strb	r2, [r3, #0]

  /*Shut down driver and enter into EasyScale control mode*/
  HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_SET);
 8005e46:	4b41      	ldr	r3, [pc, #260]	; (8005f4c <set_intensity+0x12c>)
 8005e48:	2201      	movs	r2, #1
 8005e4a:	2102      	movs	r1, #2
 8005e4c:	0018      	movs	r0, r3
 8005e4e:	f7fc fc23 	bl	8002698 <HAL_GPIO_WritePin>
  delay_us(110);
 8005e52:	206e      	movs	r0, #110	; 0x6e
 8005e54:	f7ff ffcc 	bl	8005df0 <delay_us>
  HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_RESET);
 8005e58:	4b3c      	ldr	r3, [pc, #240]	; (8005f4c <set_intensity+0x12c>)
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	2102      	movs	r1, #2
 8005e5e:	0018      	movs	r0, r3
 8005e60:	f7fc fc1a 	bl	8002698 <HAL_GPIO_WritePin>
  delay_us(1100);
 8005e64:	4b3a      	ldr	r3, [pc, #232]	; (8005f50 <set_intensity+0x130>)
 8005e66:	0018      	movs	r0, r3
 8005e68:	f7ff ffc2 	bl	8005df0 <delay_us>

  /*Send address and data*/
  for(k=2; k>0; k--)
 8005e6c:	193b      	adds	r3, r7, r4
 8005e6e:	2202      	movs	r2, #2
 8005e70:	701a      	strb	r2, [r3, #0]
 8005e72:	e05c      	b.n	8005f2e <set_intensity+0x10e>
  {
	HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_SET);
 8005e74:	4b35      	ldr	r3, [pc, #212]	; (8005f4c <set_intensity+0x12c>)
 8005e76:	2201      	movs	r2, #1
 8005e78:	2102      	movs	r1, #2
 8005e7a:	0018      	movs	r0, r3
 8005e7c:	f7fc fc0c 	bl	8002698 <HAL_GPIO_WritePin>
	delay_us(48);
 8005e80:	2030      	movs	r0, #48	; 0x30
 8005e82:	f7ff ffb5 	bl	8005df0 <delay_us>

    for(j=8; j>0; j--)
 8005e86:	230e      	movs	r3, #14
 8005e88:	18fb      	adds	r3, r7, r3
 8005e8a:	2208      	movs	r2, #8
 8005e8c:	701a      	strb	r2, [r3, #0]
 8005e8e:	e036      	b.n	8005efe <set_intensity+0xde>
    {
      if(byte & 0x80)
 8005e90:	230f      	movs	r3, #15
 8005e92:	18fb      	adds	r3, r7, r3
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	b25b      	sxtb	r3, r3
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	da12      	bge.n	8005ec2 <set_intensity+0xa2>
      {
    	HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_RESET); //encoding bit 1
 8005e9c:	4b2b      	ldr	r3, [pc, #172]	; (8005f4c <set_intensity+0x12c>)
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	2102      	movs	r1, #2
 8005ea2:	0018      	movs	r0, r3
 8005ea4:	f7fc fbf8 	bl	8002698 <HAL_GPIO_WritePin>
    	delay_us(24);
 8005ea8:	2018      	movs	r0, #24
 8005eaa:	f7ff ffa1 	bl	8005df0 <delay_us>
        HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_SET);
 8005eae:	4b27      	ldr	r3, [pc, #156]	; (8005f4c <set_intensity+0x12c>)
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	2102      	movs	r1, #2
 8005eb4:	0018      	movs	r0, r3
 8005eb6:	f7fc fbef 	bl	8002698 <HAL_GPIO_WritePin>
        delay_us(48);
 8005eba:	2030      	movs	r0, #48	; 0x30
 8005ebc:	f7ff ff98 	bl	8005df0 <delay_us>
 8005ec0:	e011      	b.n	8005ee6 <set_intensity+0xc6>
      }
      else
      {
    	HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_RESET); //encoding bit 0
 8005ec2:	4b22      	ldr	r3, [pc, #136]	; (8005f4c <set_intensity+0x12c>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	2102      	movs	r1, #2
 8005ec8:	0018      	movs	r0, r3
 8005eca:	f7fc fbe5 	bl	8002698 <HAL_GPIO_WritePin>
    	delay_us(48);
 8005ece:	2030      	movs	r0, #48	; 0x30
 8005ed0:	f7ff ff8e 	bl	8005df0 <delay_us>
        HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_SET);
 8005ed4:	4b1d      	ldr	r3, [pc, #116]	; (8005f4c <set_intensity+0x12c>)
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	2102      	movs	r1, #2
 8005eda:	0018      	movs	r0, r3
 8005edc:	f7fc fbdc 	bl	8002698 <HAL_GPIO_WritePin>
        delay_us(24);
 8005ee0:	2018      	movs	r0, #24
 8005ee2:	f7ff ff85 	bl	8005df0 <delay_us>
      }
      byte += byte; //left shift
 8005ee6:	230f      	movs	r3, #15
 8005ee8:	18fa      	adds	r2, r7, r3
 8005eea:	18fb      	adds	r3, r7, r3
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	18db      	adds	r3, r3, r3
 8005ef0:	7013      	strb	r3, [r2, #0]
    for(j=8; j>0; j--)
 8005ef2:	210e      	movs	r1, #14
 8005ef4:	187b      	adds	r3, r7, r1
 8005ef6:	781a      	ldrb	r2, [r3, #0]
 8005ef8:	187b      	adds	r3, r7, r1
 8005efa:	3a01      	subs	r2, #1
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	230e      	movs	r3, #14
 8005f00:	18fb      	adds	r3, r7, r3
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d1c3      	bne.n	8005e90 <set_intensity+0x70>
    }

    HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_RESET); //End of stream delay
 8005f08:	4b10      	ldr	r3, [pc, #64]	; (8005f4c <set_intensity+0x12c>)
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	2102      	movs	r1, #2
 8005f0e:	0018      	movs	r0, r3
 8005f10:	f7fc fbc2 	bl	8002698 <HAL_GPIO_WritePin>
    delay_us(48);
 8005f14:	2030      	movs	r0, #48	; 0x30
 8005f16:	f7ff ff6b 	bl	8005df0 <delay_us>

    byte = ref; //read data byte
 8005f1a:	230f      	movs	r3, #15
 8005f1c:	18fb      	adds	r3, r7, r3
 8005f1e:	687a      	ldr	r2, [r7, #4]
 8005f20:	701a      	strb	r2, [r3, #0]
  for(k=2; k>0; k--)
 8005f22:	210d      	movs	r1, #13
 8005f24:	187b      	adds	r3, r7, r1
 8005f26:	781a      	ldrb	r2, [r3, #0]
 8005f28:	187b      	adds	r3, r7, r1
 8005f2a:	3a01      	subs	r2, #1
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	230d      	movs	r3, #13
 8005f30:	18fb      	adds	r3, r7, r3
 8005f32:	781b      	ldrb	r3, [r3, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d19d      	bne.n	8005e74 <set_intensity+0x54>
  }
  HAL_GPIO_WritePin(LED_CTRL_GPIO_Port, LED_CTRL_Pin, GPIO_PIN_SET);
 8005f38:	4b04      	ldr	r3, [pc, #16]	; (8005f4c <set_intensity+0x12c>)
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	2102      	movs	r1, #2
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f7fc fbaa 	bl	8002698 <HAL_GPIO_WritePin>
}
 8005f44:	46c0      	nop			; (mov r8, r8)
 8005f46:	46bd      	mov	sp, r7
 8005f48:	b005      	add	sp, #20
 8005f4a:	bd90      	pop	{r4, r7, pc}
 8005f4c:	50000400 	.word	0x50000400
 8005f50:	0000044c 	.word	0x0000044c

08005f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005f54:	b5b0      	push	{r4, r5, r7, lr}
 8005f56:	b09c      	sub	sp, #112	; 0x70
 8005f58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005f5a:	f7fb fb2b 	bl	80015b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005f5e:	f000 f87f 	bl	8006060 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005f62:	f000 fa55 	bl	8006410 <MX_GPIO_Init>
  MX_DMA_Init();
 8005f66:	f000 fa35 	bl	80063d4 <MX_DMA_Init>
  MX_ADC_Init();
 8005f6a:	f000 f8e3 	bl	8006134 <MX_ADC_Init>
  MX_TIM22_Init();
 8005f6e:	f000 f9d7 	bl	8006320 <MX_TIM22_Init>
  MX_TIM21_Init();
 8005f72:	f000 f97f 	bl	8006274 <MX_TIM21_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8005f76:	f000 f8cf 	bl	8006118 <MX_NVIC_Init>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  led_msg = osMessageCreate (&led_msg_def, LEDControlTaskHandle);
 8005f7a:	4b2d      	ldr	r3, [pc, #180]	; (8006030 <main+0xdc>)
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	4b2d      	ldr	r3, [pc, #180]	; (8006034 <main+0xe0>)
 8005f80:	0011      	movs	r1, r2
 8005f82:	0018      	movs	r0, r3
 8005f84:	f7fd fe1a 	bl	8003bbc <osMessageCreate>
 8005f88:	0002      	movs	r2, r0
 8005f8a:	4b2b      	ldr	r3, [pc, #172]	; (8006038 <main+0xe4>)
 8005f8c:	601a      	str	r2, [r3, #0]
  ind_msg = osMessageCreate (&ind_msg_def, IndicationTaskHandle);
 8005f8e:	4b2b      	ldr	r3, [pc, #172]	; (800603c <main+0xe8>)
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	4b2b      	ldr	r3, [pc, #172]	; (8006040 <main+0xec>)
 8005f94:	0011      	movs	r1, r2
 8005f96:	0018      	movs	r0, r3
 8005f98:	f7fd fe10 	bl	8003bbc <osMessageCreate>
 8005f9c:	0002      	movs	r2, r0
 8005f9e:	4b29      	ldr	r3, [pc, #164]	; (8006044 <main+0xf0>)
 8005fa0:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8005fa2:	2154      	movs	r1, #84	; 0x54
 8005fa4:	187b      	adds	r3, r7, r1
 8005fa6:	4a28      	ldr	r2, [pc, #160]	; (8006048 <main+0xf4>)
 8005fa8:	ca31      	ldmia	r2!, {r0, r4, r5}
 8005faa:	c331      	stmia	r3!, {r0, r4, r5}
 8005fac:	ca31      	ldmia	r2!, {r0, r4, r5}
 8005fae:	c331      	stmia	r3!, {r0, r4, r5}
 8005fb0:	6812      	ldr	r2, [r2, #0]
 8005fb2:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8005fb4:	187b      	adds	r3, r7, r1
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	0018      	movs	r0, r3
 8005fba:	f7fd fd0d 	bl	80039d8 <osThreadCreate>
 8005fbe:	0002      	movs	r2, r0
 8005fc0:	4b22      	ldr	r3, [pc, #136]	; (800604c <main+0xf8>)
 8005fc2:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  /* LED Control Task */
  osThreadDef(ledcontrol, LEDControlTask, osPriorityAboveNormal, 0, 128);
 8005fc4:	2138      	movs	r1, #56	; 0x38
 8005fc6:	187b      	adds	r3, r7, r1
 8005fc8:	4a21      	ldr	r2, [pc, #132]	; (8006050 <main+0xfc>)
 8005fca:	ca31      	ldmia	r2!, {r0, r4, r5}
 8005fcc:	c331      	stmia	r3!, {r0, r4, r5}
 8005fce:	ca31      	ldmia	r2!, {r0, r4, r5}
 8005fd0:	c331      	stmia	r3!, {r0, r4, r5}
 8005fd2:	6812      	ldr	r2, [r2, #0]
 8005fd4:	601a      	str	r2, [r3, #0]
  LEDControlTaskHandle = osThreadCreate(osThread(ledcontrol), NULL);
 8005fd6:	187b      	adds	r3, r7, r1
 8005fd8:	2100      	movs	r1, #0
 8005fda:	0018      	movs	r0, r3
 8005fdc:	f7fd fcfc 	bl	80039d8 <osThreadCreate>
 8005fe0:	0002      	movs	r2, r0
 8005fe2:	4b13      	ldr	r3, [pc, #76]	; (8006030 <main+0xdc>)
 8005fe4:	601a      	str	r2, [r3, #0]

  /* Monitoring Task */
  osThreadDef(monitoring, MonitorTask, osPriorityHigh, 0, 128);
 8005fe6:	211c      	movs	r1, #28
 8005fe8:	187b      	adds	r3, r7, r1
 8005fea:	4a1a      	ldr	r2, [pc, #104]	; (8006054 <main+0x100>)
 8005fec:	ca31      	ldmia	r2!, {r0, r4, r5}
 8005fee:	c331      	stmia	r3!, {r0, r4, r5}
 8005ff0:	ca31      	ldmia	r2!, {r0, r4, r5}
 8005ff2:	c331      	stmia	r3!, {r0, r4, r5}
 8005ff4:	6812      	ldr	r2, [r2, #0]
 8005ff6:	601a      	str	r2, [r3, #0]
  MonitorTaskHandle = osThreadCreate(osThread(monitoring), NULL);
 8005ff8:	187b      	adds	r3, r7, r1
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	0018      	movs	r0, r3
 8005ffe:	f7fd fceb 	bl	80039d8 <osThreadCreate>
 8006002:	0002      	movs	r2, r0
 8006004:	4b14      	ldr	r3, [pc, #80]	; (8006058 <main+0x104>)
 8006006:	601a      	str	r2, [r3, #0]

  /* Indication Task */
  osThreadDef(indication, IndicationTask, osPriorityAboveNormal, 0, 128);
 8006008:	003b      	movs	r3, r7
 800600a:	4a14      	ldr	r2, [pc, #80]	; (800605c <main+0x108>)
 800600c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800600e:	c313      	stmia	r3!, {r0, r1, r4}
 8006010:	ca13      	ldmia	r2!, {r0, r1, r4}
 8006012:	c313      	stmia	r3!, {r0, r1, r4}
 8006014:	6812      	ldr	r2, [r2, #0]
 8006016:	601a      	str	r2, [r3, #0]
  MonitorTaskHandle = osThreadCreate(osThread(indication), NULL);
 8006018:	003b      	movs	r3, r7
 800601a:	2100      	movs	r1, #0
 800601c:	0018      	movs	r0, r3
 800601e:	f7fd fcdb 	bl	80039d8 <osThreadCreate>
 8006022:	0002      	movs	r2, r0
 8006024:	4b0c      	ldr	r3, [pc, #48]	; (8006058 <main+0x104>)
 8006026:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8006028:	f7fd fcce 	bl	80039c8 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800602c:	e7fe      	b.n	800602c <main+0xd8>
 800602e:	46c0      	nop			; (mov r8, r8)
 8006030:	20000fcc 	.word	0x20000fcc
 8006034:	08006ccc 	.word	0x08006ccc
 8006038:	20000fd0 	.word	0x20000fd0
 800603c:	20000fc4 	.word	0x20000fc4
 8006040:	08006cbc 	.word	0x08006cbc
 8006044:	20000fc8 	.word	0x20000fc8
 8006048:	08006bc0 	.word	0x08006bc0
 800604c:	20000fd4 	.word	0x20000fd4
 8006050:	08006be8 	.word	0x08006be8
 8006054:	08006c10 	.word	0x08006c10
 8006058:	20001124 	.word	0x20001124
 800605c:	08006c38 	.word	0x08006c38

08006060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006060:	b590      	push	{r4, r7, lr}
 8006062:	b095      	sub	sp, #84	; 0x54
 8006064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006066:	2418      	movs	r4, #24
 8006068:	193b      	adds	r3, r7, r4
 800606a:	0018      	movs	r0, r3
 800606c:	2338      	movs	r3, #56	; 0x38
 800606e:	001a      	movs	r2, r3
 8006070:	2100      	movs	r1, #0
 8006072:	f000 fd86 	bl	8006b82 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006076:	1d3b      	adds	r3, r7, #4
 8006078:	0018      	movs	r0, r3
 800607a:	2314      	movs	r3, #20
 800607c:	001a      	movs	r2, r3
 800607e:	2100      	movs	r1, #0
 8006080:	f000 fd7f 	bl	8006b82 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006084:	4b22      	ldr	r3, [pc, #136]	; (8006110 <SystemClock_Config+0xb0>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a22      	ldr	r2, [pc, #136]	; (8006114 <SystemClock_Config+0xb4>)
 800608a:	401a      	ands	r2, r3
 800608c:	4b20      	ldr	r3, [pc, #128]	; (8006110 <SystemClock_Config+0xb0>)
 800608e:	2180      	movs	r1, #128	; 0x80
 8006090:	0109      	lsls	r1, r1, #4
 8006092:	430a      	orrs	r2, r1
 8006094:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8006096:	0021      	movs	r1, r4
 8006098:	187b      	adds	r3, r7, r1
 800609a:	2202      	movs	r2, #2
 800609c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800609e:	187b      	adds	r3, r7, r1
 80060a0:	2201      	movs	r2, #1
 80060a2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80060a4:	187b      	adds	r3, r7, r1
 80060a6:	2210      	movs	r2, #16
 80060a8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80060aa:	187b      	adds	r3, r7, r1
 80060ac:	2202      	movs	r2, #2
 80060ae:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80060b0:	187b      	adds	r3, r7, r1
 80060b2:	2200      	movs	r2, #0
 80060b4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80060b6:	187b      	adds	r3, r7, r1
 80060b8:	2280      	movs	r2, #128	; 0x80
 80060ba:	02d2      	lsls	r2, r2, #11
 80060bc:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80060be:	187b      	adds	r3, r7, r1
 80060c0:	2280      	movs	r2, #128	; 0x80
 80060c2:	03d2      	lsls	r2, r2, #15
 80060c4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80060c6:	187b      	adds	r3, r7, r1
 80060c8:	0018      	movs	r0, r3
 80060ca:	f7fc fb15 	bl	80026f8 <HAL_RCC_OscConfig>
 80060ce:	1e03      	subs	r3, r0, #0
 80060d0:	d001      	beq.n	80060d6 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80060d2:	f000 fa7f 	bl	80065d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80060d6:	1d3b      	adds	r3, r7, #4
 80060d8:	220f      	movs	r2, #15
 80060da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80060dc:	1d3b      	adds	r3, r7, #4
 80060de:	2203      	movs	r2, #3
 80060e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80060e2:	1d3b      	adds	r3, r7, #4
 80060e4:	2200      	movs	r2, #0
 80060e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80060e8:	1d3b      	adds	r3, r7, #4
 80060ea:	2200      	movs	r2, #0
 80060ec:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80060ee:	1d3b      	adds	r3, r7, #4
 80060f0:	2200      	movs	r2, #0
 80060f2:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80060f4:	1d3b      	adds	r3, r7, #4
 80060f6:	2101      	movs	r1, #1
 80060f8:	0018      	movs	r0, r3
 80060fa:	f7fc fecd 	bl	8002e98 <HAL_RCC_ClockConfig>
 80060fe:	1e03      	subs	r3, r0, #0
 8006100:	d001      	beq.n	8006106 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8006102:	f000 fa67 	bl	80065d4 <Error_Handler>
  }
}
 8006106:	46c0      	nop			; (mov r8, r8)
 8006108:	46bd      	mov	sp, r7
 800610a:	b015      	add	sp, #84	; 0x54
 800610c:	bd90      	pop	{r4, r7, pc}
 800610e:	46c0      	nop			; (mov r8, r8)
 8006110:	40007000 	.word	0x40007000
 8006114:	ffffe7ff 	.word	0xffffe7ff

08006118 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	af00      	add	r7, sp, #0
  /* TIM21_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM21_IRQn, 3, 0);
 800611c:	2200      	movs	r2, #0
 800611e:	2103      	movs	r1, #3
 8006120:	2014      	movs	r0, #20
 8006122:	f7fb ff5b 	bl	8001fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8006126:	2014      	movs	r0, #20
 8006128:	f7fb ff6d 	bl	8002006 <HAL_NVIC_EnableIRQ>
}
 800612c:	46c0      	nop			; (mov r8, r8)
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
	...

08006134 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
void MX_ADC_Init(void)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800613a:	003b      	movs	r3, r7
 800613c:	0018      	movs	r0, r3
 800613e:	2308      	movs	r3, #8
 8006140:	001a      	movs	r2, r3
 8006142:	2100      	movs	r1, #0
 8006144:	f000 fd1d 	bl	8006b82 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8006148:	4b44      	ldr	r3, [pc, #272]	; (800625c <MX_ADC_Init+0x128>)
 800614a:	4a45      	ldr	r2, [pc, #276]	; (8006260 <MX_ADC_Init+0x12c>)
 800614c:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800614e:	4b43      	ldr	r3, [pc, #268]	; (800625c <MX_ADC_Init+0x128>)
 8006150:	2200      	movs	r2, #0
 8006152:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8006154:	4b41      	ldr	r3, [pc, #260]	; (800625c <MX_ADC_Init+0x128>)
 8006156:	2280      	movs	r2, #128	; 0x80
 8006158:	0312      	lsls	r2, r2, #12
 800615a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800615c:	4b3f      	ldr	r3, [pc, #252]	; (800625c <MX_ADC_Init+0x128>)
 800615e:	2200      	movs	r2, #0
 8006160:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 8006162:	4b3e      	ldr	r3, [pc, #248]	; (800625c <MX_ADC_Init+0x128>)
 8006164:	2205      	movs	r2, #5
 8006166:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8006168:	4b3c      	ldr	r3, [pc, #240]	; (800625c <MX_ADC_Init+0x128>)
 800616a:	2201      	movs	r2, #1
 800616c:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800616e:	4b3b      	ldr	r3, [pc, #236]	; (800625c <MX_ADC_Init+0x128>)
 8006170:	2200      	movs	r2, #0
 8006172:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8006174:	4b39      	ldr	r3, [pc, #228]	; (800625c <MX_ADC_Init+0x128>)
 8006176:	2220      	movs	r2, #32
 8006178:	2101      	movs	r1, #1
 800617a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800617c:	4b37      	ldr	r3, [pc, #220]	; (800625c <MX_ADC_Init+0x128>)
 800617e:	2221      	movs	r2, #33	; 0x21
 8006180:	2100      	movs	r1, #0
 8006182:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006184:	4b35      	ldr	r3, [pc, #212]	; (800625c <MX_ADC_Init+0x128>)
 8006186:	2200      	movs	r2, #0
 8006188:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800618a:	4b34      	ldr	r3, [pc, #208]	; (800625c <MX_ADC_Init+0x128>)
 800618c:	22c2      	movs	r2, #194	; 0xc2
 800618e:	32ff      	adds	r2, #255	; 0xff
 8006190:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 8006192:	4b32      	ldr	r3, [pc, #200]	; (800625c <MX_ADC_Init+0x128>)
 8006194:	222c      	movs	r2, #44	; 0x2c
 8006196:	2101      	movs	r1, #1
 8006198:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800619a:	4b30      	ldr	r3, [pc, #192]	; (800625c <MX_ADC_Init+0x128>)
 800619c:	2208      	movs	r2, #8
 800619e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80061a0:	4b2e      	ldr	r3, [pc, #184]	; (800625c <MX_ADC_Init+0x128>)
 80061a2:	2280      	movs	r2, #128	; 0x80
 80061a4:	0152      	lsls	r2, r2, #5
 80061a6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80061a8:	4b2c      	ldr	r3, [pc, #176]	; (800625c <MX_ADC_Init+0x128>)
 80061aa:	2200      	movs	r2, #0
 80061ac:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80061ae:	4b2b      	ldr	r3, [pc, #172]	; (800625c <MX_ADC_Init+0x128>)
 80061b0:	2200      	movs	r2, #0
 80061b2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80061b4:	4b29      	ldr	r3, [pc, #164]	; (800625c <MX_ADC_Init+0x128>)
 80061b6:	2200      	movs	r2, #0
 80061b8:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80061ba:	4b28      	ldr	r3, [pc, #160]	; (800625c <MX_ADC_Init+0x128>)
 80061bc:	0018      	movs	r0, r3
 80061be:	f7fb fa2f 	bl	8001620 <HAL_ADC_Init>
 80061c2:	1e03      	subs	r3, r0, #0
 80061c4:	d001      	beq.n	80061ca <MX_ADC_Init+0x96>
  {
    Error_Handler();
 80061c6:	f000 fa05 	bl	80065d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80061ca:	003b      	movs	r3, r7
 80061cc:	2201      	movs	r2, #1
 80061ce:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80061d0:	003b      	movs	r3, r7
 80061d2:	2280      	movs	r2, #128	; 0x80
 80061d4:	0152      	lsls	r2, r2, #5
 80061d6:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80061d8:	003a      	movs	r2, r7
 80061da:	4b20      	ldr	r3, [pc, #128]	; (800625c <MX_ADC_Init+0x128>)
 80061dc:	0011      	movs	r1, r2
 80061de:	0018      	movs	r0, r3
 80061e0:	f7fb fcf0 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 80061e4:	1e03      	subs	r3, r0, #0
 80061e6:	d001      	beq.n	80061ec <MX_ADC_Init+0xb8>
  {
    Error_Handler();
 80061e8:	f000 f9f4 	bl	80065d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80061ec:	003b      	movs	r3, r7
 80061ee:	4a1d      	ldr	r2, [pc, #116]	; (8006264 <MX_ADC_Init+0x130>)
 80061f0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80061f2:	003a      	movs	r2, r7
 80061f4:	4b19      	ldr	r3, [pc, #100]	; (800625c <MX_ADC_Init+0x128>)
 80061f6:	0011      	movs	r1, r2
 80061f8:	0018      	movs	r0, r3
 80061fa:	f7fb fce3 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 80061fe:	1e03      	subs	r3, r0, #0
 8006200:	d001      	beq.n	8006206 <MX_ADC_Init+0xd2>
  {
    Error_Handler();
 8006202:	f000 f9e7 	bl	80065d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8006206:	003b      	movs	r3, r7
 8006208:	4a17      	ldr	r2, [pc, #92]	; (8006268 <MX_ADC_Init+0x134>)
 800620a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800620c:	003a      	movs	r2, r7
 800620e:	4b13      	ldr	r3, [pc, #76]	; (800625c <MX_ADC_Init+0x128>)
 8006210:	0011      	movs	r1, r2
 8006212:	0018      	movs	r0, r3
 8006214:	f7fb fcd6 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 8006218:	1e03      	subs	r3, r0, #0
 800621a:	d001      	beq.n	8006220 <MX_ADC_Init+0xec>
  {
    Error_Handler();
 800621c:	f000 f9da 	bl	80065d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006220:	003b      	movs	r3, r7
 8006222:	4a12      	ldr	r2, [pc, #72]	; (800626c <MX_ADC_Init+0x138>)
 8006224:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8006226:	003a      	movs	r2, r7
 8006228:	4b0c      	ldr	r3, [pc, #48]	; (800625c <MX_ADC_Init+0x128>)
 800622a:	0011      	movs	r1, r2
 800622c:	0018      	movs	r0, r3
 800622e:	f7fb fcc9 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 8006232:	1e03      	subs	r3, r0, #0
 8006234:	d001      	beq.n	800623a <MX_ADC_Init+0x106>
  {
    Error_Handler();
 8006236:	f000 f9cd 	bl	80065d4 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800623a:	003b      	movs	r3, r7
 800623c:	4a0c      	ldr	r2, [pc, #48]	; (8006270 <MX_ADC_Init+0x13c>)
 800623e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8006240:	003a      	movs	r2, r7
 8006242:	4b06      	ldr	r3, [pc, #24]	; (800625c <MX_ADC_Init+0x128>)
 8006244:	0011      	movs	r1, r2
 8006246:	0018      	movs	r0, r3
 8006248:	f7fb fcbc 	bl	8001bc4 <HAL_ADC_ConfigChannel>
 800624c:	1e03      	subs	r3, r0, #0
 800624e:	d001      	beq.n	8006254 <MX_ADC_Init+0x120>
  {
    Error_Handler();
 8006250:	f000 f9c0 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8006254:	46c0      	nop			; (mov r8, r8)
 8006256:	46bd      	mov	sp, r7
 8006258:	b002      	add	sp, #8
 800625a:	bd80      	pop	{r7, pc}
 800625c:	2000105c 	.word	0x2000105c
 8006260:	40012400 	.word	0x40012400
 8006264:	04000002 	.word	0x04000002
 8006268:	08000004 	.word	0x08000004
 800626c:	0c000008 	.word	0x0c000008
 8006270:	10000010 	.word	0x10000010

08006274 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM21_Init(void)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800627a:	2308      	movs	r3, #8
 800627c:	18fb      	adds	r3, r7, r3
 800627e:	0018      	movs	r0, r3
 8006280:	2310      	movs	r3, #16
 8006282:	001a      	movs	r2, r3
 8006284:	2100      	movs	r1, #0
 8006286:	f000 fc7c 	bl	8006b82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800628a:	003b      	movs	r3, r7
 800628c:	0018      	movs	r0, r3
 800628e:	2308      	movs	r3, #8
 8006290:	001a      	movs	r2, r3
 8006292:	2100      	movs	r1, #0
 8006294:	f000 fc75 	bl	8006b82 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8006298:	4b1e      	ldr	r3, [pc, #120]	; (8006314 <MX_TIM21_Init+0xa0>)
 800629a:	4a1f      	ldr	r2, [pc, #124]	; (8006318 <MX_TIM21_Init+0xa4>)
 800629c:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 32000-1;
 800629e:	4b1d      	ldr	r3, [pc, #116]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062a0:	4a1e      	ldr	r2, [pc, #120]	; (800631c <MX_TIM21_Init+0xa8>)
 80062a2:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80062a4:	4b1b      	ldr	r3, [pc, #108]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062a6:	2200      	movs	r2, #0
 80062a8:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 100-1;
 80062aa:	4b1a      	ldr	r3, [pc, #104]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062ac:	2263      	movs	r2, #99	; 0x63
 80062ae:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80062b0:	4b18      	ldr	r3, [pc, #96]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80062b6:	4b17      	ldr	r3, [pc, #92]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062b8:	2280      	movs	r2, #128	; 0x80
 80062ba:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80062bc:	4b15      	ldr	r3, [pc, #84]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062be:	0018      	movs	r0, r3
 80062c0:	f7fc ffea 	bl	8003298 <HAL_TIM_Base_Init>
 80062c4:	1e03      	subs	r3, r0, #0
 80062c6:	d001      	beq.n	80062cc <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 80062c8:	f000 f984 	bl	80065d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80062cc:	2108      	movs	r1, #8
 80062ce:	187b      	adds	r3, r7, r1
 80062d0:	2280      	movs	r2, #128	; 0x80
 80062d2:	0152      	lsls	r2, r2, #5
 80062d4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80062d6:	187a      	adds	r2, r7, r1
 80062d8:	4b0e      	ldr	r3, [pc, #56]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062da:	0011      	movs	r1, r2
 80062dc:	0018      	movs	r0, r3
 80062de:	f7fd f933 	bl	8003548 <HAL_TIM_ConfigClockSource>
 80062e2:	1e03      	subs	r3, r0, #0
 80062e4:	d001      	beq.n	80062ea <MX_TIM21_Init+0x76>
  {
    Error_Handler();
 80062e6:	f000 f975 	bl	80065d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062ea:	003b      	movs	r3, r7
 80062ec:	2200      	movs	r2, #0
 80062ee:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062f0:	003b      	movs	r3, r7
 80062f2:	2200      	movs	r2, #0
 80062f4:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 80062f6:	003a      	movs	r2, r7
 80062f8:	4b06      	ldr	r3, [pc, #24]	; (8006314 <MX_TIM21_Init+0xa0>)
 80062fa:	0011      	movs	r1, r2
 80062fc:	0018      	movs	r0, r3
 80062fe:	f7fd faf9 	bl	80038f4 <HAL_TIMEx_MasterConfigSynchronization>
 8006302:	1e03      	subs	r3, r0, #0
 8006304:	d001      	beq.n	800630a <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8006306:	f000 f965 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 800630a:	46c0      	nop			; (mov r8, r8)
 800630c:	46bd      	mov	sp, r7
 800630e:	b006      	add	sp, #24
 8006310:	bd80      	pop	{r7, pc}
 8006312:	46c0      	nop			; (mov r8, r8)
 8006314:	200010b8 	.word	0x200010b8
 8006318:	40010800 	.word	0x40010800
 800631c:	00007cff 	.word	0x00007cff

08006320 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM22_Init(void)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006326:	2308      	movs	r3, #8
 8006328:	18fb      	adds	r3, r7, r3
 800632a:	0018      	movs	r0, r3
 800632c:	2310      	movs	r3, #16
 800632e:	001a      	movs	r2, r3
 8006330:	2100      	movs	r1, #0
 8006332:	f000 fc26 	bl	8006b82 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006336:	003b      	movs	r3, r7
 8006338:	0018      	movs	r0, r3
 800633a:	2308      	movs	r3, #8
 800633c:	001a      	movs	r2, r3
 800633e:	2100      	movs	r1, #0
 8006340:	f000 fc1f 	bl	8006b82 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8006344:	4b20      	ldr	r3, [pc, #128]	; (80063c8 <MX_TIM22_Init+0xa8>)
 8006346:	4a21      	ldr	r2, [pc, #132]	; (80063cc <MX_TIM22_Init+0xac>)
 8006348:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 32-1;
 800634a:	4b1f      	ldr	r3, [pc, #124]	; (80063c8 <MX_TIM22_Init+0xa8>)
 800634c:	221f      	movs	r2, #31
 800634e:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006350:	4b1d      	ldr	r3, [pc, #116]	; (80063c8 <MX_TIM22_Init+0xa8>)
 8006352:	2200      	movs	r2, #0
 8006354:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 0xFFFF-1;
 8006356:	4b1c      	ldr	r3, [pc, #112]	; (80063c8 <MX_TIM22_Init+0xa8>)
 8006358:	4a1d      	ldr	r2, [pc, #116]	; (80063d0 <MX_TIM22_Init+0xb0>)
 800635a:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800635c:	4b1a      	ldr	r3, [pc, #104]	; (80063c8 <MX_TIM22_Init+0xa8>)
 800635e:	2200      	movs	r2, #0
 8006360:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006362:	4b19      	ldr	r3, [pc, #100]	; (80063c8 <MX_TIM22_Init+0xa8>)
 8006364:	2200      	movs	r2, #0
 8006366:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8006368:	4b17      	ldr	r3, [pc, #92]	; (80063c8 <MX_TIM22_Init+0xa8>)
 800636a:	0018      	movs	r0, r3
 800636c:	f7fc ff94 	bl	8003298 <HAL_TIM_Base_Init>
 8006370:	1e03      	subs	r3, r0, #0
 8006372:	d001      	beq.n	8006378 <MX_TIM22_Init+0x58>
  {
    Error_Handler();
 8006374:	f000 f92e 	bl	80065d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006378:	2108      	movs	r1, #8
 800637a:	187b      	adds	r3, r7, r1
 800637c:	2280      	movs	r2, #128	; 0x80
 800637e:	0152      	lsls	r2, r2, #5
 8006380:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8006382:	187a      	adds	r2, r7, r1
 8006384:	4b10      	ldr	r3, [pc, #64]	; (80063c8 <MX_TIM22_Init+0xa8>)
 8006386:	0011      	movs	r1, r2
 8006388:	0018      	movs	r0, r3
 800638a:	f7fd f8dd 	bl	8003548 <HAL_TIM_ConfigClockSource>
 800638e:	1e03      	subs	r3, r0, #0
 8006390:	d001      	beq.n	8006396 <MX_TIM22_Init+0x76>
  {
    Error_Handler();
 8006392:	f000 f91f 	bl	80065d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006396:	003b      	movs	r3, r7
 8006398:	2200      	movs	r2, #0
 800639a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800639c:	003b      	movs	r3, r7
 800639e:	2200      	movs	r2, #0
 80063a0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80063a2:	003a      	movs	r2, r7
 80063a4:	4b08      	ldr	r3, [pc, #32]	; (80063c8 <MX_TIM22_Init+0xa8>)
 80063a6:	0011      	movs	r1, r2
 80063a8:	0018      	movs	r0, r3
 80063aa:	f7fd faa3 	bl	80038f4 <HAL_TIMEx_MasterConfigSynchronization>
 80063ae:	1e03      	subs	r3, r0, #0
 80063b0:	d001      	beq.n	80063b6 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 80063b2:	f000 f90f 	bl	80065d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */
  HAL_TIM_Base_Start(&htim22);
 80063b6:	4b04      	ldr	r3, [pc, #16]	; (80063c8 <MX_TIM22_Init+0xa8>)
 80063b8:	0018      	movs	r0, r3
 80063ba:	f7fc ff99 	bl	80032f0 <HAL_TIM_Base_Start>
  /* USER CODE END TIM22_Init 2 */

}
 80063be:	46c0      	nop			; (mov r8, r8)
 80063c0:	46bd      	mov	sp, r7
 80063c2:	b006      	add	sp, #24
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	46c0      	nop			; (mov r8, r8)
 80063c8:	20000fd8 	.word	0x20000fd8
 80063cc:	40011400 	.word	0x40011400
 80063d0:	0000fffe 	.word	0x0000fffe

080063d4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80063da:	4b0c      	ldr	r3, [pc, #48]	; (800640c <MX_DMA_Init+0x38>)
 80063dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063de:	4b0b      	ldr	r3, [pc, #44]	; (800640c <MX_DMA_Init+0x38>)
 80063e0:	2101      	movs	r1, #1
 80063e2:	430a      	orrs	r2, r1
 80063e4:	631a      	str	r2, [r3, #48]	; 0x30
 80063e6:	4b09      	ldr	r3, [pc, #36]	; (800640c <MX_DMA_Init+0x38>)
 80063e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ea:	2201      	movs	r2, #1
 80063ec:	4013      	ands	r3, r2
 80063ee:	607b      	str	r3, [r7, #4]
 80063f0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80063f2:	2200      	movs	r2, #0
 80063f4:	2103      	movs	r1, #3
 80063f6:	2009      	movs	r0, #9
 80063f8:	f7fb fdf0 	bl	8001fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80063fc:	2009      	movs	r0, #9
 80063fe:	f7fb fe02 	bl	8002006 <HAL_NVIC_EnableIRQ>

}
 8006402:	46c0      	nop			; (mov r8, r8)
 8006404:	46bd      	mov	sp, r7
 8006406:	b002      	add	sp, #8
 8006408:	bd80      	pop	{r7, pc}
 800640a:	46c0      	nop			; (mov r8, r8)
 800640c:	40021000 	.word	0x40021000

08006410 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8006410:	b590      	push	{r4, r7, lr}
 8006412:	b089      	sub	sp, #36	; 0x24
 8006414:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006416:	240c      	movs	r4, #12
 8006418:	193b      	adds	r3, r7, r4
 800641a:	0018      	movs	r0, r3
 800641c:	2314      	movs	r3, #20
 800641e:	001a      	movs	r2, r3
 8006420:	2100      	movs	r1, #0
 8006422:	f000 fbae 	bl	8006b82 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006426:	4b45      	ldr	r3, [pc, #276]	; (800653c <MX_GPIO_Init+0x12c>)
 8006428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800642a:	4b44      	ldr	r3, [pc, #272]	; (800653c <MX_GPIO_Init+0x12c>)
 800642c:	2101      	movs	r1, #1
 800642e:	430a      	orrs	r2, r1
 8006430:	62da      	str	r2, [r3, #44]	; 0x2c
 8006432:	4b42      	ldr	r3, [pc, #264]	; (800653c <MX_GPIO_Init+0x12c>)
 8006434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006436:	2201      	movs	r2, #1
 8006438:	4013      	ands	r3, r2
 800643a:	60bb      	str	r3, [r7, #8]
 800643c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800643e:	4b3f      	ldr	r3, [pc, #252]	; (800653c <MX_GPIO_Init+0x12c>)
 8006440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006442:	4b3e      	ldr	r3, [pc, #248]	; (800653c <MX_GPIO_Init+0x12c>)
 8006444:	2102      	movs	r1, #2
 8006446:	430a      	orrs	r2, r1
 8006448:	62da      	str	r2, [r3, #44]	; 0x2c
 800644a:	4b3c      	ldr	r3, [pc, #240]	; (800653c <MX_GPIO_Init+0x12c>)
 800644c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800644e:	2202      	movs	r2, #2
 8006450:	4013      	ands	r3, r2
 8006452:	607b      	str	r3, [r7, #4]
 8006454:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8006456:	4b3a      	ldr	r3, [pc, #232]	; (8006540 <MX_GPIO_Init+0x130>)
 8006458:	2201      	movs	r2, #1
 800645a:	2101      	movs	r1, #1
 800645c:	0018      	movs	r0, r3
 800645e:	f7fc f91b 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_CTRL_Pin|CHR_CTRL_Pin, GPIO_PIN_RESET);
 8006462:	4b37      	ldr	r3, [pc, #220]	; (8006540 <MX_GPIO_Init+0x130>)
 8006464:	2200      	movs	r2, #0
 8006466:	210a      	movs	r1, #10
 8006468:	0018      	movs	r0, r3
 800646a:	f7fc f915 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VMON_CLK_GPIO_Port, VMON_CLK_Pin, GPIO_PIN_RESET);
 800646e:	2380      	movs	r3, #128	; 0x80
 8006470:	0219      	lsls	r1, r3, #8
 8006472:	23a0      	movs	r3, #160	; 0xa0
 8006474:	05db      	lsls	r3, r3, #23
 8006476:	2200      	movs	r2, #0
 8006478:	0018      	movs	r0, r3
 800647a:	f7fc f90d 	bl	8002698 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 800647e:	193b      	adds	r3, r7, r4
 8006480:	2201      	movs	r2, #1
 8006482:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006484:	193b      	adds	r3, r7, r4
 8006486:	2201      	movs	r2, #1
 8006488:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800648a:	193b      	adds	r3, r7, r4
 800648c:	2200      	movs	r2, #0
 800648e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006490:	193b      	adds	r3, r7, r4
 8006492:	2200      	movs	r2, #0
 8006494:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8006496:	193b      	adds	r3, r7, r4
 8006498:	4a29      	ldr	r2, [pc, #164]	; (8006540 <MX_GPIO_Init+0x130>)
 800649a:	0019      	movs	r1, r3
 800649c:	0010      	movs	r0, r2
 800649e:	f7fb ff7d 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_CTRL_Pin CHR_CTRL_Pin */
  GPIO_InitStruct.Pin = LED_CTRL_Pin|CHR_CTRL_Pin;
 80064a2:	193b      	adds	r3, r7, r4
 80064a4:	220a      	movs	r2, #10
 80064a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064a8:	193b      	adds	r3, r7, r4
 80064aa:	2201      	movs	r2, #1
 80064ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80064ae:	193b      	adds	r3, r7, r4
 80064b0:	2202      	movs	r2, #2
 80064b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064b4:	193b      	adds	r3, r7, r4
 80064b6:	2200      	movs	r2, #0
 80064b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80064ba:	193b      	adds	r3, r7, r4
 80064bc:	4a20      	ldr	r2, [pc, #128]	; (8006540 <MX_GPIO_Init+0x130>)
 80064be:	0019      	movs	r1, r3
 80064c0:	0010      	movs	r0, r2
 80064c2:	f7fb ff6b 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_IND_Pin */
  GPIO_InitStruct.Pin = LED_IND_Pin;
 80064c6:	193b      	adds	r3, r7, r4
 80064c8:	2280      	movs	r2, #128	; 0x80
 80064ca:	0052      	lsls	r2, r2, #1
 80064cc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80064ce:	193b      	adds	r3, r7, r4
 80064d0:	2200      	movs	r2, #0
 80064d2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064d4:	193b      	adds	r3, r7, r4
 80064d6:	2200      	movs	r2, #0
 80064d8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LED_IND_GPIO_Port, &GPIO_InitStruct);
 80064da:	193a      	adds	r2, r7, r4
 80064dc:	23a0      	movs	r3, #160	; 0xa0
 80064de:	05db      	lsls	r3, r3, #23
 80064e0:	0011      	movs	r1, r2
 80064e2:	0018      	movs	r0, r3
 80064e4:	f7fb ff5a 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pin : VMON_CLK_Pin */
  GPIO_InitStruct.Pin = VMON_CLK_Pin;
 80064e8:	0021      	movs	r1, r4
 80064ea:	187b      	adds	r3, r7, r1
 80064ec:	2280      	movs	r2, #128	; 0x80
 80064ee:	0212      	lsls	r2, r2, #8
 80064f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80064f2:	187b      	adds	r3, r7, r1
 80064f4:	2201      	movs	r2, #1
 80064f6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064f8:	187b      	adds	r3, r7, r1
 80064fa:	2200      	movs	r2, #0
 80064fc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064fe:	187b      	adds	r3, r7, r1
 8006500:	2200      	movs	r2, #0
 8006502:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(VMON_CLK_GPIO_Port, &GPIO_InitStruct);
 8006504:	000c      	movs	r4, r1
 8006506:	187a      	adds	r2, r7, r1
 8006508:	23a0      	movs	r3, #160	; 0xa0
 800650a:	05db      	lsls	r3, r3, #23
 800650c:	0011      	movs	r1, r2
 800650e:	0018      	movs	r0, r3
 8006510:	f7fb ff44 	bl	800239c <HAL_GPIO_Init>

  /*Configure GPIO pins : STAT2_Pin STAT1_Pin */
  GPIO_InitStruct.Pin = STAT2_Pin|STAT1_Pin;
 8006514:	193b      	adds	r3, r7, r4
 8006516:	2230      	movs	r2, #48	; 0x30
 8006518:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800651a:	193b      	adds	r3, r7, r4
 800651c:	2200      	movs	r2, #0
 800651e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006520:	193b      	adds	r3, r7, r4
 8006522:	2201      	movs	r2, #1
 8006524:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006526:	193b      	adds	r3, r7, r4
 8006528:	4a05      	ldr	r2, [pc, #20]	; (8006540 <MX_GPIO_Init+0x130>)
 800652a:	0019      	movs	r1, r3
 800652c:	0010      	movs	r0, r2
 800652e:	f7fb ff35 	bl	800239c <HAL_GPIO_Init>

}
 8006532:	46c0      	nop			; (mov r8, r8)
 8006534:	46bd      	mov	sp, r7
 8006536:	b009      	add	sp, #36	; 0x24
 8006538:	bd90      	pop	{r4, r7, pc}
 800653a:	46c0      	nop			; (mov r8, r8)
 800653c:	40021000 	.word	0x40021000
 8006540:	50000400 	.word	0x50000400

08006544 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b084      	sub	sp, #16
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	uint32_t intensity_test = 0;
 800654c:	2300      	movs	r3, #0
 800654e:	60fb      	str	r3, [r7, #12]
	osMessagePut(led_msg, intensity_test, osWaitForever);
 8006550:	4b0a      	ldr	r3, [pc, #40]	; (800657c <StartDefaultTask+0x38>)
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	2301      	movs	r3, #1
 8006556:	425a      	negs	r2, r3
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	0019      	movs	r1, r3
 800655c:	f7fd fb58 	bl	8003c10 <osMessagePut>

	intensity_test = 2;
 8006560:	2302      	movs	r3, #2
 8006562:	60fb      	str	r3, [r7, #12]
	osMessagePut(ind_msg, intensity_test, osWaitForever);
 8006564:	4b06      	ldr	r3, [pc, #24]	; (8006580 <StartDefaultTask+0x3c>)
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	2301      	movs	r3, #1
 800656a:	425a      	negs	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	0019      	movs	r1, r3
 8006570:	f7fd fb4e 	bl	8003c10 <osMessagePut>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8006574:	2001      	movs	r0, #1
 8006576:	f7fd fa7c 	bl	8003a72 <osDelay>
 800657a:	e7fb      	b.n	8006574 <StartDefaultTask+0x30>
 800657c:	20000fd0 	.word	0x20000fd0
 8006580:	20000fc8 	.word	0x20000fc8

08006584 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	2380      	movs	r3, #128	; 0x80
 8006592:	05db      	lsls	r3, r3, #23
 8006594:	429a      	cmp	r2, r3
 8006596:	d101      	bne.n	800659c <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 8006598:	f7fb f82c 	bl	80015f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM21)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a0a      	ldr	r2, [pc, #40]	; (80065cc <HAL_TIM_PeriodElapsedCallback+0x48>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d10d      	bne.n	80065c2 <HAL_TIM_PeriodElapsedCallback+0x3e>
  {
	  HAL_GPIO_TogglePin(VMON_CLK_GPIO_Port, VMON_CLK_Pin);
 80065a6:	2380      	movs	r3, #128	; 0x80
 80065a8:	021a      	lsls	r2, r3, #8
 80065aa:	23a0      	movs	r3, #160	; 0xa0
 80065ac:	05db      	lsls	r3, r3, #23
 80065ae:	0011      	movs	r1, r2
 80065b0:	0018      	movs	r0, r3
 80065b2:	f7fc f88e 	bl	80026d2 <HAL_GPIO_TogglePin>
	  osSignalSet (MonitorTaskHandle, 0x00000001);
 80065b6:	4b06      	ldr	r3, [pc, #24]	; (80065d0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2101      	movs	r1, #1
 80065bc:	0018      	movs	r0, r3
 80065be:	f7fd fa6d 	bl	8003a9c <osSignalSet>
  }

  /* USER CODE END Callback 1 */
}
 80065c2:	46c0      	nop			; (mov r8, r8)
 80065c4:	46bd      	mov	sp, r7
 80065c6:	b002      	add	sp, #8
 80065c8:	bd80      	pop	{r7, pc}
 80065ca:	46c0      	nop			; (mov r8, r8)
 80065cc:	40010800 	.word	0x40010800
 80065d0:	20001124 	.word	0x20001124

080065d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80065d8:	46c0      	nop			; (mov r8, r8)
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <MonitorTask>:

osThreadId MonitorTaskHandle;
DevStorageTypDef storage;

void MonitorTask(void const * argument)
{
 80065e0:	b5b0      	push	{r4, r5, r7, lr}
 80065e2:	b088      	sub	sp, #32
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  osEvent evt;
  uint16_t  local_adc_data[5];
  static uint32_t mon_dayticks = 0;

  /*Start ADC DMA Process*/
  if(HAL_ADC_Start_DMA(&hadc, (uint32_t *)storage.adc_data, 5) != HAL_OK)
 80065e8:	4965      	ldr	r1, [pc, #404]	; (8006780 <MonitorTask+0x1a0>)
 80065ea:	4b66      	ldr	r3, [pc, #408]	; (8006784 <MonitorTask+0x1a4>)
 80065ec:	2205      	movs	r2, #5
 80065ee:	0018      	movs	r0, r3
 80065f0:	f7fb f98a 	bl	8001908 <HAL_ADC_Start_DMA>
 80065f4:	1e03      	subs	r3, r0, #0
 80065f6:	d001      	beq.n	80065fc <MonitorTask+0x1c>
  {
	  Error_Handler();
 80065f8:	f7ff ffec 	bl	80065d4 <Error_Handler>
  }

  /*Start timer*/
  HAL_TIM_Base_Start_IT(&htim21);
 80065fc:	4b62      	ldr	r3, [pc, #392]	; (8006788 <MonitorTask+0x1a8>)
 80065fe:	0018      	movs	r0, r3
 8006600:	f7fc fe98 	bl	8003334 <HAL_TIM_Base_Start_IT>

  for(;;)
  {
	  /*Wait for signal from timer interrupt*/
	  evt = osSignalWait (0x00000001, osWaitForever);
 8006604:	2414      	movs	r4, #20
 8006606:	1938      	adds	r0, r7, r4
 8006608:	2301      	movs	r3, #1
 800660a:	425b      	negs	r3, r3
 800660c:	001a      	movs	r2, r3
 800660e:	2101      	movs	r1, #1
 8006610:	f7fd fa7e 	bl	8003b10 <osSignalWait>
	  if (evt.status == osEventSignal)
 8006614:	193b      	adds	r3, r7, r4
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2b08      	cmp	r3, #8
 800661a:	d1f3      	bne.n	8006604 <MonitorTask+0x24>
	  {
		  /*Copy all ADC data measured with DMA*/
		  memcpy(local_adc_data, storage.adc_data, sizeof(storage.adc_data));
 800661c:	2508      	movs	r5, #8
 800661e:	197b      	adds	r3, r7, r5
 8006620:	4a57      	ldr	r2, [pc, #348]	; (8006780 <MonitorTask+0x1a0>)
 8006622:	ca03      	ldmia	r2!, {r0, r1}
 8006624:	c303      	stmia	r3!, {r0, r1}
 8006626:	8812      	ldrh	r2, [r2, #0]
 8006628:	801a      	strh	r2, [r3, #0]

		  /*Convert&Store Input Voltage*/
		  storage.vinput_mv = (uint32_t)(local_adc_data[2] * VINPUT_CONST);
 800662a:	197b      	adds	r3, r7, r5
 800662c:	889b      	ldrh	r3, [r3, #4]
 800662e:	0018      	movs	r0, r3
 8006630:	f7fa fd9e 	bl	8001170 <__aeabi_i2d>
 8006634:	4a55      	ldr	r2, [pc, #340]	; (800678c <MonitorTask+0x1ac>)
 8006636:	4b56      	ldr	r3, [pc, #344]	; (8006790 <MonitorTask+0x1b0>)
 8006638:	f7f9 ffaa 	bl	8000590 <__aeabi_dmul>
 800663c:	0003      	movs	r3, r0
 800663e:	000c      	movs	r4, r1
 8006640:	0018      	movs	r0, r3
 8006642:	0021      	movs	r1, r4
 8006644:	f7f9 fdec 	bl	8000220 <__aeabi_d2uiz>
 8006648:	0002      	movs	r2, r0
 800664a:	4b4d      	ldr	r3, [pc, #308]	; (8006780 <MonitorTask+0x1a0>)
 800664c:	60da      	str	r2, [r3, #12]

		  /*Convert&Store Battery Voltage*/
		  storage.vbatt_mv = (uint32_t)(local_adc_data[3] * VBATT_CONST);
 800664e:	197b      	adds	r3, r7, r5
 8006650:	88db      	ldrh	r3, [r3, #6]
 8006652:	0018      	movs	r0, r3
 8006654:	f7fa fd8c 	bl	8001170 <__aeabi_i2d>
 8006658:	2200      	movs	r2, #0
 800665a:	4b4e      	ldr	r3, [pc, #312]	; (8006794 <MonitorTask+0x1b4>)
 800665c:	f7f9 ff98 	bl	8000590 <__aeabi_dmul>
 8006660:	0003      	movs	r3, r0
 8006662:	000c      	movs	r4, r1
 8006664:	0018      	movs	r0, r3
 8006666:	0021      	movs	r1, r4
 8006668:	f7f9 fdda 	bl	8000220 <__aeabi_d2uiz>
 800666c:	0002      	movs	r2, r0
 800666e:	4b44      	ldr	r3, [pc, #272]	; (8006780 <MonitorTask+0x1a0>)
 8006670:	611a      	str	r2, [r3, #16]

		  /*Convert&Store Arduino Input Voltage*/
		  storage.vard_input_mv = (uint32_t)(local_adc_data[4] * VARD_CONST);
 8006672:	197b      	adds	r3, r7, r5
 8006674:	891b      	ldrh	r3, [r3, #8]
 8006676:	0018      	movs	r0, r3
 8006678:	f7fa fd7a 	bl	8001170 <__aeabi_i2d>
 800667c:	4a46      	ldr	r2, [pc, #280]	; (8006798 <MonitorTask+0x1b8>)
 800667e:	4b47      	ldr	r3, [pc, #284]	; (800679c <MonitorTask+0x1bc>)
 8006680:	f7f9 ff86 	bl	8000590 <__aeabi_dmul>
 8006684:	0003      	movs	r3, r0
 8006686:	000c      	movs	r4, r1
 8006688:	0018      	movs	r0, r3
 800668a:	0021      	movs	r1, r4
 800668c:	f7f9 fdc8 	bl	8000220 <__aeabi_d2uiz>
 8006690:	0002      	movs	r2, r0
 8006692:	4b3b      	ldr	r3, [pc, #236]	; (8006780 <MonitorTask+0x1a0>)
 8006694:	615a      	str	r2, [r3, #20]

		  /*Convert&Store Input Current*/
		  storage.cinput_ma = (int32_t)((local_adc_data[0] - COFFSET_CONST) * CSENSE_CONST);
 8006696:	197b      	adds	r3, r7, r5
 8006698:	881b      	ldrh	r3, [r3, #0]
 800669a:	3b41      	subs	r3, #65	; 0x41
 800669c:	0018      	movs	r0, r3
 800669e:	f7fa fd67 	bl	8001170 <__aeabi_i2d>
 80066a2:	4a3f      	ldr	r2, [pc, #252]	; (80067a0 <MonitorTask+0x1c0>)
 80066a4:	4b3f      	ldr	r3, [pc, #252]	; (80067a4 <MonitorTask+0x1c4>)
 80066a6:	f7f9 ff73 	bl	8000590 <__aeabi_dmul>
 80066aa:	0003      	movs	r3, r0
 80066ac:	000c      	movs	r4, r1
 80066ae:	0018      	movs	r0, r3
 80066b0:	0021      	movs	r1, r4
 80066b2:	f7fa fd27 	bl	8001104 <__aeabi_d2iz>
 80066b6:	0002      	movs	r2, r0
 80066b8:	4b31      	ldr	r3, [pc, #196]	; (8006780 <MonitorTask+0x1a0>)
 80066ba:	619a      	str	r2, [r3, #24]

		  /*Convert&Store Output Current*/
		  storage.coutput_ma = (int32_t)((local_adc_data[1] -COFFSET_CONST) * CSENSE_CONST);
 80066bc:	197b      	adds	r3, r7, r5
 80066be:	885b      	ldrh	r3, [r3, #2]
 80066c0:	3b41      	subs	r3, #65	; 0x41
 80066c2:	0018      	movs	r0, r3
 80066c4:	f7fa fd54 	bl	8001170 <__aeabi_i2d>
 80066c8:	4a35      	ldr	r2, [pc, #212]	; (80067a0 <MonitorTask+0x1c0>)
 80066ca:	4b36      	ldr	r3, [pc, #216]	; (80067a4 <MonitorTask+0x1c4>)
 80066cc:	f7f9 ff60 	bl	8000590 <__aeabi_dmul>
 80066d0:	0003      	movs	r3, r0
 80066d2:	000c      	movs	r4, r1
 80066d4:	0018      	movs	r0, r3
 80066d6:	0021      	movs	r1, r4
 80066d8:	f7fa fd14 	bl	8001104 <__aeabi_d2iz>
 80066dc:	0002      	movs	r2, r0
 80066de:	4b28      	ldr	r3, [pc, #160]	; (8006780 <MonitorTask+0x1a0>)
 80066e0:	61da      	str	r2, [r3, #28]

		  /*Convert&Store Energy Accumulated*/
		  storage.energy_stored_mah += (float)(storage.cinput_ma * ETIME_CONST);
 80066e2:	4b27      	ldr	r3, [pc, #156]	; (8006780 <MonitorTask+0x1a0>)
 80066e4:	6a1c      	ldr	r4, [r3, #32]
 80066e6:	4b26      	ldr	r3, [pc, #152]	; (8006780 <MonitorTask+0x1a0>)
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	0018      	movs	r0, r3
 80066ec:	f7fa fd40 	bl	8001170 <__aeabi_i2d>
 80066f0:	4a2d      	ldr	r2, [pc, #180]	; (80067a8 <MonitorTask+0x1c8>)
 80066f2:	4b2e      	ldr	r3, [pc, #184]	; (80067ac <MonitorTask+0x1cc>)
 80066f4:	f7f9 ff4c 	bl	8000590 <__aeabi_dmul>
 80066f8:	0002      	movs	r2, r0
 80066fa:	000b      	movs	r3, r1
 80066fc:	0010      	movs	r0, r2
 80066fe:	0019      	movs	r1, r3
 8006700:	f7fa fd70 	bl	80011e4 <__aeabi_d2f>
 8006704:	1c03      	adds	r3, r0, #0
 8006706:	1c19      	adds	r1, r3, #0
 8006708:	1c20      	adds	r0, r4, #0
 800670a:	f7f9 fda7 	bl	800025c <__aeabi_fadd>
 800670e:	1c03      	adds	r3, r0, #0
 8006710:	1c1a      	adds	r2, r3, #0
 8006712:	4b1b      	ldr	r3, [pc, #108]	; (8006780 <MonitorTask+0x1a0>)
 8006714:	621a      	str	r2, [r3, #32]

		  /*Convert&Store Energy Released*/
		  storage.energy_released_mah += (float)(storage.coutput_ma * ETIME_CONST);
 8006716:	4b1a      	ldr	r3, [pc, #104]	; (8006780 <MonitorTask+0x1a0>)
 8006718:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800671a:	4b19      	ldr	r3, [pc, #100]	; (8006780 <MonitorTask+0x1a0>)
 800671c:	69db      	ldr	r3, [r3, #28]
 800671e:	0018      	movs	r0, r3
 8006720:	f7fa fd26 	bl	8001170 <__aeabi_i2d>
 8006724:	4a20      	ldr	r2, [pc, #128]	; (80067a8 <MonitorTask+0x1c8>)
 8006726:	4b21      	ldr	r3, [pc, #132]	; (80067ac <MonitorTask+0x1cc>)
 8006728:	f7f9 ff32 	bl	8000590 <__aeabi_dmul>
 800672c:	0002      	movs	r2, r0
 800672e:	000b      	movs	r3, r1
 8006730:	0010      	movs	r0, r2
 8006732:	0019      	movs	r1, r3
 8006734:	f7fa fd56 	bl	80011e4 <__aeabi_d2f>
 8006738:	1c03      	adds	r3, r0, #0
 800673a:	1c19      	adds	r1, r3, #0
 800673c:	1c20      	adds	r0, r4, #0
 800673e:	f7f9 fd8d 	bl	800025c <__aeabi_fadd>
 8006742:	1c03      	adds	r3, r0, #0
 8006744:	1c1a      	adds	r2, r3, #0
 8006746:	4b0e      	ldr	r3, [pc, #56]	; (8006780 <MonitorTask+0x1a0>)
 8006748:	625a      	str	r2, [r3, #36]	; 0x24

		  /*Do the day length time tracking*/
		  if(storage.vinput_mv > VINPUT_LIMIT)
 800674a:	4b0d      	ldr	r3, [pc, #52]	; (8006780 <MonitorTask+0x1a0>)
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	23fa      	movs	r3, #250	; 0xfa
 8006750:	015b      	lsls	r3, r3, #5
 8006752:	429a      	cmp	r2, r3
 8006754:	d90f      	bls.n	8006776 <MonitorTask+0x196>
		  {
			  mon_dayticks++;
 8006756:	4b16      	ldr	r3, [pc, #88]	; (80067b0 <MonitorTask+0x1d0>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	1c5a      	adds	r2, r3, #1
 800675c:	4b14      	ldr	r3, [pc, #80]	; (80067b0 <MonitorTask+0x1d0>)
 800675e:	601a      	str	r2, [r3, #0]
			  storage.daylength_s = (uint32_t)(mon_dayticks/10);
 8006760:	4b13      	ldr	r3, [pc, #76]	; (80067b0 <MonitorTask+0x1d0>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	210a      	movs	r1, #10
 8006766:	0018      	movs	r0, r3
 8006768:	f7f9 fcce 	bl	8000108 <__udivsi3>
 800676c:	0003      	movs	r3, r0
 800676e:	001a      	movs	r2, r3
 8006770:	4b03      	ldr	r3, [pc, #12]	; (8006780 <MonitorTask+0x1a0>)
 8006772:	62da      	str	r2, [r3, #44]	; 0x2c
 8006774:	e746      	b.n	8006604 <MonitorTask+0x24>
		  }
		  else
		  {
			  mon_dayticks = 0;
 8006776:	4b0e      	ldr	r3, [pc, #56]	; (80067b0 <MonitorTask+0x1d0>)
 8006778:	2200      	movs	r2, #0
 800677a:	601a      	str	r2, [r3, #0]
	  evt = osSignalWait (0x00000001, osWaitForever);
 800677c:	e742      	b.n	8006604 <MonitorTask+0x24>
 800677e:	46c0      	nop			; (mov r8, r8)
 8006780:	200010f4 	.word	0x200010f4
 8006784:	2000105c 	.word	0x2000105c
 8006788:	200010b8 	.word	0x200010b8
 800678c:	6c8b4396 	.word	0x6c8b4396
 8006790:	401d7be7 	.word	0x401d7be7
 8006794:	40100000 	.word	0x40100000
 8006798:	83126e98 	.word	0x83126e98
 800679c:	3fe9cac0 	.word	0x3fe9cac0
 80067a0:	2b020c4a 	.word	0x2b020c4a
 80067a4:	3fff1687 	.word	0x3fff1687
 80067a8:	e1812c13 	.word	0xe1812c13
 80067ac:	3efd208b 	.word	0x3efd208b
 80067b0:	20000fbc 	.word	0x20000fbc

080067b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067b8:	4b0f      	ldr	r3, [pc, #60]	; (80067f8 <HAL_MspInit+0x44>)
 80067ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80067bc:	4b0e      	ldr	r3, [pc, #56]	; (80067f8 <HAL_MspInit+0x44>)
 80067be:	2101      	movs	r1, #1
 80067c0:	430a      	orrs	r2, r1
 80067c2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80067c4:	4b0c      	ldr	r3, [pc, #48]	; (80067f8 <HAL_MspInit+0x44>)
 80067c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067c8:	4b0b      	ldr	r3, [pc, #44]	; (80067f8 <HAL_MspInit+0x44>)
 80067ca:	2180      	movs	r1, #128	; 0x80
 80067cc:	0549      	lsls	r1, r1, #21
 80067ce:	430a      	orrs	r2, r1
 80067d0:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80067d2:	2302      	movs	r3, #2
 80067d4:	425b      	negs	r3, r3
 80067d6:	2200      	movs	r2, #0
 80067d8:	2103      	movs	r1, #3
 80067da:	0018      	movs	r0, r3
 80067dc:	f7fb fbfe 	bl	8001fdc <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 3, 0);
 80067e0:	2200      	movs	r2, #0
 80067e2:	2103      	movs	r1, #3
 80067e4:	2004      	movs	r0, #4
 80067e6:	f7fb fbf9 	bl	8001fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 80067ea:	2004      	movs	r0, #4
 80067ec:	f7fb fc0b 	bl	8002006 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80067f0:	46c0      	nop			; (mov r8, r8)
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	46c0      	nop			; (mov r8, r8)
 80067f8:	40021000 	.word	0x40021000

080067fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b088      	sub	sp, #32
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006804:	230c      	movs	r3, #12
 8006806:	18fb      	adds	r3, r7, r3
 8006808:	0018      	movs	r0, r3
 800680a:	2314      	movs	r3, #20
 800680c:	001a      	movs	r2, r3
 800680e:	2100      	movs	r1, #0
 8006810:	f000 f9b7 	bl	8006b82 <memset>
  if(hadc->Instance==ADC1)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a2f      	ldr	r2, [pc, #188]	; (80068d8 <HAL_ADC_MspInit+0xdc>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d157      	bne.n	80068ce <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800681e:	4b2f      	ldr	r3, [pc, #188]	; (80068dc <HAL_ADC_MspInit+0xe0>)
 8006820:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006822:	4b2e      	ldr	r3, [pc, #184]	; (80068dc <HAL_ADC_MspInit+0xe0>)
 8006824:	2180      	movs	r1, #128	; 0x80
 8006826:	0089      	lsls	r1, r1, #2
 8006828:	430a      	orrs	r2, r1
 800682a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800682c:	4b2b      	ldr	r3, [pc, #172]	; (80068dc <HAL_ADC_MspInit+0xe0>)
 800682e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006830:	4b2a      	ldr	r3, [pc, #168]	; (80068dc <HAL_ADC_MspInit+0xe0>)
 8006832:	2101      	movs	r1, #1
 8006834:	430a      	orrs	r2, r1
 8006836:	62da      	str	r2, [r3, #44]	; 0x2c
 8006838:	4b28      	ldr	r3, [pc, #160]	; (80068dc <HAL_ADC_MspInit+0xe0>)
 800683a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800683c:	2201      	movs	r2, #1
 800683e:	4013      	ands	r3, r2
 8006840:	60bb      	str	r3, [r7, #8]
 8006842:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    PA4     ------> ADC_IN4 
    */
    GPIO_InitStruct.Pin = ISENS1_Pin|ISENS2_Pin|VINPUT_Pin|VBAT_Pin 
 8006844:	210c      	movs	r1, #12
 8006846:	187b      	adds	r3, r7, r1
 8006848:	221f      	movs	r2, #31
 800684a:	601a      	str	r2, [r3, #0]
                          |VAUX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800684c:	187b      	adds	r3, r7, r1
 800684e:	2203      	movs	r2, #3
 8006850:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006852:	187b      	adds	r3, r7, r1
 8006854:	2200      	movs	r2, #0
 8006856:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006858:	187a      	adds	r2, r7, r1
 800685a:	23a0      	movs	r3, #160	; 0xa0
 800685c:	05db      	lsls	r3, r3, #23
 800685e:	0011      	movs	r1, r2
 8006860:	0018      	movs	r0, r3
 8006862:	f7fb fd9b 	bl	800239c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8006866:	4b1e      	ldr	r3, [pc, #120]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 8006868:	4a1e      	ldr	r2, [pc, #120]	; (80068e4 <HAL_ADC_MspInit+0xe8>)
 800686a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Request = DMA_REQUEST_0;
 800686c:	4b1c      	ldr	r3, [pc, #112]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 800686e:	2200      	movs	r2, #0
 8006870:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006872:	4b1b      	ldr	r3, [pc, #108]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 8006874:	2200      	movs	r2, #0
 8006876:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8006878:	4b19      	ldr	r3, [pc, #100]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 800687a:	2200      	movs	r2, #0
 800687c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800687e:	4b18      	ldr	r3, [pc, #96]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 8006880:	2280      	movs	r2, #128	; 0x80
 8006882:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006884:	4b16      	ldr	r3, [pc, #88]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 8006886:	2280      	movs	r2, #128	; 0x80
 8006888:	0052      	lsls	r2, r2, #1
 800688a:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800688c:	4b14      	ldr	r3, [pc, #80]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 800688e:	2280      	movs	r2, #128	; 0x80
 8006890:	00d2      	lsls	r2, r2, #3
 8006892:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8006894:	4b12      	ldr	r3, [pc, #72]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 8006896:	2220      	movs	r2, #32
 8006898:	61da      	str	r2, [r3, #28]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 800689a:	4b11      	ldr	r3, [pc, #68]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 800689c:	2280      	movs	r2, #128	; 0x80
 800689e:	0192      	lsls	r2, r2, #6
 80068a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80068a2:	4b0f      	ldr	r3, [pc, #60]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 80068a4:	0018      	movs	r0, r3
 80068a6:	f7fb fbbf 	bl	8002028 <HAL_DMA_Init>
 80068aa:	1e03      	subs	r3, r0, #0
 80068ac:	d001      	beq.n	80068b2 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80068ae:	f7ff fe91 	bl	80065d4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a0a      	ldr	r2, [pc, #40]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 80068b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80068b8:	4b09      	ldr	r3, [pc, #36]	; (80068e0 <HAL_ADC_MspInit+0xe4>)
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	629a      	str	r2, [r3, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 3, 0);
 80068be:	2200      	movs	r2, #0
 80068c0:	2103      	movs	r1, #3
 80068c2:	200c      	movs	r0, #12
 80068c4:	f7fb fb8a 	bl	8001fdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80068c8:	200c      	movs	r0, #12
 80068ca:	f7fb fb9c 	bl	8002006 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80068ce:	46c0      	nop			; (mov r8, r8)
 80068d0:	46bd      	mov	sp, r7
 80068d2:	b008      	add	sp, #32
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	46c0      	nop			; (mov r8, r8)
 80068d8:	40012400 	.word	0x40012400
 80068dc:	40021000 	.word	0x40021000
 80068e0:	20001014 	.word	0x20001014
 80068e4:	40020008 	.word	0x40020008

080068e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM21)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a0c      	ldr	r2, [pc, #48]	; (8006928 <HAL_TIM_Base_MspInit+0x40>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d106      	bne.n	8006908 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 80068fa:	4b0c      	ldr	r3, [pc, #48]	; (800692c <HAL_TIM_Base_MspInit+0x44>)
 80068fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068fe:	4b0b      	ldr	r3, [pc, #44]	; (800692c <HAL_TIM_Base_MspInit+0x44>)
 8006900:	2104      	movs	r1, #4
 8006902:	430a      	orrs	r2, r1
 8006904:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8006906:	e00a      	b.n	800691e <HAL_TIM_Base_MspInit+0x36>
  else if(htim_base->Instance==TIM22)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a08      	ldr	r2, [pc, #32]	; (8006930 <HAL_TIM_Base_MspInit+0x48>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d105      	bne.n	800691e <HAL_TIM_Base_MspInit+0x36>
    __HAL_RCC_TIM22_CLK_ENABLE();
 8006912:	4b06      	ldr	r3, [pc, #24]	; (800692c <HAL_TIM_Base_MspInit+0x44>)
 8006914:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006916:	4b05      	ldr	r3, [pc, #20]	; (800692c <HAL_TIM_Base_MspInit+0x44>)
 8006918:	2120      	movs	r1, #32
 800691a:	430a      	orrs	r2, r1
 800691c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800691e:	46c0      	nop			; (mov r8, r8)
 8006920:	46bd      	mov	sp, r7
 8006922:	b002      	add	sp, #8
 8006924:	bd80      	pop	{r7, pc}
 8006926:	46c0      	nop			; (mov r8, r8)
 8006928:	40010800 	.word	0x40010800
 800692c:	40021000 	.word	0x40021000
 8006930:	40011400 	.word	0x40011400

08006934 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b08a      	sub	sp, #40	; 0x28
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800693c:	2300      	movs	r3, #0
 800693e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8006940:	2300      	movs	r3, #0
 8006942:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	0019      	movs	r1, r3
 800694a:	200f      	movs	r0, #15
 800694c:	f7fb fb46 	bl	8001fdc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 8006950:	200f      	movs	r0, #15
 8006952:	f7fb fb58 	bl	8002006 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8006956:	4b1d      	ldr	r3, [pc, #116]	; (80069cc <HAL_InitTick+0x98>)
 8006958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800695a:	4b1c      	ldr	r3, [pc, #112]	; (80069cc <HAL_InitTick+0x98>)
 800695c:	2101      	movs	r1, #1
 800695e:	430a      	orrs	r2, r1
 8006960:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006962:	2308      	movs	r3, #8
 8006964:	18fa      	adds	r2, r7, r3
 8006966:	230c      	movs	r3, #12
 8006968:	18fb      	adds	r3, r7, r3
 800696a:	0011      	movs	r1, r2
 800696c:	0018      	movs	r0, r3
 800696e:	f7fc fc61 	bl	8003234 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8006972:	f7fc fc49 	bl	8003208 <HAL_RCC_GetPCLK1Freq>
 8006976:	0003      	movs	r3, r0
 8006978:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800697a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697c:	4914      	ldr	r1, [pc, #80]	; (80069d0 <HAL_InitTick+0x9c>)
 800697e:	0018      	movs	r0, r3
 8006980:	f7f9 fbc2 	bl	8000108 <__udivsi3>
 8006984:	0003      	movs	r3, r0
 8006986:	3b01      	subs	r3, #1
 8006988:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800698a:	4b12      	ldr	r3, [pc, #72]	; (80069d4 <HAL_InitTick+0xa0>)
 800698c:	2280      	movs	r2, #128	; 0x80
 800698e:	05d2      	lsls	r2, r2, #23
 8006990:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8006992:	4b10      	ldr	r3, [pc, #64]	; (80069d4 <HAL_InitTick+0xa0>)
 8006994:	4a10      	ldr	r2, [pc, #64]	; (80069d8 <HAL_InitTick+0xa4>)
 8006996:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8006998:	4b0e      	ldr	r3, [pc, #56]	; (80069d4 <HAL_InitTick+0xa0>)
 800699a:	6a3a      	ldr	r2, [r7, #32]
 800699c:	605a      	str	r2, [r3, #4]
  htim2.Init.ClockDivision = 0;
 800699e:	4b0d      	ldr	r3, [pc, #52]	; (80069d4 <HAL_InitTick+0xa0>)
 80069a0:	2200      	movs	r2, #0
 80069a2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80069a4:	4b0b      	ldr	r3, [pc, #44]	; (80069d4 <HAL_InitTick+0xa0>)
 80069a6:	2200      	movs	r2, #0
 80069a8:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 80069aa:	4b0a      	ldr	r3, [pc, #40]	; (80069d4 <HAL_InitTick+0xa0>)
 80069ac:	0018      	movs	r0, r3
 80069ae:	f7fc fc73 	bl	8003298 <HAL_TIM_Base_Init>
 80069b2:	1e03      	subs	r3, r0, #0
 80069b4:	d105      	bne.n	80069c2 <HAL_InitTick+0x8e>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 80069b6:	4b07      	ldr	r3, [pc, #28]	; (80069d4 <HAL_InitTick+0xa0>)
 80069b8:	0018      	movs	r0, r3
 80069ba:	f7fc fcbb 	bl	8003334 <HAL_TIM_Base_Start_IT>
 80069be:	0003      	movs	r3, r0
 80069c0:	e000      	b.n	80069c4 <HAL_InitTick+0x90>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
}
 80069c4:	0018      	movs	r0, r3
 80069c6:	46bd      	mov	sp, r7
 80069c8:	b00a      	add	sp, #40	; 0x28
 80069ca:	bd80      	pop	{r7, pc}
 80069cc:	40021000 	.word	0x40021000
 80069d0:	000f4240 	.word	0x000f4240
 80069d4:	20001128 	.word	0x20001128
 80069d8:	000003e7 	.word	0x000003e7

080069dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80069e0:	46c0      	nop			; (mov r8, r8)
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80069ea:	e7fe      	b.n	80069ea <HardFault_Handler+0x4>

080069ec <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupt.
  */
void RCC_CRS_IRQHandler(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 80069f0:	46c0      	nop			; (mov r8, r8)
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bd80      	pop	{r7, pc}
	...

080069f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80069fc:	4b03      	ldr	r3, [pc, #12]	; (8006a0c <DMA1_Channel1_IRQHandler+0x14>)
 80069fe:	0018      	movs	r0, r3
 8006a00:	f7fb fbf0 	bl	80021e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8006a04:	46c0      	nop			; (mov r8, r8)
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	46c0      	nop			; (mov r8, r8)
 8006a0c:	20001014 	.word	0x20001014

08006a10 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8006a14:	4b03      	ldr	r3, [pc, #12]	; (8006a24 <ADC1_COMP_IRQHandler+0x14>)
 8006a16:	0018      	movs	r0, r3
 8006a18:	f7fa fff8 	bl	8001a0c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8006a1c:	46c0      	nop			; (mov r8, r8)
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	46c0      	nop			; (mov r8, r8)
 8006a24:	2000105c 	.word	0x2000105c

08006a28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006a2c:	4b03      	ldr	r3, [pc, #12]	; (8006a3c <TIM2_IRQHandler+0x14>)
 8006a2e:	0018      	movs	r0, r3
 8006a30:	f7fc fca2 	bl	8003378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8006a34:	46c0      	nop			; (mov r8, r8)
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	46c0      	nop			; (mov r8, r8)
 8006a3c:	20001128 	.word	0x20001128

08006a40 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8006a44:	4b03      	ldr	r3, [pc, #12]	; (8006a54 <TIM21_IRQHandler+0x14>)
 8006a46:	0018      	movs	r0, r3
 8006a48:	f7fc fc96 	bl	8003378 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8006a4c:	46c0      	nop			; (mov r8, r8)
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
 8006a52:	46c0      	nop			; (mov r8, r8)
 8006a54:	200010b8 	.word	0x200010b8

08006a58 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8006a5c:	4b17      	ldr	r3, [pc, #92]	; (8006abc <SystemInit+0x64>)
 8006a5e:	681a      	ldr	r2, [r3, #0]
 8006a60:	4b16      	ldr	r3, [pc, #88]	; (8006abc <SystemInit+0x64>)
 8006a62:	2180      	movs	r1, #128	; 0x80
 8006a64:	0049      	lsls	r1, r1, #1
 8006a66:	430a      	orrs	r2, r1
 8006a68:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8006a6a:	4b14      	ldr	r3, [pc, #80]	; (8006abc <SystemInit+0x64>)
 8006a6c:	68da      	ldr	r2, [r3, #12]
 8006a6e:	4b13      	ldr	r3, [pc, #76]	; (8006abc <SystemInit+0x64>)
 8006a70:	4913      	ldr	r1, [pc, #76]	; (8006ac0 <SystemInit+0x68>)
 8006a72:	400a      	ands	r2, r1
 8006a74:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8006a76:	4b11      	ldr	r3, [pc, #68]	; (8006abc <SystemInit+0x64>)
 8006a78:	681a      	ldr	r2, [r3, #0]
 8006a7a:	4b10      	ldr	r3, [pc, #64]	; (8006abc <SystemInit+0x64>)
 8006a7c:	4911      	ldr	r1, [pc, #68]	; (8006ac4 <SystemInit+0x6c>)
 8006a7e:	400a      	ands	r2, r1
 8006a80:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8006a82:	4b0e      	ldr	r3, [pc, #56]	; (8006abc <SystemInit+0x64>)
 8006a84:	689a      	ldr	r2, [r3, #8]
 8006a86:	4b0d      	ldr	r3, [pc, #52]	; (8006abc <SystemInit+0x64>)
 8006a88:	2101      	movs	r1, #1
 8006a8a:	438a      	bics	r2, r1
 8006a8c:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8006a8e:	4b0b      	ldr	r3, [pc, #44]	; (8006abc <SystemInit+0x64>)
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	4b0a      	ldr	r3, [pc, #40]	; (8006abc <SystemInit+0x64>)
 8006a94:	490c      	ldr	r1, [pc, #48]	; (8006ac8 <SystemInit+0x70>)
 8006a96:	400a      	ands	r2, r1
 8006a98:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8006a9a:	4b08      	ldr	r3, [pc, #32]	; (8006abc <SystemInit+0x64>)
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	4b07      	ldr	r3, [pc, #28]	; (8006abc <SystemInit+0x64>)
 8006aa0:	490a      	ldr	r1, [pc, #40]	; (8006acc <SystemInit+0x74>)
 8006aa2:	400a      	ands	r2, r1
 8006aa4:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8006aa6:	4b05      	ldr	r3, [pc, #20]	; (8006abc <SystemInit+0x64>)
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006aac:	4b08      	ldr	r3, [pc, #32]	; (8006ad0 <SystemInit+0x78>)
 8006aae:	2280      	movs	r2, #128	; 0x80
 8006ab0:	0512      	lsls	r2, r2, #20
 8006ab2:	609a      	str	r2, [r3, #8]
#endif
}
 8006ab4:	46c0      	nop			; (mov r8, r8)
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	46c0      	nop			; (mov r8, r8)
 8006abc:	40021000 	.word	0x40021000
 8006ac0:	88ff400c 	.word	0x88ff400c
 8006ac4:	fef6fff6 	.word	0xfef6fff6
 8006ac8:	fffbffff 	.word	0xfffbffff
 8006acc:	ff02ffff 	.word	0xff02ffff
 8006ad0:	e000ed00 	.word	0xe000ed00

08006ad4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8006ad4:	480d      	ldr	r0, [pc, #52]	; (8006b0c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8006ad6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8006ad8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006ada:	e003      	b.n	8006ae4 <LoopCopyDataInit>

08006adc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006adc:	4b0c      	ldr	r3, [pc, #48]	; (8006b10 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8006ade:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006ae0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006ae2:	3104      	adds	r1, #4

08006ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8006ae4:	480b      	ldr	r0, [pc, #44]	; (8006b14 <LoopForever+0xa>)
  ldr  r3, =_edata
 8006ae6:	4b0c      	ldr	r3, [pc, #48]	; (8006b18 <LoopForever+0xe>)
  adds  r2, r0, r1
 8006ae8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006aea:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006aec:	d3f6      	bcc.n	8006adc <CopyDataInit>
  ldr  r2, =_sbss
 8006aee:	4a0b      	ldr	r2, [pc, #44]	; (8006b1c <LoopForever+0x12>)
  b  LoopFillZerobss
 8006af0:	e002      	b.n	8006af8 <LoopFillZerobss>

08006af2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8006af2:	2300      	movs	r3, #0
  str  r3, [r2]
 8006af4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006af6:	3204      	adds	r2, #4

08006af8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8006af8:	4b09      	ldr	r3, [pc, #36]	; (8006b20 <LoopForever+0x16>)
  cmp  r2, r3
 8006afa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006afc:	d3f9      	bcc.n	8006af2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8006afe:	f7ff ffab 	bl	8006a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006b02:	f000 f811 	bl	8006b28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006b06:	f7ff fa25 	bl	8005f54 <main>

08006b0a <LoopForever>:

LoopForever:
    b LoopForever
 8006b0a:	e7fe      	b.n	8006b0a <LoopForever>
   ldr   r0, =_estack
 8006b0c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8006b10:	08006d08 	.word	0x08006d08
  ldr  r0, =_sdata
 8006b14:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006b18:	20000008 	.word	0x20000008
  ldr  r2, =_sbss
 8006b1c:	20000008 	.word	0x20000008
  ldr  r3, = _ebss
 8006b20:	20001164 	.word	0x20001164

08006b24 <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006b24:	e7fe      	b.n	8006b24 <DMA1_Channel2_3_IRQHandler>
	...

08006b28 <__libc_init_array>:
 8006b28:	b570      	push	{r4, r5, r6, lr}
 8006b2a:	2600      	movs	r6, #0
 8006b2c:	4d0c      	ldr	r5, [pc, #48]	; (8006b60 <__libc_init_array+0x38>)
 8006b2e:	4c0d      	ldr	r4, [pc, #52]	; (8006b64 <__libc_init_array+0x3c>)
 8006b30:	1b64      	subs	r4, r4, r5
 8006b32:	10a4      	asrs	r4, r4, #2
 8006b34:	42a6      	cmp	r6, r4
 8006b36:	d109      	bne.n	8006b4c <__libc_init_array+0x24>
 8006b38:	2600      	movs	r6, #0
 8006b3a:	f000 f82b 	bl	8006b94 <_init>
 8006b3e:	4d0a      	ldr	r5, [pc, #40]	; (8006b68 <__libc_init_array+0x40>)
 8006b40:	4c0a      	ldr	r4, [pc, #40]	; (8006b6c <__libc_init_array+0x44>)
 8006b42:	1b64      	subs	r4, r4, r5
 8006b44:	10a4      	asrs	r4, r4, #2
 8006b46:	42a6      	cmp	r6, r4
 8006b48:	d105      	bne.n	8006b56 <__libc_init_array+0x2e>
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
 8006b4c:	00b3      	lsls	r3, r6, #2
 8006b4e:	58eb      	ldr	r3, [r5, r3]
 8006b50:	4798      	blx	r3
 8006b52:	3601      	adds	r6, #1
 8006b54:	e7ee      	b.n	8006b34 <__libc_init_array+0xc>
 8006b56:	00b3      	lsls	r3, r6, #2
 8006b58:	58eb      	ldr	r3, [r5, r3]
 8006b5a:	4798      	blx	r3
 8006b5c:	3601      	adds	r6, #1
 8006b5e:	e7f2      	b.n	8006b46 <__libc_init_array+0x1e>
 8006b60:	08006d00 	.word	0x08006d00
 8006b64:	08006d00 	.word	0x08006d00
 8006b68:	08006d00 	.word	0x08006d00
 8006b6c:	08006d04 	.word	0x08006d04

08006b70 <memcpy>:
 8006b70:	2300      	movs	r3, #0
 8006b72:	b510      	push	{r4, lr}
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d100      	bne.n	8006b7a <memcpy+0xa>
 8006b78:	bd10      	pop	{r4, pc}
 8006b7a:	5ccc      	ldrb	r4, [r1, r3]
 8006b7c:	54c4      	strb	r4, [r0, r3]
 8006b7e:	3301      	adds	r3, #1
 8006b80:	e7f8      	b.n	8006b74 <memcpy+0x4>

08006b82 <memset>:
 8006b82:	0003      	movs	r3, r0
 8006b84:	1812      	adds	r2, r2, r0
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d100      	bne.n	8006b8c <memset+0xa>
 8006b8a:	4770      	bx	lr
 8006b8c:	7019      	strb	r1, [r3, #0]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	e7f9      	b.n	8006b86 <memset+0x4>
	...

08006b94 <_init>:
 8006b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b96:	46c0      	nop			; (mov r8, r8)
 8006b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b9a:	bc08      	pop	{r3}
 8006b9c:	469e      	mov	lr, r3
 8006b9e:	4770      	bx	lr

08006ba0 <_fini>:
 8006ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ba6:	bc08      	pop	{r3}
 8006ba8:	469e      	mov	lr, r3
 8006baa:	4770      	bx	lr
