<profile>
    <ReportVersion>
        <Version>2021.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>PNA_compute_one_graph</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>387589</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>403525</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.292 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.345 ms</Worst-caseRealTimeLatency>
            <Interval-min>387590</Interval-min>
            <Interval-max>403526</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>233</BRAM_18K>
            <DSP>50</DSP>
            <FF>34532</FF>
            <LUT>40957</LUT>
            <URAM>144</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>PNA_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>PNA_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>PNA_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>PNA_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>PNA_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>PNA_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>task_r</name>
            <Object>task_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>task_r_ap_vld</name>
            <Object>task_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="8">
            <ModuleName>PNA_compute_one_graph</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_584_1_VITIS_LOOP_585_2_fu_264</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_584_1_VITIS_LOOP_585_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>264</ID>
                    <BindInstances>add_ln584_1_fu_142_p2 add_ln584_fu_165_p2 add_ln586_1_fu_209_p2 add_ln586_fu_219_p2 add_ln585_fu_225_p2 node_feature_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3_fu_273</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>273</ID>
                    <BindInstances>add_ln84_1_fu_162_p2 add_ln84_fu_180_p2 add_ln85_fu_230_p2 add_ln87_fu_328_p2 add_ln87_1_fu_337_p2 add_ln86_fu_261_p2 add_ln85_1_fu_267_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_590_3_fu_281</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_590_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>281</ID>
                    <BindInstances>add_ln590_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CONV_fu_290</InstName>
                    <ModuleName>CONV</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>290</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_message_passing_fu_86</InstName>
                            <ModuleName>message_passing</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>86</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_182</InstName>
                                    <ModuleName>message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>182</ID>
                                    <BindInstances>add_ln75_2_fu_108_p2 add_ln75_fu_120_p2 add_ln77_fu_191_p2 add_ln77_1_fu_200_p2 add_ln76_fu_148_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25_fu_188</InstName>
                                    <ModuleName>message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>188</ID>
                                    <BindInstances>add_ln75_fu_108_p2 add_ln75_1_fu_120_p2 add_ln77_fu_191_p2 add_ln77_1_fu_200_p2 add_ln76_fu_148_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_message_passing_Pipeline_VITIS_LOOP_68_1_fu_194</InstName>
                                    <ModuleName>message_passing_Pipeline_VITIS_LOOP_68_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>194</ID>
                                    <BindInstances>add_ln68_fu_72_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_message_passing_Pipeline_VITIS_LOOP_68_16_fu_200</InstName>
                                    <ModuleName>message_passing_Pipeline_VITIS_LOOP_68_16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>200</ID>
                                    <BindInstances>add_ln68_fu_72_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_aggr_fu_206</InstName>
                                    <ModuleName>aggr</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>206</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_52</InstName>
                                            <ModuleName>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>52</ID>
                                            <BindInstances>add_ln75_5_fu_108_p2 add_ln75_fu_120_p2 add_ln77_fu_191_p2 add_ln77_5_fu_200_p2 add_ln76_fu_148_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27_fu_58</InstName>
                                            <ModuleName>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>58</ID>
                                            <BindInstances>add_ln75_fu_108_p2 add_ln75_2_fu_120_p2 add_ln77_fu_191_p2 add_ln77_5_fu_200_p2 add_ln76_fu_148_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28_fu_64</InstName>
                                            <ModuleName>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>64</ID>
                                            <BindInstances>add_ln75_fu_108_p2 add_ln75_3_fu_120_p2 add_ln77_fu_191_p2 add_ln77_4_fu_200_p2 add_ln76_fu_148_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29_fu_70</InstName>
                                            <ModuleName>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                            <BindInstances>add_ln75_fu_108_p2 add_ln75_4_fu_120_p2 add_ln77_fu_191_p2 add_ln77_3_fu_200_p2 add_ln76_fu_148_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_mean_fu_76</InstName>
                                            <ModuleName>aggr_mean</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>76</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_scatter_sum_fu_40</InstName>
                                                    <ModuleName>scatter_sum</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>40</ID>
                                                    <BindInstances>bound_fu_149_p2 add_ln123_1_fu_179_p2 add_ln123_fu_191_p2 add_ln125_fu_262_p2 add_ln125_1_fu_271_p2 add_ln712_1_fu_309_p2 add_ln712_2_fu_315_p2 add_ln712_fu_325_p2 add_ln124_fu_219_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_52</InstName>
                                                    <ModuleName>aggr_mean_Pipeline_VITIS_LOOP_68_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>52</ID>
                                                    <BindInstances>add_ln68_fu_70_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_60</InstName>
                                                    <ModuleName>aggr_mean_Pipeline_VITIS_LOOP_157_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>60</ID>
                                                    <BindInstances>add_ln157_fu_110_p2 add_ln160_fu_155_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_68</InstName>
                                                    <ModuleName>aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>68</ID>
                                                    <BindInstances>add_ln164_1_fu_157_p2 add_ln164_fu_166_p2 add_ln172_fu_245_p2 add_ln172_1_fu_254_p2 add_ln166_fu_194_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>count_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_min_fu_90</InstName>
                                            <ModuleName>aggr_min</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>90</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2_fu_18</InstName>
                                                    <ModuleName>aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>18</ID>
                                                    <BindInstances>add_ln227_1_fu_112_p2 add_ln227_fu_124_p2 add_ln231_fu_195_p2 add_ln231_1_fu_204_p2 add_ln230_fu_152_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4_fu_24</InstName>
                                                    <ModuleName>aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>24</ID>
                                                    <BindInstances>add_ln234_1_fu_141_p2 add_ln234_fu_153_p2 add_ln238_fu_227_p2 add_ln238_1_fu_233_p2 add_ln1550_fu_271_p2 add_ln1550_1_fu_277_p2 add_ln237_fu_181_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_max_fu_100</InstName>
                                            <ModuleName>aggr_max</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>100</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2_fu_18</InstName>
                                                    <ModuleName>aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>18</ID>
                                                    <BindInstances>add_ln206_1_fu_112_p2 add_ln206_fu_124_p2 add_ln210_fu_195_p2 add_ln210_1_fu_204_p2 add_ln209_fu_152_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4_fu_24</InstName>
                                                    <ModuleName>aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>24</ID>
                                                    <BindInstances>add_ln213_1_fu_141_p2 add_ln213_fu_153_p2 add_ln217_fu_227_p2 add_ln217_1_fu_233_p2 add_ln1549_fu_271_p2 add_ln1549_1_fu_277_p2 add_ln216_fu_181_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_std_fu_110</InstName>
                                            <ModuleName>aggr_std</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>110</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2_fu_30</InstName>
                                                    <ModuleName>aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>30</ID>
                                                    <BindInstances>add_ln75_3_fu_110_p2 add_ln75_fu_122_p2 add_ln77_fu_193_p2 add_ln77_2_fu_202_p2 add_ln76_fu_150_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2_fu_36</InstName>
                                                    <ModuleName>aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>36</ID>
                                                    <BindInstances>add_ln184_1_fu_128_p2 add_ln184_fu_140_p2 add_ln1169_fu_211_p2 add_ln1169_1_fu_220_p2 add_ln185_fu_168_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_mean_fu_44</InstName>
                                                    <ModuleName>aggr_mean</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>44</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_scatter_sum_fu_40</InstName>
                                                            <ModuleName>scatter_sum</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>40</ID>
                                                            <BindInstances>bound_fu_149_p2 add_ln123_1_fu_179_p2 add_ln123_fu_191_p2 add_ln125_fu_262_p2 add_ln125_1_fu_271_p2 add_ln712_1_fu_309_p2 add_ln712_2_fu_315_p2 add_ln712_fu_325_p2 add_ln124_fu_219_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_aggr_mean_Pipeline_VITIS_LOOP_68_1_fu_52</InstName>
                                                            <ModuleName>aggr_mean_Pipeline_VITIS_LOOP_68_1</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>52</ID>
                                                            <BindInstances>add_ln68_fu_70_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_aggr_mean_Pipeline_VITIS_LOOP_157_1_fu_60</InstName>
                                                            <ModuleName>aggr_mean_Pipeline_VITIS_LOOP_157_1</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>60</ID>
                                                            <BindInstances>add_ln157_fu_110_p2 add_ln160_fu_155_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>grp_aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3_fu_68</InstName>
                                                            <ModuleName>aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>68</ID>
                                                            <BindInstances>add_ln164_1_fu_157_p2 add_ln164_fu_166_p2 add_ln172_fu_245_p2 add_ln172_1_fu_254_p2 add_ln166_fu_194_p2</BindInstances>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>count_U</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4_fu_58</InstName>
                                                    <ModuleName>aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>58</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>grp_sqrt_fixed_32_10_s_fu_113</InstName>
                                                            <ModuleName>sqrt_fixed_32_10_s</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>113</ID>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>add_ln189_1_fu_142_p2 add_ln189_fu_154_p2 add_ln1169_fu_225_p2 add_ln1169_1_fu_234_p2 ret_V_fu_263_p2 add_ln712_fu_283_p2 add_ln192_fu_182_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>ssquare_V_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2_fu_126</InstName>
                                            <ModuleName>aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>126</ID>
                                            <BindInstances>add_ln297_1_fu_226_p2 add_ln297_fu_238_p2 add_ln301_fu_309_p2 add_ln301_1_fu_318_p2 add_ln300_fu_266_p2 aggrout_V_0_U aggrout_V_1_U aggrout_V_2_U aggrout_V_3_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_message_passing_Pipeline_VITIS_LOOP_341_2_fu_234</InstName>
                                    <ModuleName>message_passing_Pipeline_VITIS_LOOP_341_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>234</ID>
                                    <BindInstances>add_ln341_fu_136_p2 add_ln342_1_fu_150_p2 add_ln712_4_fu_162_p2 add_ln712_fu_178_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_scale_fu_247</InstName>
                                    <ModuleName>scale</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>247</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_log_33_11_s_fu_131</InstName>
                                            <ModuleName>log_33_11_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>131</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_log_32_10_s_fu_144</InstName>
                                            <ModuleName>log_32_10_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>144</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_scale_Pipeline_VITIS_LOOP_255_2_fu_157</InstName>
                                            <ModuleName>scale_Pipeline_VITIS_LOOP_255_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>157</ID>
                                            <BindInstances>add_ln255_fu_386_p2 add_ln261_1_fu_396_p2 m_single_V_0_U m_single_V_1_U m_single_V_2_U m_single_V_3_U m_single_V_4_U m_single_V_5_U m_single_V_6_U m_single_V_7_U m_single_V_8_U m_single_V_9_U m_single_V_10_U m_single_V_11_U</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln249_fu_210_p2 add_ln261_fu_346_p2 ret_V_fu_236_p2 mul_55s_57ns_111_5_1_U124 sub_ln1201_fu_292_p2 sub_ln1201_1_fu_313_p2 x_V_1_fu_242_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln336_fu_307_p2 add_ln342_fu_368_p2 add_ln712_3_fu_403_p2 add_ln340_fu_409_p2 message_V_U mean_index_U index_buf_U degree_buf_U out_0_V_U out_1_V_U out_2_V_U out_3_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Linear_relu_fu_153</InstName>
                            <ModuleName>Linear_relu</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5_fu_109</InstName>
                                    <ModuleName>Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>109</ID>
                                    <BindInstances>add_ln372_1_fu_111_p2 add_ln372_fu_123_p2 add_ln1547_fu_194_p2 add_ln1547_1_fu_203_p2 add_ln373_fu_151_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln363_fu_147_p2 add_ln360_fu_159_p2 add_ln363_1_fu_169_p2 add_ln362_fu_185_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_650_7_VITIS_LOOP_651_8_fu_361</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_650_7_VITIS_LOOP_651_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>361</ID>
                    <BindInstances>add_ln650_1_fu_124_p2 add_ln650_fu_136_p2 add_ln712_12_fu_207_p2 add_ln712_13_fu_216_p2 add_ln712_fu_228_p2 add_ln651_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_658_9_VITIS_LOOP_659_10_fu_369</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_658_9_VITIS_LOOP_659_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>369</ID>
                    <BindInstances>add_ln658_1_fu_124_p2 add_ln658_fu_136_p2 add_ln712_fu_207_p2 add_ln712_12_fu_216_p2 add_ln712_9_fu_228_p2 add_ln659_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_665_11_VITIS_LOOP_666_12_fu_377</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_665_11_VITIS_LOOP_666_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>377</ID>
                    <BindInstances>add_ln665_1_fu_124_p2 add_ln665_fu_136_p2 add_ln712_fu_207_p2 add_ln712_11_fu_216_p2 add_ln712_10_fu_228_p2 add_ln666_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_PNA_compute_one_graph_Pipeline_VITIS_LOOP_672_13_VITIS_LOOP_673_14_fu_385</InstName>
                    <ModuleName>PNA_compute_one_graph_Pipeline_VITIS_LOOP_672_13_VITIS_LOOP_673_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>385</ID>
                    <BindInstances>add_ln672_1_fu_124_p2 add_ln672_fu_136_p2 add_ln712_fu_207_p2 add_ln712_9_fu_216_p2 add_ln712_10_fu_228_p2 add_ln673_fu_164_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_GLOBAL_MEAN_POOL_fu_393</InstName>
                    <ModuleName>GLOBAL_MEAN_POOL</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>393</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1_fu_18</InstName>
                            <ModuleName>GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>18</ID>
                            <BindInstances>add_ln68_fu_72_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1_fu_24</InstName>
                            <ModuleName>GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>24</ID>
                            <BindInstances>add_ln429_fu_380_p2 add_ln712_37_fu_423_p2 add_ln712_38_fu_437_p2 add_ln712_39_fu_447_p2 add_ln712_40_fu_463_p2 add_ln712_41_fu_473_p2 add_ln712_42_fu_490_p2 add_ln712_43_fu_501_p2 add_ln712_44_fu_532_p2 add_ln712_45_fu_552_p2 add_ln712_46_fu_566_p2 add_ln712_47_fu_583_p2 add_ln712_48_fu_594_p2 add_ln712_49_fu_605_p2 add_ln712_50_fu_615_p2 add_ln712_51_fu_656_p2 add_ln712_52_fu_678_p2 add_ln712_53_fu_688_p2 add_ln712_54_fu_698_p2 add_ln712_55_fu_712_p2 add_ln712_56_fu_732_p2 add_ln712_57_fu_746_p2 add_ln712_58_fu_404_p2 add_ln712_fu_458_p2 add_ln712_12_fu_542_p2 add_ln712_13_fu_512_p2 add_ln712_14_fu_518_p2 add_ln712_15_fu_547_p2 grp_fu_342_p2 add_ln712_17_fu_625_p2 add_ln712_18_fu_631_p2 grp_fu_342_p2 add_ln712_20_fu_637_p2 add_ln712_21_fu_642_p2 add_ln712_22_fu_782_p2 add_ln712_23_fu_666_p2 add_ln712_24_fu_672_p2 add_ln712_25_fu_760_p2 add_ln712_26_fu_726_p2 add_ln712_27_fu_766_p2 add_ln712_28_fu_786_p2 grp_fu_342_p2 add_ln712_30_fu_790_p2 add_ln712_31_fu_771_p2 grp_fu_342_p2 add_ln712_33_fu_777_p2 add_ln712_34_fu_796_p2 add_ln712_35_fu_801_p2 add_ln712_36_fu_807_p2 mul_32s_34ns_65_2_1_U166 sub_ln1201_fu_840_p2 sub_ln1201_2_fu_869_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>h_5_V_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>edge_list_U h_combined_V_0_U h_combined_V_1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_584_1_VITIS_LOOP_585_2</Name>
            <Loops>
                <VITIS_LOOP_584_1_VITIS_LOOP_585_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>237</Best-caseLatency>
                    <Average-caseLatency>237</Average-caseLatency>
                    <Worst-caseLatency>237</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.790 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.790 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.790 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>237</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_584_1_VITIS_LOOP_585_2>
                        <Name>VITIS_LOOP_584_1_VITIS_LOOP_585_2</Name>
                        <TripCount>234</TripCount>
                        <Latency>235</Latency>
                        <AbsoluteTimeLatency>0.783 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_584_1_VITIS_LOOP_585_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>63</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_584_1_VITIS_LOOP_585_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln584_1_fu_142_p2" SOURCE="PNA_compute.cc:584" URAM="0" VARIABLE="add_ln584_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_584_1_VITIS_LOOP_585_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln584_fu_165_p2" SOURCE="PNA_compute.cc:584" URAM="0" VARIABLE="add_ln584"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_584_1_VITIS_LOOP_585_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln586_1_fu_209_p2" SOURCE="PNA_compute.cc:586" URAM="0" VARIABLE="add_ln586_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_584_1_VITIS_LOOP_585_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln586_fu_219_p2" SOURCE="PNA_compute.cc:586" URAM="0" VARIABLE="add_ln586"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_584_1_VITIS_LOOP_585_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln585_fu_225_p2" SOURCE="PNA_compute.cc:585" URAM="0" VARIABLE="add_ln585"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="node_feature_U" SOURCE=":0" URAM="0" VARIABLE="node_feature"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_590_3</Name>
            <Loops>
                <VITIS_LOOP_590_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.433</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>115</Best-caseLatency>
                    <Average-caseLatency>115</Average-caseLatency>
                    <Worst-caseLatency>115</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.383 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.383 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.383 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>115</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_590_3>
                        <Name>VITIS_LOOP_590_3</Name>
                        <TripCount>112</TripCount>
                        <Latency>113</Latency>
                        <AbsoluteTimeLatency>0.377 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_590_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_590_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_108_p2" SOURCE="PNA_compute.cc:590" URAM="0" VARIABLE="add_ln590"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3</Name>
            <Loops>
                <VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4162</Best-caseLatency>
                    <Average-caseLatency>4162</Average-caseLatency>
                    <Worst-caseLatency>4162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.872 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.872 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.872 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4162</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3>
                        <Name>VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3</Name>
                        <TripCount>4160</TripCount>
                        <Latency>4160</Latency>
                        <AbsoluteTimeLatency>13.865 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>253</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_162_p2" SOURCE="PNA_compute.cc:84" URAM="0" VARIABLE="add_ln84_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_180_p2" SOURCE="PNA_compute.cc:84" URAM="0" VARIABLE="add_ln84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_230_p2" SOURCE="PNA_compute.cc:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_328_p2" SOURCE="PNA_compute.cc:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_337_p2" SOURCE="PNA_compute.cc:87" URAM="0" VARIABLE="add_ln87_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_261_p2" SOURCE="PNA_compute.cc:86" URAM="0" VARIABLE="add_ln86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_1_VITIS_LOOP_85_2_VITIS_LOOP_86_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_1_fu_267_p2" SOURCE="PNA_compute.cc:85" URAM="0" VARIABLE="add_ln85_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4482</Best-caseLatency>
                    <Average-caseLatency>4482</Average-caseLatency>
                    <Worst-caseLatency>4482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.939 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.939 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.939 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4482</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>4480</TripCount>
                        <Latency>4480</Latency>
                        <AbsoluteTimeLatency>14.932 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_108_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_120_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_191_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_200_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>message_passing_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_25</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4482</Best-caseLatency>
                    <Average-caseLatency>4482</Average-caseLatency>
                    <Worst-caseLatency>4482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.939 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.939 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.939 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4482</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>4480</TripCount>
                        <Latency>4480</Latency>
                        <AbsoluteTimeLatency>14.932 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_108_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_120_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_191_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_200_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>message_passing_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.789</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>502</Best-caseLatency>
                    <Average-caseLatency>502</Average-caseLatency>
                    <Worst-caseLatency>502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.673 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.673 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.673 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <TripCount>500</TripCount>
                        <Latency>500</Latency>
                        <AbsoluteTimeLatency>1.666 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>54</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_72_p2" SOURCE="PNA_compute.cc:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>message_passing_Pipeline_VITIS_LOOP_68_16</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.789</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>502</Best-caseLatency>
                    <Average-caseLatency>502</Average-caseLatency>
                    <Worst-caseLatency>502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.673 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.673 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.673 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <TripCount>500</TripCount>
                        <Latency>500</Latency>
                        <AbsoluteTimeLatency>1.666 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>54</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_72_p2" SOURCE="PNA_compute.cc:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>message_passing_Pipeline_VITIS_LOOP_341_2</Name>
            <Loops>
                <VITIS_LOOP_341_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_341_2>
                        <Name>VITIS_LOOP_341_2</Name>
                        <TripCount>80</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_341_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>144</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_136_p2" SOURCE="PNA_compute.cc:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_1_fu_150_p2" SOURCE="PNA_compute.cc:342" URAM="0" VARIABLE="add_ln342_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_4_fu_162_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_341_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_178_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4562</Best-caseLatency>
                    <Average-caseLatency>4562</Average-caseLatency>
                    <Worst-caseLatency>4562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.205 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.205 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>4560</TripCount>
                        <Latency>4560</Latency>
                        <AbsoluteTimeLatency>15.198 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_108_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_120_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_191_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_5_fu_200_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_27</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4562</Best-caseLatency>
                    <Average-caseLatency>4562</Average-caseLatency>
                    <Worst-caseLatency>4562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.205 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.205 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>4560</TripCount>
                        <Latency>4560</Latency>
                        <AbsoluteTimeLatency>15.198 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_108_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_120_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_191_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_5_fu_200_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_28</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4562</Best-caseLatency>
                    <Average-caseLatency>4562</Average-caseLatency>
                    <Worst-caseLatency>4562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.205 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.205 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>4560</TripCount>
                        <Latency>4560</Latency>
                        <AbsoluteTimeLatency>15.198 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_108_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_120_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_191_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_4_fu_200_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_29</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4562</Best-caseLatency>
                    <Average-caseLatency>4562</Average-caseLatency>
                    <Worst-caseLatency>4562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.205 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.205 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.205 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>4560</TripCount>
                        <Latency>4560</Latency>
                        <AbsoluteTimeLatency>15.198 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_108_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_120_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_191_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_3_fu_200_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_148_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scatter_sum</Name>
            <Loops>
                <VITIS_LOOP_123_1_VITIS_LOOP_124_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4486</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>6406</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.351 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4486 ~ 6406</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_123_1_VITIS_LOOP_124_2>
                        <Name>VITIS_LOOP_123_1_VITIS_LOOP_124_2</Name>
                        <TripCount>
                            <range>
                                <min>4480</min>
                                <max>6400</max>
                            </range>
                        </TripCount>
                        <Latency>4484 ~ 6404</Latency>
                        <AbsoluteTimeLatency>14.945 us ~ 21.345 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_123_1_VITIS_LOOP_124_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="bound_fu_149_p2" SOURCE="" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_1_fu_179_p2" SOURCE="PNA_compute.cc:123" URAM="0" VARIABLE="add_ln123_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_191_p2" SOURCE="PNA_compute.cc:123" URAM="0" VARIABLE="add_ln123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_262_p2" SOURCE="PNA_compute.cc:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_271_p2" SOURCE="PNA_compute.cc:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_309_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_315_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_325_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_123_1_VITIS_LOOP_124_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_219_p2" SOURCE="PNA_compute.cc:124" URAM="0" VARIABLE="add_ln124"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_mean_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.796</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>58</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.193 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.273 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>58 ~ 82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <TripCount>
                            <range>
                                <min>56</min>
                                <max>80</max>
                            </range>
                        </TripCount>
                        <Latency>56 ~ 80</Latency>
                        <AbsoluteTimeLatency>0.187 us ~ 0.267 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_70_p2" SOURCE="PNA_compute.cc:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_mean_Pipeline_VITIS_LOOP_157_1</Name>
            <Loops>
                <VITIS_LOOP_157_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.392</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>170</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>242</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.567 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.807 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170 ~ 242</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_157_1>
                        <Name>VITIS_LOOP_157_1</Name>
                        <TripCount>
                            <range>
                                <min>56</min>
                                <max>80</max>
                            </range>
                        </TripCount>
                        <Latency>168 ~ 240</Latency>
                        <AbsoluteTimeLatency>0.560 us ~ 0.800 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_157_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>152</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>232</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_110_p2" SOURCE="PNA_compute.cc:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_155_p2" SOURCE="PNA_compute.cc:160" URAM="0" VARIABLE="add_ln160"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_mean_Pipeline_VITIS_LOOP_164_2_VITIS_LOOP_166_3</Name>
            <Loops>
                <VITIS_LOOP_164_2_VITIS_LOOP_166_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.333</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2142</Best-caseLatency>
                    <Average-caseLatency>2142</Average-caseLatency>
                    <Worst-caseLatency>2142</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.139 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.139 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.139 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2142</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_164_2_VITIS_LOOP_166_3>
                        <Name>VITIS_LOOP_164_2_VITIS_LOOP_166_3</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2140</Latency>
                        <AbsoluteTimeLatency>7.133 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>62</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_164_2_VITIS_LOOP_166_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8676</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5189</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_2_VITIS_LOOP_166_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_1_fu_157_p2" SOURCE="PNA_compute.cc:164" URAM="0" VARIABLE="add_ln164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_2_VITIS_LOOP_166_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_166_p2" SOURCE="PNA_compute.cc:164" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_164_2_VITIS_LOOP_166_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_245_p2" SOURCE="PNA_compute.cc:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_164_2_VITIS_LOOP_166_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_254_p2" SOURCE="PNA_compute.cc:172" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_2_VITIS_LOOP_166_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln166_fu_194_p2" SOURCE="PNA_compute.cc:166" URAM="0" VARIABLE="add_ln166"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_mean</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6803</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8795</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.674 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>29.314 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6803 ~ 8795</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>9015</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5955</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="count_U" SOURCE="PNA_compute.cc:146" URAM="0" VARIABLE="count"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_min_Pipeline_VITIS_LOOP_227_1_VITIS_LOOP_230_2</Name>
            <Loops>
                <VITIS_LOOP_227_1_VITIS_LOOP_230_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082</Best-caseLatency>
                    <Average-caseLatency>2082</Average-caseLatency>
                    <Worst-caseLatency>2082</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.939 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.939 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.939 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2082</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_227_1_VITIS_LOOP_230_2>
                        <Name>VITIS_LOOP_227_1_VITIS_LOOP_230_2</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2080</Latency>
                        <AbsoluteTimeLatency>6.933 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_227_1_VITIS_LOOP_230_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_1_VITIS_LOOP_230_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_1_fu_112_p2" SOURCE="PNA_compute.cc:227" URAM="0" VARIABLE="add_ln227_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_1_VITIS_LOOP_230_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln227_fu_124_p2" SOURCE="PNA_compute.cc:227" URAM="0" VARIABLE="add_ln227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_227_1_VITIS_LOOP_230_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_195_p2" SOURCE="PNA_compute.cc:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_227_1_VITIS_LOOP_230_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_204_p2" SOURCE="PNA_compute.cc:231" URAM="0" VARIABLE="add_ln231_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_227_1_VITIS_LOOP_230_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln230_fu_152_p2" SOURCE="PNA_compute.cc:230" URAM="0" VARIABLE="add_ln230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_min_Pipeline_VITIS_LOOP_234_3_VITIS_LOOP_237_4</Name>
            <Loops>
                <VITIS_LOOP_234_3_VITIS_LOOP_237_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4486</Best-caseLatency>
                    <Average-caseLatency>4486</Average-caseLatency>
                    <Worst-caseLatency>4486</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4486</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_234_3_VITIS_LOOP_237_4>
                        <Name>VITIS_LOOP_234_3_VITIS_LOOP_237_4</Name>
                        <TripCount>4480</TripCount>
                        <Latency>4484</Latency>
                        <AbsoluteTimeLatency>14.945 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_234_3_VITIS_LOOP_237_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>164</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>240</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_1_fu_141_p2" SOURCE="PNA_compute.cc:234" URAM="0" VARIABLE="add_ln234_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_153_p2" SOURCE="PNA_compute.cc:234" URAM="0" VARIABLE="add_ln234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_fu_227_p2" SOURCE="PNA_compute.cc:238" URAM="0" VARIABLE="add_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln238_1_fu_233_p2" SOURCE="PNA_compute.cc:238" URAM="0" VARIABLE="add_ln238_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1550_fu_271_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1550" URAM="0" VARIABLE="add_ln1550"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1550_1_fu_277_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1550" URAM="0" VARIABLE="add_ln1550_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_234_3_VITIS_LOOP_237_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln237_fu_181_p2" SOURCE="PNA_compute.cc:237" URAM="0" VARIABLE="add_ln237"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_min</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6571</Best-caseLatency>
                    <Average-caseLatency>6571</Average-caseLatency>
                    <Worst-caseLatency>6571</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.901 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.901 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.901 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6571</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>209</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>518</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aggr_max_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_209_2</Name>
            <Loops>
                <VITIS_LOOP_206_1_VITIS_LOOP_209_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082</Best-caseLatency>
                    <Average-caseLatency>2082</Average-caseLatency>
                    <Worst-caseLatency>2082</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.939 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.939 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.939 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2082</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_206_1_VITIS_LOOP_209_2>
                        <Name>VITIS_LOOP_206_1_VITIS_LOOP_209_2</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2080</Latency>
                        <AbsoluteTimeLatency>6.933 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_206_1_VITIS_LOOP_209_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_206_1_VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_1_fu_112_p2" SOURCE="PNA_compute.cc:206" URAM="0" VARIABLE="add_ln206_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_206_1_VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_124_p2" SOURCE="PNA_compute.cc:206" URAM="0" VARIABLE="add_ln206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_206_1_VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_195_p2" SOURCE="PNA_compute.cc:210" URAM="0" VARIABLE="add_ln210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_206_1_VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_204_p2" SOURCE="PNA_compute.cc:210" URAM="0" VARIABLE="add_ln210_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_206_1_VITIS_LOOP_209_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_152_p2" SOURCE="PNA_compute.cc:209" URAM="0" VARIABLE="add_ln209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_max_Pipeline_VITIS_LOOP_213_3_VITIS_LOOP_216_4</Name>
            <Loops>
                <VITIS_LOOP_213_3_VITIS_LOOP_216_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4486</Best-caseLatency>
                    <Average-caseLatency>4486</Average-caseLatency>
                    <Worst-caseLatency>4486</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4486</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_213_3_VITIS_LOOP_216_4>
                        <Name>VITIS_LOOP_213_3_VITIS_LOOP_216_4</Name>
                        <TripCount>4480</TripCount>
                        <Latency>4484</Latency>
                        <AbsoluteTimeLatency>14.945 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_213_3_VITIS_LOOP_216_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>164</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>240</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_1_fu_141_p2" SOURCE="PNA_compute.cc:213" URAM="0" VARIABLE="add_ln213_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_153_p2" SOURCE="PNA_compute.cc:213" URAM="0" VARIABLE="add_ln213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_227_p2" SOURCE="PNA_compute.cc:217" URAM="0" VARIABLE="add_ln217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_1_fu_233_p2" SOURCE="PNA_compute.cc:217" URAM="0" VARIABLE="add_ln217_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1549_fu_271_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1549" URAM="0" VARIABLE="add_ln1549"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1549_1_fu_277_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1549" URAM="0" VARIABLE="add_ln1549_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_213_3_VITIS_LOOP_216_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_181_p2" SOURCE="PNA_compute.cc:216" URAM="0" VARIABLE="add_ln216"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_max</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6571</Best-caseLatency>
                    <Average-caseLatency>6571</Average-caseLatency>
                    <Worst-caseLatency>6571</Worst-caseLatency>
                    <Best-caseRealTimeLatency>21.901 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.901 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>21.901 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6571</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>209</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>518</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aggr_std_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
            <Loops>
                <VITIS_LOOP_75_1_VITIS_LOOP_76_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40002</Best-caseLatency>
                    <Average-caseLatency>40002</Average-caseLatency>
                    <Worst-caseLatency>40002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.133 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.133 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.133 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                        <Name>VITIS_LOOP_75_1_VITIS_LOOP_76_2</Name>
                        <TripCount>40000</TripCount>
                        <Latency>40000</Latency>
                        <AbsoluteTimeLatency>0.133 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_75_1_VITIS_LOOP_76_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_110_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_122_p2" SOURCE="PNA_compute.cc:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_193_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_202_p2" SOURCE="PNA_compute.cc:77" URAM="0" VARIABLE="add_ln77_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_75_1_VITIS_LOOP_76_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_150_p2" SOURCE="PNA_compute.cc:76" URAM="0" VARIABLE="add_ln76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_std_Pipeline_VITIS_LOOP_184_1_VITIS_LOOP_185_2</Name>
            <Loops>
                <VITIS_LOOP_184_1_VITIS_LOOP_185_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4486</Best-caseLatency>
                    <Average-caseLatency>4486</Average-caseLatency>
                    <Worst-caseLatency>4486</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.952 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.952 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.952 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4486</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_184_1_VITIS_LOOP_185_2>
                        <Name>VITIS_LOOP_184_1_VITIS_LOOP_185_2</Name>
                        <TripCount>4480</TripCount>
                        <Latency>4484</Latency>
                        <AbsoluteTimeLatency>14.945 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_184_1_VITIS_LOOP_185_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_1_fu_128_p2" SOURCE="PNA_compute.cc:184" URAM="0" VARIABLE="add_ln184_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_140_p2" SOURCE="PNA_compute.cc:184" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_184_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_211_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_184_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_1_fu_220_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_1_VITIS_LOOP_185_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_168_p2" SOURCE="PNA_compute.cc:185" URAM="0" VARIABLE="add_ln185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sqrt_fixed_32_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.420</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>20</Average-caseLatency>
                    <Worst-caseLatency>20</Worst-caseLatency>
                    <Best-caseRealTimeLatency>66.660 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>66.660 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>66.660 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>21</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2078</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5660</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>aggr_std_Pipeline_VITIS_LOOP_189_3_VITIS_LOOP_192_4</Name>
            <Loops>
                <VITIS_LOOP_189_3_VITIS_LOOP_192_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.420</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2109</Best-caseLatency>
                    <Average-caseLatency>2109</Average-caseLatency>
                    <Worst-caseLatency>2109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.029 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.029 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.029 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_3_VITIS_LOOP_192_4>
                        <Name>VITIS_LOOP_189_3_VITIS_LOOP_192_4</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2107</Latency>
                        <AbsoluteTimeLatency>7.023 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_189_3_VITIS_LOOP_192_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2392</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6031</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_1_fu_142_p2" SOURCE="PNA_compute.cc:189" URAM="0" VARIABLE="add_ln189_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_154_p2" SOURCE="PNA_compute.cc:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_fu_225_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1169_1_fu_234_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1169" URAM="0" VARIABLE="add_ln1169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_263_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_283_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_3_VITIS_LOOP_192_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_182_p2" SOURCE="PNA_compute.cc:192" URAM="0" VARIABLE="add_ln192"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_std</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>53407</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>55399</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.178 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.185 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>53407 ~ 55399</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>17</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11826</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12695</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="ssquare_V_U" SOURCE=":0" URAM="0" VARIABLE="ssquare_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr_Pipeline_VITIS_LOOP_297_1_VITIS_LOOP_300_2</Name>
            <Loops>
                <VITIS_LOOP_297_1_VITIS_LOOP_300_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.005</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>2084</Average-caseLatency>
                    <Worst-caseLatency>2084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.946 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.946 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.946 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_297_1_VITIS_LOOP_300_2>
                        <Name>VITIS_LOOP_297_1_VITIS_LOOP_300_2</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2082</Latency>
                        <AbsoluteTimeLatency>6.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_297_1_VITIS_LOOP_300_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>195</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_297_1_VITIS_LOOP_300_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_1_fu_226_p2" SOURCE="PNA_compute.cc:297" URAM="0" VARIABLE="add_ln297_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_297_1_VITIS_LOOP_300_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln297_fu_238_p2" SOURCE="PNA_compute.cc:297" URAM="0" VARIABLE="add_ln297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_297_1_VITIS_LOOP_300_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_309_p2" SOURCE="PNA_compute.cc:301" URAM="0" VARIABLE="add_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_297_1_VITIS_LOOP_300_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_1_fu_318_p2" SOURCE="PNA_compute.cc:301" URAM="0" VARIABLE="add_ln301_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_297_1_VITIS_LOOP_300_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_266_p2" SOURCE="PNA_compute.cc:300" URAM="0" VARIABLE="add_ln300"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="aggrout_V_0_U" SOURCE=":0" URAM="0" VARIABLE="aggrout_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="aggrout_V_1_U" SOURCE=":0" URAM="0" VARIABLE="aggrout_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="aggrout_V_2_U" SOURCE=":0" URAM="0" VARIABLE="aggrout_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="aggrout_V_3_U" SOURCE=":0" URAM="0" VARIABLE="aggrout_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>aggr</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80009</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>83993</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.267 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80009 ~ 83993</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>82</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>21643</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>21180</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>log_33_11_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>59.994 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>59.994 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>59.994 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>19</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2044</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2237</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>log_32_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15</Best-caseLatency>
                    <Average-caseLatency>15</Average-caseLatency>
                    <Worst-caseLatency>15</Worst-caseLatency>
                    <Best-caseRealTimeLatency>49.995 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>49.995 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>49.995 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>16</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1907</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2172</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scale_Pipeline_VITIS_LOOP_255_2</Name>
            <Loops>
                <VITIS_LOOP_255_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.283 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.283 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.283 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_255_2>
                        <Name>VITIS_LOOP_255_2</Name>
                        <TripCount>80</TripCount>
                        <Latency>83</Latency>
                        <AbsoluteTimeLatency>0.277 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_255_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>632</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3713</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>144</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>22</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_386_p2" SOURCE="PNA_compute.cc:255" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_1_fu_396_p2" SOURCE="PNA_compute.cc:261" URAM="0" VARIABLE="add_ln261_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_0_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_1_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_2_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_3_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_4_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_5_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_6_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_7_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_8_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_9_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_10_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="uram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="m_single_V_11_U" SOURCE=":0" URAM="12" VARIABLE="m_single_V_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>scale</Name>
            <Loops>
                <VITIS_LOOP_249_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.371</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4083</Best-caseLatency>
                    <Average-caseLatency>4083</Average-caseLatency>
                    <Worst-caseLatency>4083</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.609 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.609 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.609 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4083</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_249_1>
                        <Name>VITIS_LOOP_249_1</Name>
                        <TripCount>26</TripCount>
                        <Latency>4082</Latency>
                        <AbsoluteTimeLatency>13.605 us</AbsoluteTimeLatency>
                        <IterationLatency>157</IterationLatency>
                        <PipelineDepth>157</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_249_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>44</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8867</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10727</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>144</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>22</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_210_p2" SOURCE="PNA_compute.cc:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_346_p2" SOURCE="PNA_compute.cc:261" URAM="0" VARIABLE="add_ln261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_236_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="9" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_249_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_55s_57ns_111_5_1_U124" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_292_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_313_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_249_1" OPTYPE="add" PRAGMA="" RTLNAME="x_V_1_fu_242_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="x_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>message_passing</Name>
            <Loops>
                <VITIS_LOOP_336_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>93451</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>97435</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.311 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.325 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>93451 ~ 97435</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_336_1>
                        <Name>VITIS_LOOP_336_1</Name>
                        <TripCount>56</TripCount>
                        <Latency>4872</Latency>
                        <AbsoluteTimeLatency>16.238 us</AbsoluteTimeLatency>
                        <IterationLatency>87</IterationLatency>
                        <PipelineDepth>87</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_336_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>180</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>47</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>30808</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>33198</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>144</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>22</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_307_p2" SOURCE="PNA_compute.cc:336" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_368_p2" SOURCE="PNA_compute.cc:342" URAM="0" VARIABLE="add_ln342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_403_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_409_p2" SOURCE="PNA_compute.cc:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="message_V_U" SOURCE=":0" URAM="0" VARIABLE="message_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="mean_index_U" SOURCE=":0" URAM="0" VARIABLE="mean_index"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="index_buf_U" SOURCE=":0" URAM="0" VARIABLE="index_buf"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="degree_buf_U" SOURCE=":0" URAM="0" VARIABLE="degree_buf"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_0_V_U" SOURCE="" URAM="0" VARIABLE="out_0_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_1_V_U" SOURCE="" URAM="0" VARIABLE="out_1_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_2_V_U" SOURCE="" URAM="0" VARIABLE="out_2_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_3_V_U" SOURCE="" URAM="0" VARIABLE="out_3_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5</Name>
            <Loops>
                <VITIS_LOOP_372_4_VITIS_LOOP_373_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.358</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>2084</Average-caseLatency>
                    <Worst-caseLatency>2084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.946 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.946 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.946 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_372_4_VITIS_LOOP_373_5>
                        <Name>VITIS_LOOP_372_4_VITIS_LOOP_373_5</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2082</Latency>
                        <AbsoluteTimeLatency>6.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_372_4_VITIS_LOOP_373_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>98</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>238</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_372_4_VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_1_fu_111_p2" SOURCE="PNA_compute.cc:372" URAM="0" VARIABLE="add_ln372_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_372_4_VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_fu_123_p2" SOURCE="PNA_compute.cc:372" URAM="0" VARIABLE="add_ln372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_372_4_VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1547_fu_194_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1547" URAM="0" VARIABLE="add_ln1547"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_372_4_VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1547_1_fu_203_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1547" URAM="0" VARIABLE="add_ln1547_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_372_4_VITIS_LOOP_373_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_151_p2" SOURCE="PNA_compute.cc:373" URAM="0" VARIABLE="add_ln373"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Linear_relu</Name>
            <Loops>
                <VITIS_LOOP_360_1>
                    <VITIS_LOOP_362_2/>
                </VITIS_LOOP_360_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.358</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4218</Best-caseLatency>
                    <Average-caseLatency>4218</Average-caseLatency>
                    <Worst-caseLatency>4218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>14.059 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>14.059 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>14.059 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_360_1>
                        <Name>VITIS_LOOP_360_1</Name>
                        <TripCount>26</TripCount>
                        <Latency>2132</Latency>
                        <AbsoluteTimeLatency>7.106 us</AbsoluteTimeLatency>
                        <IterationLatency>82</IterationLatency>
                        <PipelineDepth>82</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_362_2>
                            <Name>VITIS_LOOP_362_2</Name>
                            <TripCount>80</TripCount>
                            <Latency>80</Latency>
                            <AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
                            <IterationLatency>1</IterationLatency>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_362_2>
                    </VITIS_LOOP_360_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>128</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>430</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_fu_147_p2" SOURCE="PNA_compute.cc:363" URAM="0" VARIABLE="add_ln363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_159_p2" SOURCE="PNA_compute.cc:360" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln363_1_fu_169_p2" SOURCE="PNA_compute.cc:363" URAM="0" VARIABLE="add_ln363_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln362_fu_185_p2" SOURCE="PNA_compute.cc:362" URAM="0" VARIABLE="add_ln362"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONV</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>93452</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>97436</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.311 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.325 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>93452 ~ 97436</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>180</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>47</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>30940</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>33782</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>144</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>22</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_650_7_VITIS_LOOP_651_8</Name>
            <Loops>
                <VITIS_LOOP_650_7_VITIS_LOOP_651_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>2084</Average-caseLatency>
                    <Worst-caseLatency>2084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.946 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.946 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.946 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_650_7_VITIS_LOOP_651_8>
                        <Name>VITIS_LOOP_650_7_VITIS_LOOP_651_8</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2082</Latency>
                        <AbsoluteTimeLatency>6.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_650_7_VITIS_LOOP_651_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_7_VITIS_LOOP_651_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln650_1_fu_124_p2" SOURCE="PNA_compute.cc:650" URAM="0" VARIABLE="add_ln650_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_7_VITIS_LOOP_651_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln650_fu_136_p2" SOURCE="PNA_compute.cc:650" URAM="0" VARIABLE="add_ln650"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_650_7_VITIS_LOOP_651_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_207_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_650_7_VITIS_LOOP_651_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_216_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_7_VITIS_LOOP_651_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_228_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_650_7_VITIS_LOOP_651_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln651_fu_164_p2" SOURCE="PNA_compute.cc:651" URAM="0" VARIABLE="add_ln651"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_658_9_VITIS_LOOP_659_10</Name>
            <Loops>
                <VITIS_LOOP_658_9_VITIS_LOOP_659_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>2084</Average-caseLatency>
                    <Worst-caseLatency>2084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.946 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.946 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.946 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_658_9_VITIS_LOOP_659_10>
                        <Name>VITIS_LOOP_658_9_VITIS_LOOP_659_10</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2082</Latency>
                        <AbsoluteTimeLatency>6.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_658_9_VITIS_LOOP_659_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_658_9_VITIS_LOOP_659_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln658_1_fu_124_p2" SOURCE="PNA_compute.cc:658" URAM="0" VARIABLE="add_ln658_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_658_9_VITIS_LOOP_659_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln658_fu_136_p2" SOURCE="PNA_compute.cc:658" URAM="0" VARIABLE="add_ln658"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_658_9_VITIS_LOOP_659_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_207_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_658_9_VITIS_LOOP_659_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_216_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_658_9_VITIS_LOOP_659_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_228_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_658_9_VITIS_LOOP_659_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln659_fu_164_p2" SOURCE="PNA_compute.cc:659" URAM="0" VARIABLE="add_ln659"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_665_11_VITIS_LOOP_666_12</Name>
            <Loops>
                <VITIS_LOOP_665_11_VITIS_LOOP_666_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>2084</Average-caseLatency>
                    <Worst-caseLatency>2084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.946 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.946 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.946 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_665_11_VITIS_LOOP_666_12>
                        <Name>VITIS_LOOP_665_11_VITIS_LOOP_666_12</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2082</Latency>
                        <AbsoluteTimeLatency>6.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_665_11_VITIS_LOOP_666_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_11_VITIS_LOOP_666_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_1_fu_124_p2" SOURCE="PNA_compute.cc:665" URAM="0" VARIABLE="add_ln665_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_11_VITIS_LOOP_666_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln665_fu_136_p2" SOURCE="PNA_compute.cc:665" URAM="0" VARIABLE="add_ln665"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_665_11_VITIS_LOOP_666_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_207_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_665_11_VITIS_LOOP_666_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_11_fu_216_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_11_VITIS_LOOP_666_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_228_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_665_11_VITIS_LOOP_666_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln666_fu_164_p2" SOURCE="PNA_compute.cc:666" URAM="0" VARIABLE="add_ln666"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph_Pipeline_VITIS_LOOP_672_13_VITIS_LOOP_673_14</Name>
            <Loops>
                <VITIS_LOOP_672_13_VITIS_LOOP_673_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084</Best-caseLatency>
                    <Average-caseLatency>2084</Average-caseLatency>
                    <Worst-caseLatency>2084</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.946 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.946 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.946 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_672_13_VITIS_LOOP_673_14>
                        <Name>VITIS_LOOP_672_13_VITIS_LOOP_673_14</Name>
                        <TripCount>2080</TripCount>
                        <Latency>2082</Latency>
                        <AbsoluteTimeLatency>6.939 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_672_13_VITIS_LOOP_673_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>99</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>226</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_672_13_VITIS_LOOP_673_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln672_1_fu_124_p2" SOURCE="PNA_compute.cc:672" URAM="0" VARIABLE="add_ln672_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_672_13_VITIS_LOOP_673_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln672_fu_136_p2" SOURCE="PNA_compute.cc:672" URAM="0" VARIABLE="add_ln672"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_672_13_VITIS_LOOP_673_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_207_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_672_13_VITIS_LOOP_673_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_216_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_672_13_VITIS_LOOP_673_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_228_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_672_13_VITIS_LOOP_673_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln673_fu_164_p2" SOURCE="PNA_compute.cc:673" URAM="0" VARIABLE="add_ln673"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_68_1</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>1.796</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.273 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.273 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.273 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <TripCount>80</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.267 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_72_p2" SOURCE="PNA_compute.cc:68" URAM="0" VARIABLE="add_ln68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GLOBAL_MEAN_POOL_Pipeline_VITIS_LOOP_429_1</Name>
            <Loops>
                <VITIS_LOOP_429_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.284</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1047</Best-caseLatency>
                    <Average-caseLatency>1047</Average-caseLatency>
                    <Worst-caseLatency>1047</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1047</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_429_1>
                        <Name>VITIS_LOOP_429_1</Name>
                        <TripCount>80</TripCount>
                        <Latency>1045</Latency>
                        <AbsoluteTimeLatency>3.483 us</AbsoluteTimeLatency>
                        <PipelineII>13</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_429_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>891</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1650</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln429_fu_380_p2" SOURCE="PNA_compute.cc:429" URAM="0" VARIABLE="add_ln429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_37_fu_423_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_38_fu_437_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_39_fu_447_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_40_fu_463_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_41_fu_473_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_42_fu_490_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_43_fu_501_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_44_fu_532_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_45_fu_552_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_46_fu_566_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_47_fu_583_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_48_fu_594_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_49_fu_605_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_50_fu_615_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_51_fu_656_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_52_fu_678_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_53_fu_688_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_54_fu_698_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_55_fu_712_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_56_fu_732_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_57_fu_746_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_58_fu_404_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_458_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_542_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_512_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_14_fu_518_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_15_fu_547_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_342_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_17_fu_625_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_18_fu_631_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_342_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_20_fu_637_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_21_fu_642_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_22_fu_782_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_23_fu_666_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_24_fu_672_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_25_fu_760_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_26_fu_726_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_27_fu_766_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_28_fu_786_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_342_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_30_fu_790_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_31_fu_771_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_342_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_33_fu_777_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_34_fu_796_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_35_fu_801_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_36_fu_807_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="1" LOOP="VITIS_LOOP_429_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_34ns_65_2_1_U166" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_840_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_429_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_2_fu_869_p2" SOURCE="/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GLOBAL_MEAN_POOL</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.284</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1132</Best-caseLatency>
                    <Average-caseLatency>1132</Average-caseLatency>
                    <Worst-caseLatency>1132</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.773 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.773 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.773 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1132</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>906</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1792</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_5_V_U" SOURCE=":0" URAM="0" VARIABLE="h_5_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>PNA_compute_one_graph</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>387589</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>403525</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.292 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.345 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>387590 ~ 403526</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>233</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>8</UTIL_BRAM>
                    <DSP>50</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>34532</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>40957</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>144</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>22</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="edge_list_U" SOURCE="PNA_compute.cc:529" URAM="0" VARIABLE="edge_list"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_combined_V_0_U" SOURCE="PNA_compute.cc:539" URAM="0" VARIABLE="h_combined_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_combined_V_1_U" SOURCE="PNA_compute.cc:539" URAM="0" VARIABLE="h_combined_V_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="task" index="0" direction="out" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="task_r" name="task_r" usage="data" direction="out"/>
                <hwRef type="port" interface="task_r_ap_vld" name="task_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_feature_in" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edge_list_in" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_attr" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_0_weight_fixed_in" index="4" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_0_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_0_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_1_weight_fixed_in" index="5" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_1_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_1_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_2_weight_fixed_in" index="6" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_2_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_2_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_3_weight_fixed_in" index="7" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_3_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_3_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_4_weight_fixed_in" index="8" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_4_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_4_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_5_weight_fixed_in" index="9" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_5_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_5_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_6_weight_fixed_in" index="10" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_6_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_6_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_7_weight_fixed_in" index="11" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_7_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_7_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="node_emb_atom_embedding_list_8_weight_fixed_in" index="12" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_8_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_emb_atom_embedding_list_8_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlp_0_weight_fixed_in" index="13" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_0_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_0_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlp_0_bias_fixed_in" index="14" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_0_bias_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_0_bias_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlp_2_weight_fixed_in" index="15" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_2_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_2_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlp_2_bias_fixed_in" index="16" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_2_bias_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_2_bias_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlp_4_weight_fixed_in" index="17" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_4_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_4_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mlp_4_bias_fixed_in" index="18" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_4_bias_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="mlp_4_bias_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="convs_ALL_post_nn_0_weight_fixed_in" index="19" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="convs_ALL_post_nn_0_weight_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="convs_ALL_post_nn_0_weight_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="convs_ALL_post_nn_0_bias_fixed_in" index="20" direction="in" srcType="ap_fixed&lt;32, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="convs_ALL_post_nn_0_bias_fixed_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="convs_ALL_post_nn_0_bias_fixed_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="node_feature_in_1" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 31 to 0 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="node_feature_in_2" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 63 to 32 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="edge_list_in_1" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 31 to 0 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x20" name="edge_list_in_2" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 63 to 32 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x28" name="graph_attr_1" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 31 to 0 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="graph_attr_2" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 63 to 32 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x34" name="node_emb_atom_embedding_list_0_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_0_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_0_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_0_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x38" name="node_emb_atom_embedding_list_0_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_0_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_0_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_0_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x40" name="node_emb_atom_embedding_list_1_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_1_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_1_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_1_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x44" name="node_emb_atom_embedding_list_1_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_1_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_1_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_1_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x4c" name="node_emb_atom_embedding_list_2_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_2_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_2_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_2_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x50" name="node_emb_atom_embedding_list_2_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_2_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_2_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_2_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x58" name="node_emb_atom_embedding_list_3_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_3_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_3_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_3_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x5c" name="node_emb_atom_embedding_list_3_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_3_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_3_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_3_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x64" name="node_emb_atom_embedding_list_4_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_4_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_4_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_4_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x68" name="node_emb_atom_embedding_list_4_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_4_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_4_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_4_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x70" name="node_emb_atom_embedding_list_5_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_5_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_5_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_5_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x74" name="node_emb_atom_embedding_list_5_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_5_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_5_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_5_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x7c" name="node_emb_atom_embedding_list_6_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_6_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_6_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_6_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x80" name="node_emb_atom_embedding_list_6_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_6_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_6_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_6_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x88" name="node_emb_atom_embedding_list_7_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_7_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_7_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_7_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x8c" name="node_emb_atom_embedding_list_7_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_7_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_7_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_7_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x94" name="node_emb_atom_embedding_list_8_weight_fixed_in_1" access="W" description="Data signal of node_emb_atom_embedding_list_8_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_8_weight_fixed_in" access="W" description="Bit 31 to 0 of node_emb_atom_embedding_list_8_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0x98" name="node_emb_atom_embedding_list_8_weight_fixed_in_2" access="W" description="Data signal of node_emb_atom_embedding_list_8_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_emb_atom_embedding_list_8_weight_fixed_in" access="W" description="Bit 63 to 32 of node_emb_atom_embedding_list_8_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xa0" name="mlp_0_weight_fixed_in_1" access="W" description="Data signal of mlp_0_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_0_weight_fixed_in" access="W" description="Bit 31 to 0 of mlp_0_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xa4" name="mlp_0_weight_fixed_in_2" access="W" description="Data signal of mlp_0_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_0_weight_fixed_in" access="W" description="Bit 63 to 32 of mlp_0_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xac" name="mlp_0_bias_fixed_in_1" access="W" description="Data signal of mlp_0_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_0_bias_fixed_in" access="W" description="Bit 31 to 0 of mlp_0_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xb0" name="mlp_0_bias_fixed_in_2" access="W" description="Data signal of mlp_0_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_0_bias_fixed_in" access="W" description="Bit 63 to 32 of mlp_0_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xb8" name="mlp_2_weight_fixed_in_1" access="W" description="Data signal of mlp_2_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_2_weight_fixed_in" access="W" description="Bit 31 to 0 of mlp_2_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xbc" name="mlp_2_weight_fixed_in_2" access="W" description="Data signal of mlp_2_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_2_weight_fixed_in" access="W" description="Bit 63 to 32 of mlp_2_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xc4" name="mlp_2_bias_fixed_in_1" access="W" description="Data signal of mlp_2_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_2_bias_fixed_in" access="W" description="Bit 31 to 0 of mlp_2_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xc8" name="mlp_2_bias_fixed_in_2" access="W" description="Data signal of mlp_2_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_2_bias_fixed_in" access="W" description="Bit 63 to 32 of mlp_2_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xd0" name="mlp_4_weight_fixed_in_1" access="W" description="Data signal of mlp_4_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_4_weight_fixed_in" access="W" description="Bit 31 to 0 of mlp_4_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xd4" name="mlp_4_weight_fixed_in_2" access="W" description="Data signal of mlp_4_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_4_weight_fixed_in" access="W" description="Bit 63 to 32 of mlp_4_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xdc" name="mlp_4_bias_fixed_in_1" access="W" description="Data signal of mlp_4_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_4_bias_fixed_in" access="W" description="Bit 31 to 0 of mlp_4_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xe0" name="mlp_4_bias_fixed_in_2" access="W" description="Data signal of mlp_4_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="mlp_4_bias_fixed_in" access="W" description="Bit 63 to 32 of mlp_4_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xe8" name="convs_ALL_post_nn_0_weight_fixed_in_1" access="W" description="Data signal of convs_ALL_post_nn_0_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="convs_ALL_post_nn_0_weight_fixed_in" access="W" description="Bit 31 to 0 of convs_ALL_post_nn_0_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xec" name="convs_ALL_post_nn_0_weight_fixed_in_2" access="W" description="Data signal of convs_ALL_post_nn_0_weight_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="convs_ALL_post_nn_0_weight_fixed_in" access="W" description="Bit 63 to 32 of convs_ALL_post_nn_0_weight_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xf4" name="convs_ALL_post_nn_0_bias_fixed_in_1" access="W" description="Data signal of convs_ALL_post_nn_0_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="convs_ALL_post_nn_0_bias_fixed_in" access="W" description="Bit 31 to 0 of convs_ALL_post_nn_0_bias_fixed_in"/>
                    </fields>
                </register>
                <register offset="0xf8" name="convs_ALL_post_nn_0_bias_fixed_in_2" access="W" description="Data signal of convs_ALL_post_nn_0_bias_fixed_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="convs_ALL_post_nn_0_bias_fixed_in" access="W" description="Bit 63 to 32 of convs_ALL_post_nn_0_bias_fixed_in"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="node_emb_atom_embedding_list_0_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="node_emb_atom_embedding_list_1_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="node_emb_atom_embedding_list_2_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="node_emb_atom_embedding_list_3_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="node_emb_atom_embedding_list_4_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="node_emb_atom_embedding_list_5_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="node_emb_atom_embedding_list_6_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="node_emb_atom_embedding_list_7_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="148" argName="node_emb_atom_embedding_list_8_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="mlp_0_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="172" argName="mlp_0_bias_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="mlp_2_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="196" argName="mlp_2_bias_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="mlp_4_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="220" argName="mlp_4_bias_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="convs_ALL_post_nn_0_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="244" argName="convs_ALL_post_nn_0_bias_fixed_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_feature_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="edge_list_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_attr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_0_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_0_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_1_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_1_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_2_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_2_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_3_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_3_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_4_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_4_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_5_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_5_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_6_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_6_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_7_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_7_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_emb_atom_embedding_list_8_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_emb_atom_embedding_list_8_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mlp_0_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mlp_0_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mlp_0_bias_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mlp_0_bias_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mlp_2_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mlp_2_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mlp_2_bias_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mlp_2_bias_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mlp_4_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mlp_4_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="mlp_4_bias_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="mlp_4_bias_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="convs_ALL_post_nn_0_weight_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="convs_ALL_post_nn_0_weight_fixed_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="convs_ALL_post_nn_0_bias_fixed_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="convs_ALL_post_nn_0_bias_fixed_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="task_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="task_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>task_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="task"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="task_r">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="task">out, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_feature_in">in, int*</column>
                    <column name="edge_list_in">in, int*</column>
                    <column name="graph_attr">in, int*</column>
                    <column name="node_emb_atom_embedding_list_0_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_1_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_2_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_3_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_4_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_5_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_6_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_7_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="node_emb_atom_embedding_list_8_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="mlp_0_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="mlp_0_bias_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="mlp_2_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="mlp_2_bias_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="mlp_4_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="mlp_4_bias_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="convs_ALL_post_nn_0_weight_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="convs_ALL_post_nn_0_bias_fixed_in">in, ap_fixed&lt;32 10 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="task">task_r, port, , </column>
                    <column name="task">task_r_ap_vld, port, , </column>
                    <column name="node_feature_in">m_axi_mem, interface, , </column>
                    <column name="node_feature_in">s_axi_control node_feature_in_1, register, offset, offset=0x10 range=32</column>
                    <column name="node_feature_in">s_axi_control node_feature_in_2, register, offset, offset=0x14 range=32</column>
                    <column name="edge_list_in">m_axi_mem, interface, , </column>
                    <column name="edge_list_in">s_axi_control edge_list_in_1, register, offset, offset=0x1c range=32</column>
                    <column name="edge_list_in">s_axi_control edge_list_in_2, register, offset, offset=0x20 range=32</column>
                    <column name="graph_attr">m_axi_mem, interface, , </column>
                    <column name="graph_attr">s_axi_control graph_attr_1, register, offset, offset=0x28 range=32</column>
                    <column name="graph_attr">s_axi_control graph_attr_2, register, offset, offset=0x2c range=32</column>
                    <column name="node_emb_atom_embedding_list_0_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_0_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_0_weight_fixed_in_1, register, offset, offset=0x34 range=32</column>
                    <column name="node_emb_atom_embedding_list_0_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_0_weight_fixed_in_2, register, offset, offset=0x38 range=32</column>
                    <column name="node_emb_atom_embedding_list_1_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_1_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_1_weight_fixed_in_1, register, offset, offset=0x40 range=32</column>
                    <column name="node_emb_atom_embedding_list_1_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_1_weight_fixed_in_2, register, offset, offset=0x44 range=32</column>
                    <column name="node_emb_atom_embedding_list_2_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_2_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_2_weight_fixed_in_1, register, offset, offset=0x4c range=32</column>
                    <column name="node_emb_atom_embedding_list_2_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_2_weight_fixed_in_2, register, offset, offset=0x50 range=32</column>
                    <column name="node_emb_atom_embedding_list_3_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_3_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_3_weight_fixed_in_1, register, offset, offset=0x58 range=32</column>
                    <column name="node_emb_atom_embedding_list_3_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_3_weight_fixed_in_2, register, offset, offset=0x5c range=32</column>
                    <column name="node_emb_atom_embedding_list_4_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_4_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_4_weight_fixed_in_1, register, offset, offset=0x64 range=32</column>
                    <column name="node_emb_atom_embedding_list_4_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_4_weight_fixed_in_2, register, offset, offset=0x68 range=32</column>
                    <column name="node_emb_atom_embedding_list_5_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_5_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_5_weight_fixed_in_1, register, offset, offset=0x70 range=32</column>
                    <column name="node_emb_atom_embedding_list_5_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_5_weight_fixed_in_2, register, offset, offset=0x74 range=32</column>
                    <column name="node_emb_atom_embedding_list_6_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_6_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_6_weight_fixed_in_1, register, offset, offset=0x7c range=32</column>
                    <column name="node_emb_atom_embedding_list_6_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_6_weight_fixed_in_2, register, offset, offset=0x80 range=32</column>
                    <column name="node_emb_atom_embedding_list_7_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_7_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_7_weight_fixed_in_1, register, offset, offset=0x88 range=32</column>
                    <column name="node_emb_atom_embedding_list_7_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_7_weight_fixed_in_2, register, offset, offset=0x8c range=32</column>
                    <column name="node_emb_atom_embedding_list_8_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="node_emb_atom_embedding_list_8_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_8_weight_fixed_in_1, register, offset, offset=0x94 range=32</column>
                    <column name="node_emb_atom_embedding_list_8_weight_fixed_in">s_axi_control node_emb_atom_embedding_list_8_weight_fixed_in_2, register, offset, offset=0x98 range=32</column>
                    <column name="mlp_0_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="mlp_0_weight_fixed_in">s_axi_control mlp_0_weight_fixed_in_1, register, offset, offset=0xa0 range=32</column>
                    <column name="mlp_0_weight_fixed_in">s_axi_control mlp_0_weight_fixed_in_2, register, offset, offset=0xa4 range=32</column>
                    <column name="mlp_0_bias_fixed_in">m_axi_mem, interface, , </column>
                    <column name="mlp_0_bias_fixed_in">s_axi_control mlp_0_bias_fixed_in_1, register, offset, offset=0xac range=32</column>
                    <column name="mlp_0_bias_fixed_in">s_axi_control mlp_0_bias_fixed_in_2, register, offset, offset=0xb0 range=32</column>
                    <column name="mlp_2_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="mlp_2_weight_fixed_in">s_axi_control mlp_2_weight_fixed_in_1, register, offset, offset=0xb8 range=32</column>
                    <column name="mlp_2_weight_fixed_in">s_axi_control mlp_2_weight_fixed_in_2, register, offset, offset=0xbc range=32</column>
                    <column name="mlp_2_bias_fixed_in">m_axi_mem, interface, , </column>
                    <column name="mlp_2_bias_fixed_in">s_axi_control mlp_2_bias_fixed_in_1, register, offset, offset=0xc4 range=32</column>
                    <column name="mlp_2_bias_fixed_in">s_axi_control mlp_2_bias_fixed_in_2, register, offset, offset=0xc8 range=32</column>
                    <column name="mlp_4_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="mlp_4_weight_fixed_in">s_axi_control mlp_4_weight_fixed_in_1, register, offset, offset=0xd0 range=32</column>
                    <column name="mlp_4_weight_fixed_in">s_axi_control mlp_4_weight_fixed_in_2, register, offset, offset=0xd4 range=32</column>
                    <column name="mlp_4_bias_fixed_in">m_axi_mem, interface, , </column>
                    <column name="mlp_4_bias_fixed_in">s_axi_control mlp_4_bias_fixed_in_1, register, offset, offset=0xdc range=32</column>
                    <column name="mlp_4_bias_fixed_in">s_axi_control mlp_4_bias_fixed_in_2, register, offset, offset=0xe0 range=32</column>
                    <column name="convs_ALL_post_nn_0_weight_fixed_in">m_axi_mem, interface, , </column>
                    <column name="convs_ALL_post_nn_0_weight_fixed_in">s_axi_control convs_ALL_post_nn_0_weight_fixed_in_1, register, offset, offset=0xe8 range=32</column>
                    <column name="convs_ALL_post_nn_0_weight_fixed_in">s_axi_control convs_ALL_post_nn_0_weight_fixed_in_2, register, offset, offset=0xec range=32</column>
                    <column name="convs_ALL_post_nn_0_bias_fixed_in">m_axi_mem, interface, , </column>
                    <column name="convs_ALL_post_nn_0_bias_fixed_in">s_axi_control convs_ALL_post_nn_0_bias_fixed_in_1, register, offset, offset=0xf4 range=32</column>
                    <column name="convs_ALL_post_nn_0_bias_fixed_in">s_axi_control convs_ALL_post_nn_0_bias_fixed_in_2, register, offset, offset=0xf8 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_mem">VITIS_LOOP_584_1, Multiple burst reads of length 234 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., PNA_compute.cc:584:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_590_3, Multiple burst reads of length 112 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., PNA_compute.cc:590:23</column>
                </table>
            </item>
            <item name="Bursts and Widening Missed">
                <table>
                    <keys size="4">HW Interface, Variable, Problem, Location</keys>
                    <column name="m_axi_mem">edge_list_in,  ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt;* ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [40] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt;* ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [20] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt;* ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80][960] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80])] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., PNA_compute.cc:590:23</column>
                    <column name="m_axi_mem">node_feature_in,  ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt;* ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [40] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt;* ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [20] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt;* ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80][960] ap_fixed&lt;32 10 (ap_q_mode)5 (ap_o_mode)3 0&gt; (*) [80])] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'., PNA_compute.cc:584:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

