ARM GAS  /tmp/cc7MpJFE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"fdcan.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/fdcan.c"
  20              		.section	.text.MX_FDCAN1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_FDCAN1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_FDCAN1_Init:
  28              	.LFB132:
   1:Core/Src/fdcan.c **** /* USER CODE BEGIN Header */
   2:Core/Src/fdcan.c **** /**
   3:Core/Src/fdcan.c ****   ******************************************************************************
   4:Core/Src/fdcan.c ****   * @file    fdcan.c
   5:Core/Src/fdcan.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/fdcan.c ****   *          of the FDCAN instances.
   7:Core/Src/fdcan.c ****   ******************************************************************************
   8:Core/Src/fdcan.c ****   * @attention
   9:Core/Src/fdcan.c ****   *
  10:Core/Src/fdcan.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/fdcan.c ****   * All rights reserved.
  12:Core/Src/fdcan.c ****   *
  13:Core/Src/fdcan.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/fdcan.c ****   * in the root directory of this software component.
  15:Core/Src/fdcan.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/fdcan.c ****   *
  17:Core/Src/fdcan.c ****   ******************************************************************************
  18:Core/Src/fdcan.c ****   */
  19:Core/Src/fdcan.c **** /* USER CODE END Header */
  20:Core/Src/fdcan.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/fdcan.c **** #include "fdcan.h"
  22:Core/Src/fdcan.c **** 
  23:Core/Src/fdcan.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/fdcan.c **** 
  25:Core/Src/fdcan.c **** /* USER CODE END 0 */
  26:Core/Src/fdcan.c **** 
  27:Core/Src/fdcan.c **** FDCAN_HandleTypeDef hfdcan1;
  28:Core/Src/fdcan.c **** 
  29:Core/Src/fdcan.c **** /* FDCAN1 init function */
  30:Core/Src/fdcan.c **** void MX_FDCAN1_Init(void)
ARM GAS  /tmp/cc7MpJFE.s 			page 2


  31:Core/Src/fdcan.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/fdcan.c **** 
  33:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 0 */
  34:Core/Src/fdcan.c **** 
  35:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 0 */
  36:Core/Src/fdcan.c **** 
  37:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 1 */
  38:Core/Src/fdcan.c **** 
  39:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 1 */
  40:Core/Src/fdcan.c ****   hfdcan1.Instance = FDCAN1;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 20 is_stmt 0 view .LVU2
  39 0002 0F48     		ldr	r0, .L5
  40 0004 0F4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/fdcan.c ****   hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 29 is_stmt 0 view .LVU4
  44 0008 0023     		movs	r3, #0
  45 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/fdcan.c ****   hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 28 is_stmt 0 view .LVU6
  48 000c 8360     		str	r3, [r0, #8]
  43:Core/Src/fdcan.c ****   hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
  49              		.loc 1 43 3 is_stmt 1 view .LVU7
  50              		.loc 1 43 21 is_stmt 0 view .LVU8
  51 000e C360     		str	r3, [r0, #12]
  44:Core/Src/fdcan.c ****   hfdcan1.Init.AutoRetransmission = DISABLE;
  52              		.loc 1 44 3 is_stmt 1 view .LVU9
  53              		.loc 1 44 35 is_stmt 0 view .LVU10
  54 0010 0374     		strb	r3, [r0, #16]
  45:Core/Src/fdcan.c ****   hfdcan1.Init.TransmitPause = DISABLE;
  55              		.loc 1 45 3 is_stmt 1 view .LVU11
  56              		.loc 1 45 30 is_stmt 0 view .LVU12
  57 0012 4374     		strb	r3, [r0, #17]
  46:Core/Src/fdcan.c ****   hfdcan1.Init.ProtocolException = DISABLE;
  58              		.loc 1 46 3 is_stmt 1 view .LVU13
  59              		.loc 1 46 34 is_stmt 0 view .LVU14
  60 0014 8374     		strb	r3, [r0, #18]
  47:Core/Src/fdcan.c ****   hfdcan1.Init.NominalPrescaler = 16;
  61              		.loc 1 47 3 is_stmt 1 view .LVU15
  62              		.loc 1 47 33 is_stmt 0 view .LVU16
  63 0016 1022     		movs	r2, #16
  64 0018 4261     		str	r2, [r0, #20]
  48:Core/Src/fdcan.c ****   hfdcan1.Init.NominalSyncJumpWidth = 1;
  65              		.loc 1 48 3 is_stmt 1 view .LVU17
  66              		.loc 1 48 37 is_stmt 0 view .LVU18
  67 001a 0122     		movs	r2, #1
ARM GAS  /tmp/cc7MpJFE.s 			page 3


  68 001c 8261     		str	r2, [r0, #24]
  49:Core/Src/fdcan.c ****   hfdcan1.Init.NominalTimeSeg1 = 1;
  69              		.loc 1 49 3 is_stmt 1 view .LVU19
  70              		.loc 1 49 32 is_stmt 0 view .LVU20
  71 001e C261     		str	r2, [r0, #28]
  50:Core/Src/fdcan.c ****   hfdcan1.Init.NominalTimeSeg2 = 1;
  72              		.loc 1 50 3 is_stmt 1 view .LVU21
  73              		.loc 1 50 32 is_stmt 0 view .LVU22
  74 0020 0262     		str	r2, [r0, #32]
  51:Core/Src/fdcan.c ****   hfdcan1.Init.DataPrescaler = 1;
  75              		.loc 1 51 3 is_stmt 1 view .LVU23
  76              		.loc 1 51 30 is_stmt 0 view .LVU24
  77 0022 4262     		str	r2, [r0, #36]
  52:Core/Src/fdcan.c ****   hfdcan1.Init.DataSyncJumpWidth = 1;
  78              		.loc 1 52 3 is_stmt 1 view .LVU25
  79              		.loc 1 52 34 is_stmt 0 view .LVU26
  80 0024 8262     		str	r2, [r0, #40]
  53:Core/Src/fdcan.c ****   hfdcan1.Init.DataTimeSeg1 = 1;
  81              		.loc 1 53 3 is_stmt 1 view .LVU27
  82              		.loc 1 53 29 is_stmt 0 view .LVU28
  83 0026 C262     		str	r2, [r0, #44]
  54:Core/Src/fdcan.c ****   hfdcan1.Init.DataTimeSeg2 = 1;
  84              		.loc 1 54 3 is_stmt 1 view .LVU29
  85              		.loc 1 54 29 is_stmt 0 view .LVU30
  86 0028 0263     		str	r2, [r0, #48]
  55:Core/Src/fdcan.c ****   hfdcan1.Init.StdFiltersNbr = 0;
  87              		.loc 1 55 3 is_stmt 1 view .LVU31
  88              		.loc 1 55 30 is_stmt 0 view .LVU32
  89 002a 4363     		str	r3, [r0, #52]
  56:Core/Src/fdcan.c ****   hfdcan1.Init.ExtFiltersNbr = 0;
  90              		.loc 1 56 3 is_stmt 1 view .LVU33
  91              		.loc 1 56 30 is_stmt 0 view .LVU34
  92 002c 8363     		str	r3, [r0, #56]
  57:Core/Src/fdcan.c ****   hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
  93              		.loc 1 57 3 is_stmt 1 view .LVU35
  94              		.loc 1 57 32 is_stmt 0 view .LVU36
  95 002e C363     		str	r3, [r0, #60]
  58:Core/Src/fdcan.c ****   if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
  96              		.loc 1 58 3 is_stmt 1 view .LVU37
  97              		.loc 1 58 7 is_stmt 0 view .LVU38
  98 0030 FFF7FEFF 		bl	HAL_FDCAN_Init
  99              	.LVL0:
 100              		.loc 1 58 6 discriminator 1 view .LVU39
 101 0034 00B9     		cbnz	r0, .L4
 102              	.L1:
  59:Core/Src/fdcan.c ****   {
  60:Core/Src/fdcan.c ****     Error_Handler();
  61:Core/Src/fdcan.c ****   }
  62:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_Init 2 */
  63:Core/Src/fdcan.c **** 
  64:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_Init 2 */
  65:Core/Src/fdcan.c **** 
  66:Core/Src/fdcan.c **** }
 103              		.loc 1 66 1 view .LVU40
 104 0036 08BD     		pop	{r3, pc}
 105              	.L4:
  60:Core/Src/fdcan.c ****   }
ARM GAS  /tmp/cc7MpJFE.s 			page 4


 106              		.loc 1 60 5 is_stmt 1 view .LVU41
 107 0038 FFF7FEFF 		bl	Error_Handler
 108              	.LVL1:
 109              		.loc 1 66 1 is_stmt 0 view .LVU42
 110 003c FBE7     		b	.L1
 111              	.L6:
 112 003e 00BF     		.align	2
 113              	.L5:
 114 0040 00000000 		.word	hfdcan1
 115 0044 00640040 		.word	1073767424
 116              		.cfi_endproc
 117              	.LFE132:
 119              		.section	.text.HAL_FDCAN_MspInit,"ax",%progbits
 120              		.align	1
 121              		.global	HAL_FDCAN_MspInit
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 126              	HAL_FDCAN_MspInit:
 127              	.LVL2:
 128              	.LFB133:
  67:Core/Src/fdcan.c **** 
  68:Core/Src/fdcan.c **** void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
  69:Core/Src/fdcan.c **** {
 129              		.loc 1 69 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 96
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		.loc 1 69 1 is_stmt 0 view .LVU44
 134 0000 10B5     		push	{r4, lr}
 135              		.cfi_def_cfa_offset 8
 136              		.cfi_offset 4, -8
 137              		.cfi_offset 14, -4
 138 0002 98B0     		sub	sp, sp, #96
 139              		.cfi_def_cfa_offset 104
 140 0004 0446     		mov	r4, r0
  70:Core/Src/fdcan.c **** 
  71:Core/Src/fdcan.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 141              		.loc 1 71 3 is_stmt 1 view .LVU45
 142              		.loc 1 71 20 is_stmt 0 view .LVU46
 143 0006 0021     		movs	r1, #0
 144 0008 1391     		str	r1, [sp, #76]
 145 000a 1491     		str	r1, [sp, #80]
 146 000c 1591     		str	r1, [sp, #84]
 147 000e 1691     		str	r1, [sp, #88]
 148 0010 1791     		str	r1, [sp, #92]
  72:Core/Src/fdcan.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 149              		.loc 1 72 3 is_stmt 1 view .LVU47
 150              		.loc 1 72 28 is_stmt 0 view .LVU48
 151 0012 4422     		movs	r2, #68
 152 0014 02A8     		add	r0, sp, #8
 153              	.LVL3:
 154              		.loc 1 72 28 view .LVU49
 155 0016 FFF7FEFF 		bl	memset
 156              	.LVL4:
  73:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN1)
 157              		.loc 1 73 3 is_stmt 1 view .LVU50
ARM GAS  /tmp/cc7MpJFE.s 			page 5


 158              		.loc 1 73 17 is_stmt 0 view .LVU51
 159 001a 2268     		ldr	r2, [r4]
 160              		.loc 1 73 5 view .LVU52
 161 001c 1A4B     		ldr	r3, .L13
 162 001e 9A42     		cmp	r2, r3
 163 0020 01D0     		beq	.L11
 164              	.L7:
  74:Core/Src/fdcan.c ****   {
  75:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 0 */
  76:Core/Src/fdcan.c **** 
  77:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspInit 0 */
  78:Core/Src/fdcan.c **** 
  79:Core/Src/fdcan.c ****   /** Initializes the peripherals clocks
  80:Core/Src/fdcan.c ****   */
  81:Core/Src/fdcan.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
  82:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
  83:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  84:Core/Src/fdcan.c ****     {
  85:Core/Src/fdcan.c ****       Error_Handler();
  86:Core/Src/fdcan.c ****     }
  87:Core/Src/fdcan.c **** 
  88:Core/Src/fdcan.c ****     /* FDCAN1 clock enable */
  89:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_ENABLE();
  90:Core/Src/fdcan.c **** 
  91:Core/Src/fdcan.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  92:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
  93:Core/Src/fdcan.c ****     PA11     ------> FDCAN1_RX
  94:Core/Src/fdcan.c ****     PA12     ------> FDCAN1_TX
  95:Core/Src/fdcan.c ****     */
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 100:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 101:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 102:Core/Src/fdcan.c **** 
 103:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspInit 1 */
 104:Core/Src/fdcan.c **** 
 105:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspInit 1 */
 106:Core/Src/fdcan.c ****   }
 107:Core/Src/fdcan.c **** }
 165              		.loc 1 107 1 view .LVU53
 166 0022 18B0     		add	sp, sp, #96
 167              		.cfi_remember_state
 168              		.cfi_def_cfa_offset 8
 169              		@ sp needed
 170 0024 10BD     		pop	{r4, pc}
 171              	.LVL5:
 172              	.L11:
 173              		.cfi_restore_state
  81:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 174              		.loc 1 81 5 is_stmt 1 view .LVU54
  81:Core/Src/fdcan.c ****     PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 175              		.loc 1 81 40 is_stmt 0 view .LVU55
 176 0026 4FF48053 		mov	r3, #4096
 177 002a 0293     		str	r3, [sp, #8]
  82:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /tmp/cc7MpJFE.s 			page 6


 178              		.loc 1 82 5 is_stmt 1 view .LVU56
  82:Core/Src/fdcan.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 179              		.loc 1 82 39 is_stmt 0 view .LVU57
 180 002c 4FF00073 		mov	r3, #33554432
 181 0030 0E93     		str	r3, [sp, #56]
  83:Core/Src/fdcan.c ****     {
 182              		.loc 1 83 5 is_stmt 1 view .LVU58
  83:Core/Src/fdcan.c ****     {
 183              		.loc 1 83 9 is_stmt 0 view .LVU59
 184 0032 02A8     		add	r0, sp, #8
 185 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 186              	.LVL6:
  83:Core/Src/fdcan.c ****     {
 187              		.loc 1 83 8 discriminator 1 view .LVU60
 188 0038 10BB     		cbnz	r0, .L12
 189              	.L9:
  89:Core/Src/fdcan.c **** 
 190              		.loc 1 89 5 is_stmt 1 view .LVU61
 191              	.LBB2:
  89:Core/Src/fdcan.c **** 
 192              		.loc 1 89 5 view .LVU62
  89:Core/Src/fdcan.c **** 
 193              		.loc 1 89 5 view .LVU63
 194 003a 144B     		ldr	r3, .L13+4
 195 003c 9A6D     		ldr	r2, [r3, #88]
 196 003e 42F00072 		orr	r2, r2, #33554432
 197 0042 9A65     		str	r2, [r3, #88]
  89:Core/Src/fdcan.c **** 
 198              		.loc 1 89 5 view .LVU64
 199 0044 9A6D     		ldr	r2, [r3, #88]
 200 0046 02F00072 		and	r2, r2, #33554432
 201 004a 0092     		str	r2, [sp]
  89:Core/Src/fdcan.c **** 
 202              		.loc 1 89 5 view .LVU65
 203 004c 009A     		ldr	r2, [sp]
 204              	.LBE2:
  89:Core/Src/fdcan.c **** 
 205              		.loc 1 89 5 view .LVU66
  91:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 206              		.loc 1 91 5 view .LVU67
 207              	.LBB3:
  91:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 208              		.loc 1 91 5 view .LVU68
  91:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 209              		.loc 1 91 5 view .LVU69
 210 004e DA6C     		ldr	r2, [r3, #76]
 211 0050 42F00102 		orr	r2, r2, #1
 212 0054 DA64     		str	r2, [r3, #76]
  91:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 213              		.loc 1 91 5 view .LVU70
 214 0056 DB6C     		ldr	r3, [r3, #76]
 215 0058 03F00103 		and	r3, r3, #1
 216 005c 0193     		str	r3, [sp, #4]
  91:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 217              		.loc 1 91 5 view .LVU71
 218 005e 019B     		ldr	r3, [sp, #4]
 219              	.LBE3:
ARM GAS  /tmp/cc7MpJFE.s 			page 7


  91:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 220              		.loc 1 91 5 view .LVU72
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 221              		.loc 1 96 5 view .LVU73
  96:Core/Src/fdcan.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222              		.loc 1 96 25 is_stmt 0 view .LVU74
 223 0060 4FF4C053 		mov	r3, #6144
 224 0064 1393     		str	r3, [sp, #76]
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 97 5 is_stmt 1 view .LVU75
  97:Core/Src/fdcan.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 226              		.loc 1 97 26 is_stmt 0 view .LVU76
 227 0066 0223     		movs	r3, #2
 228 0068 1493     		str	r3, [sp, #80]
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 229              		.loc 1 98 5 is_stmt 1 view .LVU77
  98:Core/Src/fdcan.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 230              		.loc 1 98 26 is_stmt 0 view .LVU78
 231 006a 0023     		movs	r3, #0
 232 006c 1593     		str	r3, [sp, #84]
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 233              		.loc 1 99 5 is_stmt 1 view .LVU79
  99:Core/Src/fdcan.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 234              		.loc 1 99 27 is_stmt 0 view .LVU80
 235 006e 1693     		str	r3, [sp, #88]
 100:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 100 5 is_stmt 1 view .LVU81
 100:Core/Src/fdcan.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 100 31 is_stmt 0 view .LVU82
 238 0070 0923     		movs	r3, #9
 239 0072 1793     		str	r3, [sp, #92]
 101:Core/Src/fdcan.c **** 
 240              		.loc 1 101 5 is_stmt 1 view .LVU83
 241 0074 13A9     		add	r1, sp, #76
 242 0076 4FF09040 		mov	r0, #1207959552
 243 007a FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL7:
 245              		.loc 1 107 1 is_stmt 0 view .LVU84
 246 007e D0E7     		b	.L7
 247              	.L12:
  85:Core/Src/fdcan.c ****     }
 248              		.loc 1 85 7 is_stmt 1 view .LVU85
 249 0080 FFF7FEFF 		bl	Error_Handler
 250              	.LVL8:
 251 0084 D9E7     		b	.L9
 252              	.L14:
 253 0086 00BF     		.align	2
 254              	.L13:
 255 0088 00640040 		.word	1073767424
 256 008c 00100240 		.word	1073876992
 257              		.cfi_endproc
 258              	.LFE133:
 260              		.section	.text.HAL_FDCAN_MspDeInit,"ax",%progbits
 261              		.align	1
 262              		.global	HAL_FDCAN_MspDeInit
 263              		.syntax unified
 264              		.thumb
ARM GAS  /tmp/cc7MpJFE.s 			page 8


 265              		.thumb_func
 267              	HAL_FDCAN_MspDeInit:
 268              	.LVL9:
 269              	.LFB134:
 108:Core/Src/fdcan.c **** 
 109:Core/Src/fdcan.c **** void HAL_FDCAN_MspDeInit(FDCAN_HandleTypeDef* fdcanHandle)
 110:Core/Src/fdcan.c **** {
 270              		.loc 1 110 1 view -0
 271              		.cfi_startproc
 272              		@ args = 0, pretend = 0, frame = 0
 273              		@ frame_needed = 0, uses_anonymous_args = 0
 274              		.loc 1 110 1 is_stmt 0 view .LVU87
 275 0000 08B5     		push	{r3, lr}
 276              		.cfi_def_cfa_offset 8
 277              		.cfi_offset 3, -8
 278              		.cfi_offset 14, -4
 111:Core/Src/fdcan.c **** 
 112:Core/Src/fdcan.c ****   if(fdcanHandle->Instance==FDCAN1)
 279              		.loc 1 112 3 is_stmt 1 view .LVU88
 280              		.loc 1 112 17 is_stmt 0 view .LVU89
 281 0002 0268     		ldr	r2, [r0]
 282              		.loc 1 112 5 view .LVU90
 283 0004 074B     		ldr	r3, .L19
 284 0006 9A42     		cmp	r2, r3
 285 0008 00D0     		beq	.L18
 286              	.LVL10:
 287              	.L15:
 113:Core/Src/fdcan.c ****   {
 114:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 0 */
 115:Core/Src/fdcan.c **** 
 116:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspDeInit 0 */
 117:Core/Src/fdcan.c ****     /* Peripheral clock disable */
 118:Core/Src/fdcan.c ****     __HAL_RCC_FDCAN_CLK_DISABLE();
 119:Core/Src/fdcan.c **** 
 120:Core/Src/fdcan.c ****     /**FDCAN1 GPIO Configuration
 121:Core/Src/fdcan.c ****     PA11     ------> FDCAN1_RX
 122:Core/Src/fdcan.c ****     PA12     ------> FDCAN1_TX
 123:Core/Src/fdcan.c ****     */
 124:Core/Src/fdcan.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 125:Core/Src/fdcan.c **** 
 126:Core/Src/fdcan.c ****   /* USER CODE BEGIN FDCAN1_MspDeInit 1 */
 127:Core/Src/fdcan.c **** 
 128:Core/Src/fdcan.c ****   /* USER CODE END FDCAN1_MspDeInit 1 */
 129:Core/Src/fdcan.c ****   }
 130:Core/Src/fdcan.c **** }
 288              		.loc 1 130 1 view .LVU91
 289 000a 08BD     		pop	{r3, pc}
 290              	.LVL11:
 291              	.L18:
 118:Core/Src/fdcan.c **** 
 292              		.loc 1 118 5 is_stmt 1 view .LVU92
 293 000c 064A     		ldr	r2, .L19+4
 294 000e 936D     		ldr	r3, [r2, #88]
 295 0010 23F00073 		bic	r3, r3, #33554432
 296 0014 9365     		str	r3, [r2, #88]
 124:Core/Src/fdcan.c **** 
 297              		.loc 1 124 5 view .LVU93
ARM GAS  /tmp/cc7MpJFE.s 			page 9


 298 0016 4FF4C051 		mov	r1, #6144
 299 001a 4FF09040 		mov	r0, #1207959552
 300              	.LVL12:
 124:Core/Src/fdcan.c **** 
 301              		.loc 1 124 5 is_stmt 0 view .LVU94
 302 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 303              	.LVL13:
 304              		.loc 1 130 1 view .LVU95
 305 0022 F2E7     		b	.L15
 306              	.L20:
 307              		.align	2
 308              	.L19:
 309 0024 00640040 		.word	1073767424
 310 0028 00100240 		.word	1073876992
 311              		.cfi_endproc
 312              	.LFE134:
 314              		.global	hfdcan1
 315              		.section	.bss.hfdcan1,"aw",%nobits
 316              		.align	2
 319              	hfdcan1:
 320 0000 00000000 		.space	100
 320      00000000 
 320      00000000 
 320      00000000 
 320      00000000 
 321              		.text
 322              	.Letext0:
 323              		.file 2 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 324              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 325              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 326              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 327              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc_ex.h"
 328              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 329              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_fdcan.h"
 330              		.file 9 "Core/Inc/fdcan.h"
 331              		.file 10 "Core/Inc/main.h"
 332              		.file 11 "<built-in>"
ARM GAS  /tmp/cc7MpJFE.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 fdcan.c
     /tmp/cc7MpJFE.s:21     .text.MX_FDCAN1_Init:00000000 $t
     /tmp/cc7MpJFE.s:27     .text.MX_FDCAN1_Init:00000000 MX_FDCAN1_Init
     /tmp/cc7MpJFE.s:114    .text.MX_FDCAN1_Init:00000040 $d
     /tmp/cc7MpJFE.s:319    .bss.hfdcan1:00000000 hfdcan1
     /tmp/cc7MpJFE.s:120    .text.HAL_FDCAN_MspInit:00000000 $t
     /tmp/cc7MpJFE.s:126    .text.HAL_FDCAN_MspInit:00000000 HAL_FDCAN_MspInit
     /tmp/cc7MpJFE.s:255    .text.HAL_FDCAN_MspInit:00000088 $d
     /tmp/cc7MpJFE.s:261    .text.HAL_FDCAN_MspDeInit:00000000 $t
     /tmp/cc7MpJFE.s:267    .text.HAL_FDCAN_MspDeInit:00000000 HAL_FDCAN_MspDeInit
     /tmp/cc7MpJFE.s:309    .text.HAL_FDCAN_MspDeInit:00000024 $d
     /tmp/cc7MpJFE.s:316    .bss.hfdcan1:00000000 $d

UNDEFINED SYMBOLS
HAL_FDCAN_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
