###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        96199   # Number of WRITE/WRITEP commands
num_reads_done                 =       465343   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       350355   # Number of read row buffer hits
num_read_cmds                  =       465343   # Number of READ/READP commands
num_writes_done                =        96215   # Number of read requests issued
num_write_row_hits             =        76754   # Number of write row buffer hits
num_act_cmds                   =       134843   # Number of ACT commands
num_pre_cmds                   =       134817   # Number of PRE commands
num_ondemand_pres              =       113735   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9268910   # Cyles of rank active rank.0
rank_active_cycles.1           =      8979069   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       731090   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1020931   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       517606   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4971   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1141   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1564   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1798   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1891   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3579   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7333   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5940   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          437   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15299   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          196   # Write cmd latency (cycles)
write_latency[40-59]           =          374   # Write cmd latency (cycles)
write_latency[60-79]           =          695   # Write cmd latency (cycles)
write_latency[80-99]           =         1533   # Write cmd latency (cycles)
write_latency[100-119]         =         2210   # Write cmd latency (cycles)
write_latency[120-139]         =         3007   # Write cmd latency (cycles)
write_latency[140-159]         =         4156   # Write cmd latency (cycles)
write_latency[160-179]         =         5291   # Write cmd latency (cycles)
write_latency[180-199]         =         5673   # Write cmd latency (cycles)
write_latency[200-]            =        73055   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       209394   # Read request latency (cycles)
read_latency[40-59]            =        56864   # Read request latency (cycles)
read_latency[60-79]            =        74696   # Read request latency (cycles)
read_latency[80-99]            =        21446   # Read request latency (cycles)
read_latency[100-119]          =        17666   # Read request latency (cycles)
read_latency[120-139]          =        15805   # Read request latency (cycles)
read_latency[140-159]          =         7910   # Read request latency (cycles)
read_latency[160-179]          =         6097   # Read request latency (cycles)
read_latency[180-199]          =         4772   # Read request latency (cycles)
read_latency[200-]             =        50692   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.80225e+08   # Write energy
read_energy                    =  1.87626e+09   # Read energy
act_energy                     =   3.6893e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.50923e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.90047e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7838e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60294e+09   # Active standby energy rank.1
average_read_latency           =      97.7983   # Average read request latency (cycles)
average_interarrival           =      17.8074   # Average request interarrival latency (cycles)
total_energy                   =  1.56578e+10   # Total energy (pJ)
average_power                  =      1565.78   # Average power (mW)
average_bandwidth              =      4.79196   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       120509   # Number of WRITE/WRITEP commands
num_reads_done                 =       501086   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       372482   # Number of read row buffer hits
num_read_cmds                  =       501086   # Number of READ/READP commands
num_writes_done                =       120515   # Number of read requests issued
num_write_row_hits             =        90532   # Number of write row buffer hits
num_act_cmds                   =       159116   # Number of ACT commands
num_pre_cmds                   =       159086   # Number of PRE commands
num_ondemand_pres              =       137254   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9114735   # Cyles of rank active rank.0
rank_active_cycles.1           =      9049547   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       885265   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       950453   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       578718   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3962   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1164   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1578   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1782   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1998   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3646   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7916   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5253   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          363   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15222   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          260   # Write cmd latency (cycles)
write_latency[40-59]           =          385   # Write cmd latency (cycles)
write_latency[60-79]           =          844   # Write cmd latency (cycles)
write_latency[80-99]           =         1968   # Write cmd latency (cycles)
write_latency[100-119]         =         2624   # Write cmd latency (cycles)
write_latency[120-139]         =         3706   # Write cmd latency (cycles)
write_latency[140-159]         =         5026   # Write cmd latency (cycles)
write_latency[160-179]         =         6061   # Write cmd latency (cycles)
write_latency[180-199]         =         6816   # Write cmd latency (cycles)
write_latency[200-]            =        92814   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       209058   # Read request latency (cycles)
read_latency[40-59]            =        62504   # Read request latency (cycles)
read_latency[60-79]            =        83485   # Read request latency (cycles)
read_latency[80-99]            =        24836   # Read request latency (cycles)
read_latency[100-119]          =        19001   # Read request latency (cycles)
read_latency[120-139]          =        17425   # Read request latency (cycles)
read_latency[140-159]          =         9035   # Read request latency (cycles)
read_latency[160-179]          =         6725   # Read request latency (cycles)
read_latency[180-199]          =         5243   # Read request latency (cycles)
read_latency[200-]             =        63773   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.01581e+08   # Write energy
read_energy                    =  2.02038e+09   # Read energy
act_energy                     =  4.35341e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.24927e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.56217e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.68759e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64692e+09   # Active standby energy rank.1
average_read_latency           =      112.371   # Average read request latency (cycles)
average_interarrival           =      16.0873   # Average request interarrival latency (cycles)
total_energy                   =  1.59776e+10   # Total energy (pJ)
average_power                  =      1597.76   # Average power (mW)
average_bandwidth              =      5.30433   # Average bandwidth
