-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Thu Oct 21 17:42:33 2021
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
NsMax1zPmQRdQn2eGhaX9QGaHkEZOORL/oFHL0iMlYjCt9VZjiX6yRnnG71RXU1TuToActb0lemP
psQb1NihAcDzQAKCFGyAGlcHNFeSAeYV8POFU57mn3EmHNEHfP8C63tJe/6sRj5hP/49MJghF+YV
QCwIihSuot+KB1UOjhrR99/nJl2LadYsHyondF1Uw07Qaf+7ukBWy9F9JKpY/aAGxmYaKXHdgJ0I
b4Mx+g74pKlrdoQXyKl7+BxJKesIyDOWBD/JPFSJjd2E8oNGDznle2nrwcDFHU09I2bqS7ZPGgK7
uT3ad6M9cKfutN0GCaam60GSGjwbx7/zOx2HSC448I3zkNGB79OcfmyzNqRVTrcK/TaMAlotiHHa
ec5U7pzHVL+ZEAjeJdAViDOeqUWKrxjYORPr/TiVUE2hszQ+gOMnba354I9YuCUItra8Fx5jMuFz
IHT8dHMJFvpCs/TJeJwFFc/7xx82PSCAOS+MUEqaBZ1qPONBnCSBk7TV6GB3kDIeKhzHq8T3xq5P
JTFML9zwnJVOcVIEV2cm5QaeR6MfWjP5aNKfs5uq75LFA1xzqGXDmk0zRgGb2acR79RGCFbHTTaJ
j0Uo+6SY8QYoAF4AJWuevdStzoHctDGLqQS6JLhQv7cWcvbqRKrNg4scF5/GjC+IYWdaxDw/LAxH
FkKWspydiTDgH0CKl4g3DahkULDmrIauGpYzokB3snNA4HzNWUlNOErkN33Mq7RxYRlqmGsJIzX6
0qxzjfK4lemwnUS9R7ZxfMwo7xdmXeTilPuWM7js+fGXycgIDal1Fl1t5tvjZUagYzuF1kjR+L8z
blRExeJcXWnybPg4ulJW0g5Rp3pUJ4fKjTtbxTGbZALKLY+50Yvd2N33mbLniQNA0DFbGHYxZmIm
aFt5juOzqCOAwsUQ/ffuXpOUMTUnbmM5il2EKRDDic6F6nRXisE0Kr85pXW7dZ9pbHWFKUnmiMFG
82FdMSXruGZCjt2BSPyNYzFO4k+BMhpAn6UVlp9T+sHBQrjiYptE67Z9UIuJSXmlpY0qF2SnitEh
F0eyDMwGeWIN5Osd69biUfinivhNjfjmZHrCf1RPHHoVZs8HCfM6jaVHr/LzmSbLrqi66PewlkQx
dkcyaivzXJfZu9VDczlqf8z2eWZxwc7ALeaWg6BCAO51aYNnVIFQSQSeNyV+RQy5q7UctNs6aa67
1YmBl0QeS5qx8yA+OI2GQ4qJW6t2WYIvmyDopnadCZf//NUExo5KG86jkLUN+IMUULl78jZ4YzF7
cKS+thspRSEYBGBgRko7L49kKftvA7EAalQrtCWX8UQIyQ8Faxcr4aJz8zXDMXDNaYvPGhDgr7NG
yutBW51SAOlw2mPXFwPKz31krwQhkXZEE6xqUIBanIKIynl2foY72mcYw0c+o0qy8EtZhavbUzTe
CBG0zJMIPSzstpgDztNg3i47awCYhYF6ce2JqG7Sxn4zLvJje9cFwkgf42F9Zhlwgv5xxWYMJtfT
7vUNnbHeTdN+3bw/ovhkyuEoAKgGDw0OXDL/MQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
