# Synchronous-FIFO-DESIGN-using-VERILOG-HDL-