SIM = verilator
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = Res_Div.sv
TOPLEVEL = Res_Div
MODULE = Res_div_python_tb

include $(shell cocotb-config --makefiles)/Makefile.sim
