
Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sat Sep 27 20:24:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 30.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i6  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               9.174ns  (18.6% logic, 81.4% route), 6 logic levels.

 Constraint Details:

      9.174ns physical path delay SLICE_1 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 30.953ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C56D.CLK to     R42C56D.Q1 SLICE_1 (from fastclk_c)
ROUTE         4     1.258     R42C56D.Q1 to     R41C56D.A0 por_6
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 SLICE_92
ROUTE         1     0.382     R41C56D.F0 to     R41C56A.C0 n3388
CTOF_DEL    ---     0.236     R41C56A.C0 to     R41C56A.F0 SLICE_53
ROUTE         1     0.193     R41C56A.F0 to     R41C56A.D1 n3460
CTOF_DEL    ---     0.236     R41C56A.D1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    9.174   (18.6% logic, 81.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C56D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 30.998ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i8  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               9.129ns  (18.6% logic, 81.4% route), 6 logic levels.

 Constraint Details:

      9.129ns physical path delay SLICE_17 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 30.998ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C57A.CLK to     R42C57A.Q1 SLICE_17 (from fastclk_c)
ROUTE         4     1.029     R42C57A.Q1 to     R41C56D.B1 por_8
CTOF_DEL    ---     0.236     R41C56D.B1 to     R41C56D.F1 SLICE_92
ROUTE         1     0.566     R41C56D.F1 to     R41C56A.A0 n3442
CTOF_DEL    ---     0.236     R41C56A.A0 to     R41C56A.F0 SLICE_53
ROUTE         1     0.193     R41C56A.F0 to     R41C56A.D1 n3460
CTOF_DEL    ---     0.236     R41C56A.D1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    9.129   (18.6% logic, 81.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C57A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.199ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i14  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               8.928ns  (16.4% logic, 83.6% route), 5 logic levels.

 Constraint Details:

      8.928ns physical path delay SLICE_7 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 31.199ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C57D.CLK to     R42C57D.Q1 SLICE_7 (from fastclk_c)
ROUTE         4     1.037     R42C57D.Q1 to     R41C55C.A1 por_14
CTOF_DEL    ---     0.236     R41C55C.A1 to     R41C55C.F1 SLICE_96
ROUTE         1     0.786     R41C55C.F1 to     R41C56A.A1 n3394
CTOF_DEL    ---     0.236     R41C56A.A1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    8.928   (16.4% logic, 83.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C57D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.212ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i0  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               8.915ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

      8.915ns physical path delay SLICE_12 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 31.212ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C56A.CLK to     R42C56A.Q1 SLICE_12 (from fastclk_c)
ROUTE         4     0.815     R42C56A.Q1 to     R41C56D.A1 por_0
CTOF_DEL    ---     0.236     R41C56D.A1 to     R41C56D.F1 SLICE_92
ROUTE         1     0.566     R41C56D.F1 to     R41C56A.A0 n3442
CTOF_DEL    ---     0.236     R41C56A.A0 to     R41C56A.F0 SLICE_53
ROUTE         1     0.193     R41C56A.F0 to     R41C56A.D1 n3460
CTOF_DEL    ---     0.236     R41C56A.D1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    8.915   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C56A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.315ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i6  (from fastclk_c +)
   Destination:    FF         Data in        tx_byte_i4  (to fastclk_c +)

   Delay:               8.945ns  (19.0% logic, 81.0% route), 6 logic levels.

 Constraint Details:

      8.945ns physical path delay SLICE_1 to SLICE_35 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 31.315ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C56D.CLK to     R42C56D.Q1 SLICE_1 (from fastclk_c)
ROUTE         4     1.258     R42C56D.Q1 to     R41C56D.A0 por_6
CTOF_DEL    ---     0.236     R41C56D.A0 to     R41C56D.F0 SLICE_92
ROUTE         1     0.382     R41C56D.F0 to     R41C56A.C0 n3388
CTOF_DEL    ---     0.236     R41C56A.C0 to     R41C56A.F0 SLICE_53
ROUTE         1     0.193     R41C56A.F0 to     R41C56A.D1 n3460
CTOF_DEL    ---     0.236     R41C56A.D1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.375     R41C53B.F0 to     R45C51B.B0 n3784
CTOF_DEL    ---     0.236     R45C51B.B0 to     R45C51B.F0 SLICE_35
ROUTE         1     0.000     R45C51B.F0 to    R45C51B.DI0 tx_byte_7_N_41_4 (to fastclk_c)
                  --------
                    8.945   (19.0% logic, 81.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C56D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R45C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i12  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               8.790ns  (16.7% logic, 83.3% route), 5 logic levels.

 Constraint Details:

      8.790ns physical path delay SLICE_8 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 31.337ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C57C.CLK to     R42C57C.Q1 SLICE_8 (from fastclk_c)
ROUTE         4     1.070     R42C57C.Q1 to     R41C57D.D1 por_12
CTOF_DEL    ---     0.236     R41C57D.D1 to     R41C57D.F1 SLICE_93
ROUTE         1     0.615     R41C57D.F1 to     R41C56A.C1 n3456
CTOF_DEL    ---     0.236     R41C56A.C1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    8.790   (16.7% logic, 83.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C57C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.358ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i13  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               8.769ns  (19.4% logic, 80.6% route), 6 logic levels.

 Constraint Details:

      8.769ns physical path delay SLICE_7 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 31.358ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C57D.CLK to     R42C57D.Q0 SLICE_7 (from fastclk_c)
ROUTE         4     0.666     R42C57D.Q0 to     R41C56D.D1 por_13
CTOF_DEL    ---     0.236     R41C56D.D1 to     R41C56D.F1 SLICE_92
ROUTE         1     0.566     R41C56D.F1 to     R41C56A.A0 n3442
CTOF_DEL    ---     0.236     R41C56A.A0 to     R41C56A.F0 SLICE_53
ROUTE         1     0.193     R41C56A.F0 to     R41C56A.D1 n3460
CTOF_DEL    ---     0.236     R41C56A.D1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    8.769   (19.4% logic, 80.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C57D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i8  (from fastclk_c +)
   Destination:    FF         Data in        tx_byte_i4  (to fastclk_c +)

   Delay:               8.900ns  (19.1% logic, 80.9% route), 6 logic levels.

 Constraint Details:

      8.900ns physical path delay SLICE_17 to SLICE_35 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 31.360ns

 Physical Path Details:

      Data path SLICE_17 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C57A.CLK to     R42C57A.Q1 SLICE_17 (from fastclk_c)
ROUTE         4     1.029     R42C57A.Q1 to     R41C56D.B1 por_8
CTOF_DEL    ---     0.236     R41C56D.B1 to     R41C56D.F1 SLICE_92
ROUTE         1     0.566     R41C56D.F1 to     R41C56A.A0 n3442
CTOF_DEL    ---     0.236     R41C56A.A0 to     R41C56A.F0 SLICE_53
ROUTE         1     0.193     R41C56A.F0 to     R41C56A.D1 n3460
CTOF_DEL    ---     0.236     R41C56A.D1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.375     R41C53B.F0 to     R45C51B.B0 n3784
CTOF_DEL    ---     0.236     R45C51B.B0 to     R45C51B.F0 SLICE_35
ROUTE         1     0.000     R45C51B.F0 to    R45C51B.DI0 tx_byte_7_N_41_4 (to fastclk_c)
                  --------
                    8.900   (19.1% logic, 80.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C57A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R45C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i11  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               8.750ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.750ns physical path delay SLICE_8 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 31.377ns

 Physical Path Details:

      Data path SLICE_8 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R42C57C.CLK to     R42C57C.Q0 SLICE_8 (from fastclk_c)
ROUTE         4     0.856     R42C57C.Q0 to     R41C55C.C1 por_11
CTOF_DEL    ---     0.236     R41C55C.C1 to     R41C55C.F1 SLICE_96
ROUTE         1     0.786     R41C55C.F1 to     R41C56A.A1 n3394
CTOF_DEL    ---     0.236     R41C56A.A1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    8.750   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C57C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31.378ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_509__i2  (from fastclk_c +)
   Destination:    FF         Data in        scl_t_140  (to fastclk_c +)

   Delay:               8.749ns  (16.8% logic, 83.2% route), 5 logic levels.

 Constraint Details:

      8.749ns physical path delay SLICE_4 to SLICE_32 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.127ns CE_SET requirement (totaling 40.127ns) by 31.378ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R42C56B.CLK to     R42C56B.Q1 SLICE_4 (from fastclk_c)
ROUTE         4     1.029     R42C56B.Q1 to     R41C57D.B1 por_2
CTOF_DEL    ---     0.236     R41C57D.B1 to     R41C57D.F1 SLICE_93
ROUTE         1     0.615     R41C57D.F1 to     R41C56A.C1 n3456
CTOF_DEL    ---     0.236     R41C56A.C1 to     R41C56A.F1 SLICE_53
ROUTE        14     1.035     R41C56A.F1 to     R41C53B.B0 por_15__N_67
CTOF_DEL    ---     0.236     R41C53B.B0 to     R41C53B.F0 SLICE_86
ROUTE        17     4.010     R41C53B.F0 to     R43C51C.D0 n3784
CTOF_DEL    ---     0.236     R43C51C.D0 to     R43C51C.F0 SLICE_54
ROUTE         1     0.594     R43C51C.F0 to     R42C51B.CE fastclk_c_enable_2 (to fastclk_c)
                  --------
                    8.749   (16.8% logic, 83.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C56B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     2.627       P3.PADDI to    R42C51B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  110.534MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  110.534 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 37
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 751 connections (98.82% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sat Sep 27 20:24:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i2  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i2  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_19 to SLICE_19 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_19 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C50D.CLK to     R44C50D.Q0 SLICE_19 (from fastclk_c)
ROUTE        11     0.073     R44C50D.Q0 to     R44C50D.C0 bitidx_2
CTOF_DEL    ---     0.076     R44C50D.C0 to     R44C50D.F0 SLICE_19
ROUTE         1     0.000     R44C50D.F0 to    R44C50D.DI0 bitidx_3_N_96_2 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R44C50D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R44C50D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i12  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i12  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_20 to SLICE_20 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_20 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C51C.CLK to     R42C51C.Q0 SLICE_20 (from fastclk_c)
ROUTE         6     0.073     R42C51C.Q0 to     R42C51C.C0 n701
CTOF_DEL    ---     0.076     R42C51C.C0 to     R42C51C.F0 SLICE_20
ROUTE         1     0.000     R42C51C.F0 to    R42C51C.DI0 n2425 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C51C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C51C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              phase__i0  (from fastclk_c +)
   Destination:    FF         Data in        phase__i0  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_29 to SLICE_29 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C54C.CLK to     R42C54C.Q0 SLICE_29 (from fastclk_c)
ROUTE        10     0.073     R42C54C.Q0 to     R42C54C.C0 phase_0
CTOF_DEL    ---     0.076     R42C54C.C0 to     R42C54C.F0 SLICE_29
ROUTE         1     0.000     R42C54C.F0 to    R42C54C.DI0 n2784 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C54C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C54C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i1  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i1  (to fastclk_c +)

   Delay:               0.363ns  (65.8% logic, 34.2% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay SLICE_18 to SLICE_18 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.244ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C50C.CLK to     R41C50C.Q1 SLICE_18 (from fastclk_c)
ROUTE         9     0.124     R41C50C.Q1 to     R41C50C.D1 bitidx_1
CTOF_DEL    ---     0.076     R41C50C.D1 to     R41C50C.F1 SLICE_18
ROUTE         1     0.000     R41C50C.F1 to    R41C50C.DI1 bitidx_3_N_96_1 (to fastclk_c)
                  --------
                    0.363   (65.8% logic, 34.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C50C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C50C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i7  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i7  (to fastclk_c +)

   Delay:               0.367ns  (65.4% logic, 34.6% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_31 to SLICE_31 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.248ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C52C.CLK to     R44C52C.Q0 SLICE_31 (from fastclk_c)
ROUTE         8     0.127     R44C52C.Q0 to     R44C52C.D0 phase_1_N_100_1
CTOF_DEL    ---     0.076     R44C52C.D0 to     R44C52C.F0 SLICE_31
ROUTE         1     0.000     R44C52C.F0 to    R44C52C.DI0 n2640 (to fastclk_c)
                  --------
                    0.367   (65.4% logic, 34.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R44C52C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R44C52C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i9  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i9  (to fastclk_c +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay SLICE_22 to SLICE_22 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R41C52A.CLK to     R41C52A.Q1 SLICE_22 (from fastclk_c)
ROUTE         3     0.136     R41C52A.Q1 to     R41C52A.C1 n704
CTOF_DEL    ---     0.076     R41C52A.C1 to     R41C52A.F1 SLICE_22
ROUTE         1     0.000     R41C52A.F1 to    R41C52A.DI1 n1251 (to fastclk_c)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C52A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C52A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i1  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i1  (to fastclk_c +)

   Delay:               0.376ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.376ns physical path delay SLICE_28 to SLICE_28 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.257ns

 Physical Path Details:

      Data path SLICE_28 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C55A.CLK to     R44C55A.Q0 SLICE_28 (from fastclk_c)
ROUTE         8     0.136     R44C55A.Q0 to     R44C55A.C0 n712
CTOF_DEL    ---     0.076     R44C55A.C0 to     R44C55A.F0 SLICE_28
ROUTE         1     0.000     R44C55A.F0 to    R44C55A.DI0 n1233 (to fastclk_c)
                  --------
                    0.376   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R44C55A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R44C55A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i11  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i12  (to fastclk_c +)

   Delay:               0.379ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay SLICE_60 to SLICE_20 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.260ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C50B.CLK to     R42C50B.Q0 SLICE_60 (from fastclk_c)
ROUTE         5     0.139     R42C50B.Q0 to     R42C51C.D0 n702
CTOF_DEL    ---     0.076     R42C51C.D0 to     R42C51C.F0 SLICE_20
ROUTE         1     0.000     R42C51C.F0 to    R42C51C.DI0 n2425 (to fastclk_c)
                  --------
                    0.379   (63.3% logic, 36.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C50B.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C51C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i4  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i5  (to fastclk_c +)

   Delay:               0.381ns  (63.0% logic, 37.0% route), 2 logic levels.

 Constraint Details:

      0.381ns physical path delay SLICE_80 to SLICE_25 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.262ns

 Physical Path Details:

      Data path SLICE_80 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C51A.CLK to     R43C51A.Q0 SLICE_80 (from fastclk_c)
ROUTE         5     0.141     R43C51A.Q0 to     R42C51A.D0 n709
CTOF_DEL    ---     0.076     R42C51A.D0 to     R42C51A.F0 SLICE_25
ROUTE         1     0.000     R42C51A.F0 to    R42C51A.DI0 n2429 (to fastclk_c)
                  --------
                    0.381   (63.0% logic, 37.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_80:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R43C51A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C51A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.265ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_FSM_i5  (from fastclk_c +)
   Destination:    FF         Data in        state_FSM_i6  (to fastclk_c +)

   Delay:               0.383ns  (42.8% logic, 57.2% route), 1 logic levels.

 Constraint Details:

      0.383ns physical path delay SLICE_25 to SLICE_41 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.265ns

 Physical Path Details:

      Data path SLICE_25 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R42C51A.CLK to     R42C51A.Q0 SLICE_25 (from fastclk_c)
ROUTE         6     0.219     R42C51A.Q0 to     R41C51D.M0 n708 (to fastclk_c)
                  --------
                    0.383   (42.8% logic, 57.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R42C51A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        37     0.787       P3.PADDI to    R41C51D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 37
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 751 connections (98.82% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

