{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "8b3c3a76",
   "metadata": {},
   "source": [
    "### Chapter 20: Design Examples\n",
    "\n",
    "This chapter provides comprehensive examples of real-world digital design implementations using SystemVerilog. Each example demonstrates best practices and advanced SystemVerilog features in practical applications."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9df0bfff",
   "metadata": {},
   "source": [
    "#### Combinational Logic Designs"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d009c719",
   "metadata": {},
   "source": [
    "##### Arithmetic Logic Unit (ALU)\n",
    "\n",
    "```systemverilog\n",
    "// 8-bit ALU with multiple operations\n",
    "module alu_8bit #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic [3:0] op_sel,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic cout, zero, negative, overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH:0] temp_result;\n",
    "    \n",
    "    always_comb begin\n",
    "        temp_result = '0;\n",
    "        cout = 1'b0;\n",
    "        \n",
    "        case (op_sel)\n",
    "            4'b0000: temp_result = a + b;                       // ADD\n",
    "            4'b0001: temp_result = a + b + cin;                 // ADC (Add with carry)\n",
    "            4'b0010: temp_result = a - b;                       // SUB\n",
    "            4'b0011: temp_result = a - b - cin;                 // SBC (Sub with borrow)\n",
    "            4'b0100: temp_result = a & b;                       // AND\n",
    "            4'b0101: temp_result = a | b;                       // OR\n",
    "            4'b0110: temp_result = a ^ b;                       // XOR\n",
    "            4'b0111: temp_result = ~a;                          // NOT\n",
    "            4'b1000: temp_result = a << 1;                      // Shift left\n",
    "            4'b1001: temp_result = a >> 1;                      // Shift right\n",
    "            4'b1010: temp_result = $signed(a) >>> 1;            // Arithmetic shift right\n",
    "            4'b1011: temp_result = {a[WIDTH-2:0], a[WIDTH-1]};  // Rotate left\n",
    "            4'b1100: temp_result = {a[0], a[WIDTH-1:1]};        // Rotate right\n",
    "            4'b1101: temp_result = (a < b) ? 1 : 0;             // Compare less than\n",
    "            4'b1110: temp_result = (a == b) ? 1 : 0;            // Compare equal\n",
    "            4'b1111: temp_result = a;                           // Pass through A\n",
    "            default: temp_result = '0;\n",
    "        endcase\n",
    "        \n",
    "        result = temp_result[WIDTH-1:0];\n",
    "        cout = temp_result[WIDTH];\n",
    "        zero = (result == '0);\n",
    "        negative = result[WIDTH-1];\n",
    "        \n",
    "        // Overflow detection for addition/subtraction\n",
    "        if (op_sel == 4'b0000 || op_sel == 4'b0001) // ADD operations\n",
    "            overflow = (a[WIDTH-1] == b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else if (op_sel == 4'b0010 || op_sel == 4'b0011) // SUB operations\n",
    "            overflow = (a[WIDTH-1] != b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else\n",
    "            overflow = 1'b0;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7534f99e",
   "metadata": {},
   "source": [
    "##### Priority Encoder\n",
    "\n",
    "```systemverilog\n",
    "// Parameterized priority encoder\n",
    "module priority_encoder #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter OUT_WIDTH = $clog2(WIDTH)\n",
    ")(\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [OUT_WIDTH-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        encoded_out = '0;\n",
    "        valid = 1'b0;\n",
    "        \n",
    "        // Priority encoding - highest bit has priority\n",
    "        for (int i = WIDTH-1; i >= 0; i--) begin\n",
    "            if (data_in[i]) begin\n",
    "                encoded_out = i;\n",
    "                valid = 1'b1;\n",
    "                break;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1daf8191",
   "metadata": {},
   "source": [
    "##### Barrel Shifter\n",
    "\n",
    "```systemverilog\n",
    "// Configurable barrel shifter\n",
    "module barrel_shifter #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter SHIFT_WIDTH = $clog2(WIDTH)\n",
    ")(\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    input logic [SHIFT_WIDTH-1:0] shift_amount,\n",
    "    input logic shift_left,\n",
    "    input logic arithmetic,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        if (shift_left) begin\n",
    "            data_out = data_in << shift_amount;\n",
    "        end else begin\n",
    "            if (arithmetic) begin\n",
    "                data_out = $signed(data_in) >>> shift_amount;\n",
    "            end else begin\n",
    "                data_out = data_in >> shift_amount;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7d509a2d",
   "metadata": {},
   "source": [
    "#### Sequential Logic (Counters, State Machines)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8a8e7b15",
   "metadata": {},
   "source": [
    "##### Universal Counter\n",
    "\n",
    "```systemverilog\n",
    "// Configurable up/down counter with load, enable, and terminal count\n",
    "module universal_counter #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter RESET_VALUE = 0\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic enable,\n",
    "    input logic load,\n",
    "    input logic up_down,  // 1 = up, 0 = down\n",
    "    input logic [WIDTH-1:0] load_data,\n",
    "    input logic [WIDTH-1:0] terminal_count,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic tc_reached\n",
    ");\n",
    "\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            count <= RESET_VALUE;\n",
    "        end else if (load) begin\n",
    "            count <= load_data;\n",
    "        end else if (enable) begin\n",
    "            if (up_down) begin\n",
    "                count <= count + 1;\n",
    "            end else begin\n",
    "                count <= count - 1;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign tc_reached = (count == terminal_count);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9b40c36c",
   "metadata": {},
   "source": [
    "##### Advanced State Machine - UART Transmitter\n",
    "\n",
    "```systemverilog\n",
    "// UART Transmitter with configurable baud rate\n",
    "module uart_transmitter #(\n",
    "    parameter CLOCK_FREQ = 50_000_000,\n",
    "    parameter BAUD_RATE = 115200,\n",
    "    parameter DATA_BITS = 8\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [DATA_BITS-1:0] tx_data,\n",
    "    input logic tx_start,\n",
    "    output logic tx_ready,\n",
    "    output logic tx_out\n",
    ");\n",
    "\n",
    "    localparam BAUD_TICK = CLOCK_FREQ / BAUD_RATE;\n",
    "    localparam BAUD_WIDTH = $clog2(BAUD_TICK);\n",
    "    \n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        START_BIT,\n",
    "        DATA_BITS_STATE,\n",
    "        PARITY_BIT,\n",
    "        STOP_BIT\n",
    "    } uart_state_t;\n",
    "    \n",
    "    uart_state_t current_state, next_state;\n",
    "    \n",
    "    logic [BAUD_WIDTH-1:0] baud_counter;\n",
    "    logic [3:0] bit_counter;\n",
    "    logic [DATA_BITS-1:0] shift_reg;\n",
    "    logic baud_tick;\n",
    "    logic parity_bit;\n",
    "    \n",
    "    // Baud rate generator\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            baud_counter <= '0;\n",
    "        end else if (current_state == IDLE) begin\n",
    "            baud_counter <= '0;\n",
    "        end else if (baud_counter == BAUD_TICK - 1) begin\n",
    "            baud_counter <= '0;\n",
    "        end else begin\n",
    "            baud_counter <= baud_counter + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign baud_tick = (baud_counter == BAUD_TICK - 1);\n",
    "    \n",
    "    // State register\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Next state logic\n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (tx_start) begin\n",
    "                    next_state = START_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            START_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = DATA_BITS_STATE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            DATA_BITS_STATE: begin\n",
    "                if (baud_tick && (bit_counter == DATA_BITS - 1)) begin\n",
    "                    next_state = PARITY_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            PARITY_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = STOP_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            STOP_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Data path\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= '0;\n",
    "            bit_counter <= '0;\n",
    "            parity_bit <= '0;\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                IDLE: begin\n",
    "                    if (tx_start) begin\n",
    "                        shift_reg <= tx_data;\n",
    "                        parity_bit <= ^tx_data; // Even parity\n",
    "                        bit_counter <= '0;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                DATA_BITS_STATE: begin\n",
    "                    if (baud_tick) begin\n",
    "                        shift_reg <= {1'b0, shift_reg[DATA_BITS-1:1]};\n",
    "                        bit_counter <= bit_counter + 1;\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Output logic\n",
    "    always_comb begin\n",
    "        case (current_state)\n",
    "            IDLE: tx_out = 1'b1;\n",
    "            START_BIT: tx_out = 1'b0;\n",
    "            DATA_BITS_STATE: tx_out = shift_reg[0];\n",
    "            PARITY_BIT: tx_out = parity_bit;\n",
    "            STOP_BIT: tx_out = 1'b1;\n",
    "            default: tx_out = 1'b1;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign tx_ready = (current_state == IDLE);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f8e8a13a",
   "metadata": {},
   "source": [
    "#### Memory Models"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1cd34396",
   "metadata": {},
   "source": [
    "##### Dual-Port RAM\n",
    "\n",
    "```systemverilog\n",
    "// True dual-port RAM with byte enables\n",
    "module dual_port_ram #(\n",
    "    parameter ADDR_WIDTH = 10,\n",
    "    parameter DATA_WIDTH = 32,\n",
    "    parameter BYTE_WIDTH = 8,\n",
    "    parameter NUM_BYTES = DATA_WIDTH / BYTE_WIDTH\n",
    ")(\n",
    "    // Port A\n",
    "    input logic clk_a,\n",
    "    input logic [ADDR_WIDTH-1:0] addr_a,\n",
    "    input logic [DATA_WIDTH-1:0] data_in_a,\n",
    "    input logic [NUM_BYTES-1:0] byte_en_a,\n",
    "    input logic we_a,\n",
    "    input logic en_a,\n",
    "    output logic [DATA_WIDTH-1:0] data_out_a,\n",
    "    \n",
    "    // Port B\n",
    "    input logic clk_b,\n",
    "    input logic [ADDR_WIDTH-1:0] addr_b,\n",
    "    input logic [DATA_WIDTH-1:0] data_in_b,\n",
    "    input logic [NUM_BYTES-1:0] byte_en_b,\n",
    "    input logic we_b,\n",
    "    input logic en_b,\n",
    "    output logic [DATA_WIDTH-1:0] data_out_b\n",
    ");\n",
    "\n",
    "    localparam MEM_DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] memory [MEM_DEPTH];\n",
    "    \n",
    "    // Port A operations\n",
    "    always_ff @(posedge clk_a) begin\n",
    "        if (en_a) begin\n",
    "            if (we_a) begin\n",
    "                for (int i = 0; i < NUM_BYTES; i++) begin\n",
    "                    if (byte_en_a[i]) begin\n",
    "                        memory[addr_a][i*BYTE_WIDTH +: BYTE_WIDTH] <= \n",
    "                            data_in_a[i*BYTE_WIDTH +: BYTE_WIDTH];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            data_out_a <= memory[addr_a];\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Port B operations\n",
    "    always_ff @(posedge clk_b) begin\n",
    "        if (en_b) begin\n",
    "            if (we_b) begin\n",
    "                for (int i = 0; i < NUM_BYTES; i++) begin\n",
    "                    if (byte_en_b[i]) begin\n",
    "                        memory[addr_b][i*BYTE_WIDTH +: BYTE_WIDTH] <= \n",
    "                            data_in_b[i*BYTE_WIDTH +: BYTE_WIDTH];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            data_out_b <= memory[addr_b];\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aefe0aa4",
   "metadata": {},
   "source": [
    "##### FIFO Buffer\n",
    "\n",
    "```systemverilog\n",
    "// Synchronous FIFO with configurable depth and width\n",
    "module sync_fifo #(\n",
    "    parameter DATA_WIDTH = 32,\n",
    "    parameter FIFO_DEPTH = 16,\n",
    "    parameter ADDR_WIDTH = $clog2(FIFO_DEPTH)\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Write interface\n",
    "    input logic wr_en,\n",
    "    input logic [DATA_WIDTH-1:0] wr_data,\n",
    "    output logic full,\n",
    "    output logic almost_full,\n",
    "    \n",
    "    // Read interface\n",
    "    input logic rd_en,\n",
    "    output logic [DATA_WIDTH-1:0] rd_data,\n",
    "    output logic empty,\n",
    "    output logic almost_empty,\n",
    "    \n",
    "    // Status\n",
    "    output logic [ADDR_WIDTH:0] data_count\n",
    ");\n",
    "\n",
    "    logic [DATA_WIDTH-1:0] memory [FIFO_DEPTH];\n",
    "    logic [ADDR_WIDTH:0] wr_ptr, rd_ptr;\n",
    "    logic [ADDR_WIDTH:0] count;\n",
    "    \n",
    "    // Pointer management\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            wr_ptr <= '0;\n",
    "        end else if (wr_en && !full) begin\n",
    "            wr_ptr <= (wr_ptr == FIFO_DEPTH - 1) ? '0 : wr_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            rd_ptr <= '0;\n",
    "        end else if (rd_en && !empty) begin\n",
    "            rd_ptr <= (rd_ptr == FIFO_DEPTH - 1) ? '0 : rd_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Data count\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            count <= '0;\n",
    "        end else begin\n",
    "            case ({wr_en && !full, rd_en && !empty})\n",
    "                2'b10: count <= count + 1;  // Write only\n",
    "                2'b01: count <= count - 1;  // Read only\n",
    "                default: count <= count;    // Both or neither\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Memory operations\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (wr_en && !full) begin\n",
    "            memory[wr_ptr[ADDR_WIDTH-1:0]] <= wr_data;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign rd_data = memory[rd_ptr[ADDR_WIDTH-1:0]];\n",
    "    \n",
    "    // Status flags\n",
    "    assign empty = (count == '0);\n",
    "    assign full = (count == FIFO_DEPTH);\n",
    "    assign almost_empty = (count <= 1);\n",
    "    assign almost_full = (count >= FIFO_DEPTH - 1);\n",
    "    assign data_count = count;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "50cee0e0",
   "metadata": {},
   "source": [
    "#### Bus Protocols"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "779d5ce6",
   "metadata": {},
   "source": [
    "##### AXI4-Lite Master Interface\n",
    "\n",
    "```systemverilog\n",
    "// AXI4-Lite Master Interface\n",
    "module axi4_lite_master #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic aclk,\n",
    "    input logic aresetn,\n",
    "    \n",
    "    // User interface\n",
    "    input logic req_valid,\n",
    "    input logic req_write,\n",
    "    input logic [ADDR_WIDTH-1:0] req_addr,\n",
    "    input logic [DATA_WIDTH-1:0] req_wdata,\n",
    "    input logic [DATA_WIDTH/8-1:0] req_wstrb,\n",
    "    output logic req_ready,\n",
    "    output logic resp_valid,\n",
    "    output logic [DATA_WIDTH-1:0] resp_rdata,\n",
    "    output logic [1:0] resp_status,\n",
    "    input logic resp_ready,\n",
    "    \n",
    "    // AXI4-Lite Master Interface\n",
    "    // Write Address Channel\n",
    "    output logic [ADDR_WIDTH-1:0] m_axi_awaddr,\n",
    "    output logic [2:0] m_axi_awprot,\n",
    "    output logic m_axi_awvalid,\n",
    "    input logic m_axi_awready,\n",
    "    \n",
    "    // Write Data Channel\n",
    "    output logic [DATA_WIDTH-1:0] m_axi_wdata,\n",
    "    output logic [DATA_WIDTH/8-1:0] m_axi_wstrb,\n",
    "    output logic m_axi_wvalid,\n",
    "    input logic m_axi_wready,\n",
    "    \n",
    "    // Write Response Channel\n",
    "    input logic [1:0] m_axi_bresp,\n",
    "    input logic m_axi_bvalid,\n",
    "    output logic m_axi_bready,\n",
    "    \n",
    "    // Read Address Channel\n",
    "    output logic [ADDR_WIDTH-1:0] m_axi_araddr,\n",
    "    output logic [2:0] m_axi_arprot,\n",
    "    output logic m_axi_arvalid,\n",
    "    input logic m_axi_arready,\n",
    "    \n",
    "    // Read Data Channel\n",
    "    input logic [DATA_WIDTH-1:0] m_axi_rdata,\n",
    "    input logic [1:0] m_axi_rresp,\n",
    "    input logic m_axi_rvalid,\n",
    "    output logic m_axi_rready\n",
    ");\n",
    "\n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        WRITE_ADDR,\n",
    "        WRITE_DATA,\n",
    "        WRITE_RESP,\n",
    "        READ_ADDR,\n",
    "        READ_DATA\n",
    "    } axi_state_t;\n",
    "    \n",
    "    axi_state_t current_state, next_state;\n",
    "    \n",
    "    logic [ADDR_WIDTH-1:0] addr_reg;\n",
    "    logic [DATA_WIDTH-1:0] wdata_reg;\n",
    "    logic [DATA_WIDTH/8-1:0] wstrb_reg;\n",
    "    logic write_req;\n",
    "    \n",
    "    // State machine\n",
    "    always_ff @(posedge aclk or negedge aresetn) begin\n",
    "        if (!aresetn) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Next state logic\n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (req_valid && req_ready) begin\n",
    "                    if (req_write) begin\n",
    "                        next_state = WRITE_ADDR;\n",
    "                    end else begin\n",
    "                        next_state = READ_ADDR;\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_ADDR: begin\n",
    "                if (m_axi_awvalid && m_axi_awready) begin\n",
    "                    next_state = WRITE_DATA;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_DATA: begin\n",
    "                if (m_axi_wvalid && m_axi_wready) begin\n",
    "                    next_state = WRITE_RESP;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_RESP: begin\n",
    "                if (m_axi_bvalid && m_axi_bready) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            READ_ADDR: begin\n",
    "                if (m_axi_arvalid && m_axi_arready) begin\n",
    "                    next_state = READ_DATA;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            READ_DATA: begin\n",
    "                if (m_axi_rvalid && m_axi_rready) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register request\n",
    "    always_ff @(posedge aclk or negedge aresetn) begin\n",
    "        if (!aresetn) begin\n",
    "            addr_reg <= '0;\n",
    "            wdata_reg <= '0;\n",
    "            wstrb_reg <= '0;\n",
    "            write_req <= 1'b0;\n",
    "        end else if (req_valid && req_ready) begin\n",
    "            addr_reg <= req_addr;\n",
    "            wdata_reg <= req_wdata;\n",
    "            wstrb_reg <= req_wstrb;\n",
    "            write_req <= req_write;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // AXI signal assignments\n",
    "    assign m_axi_awaddr = addr_reg;\n",
    "    assign m_axi_awprot = 3'b000;\n",
    "    assign m_axi_awvalid = (current_state == WRITE_ADDR);\n",
    "    \n",
    "    assign m_axi_wdata = wdata_reg;\n",
    "    assign m_axi_wstrb = wstrb_reg;\n",
    "    assign m_axi_wvalid = (current_state == WRITE_DATA);\n",
    "    \n",
    "    assign m_axi_bready = (current_state == WRITE_RESP) && resp_ready;\n",
    "    \n",
    "    assign m_axi_araddr = addr_reg;\n",
    "    assign m_axi_arprot = 3'b000;\n",
    "    assign m_axi_arvalid = (current_state == READ_ADDR);\n",
    "    \n",
    "    assign m_axi_rready = (current_state == READ_DATA) && resp_ready;\n",
    "    \n",
    "    // User interface\n",
    "    assign req_ready = (current_state == IDLE);\n",
    "    assign resp_valid = (current_state == WRITE_RESP && m_axi_bvalid) ||\n",
    "                       (current_state == READ_DATA && m_axi_rvalid);\n",
    "    assign resp_rdata = m_axi_rdata;\n",
    "    assign resp_status = write_req ? m_axi_bresp : m_axi_rresp;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "834fe95c",
   "metadata": {},
   "source": [
    "#### Processor Components"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e12f8506",
   "metadata": {},
   "source": [
    "##### Simple RISC-V CPU Core\n",
    "\n",
    "```systemverilog\n",
    "// Simplified RISC-V RV32I CPU Core\n",
    "module riscv_core #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Instruction Memory Interface\n",
    "    output logic [ADDR_WIDTH-1:0] imem_addr,\n",
    "    input logic [DATA_WIDTH-1:0] imem_data,\n",
    "    output logic imem_req,\n",
    "    \n",
    "    // Data Memory Interface\n",
    "    output logic [ADDR_WIDTH-1:0] dmem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] dmem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] dmem_rdata,\n",
    "    output logic [3:0] dmem_be,\n",
    "    output logic dmem_we,\n",
    "    output logic dmem_req\n",
    ");\n",
    "\n",
    "    // Register file\n",
    "    logic [DATA_WIDTH-1:0] registers [32];\n",
    "    \n",
    "    // Pipeline registers\n",
    "    logic [ADDR_WIDTH-1:0] pc, pc_next;\n",
    "    logic [DATA_WIDTH-1:0] instruction;\n",
    "    logic [DATA_WIDTH-1:0] alu_result;\n",
    "    logic [DATA_WIDTH-1:0] reg_data1, reg_data2;\n",
    "    \n",
    "    // Instruction decode\n",
    "    logic [6:0] opcode;\n",
    "    logic [4:0] rd, rs1, rs2;\n",
    "    logic [2:0] funct3;\n",
    "    logic [6:0] funct7;\n",
    "    logic [DATA_WIDTH-1:0] immediate;\n",
    "    \n",
    "    // Control signals\n",
    "    logic reg_write;\n",
    "    logic [1:0] alu_op;\n",
    "    logic alu_src;\n",
    "    logic mem_read, mem_write;\n",
    "    logic [1:0] mem_to_reg;\n",
    "    logic branch, jump;\n",
    "    logic [3:0] alu_control;\n",
    "    \n",
    "    // Instruction fetch\n",
    "    assign imem_addr = pc;\n",
    "    assign imem_req = 1'b1;\n",
    "    assign instruction = imem_data;\n",
    "    \n",
    "    // Instruction decode\n",
    "    assign opcode = instruction[6:0];\n",
    "    assign rd = instruction[11:7];\n",
    "    assign funct3 = instruction[14:12];\n",
    "    assign rs1 = instruction[19:15];\n",
    "    assign rs2 = instruction[24:20];\n",
    "    assign funct7 = instruction[31:25];\n",
    "    \n",
    "    // Immediate generation\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            7'b0010011, 7'b0000011: // I-type\n",
    "                immediate = {{20{instruction[31]}}, instruction[31:20]};\n",
    "            7'b0100011: // S-type\n",
    "                immediate = {{20{instruction[31]}}, instruction[31:25], instruction[11:7]};\n",
    "            7'b1100011: // B-type\n",
    "                immediate = {{19{instruction[31]}}, instruction[31], instruction[7], \n",
    "                           instruction[30:25], instruction[11:8], 1'b0};\n",
    "            7'b0110111, 7'b0010111: // U-type\n",
    "                immediate = {instruction[31:12], 12'b0};\n",
    "            7'b1101111: // J-type\n",
    "                immediate = {{11{instruction[31]}}, instruction[31], instruction[19:12],\n",
    "                           instruction[20], instruction[30:21], 1'b0};\n",
    "            default:\n",
    "                immediate = 32'b0;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Control unit\n",
    "    always_comb begin\n",
    "        // Default values\n",
    "        reg_write = 1'b0;\n",
    "        alu_op = 2'b00;\n",
    "        alu_src = 1'b0;\n",
    "        mem_read = 1'b0;\n",
    "        mem_write = 1'b0;\n",
    "        mem_to_reg = 2'b00;\n",
    "        branch = 1'b0;\n",
    "        jump = 1'b0;\n",
    "        \n",
    "        case (opcode)\n",
    "            7'b0110011: begin // R-type\n",
    "                reg_write = 1'b1;\n",
    "                alu_op = 2'b10;\n",
    "            end\n",
    "            7'b0010011: begin // I-type ALU\n",
    "                reg_write = 1'b1;\n",
    "                alu_src = 1'b1;\n",
    "                alu_op = 2'b10;\n",
    "            end\n",
    "            7'b0000011: begin // Load\n",
    "                reg_write = 1'b1;\n",
    "                alu_src = 1'b1;\n",
    "                mem_read = 1'b1;\n",
    "                mem_to_reg = 2'b01;\n",
    "            end\n",
    "            7'b0100011: begin // Store\n",
    "                alu_src = 1'b1;\n",
    "                mem_write = 1'b1;\n",
    "            end\n",
    "            7'b1100011: begin // Branch\n",
    "                alu_op = 2'b01;\n",
    "                branch = 1'b1;\n",
    "            end\n",
    "            7'b1101111: begin // JAL\n",
    "                reg_write = 1'b1;\n",
    "                mem_to_reg = 2'b10;\n",
    "                jump = 1'b1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // ALU control\n",
    "    always_comb begin\n",
    "        case (alu_op)\n",
    "            2'b00: alu_control = 4'b0010; // ADD\n",
    "            2'b01: alu_control = 4'b0110; // SUB (for branch)\n",
    "            2'b10: begin\n",
    "                case (funct3)\n",
    "                    3'b000: alu_control = (funct7[5] && opcode[5]) ? 4'b0110 : 4'b0010; // SUB : ADD\n",
    "                    3'b010: alu_control = 4'b0111; // SLT\n",
    "                    3'b110: alu_control = 4'b0001; // OR\n",
    "                    3'b111: alu_control = 4'b0000; // AND\n",
    "                    default: alu_control = 4'b0010;\n",
    "                endcase\n",
    "            end\n",
    "            default: alu_control = 4'b0010;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register file read\n",
    "    assign reg_data1 = (rs1 == 5'b0) ? 32'b0 : registers[rs1];\n",
    "    assign reg_data2 = (rs2 == 5'b0) ? 32'b0 : registers[rs2];\n",
    "    \n",
    "    // ALU\n",
    "    logic [DATA_WIDTH-1:0] alu_input2;\n",
    "    logic alu_zero;\n",
    "    \n",
    "    assign alu_input2 = alu_src ? immediate : reg_data2;\n",
    "    \n",
    "    always_comb begin\n",
    "        case (alu_control)\n",
    "            4'b0000: alu_result = reg_data1 & alu_input2; // AND\n",
    "            4'b0001: alu_result = reg_data1 | alu_input2; // OR\n",
    "            4'b0010: alu_result = reg_data1 + alu_input2; // ADD\n",
    "            4'b0110: alu_result = reg_data1 - alu_input2; // SUB\n",
    "            4'b0111: alu_result = ($signed(reg_data1) < $signed(alu_input2)) ? 1 : 0; // SLT\n",
    "            default: alu_result = 32'b0;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign alu_zero = (alu_result == 32'b0);\n",
    "    \n",
    "    // Data memory interface\n",
    "    assign dmem_addr = alu_result;\n",
    "    assign dmem_wdata = reg_data2;\n",
    "    assign dmem_be = 4'b1111; // Word access\n",
    "    assign dmem_we = mem_write;\n",
    "    assign dmem_req = mem_read || mem_write;\n",
    "    \n",
    "    // Write back\n",
    "    logic [DATA_WIDTH-1:0] write_data;\n",
    "    \n",
    "    always_comb begin\n",
    "        case (mem_to_reg)\n",
    "            2'b00: write_data = alu_result;\n",
    "            2'b01: write_data = dmem_rdata;\n",
    "            2'b10: write_data = pc + 4; // For JAL\n",
    "            default: write_data = alu_result;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register file write\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (reg_write && (rd != 5'b0)) begin\n",
    "            registers[rd] <= write_data;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // PC update\n",
    "    logic pc_src;\n",
    "    assign pc_src = (branch && alu_zero) || jump;\n",
    "    \n",
    "    always_comb begin\n",
    "        if (pc_src) begin\n",
    "            pc_next = pc + immediate;\n",
    "        end else begin\n",
    "            pc_next = pc + 4;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            pc <= 32'h0000_0000;\n",
    "        end else begin\n",
    "            pc <= pc_next;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13705265",
   "metadata": {},
   "source": [
    "##### Cache Memory Controller\n",
    "\n",
    "```systemverilog\n",
    "// Direct-mapped cache controller\n",
    "module cache_controller #(\n",
    "    parameter CACHE_SIZE = 1024,     // Cache size in bytes\n",
    "    parameter BLOCK_SIZE = 64,       // Block size in bytes\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Processor interface\n",
    "    input logic [ADDR_WIDTH-1:0] cpu_addr,\n",
    "    input logic [DATA_WIDTH-1:0] cpu_wdata,\n",
    "    output logic [DATA_WIDTH-1:0] cpu_rdata,\n",
    "    input logic cpu_req,\n",
    "    input logic cpu_we,\n",
    "    output logic cpu_ready,\n",
    "    \n",
    "    // Memory interface\n",
    "    output logic [ADDR_WIDTH-1:0] mem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] mem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] mem_rdata,\n",
    "    output logic mem_req,\n",
    "    output logic mem_we,\n",
    "    input logic mem_ready\n",
    ");\n",
    "\n",
    "    localparam NUM_BLOCKS = CACHE_SIZE / BLOCK_SIZE;\n",
    "    localparam WORDS_PER_BLOCK = BLOCK_SIZE / (DATA_WIDTH / 8);\n",
    "    localparam INDEX_WIDTH = $clog2(NUM_BLOCKS);\n",
    "    localparam OFFSET_WIDTH = $clog2(WORDS_PER_BLOCK);\n",
    "    localparam TAG_WIDTH = ADDR_WIDTH - INDEX_WIDTH - OFFSET_WIDTH - 2;\n",
    "    \n",
    "    // Cache memory arrays\n",
    "    logic [DATA_WIDTH-1:0] cache_data [NUM_BLOCKS][WORDS_PER_BLOCK];\n",
    "    logic [TAG_WIDTH-1:0] cache_tags [NUM_BLOCKS];\n",
    "    logic cache_valid [NUM_BLOCKS];\n",
    "    logic cache_dirty [NUM_BLOCKS];\n",
    "    \n",
    "    // Address breakdown\n",
    "    logic [TAG_WIDTH-1:0] addr_tag;\n",
    "    logic [INDEX_WIDTH-1:0] addr_index;\n",
    "    logic [OFFSET_WIDTH-1:0] addr_offset;\n",
    "    \n",
    "    assign {addr_tag, addr_index, addr_offset} = cpu_addr[ADDR_WIDTH-1:2];\n",
    "    \n",
    "    // Cache state machine\n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        COMPARE_TAG,\n",
    "        ALLOCATE,\n",
    "        WRITEBACK,\n",
    "        REFILL\n",
    "    } cache_state_t;\n",
    "    \n",
    "    cache_state_t current_state, next_state;\n",
    "    \n",
    "    // Cache lookup\n",
    "    logic hit, miss;\n",
    "    logic [OFFSET_WIDTH-1:0] refill_counter;\n",
    "    logic [ADDR_WIDTH-1:0] refill_addr;\n",
    "    \n",
    "    assign hit = cache_valid[addr_index] && \n",
    "                (cache_tags[addr_index] == addr_tag);\n",
    "    assign miss = !hit;\n",
    "    \n",
    "    // State machine\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (cpu_req) begin\n",
    "                    next_state = COMPARE_TAG;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            COMPARE_TAG: begin\n",
    "                if (hit) begin\n",
    "                    next_state = IDLE;\n",
    "                end else begin\n",
    "                    if (cache_valid[addr_index] && cache_dirty[addr_index]) begin\n",
    "                        next_state = WRITEBACK;\n",
    "                    end else begin\n",
    "                        next_state = ALLOCATE;\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITEBACK: begin\n",
    "                if (mem_ready && (refill_counter == WORDS_PER_BLOCK - 1)) begin\n",
    "                    next_state = ALLOCATE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            ALLOCATE: begin\n",
    "                next_state = REFILL;\n",
    "            end\n",
    "            \n",
    "            REFILL: begin\n",
    "                if (mem_ready && (refill_counter == WORDS_PER_BLOCK - 1)) begin\n",
    "                    next_state = COMPARE_TAG;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Refill counter\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            refill_counter <= '0;\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                WRITEBACK, REFILL: begin\n",
    "                    if (mem_ready) begin\n",
    "                        refill_counter <= refill_counter + 1;\n",
    "                    end\n",
    "                end\n",
    "                default: begin\n",
    "                    refill_counter <= '0;\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Cache data management\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            for (int i = 0; i < NUM_BLOCKS; i++) begin\n",
    "                cache_valid[i] <= 1'b0;\n",
    "                cache_dirty[i] <= 1'b0;\n",
    "                cache_tags[i] <= '0;\n",
    "            end\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                COMPARE_TAG: begin\n",
    "                    if (hit && cpu_we) begin\n",
    "                        cache_data[addr_index][addr_offset] <= cpu_wdata;\n",
    "                        cache_dirty[addr_index] <= 1'b1;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                REFILL: begin\n",
    "                    if (mem_ready) begin\n",
    "                        cache_data[addr_index][refill_counter] <= mem_rdata;\n",
    "                        if (refill_counter == WORDS_PER_BLOCK - 1) begin\n",
    "                            cache_valid[addr_index] <= 1'b1;\n",
    "                            cache_dirty[addr_index] <= 1'b0;\n",
    "                            cache_tags[addr_index] <= addr_tag;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                ALLOCATE: begin\n",
    "                    cache_valid[addr_index] <= 1'b0;\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Memory interface\n",
    "    always_comb begin\n",
    "        mem_req = 1'b0;\n",
    "        mem_we = 1'b0;\n",
    "        mem_addr = '0;\n",
    "        mem_wdata = '0;\n",
    "        refill_addr = {addr_tag, addr_index, {OFFSET_WIDTH{1'b0}}, 2'b00};\n",
    "        \n",
    "        case (current_state)\n",
    "            WRITEBACK: begin\n",
    "                mem_req = 1'b1;\n",
    "                mem_we = 1'b1;\n",
    "                mem_addr = {cache_tags[addr_index], addr_index, \n",
    "                           refill_counter, 2'b00};\n",
    "                mem_wdata = cache_data[addr_index][refill_counter];\n",
    "            end\n",
    "            \n",
    "            REFILL: begin\n",
    "                mem_req = 1'b1;\n",
    "                mem_we = 1'b0;\n",
    "                mem_addr = refill_addr + (refill_counter << 2);\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // CPU interface\n",
    "    assign cpu_rdata = cache_data[addr_index][addr_offset];\n",
    "    assign cpu_ready = (current_state == COMPARE_TAG && hit) ||\n",
    "                      (current_state == IDLE && !cpu_req);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2fccad0d",
   "metadata": {},
   "source": [
    "##### Pipeline Controller with Hazard Detection\n",
    "\n",
    "```systemverilog\n",
    "// 5-stage pipeline controller with hazard detection and forwarding\n",
    "module pipeline_controller (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Instruction decode stage\n",
    "    input logic [4:0] id_rs1, id_rs2, id_rd,\n",
    "    input logic id_reg_write,\n",
    "    input logic id_mem_read,\n",
    "    \n",
    "    // Execute stage\n",
    "    input logic [4:0] ex_rs1, ex_rs2, ex_rd,\n",
    "    input logic ex_reg_write,\n",
    "    input logic ex_mem_read,\n",
    "    \n",
    "    // Memory stage\n",
    "    input logic [4:0] mem_rd,\n",
    "    input logic mem_reg_write,\n",
    "    \n",
    "    // Write-back stage\n",
    "    input logic [4:0] wb_rd,\n",
    "    input logic wb_reg_write,\n",
    "    \n",
    "    // Control outputs\n",
    "    output logic pc_write,\n",
    "    output logic if_id_write,\n",
    "    output logic id_ex_flush,\n",
    "    output logic [1:0] forward_a,\n",
    "    output logic [1:0] forward_b,\n",
    "    output logic stall\n",
    ");\n",
    "\n",
    "    // Hazard detection\n",
    "    logic load_use_hazard;\n",
    "    logic control_hazard;\n",
    "    \n",
    "    // Load-use hazard detection\n",
    "    assign load_use_hazard = ex_mem_read && \n",
    "                           ((ex_rd == id_rs1) || (ex_rd == id_rs2)) &&\n",
    "                           (ex_rd != 5'b0);\n",
    "    \n",
    "    // Data forwarding logic\n",
    "    always_comb begin\n",
    "        // Forward A (ALU input A)\n",
    "        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs1)) begin\n",
    "            forward_a = 2'b10; // Forward from MEM stage\n",
    "        end else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs1)) begin\n",
    "            forward_a = 2'b01; // Forward from WB stage\n",
    "        end else begin\n",
    "            forward_a = 2'b00; // No forwarding\n",
    "        end\n",
    "        \n",
    "        // Forward B (ALU input B)\n",
    "        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs2)) begin\n",
    "            forward_b = 2'b10; // Forward from MEM stage\n",
    "        end else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs2)) begin\n",
    "            forward_b = 2'b01; // Forward from WB stage\n",
    "        end else begin\n",
    "            forward_b = 2'b00; // No forwarding\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stall logic\n",
    "    assign stall = load_use_hazard;\n",
    "    \n",
    "    // Pipeline control\n",
    "    assign pc_write = !stall;\n",
    "    assign if_id_write = !stall;\n",
    "    assign id_ex_flush = stall || control_hazard;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0e965665",
   "metadata": {},
   "source": [
    "#### Complete System Integration Example"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01ff44f5",
   "metadata": {},
   "source": [
    "##### Simple SoC (System on Chip)\n",
    "\n",
    "```systemverilog\n",
    "// Simple SoC integrating CPU, memory, and peripherals\n",
    "module simple_soc #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // GPIO\n",
    "    input logic [15:0] gpio_in,\n",
    "    output logic [15:0] gpio_out,\n",
    "    \n",
    "    // UART\n",
    "    input logic uart_rx,\n",
    "    output logic uart_tx,\n",
    "    \n",
    "    // External memory interface\n",
    "    output logic [ADDR_WIDTH-1:0] ext_mem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] ext_mem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] ext_mem_rdata,\n",
    "    output logic [3:0] ext_mem_be,\n",
    "    output logic ext_mem_we,\n",
    "    output logic ext_mem_req,\n",
    "    input logic ext_mem_ready\n",
    ");\n",
    "\n",
    "    // Memory map\n",
    "    localparam IMEM_BASE = 32'h0000_0000;\n",
    "    localparam IMEM_SIZE = 32'h0000_4000; // 16KB\n",
    "    localparam DMEM_BASE = 32'h0001_0000;\n",
    "    localparam DMEM_SIZE = 32'h0000_4000; // 16KB\n",
    "    localparam GPIO_BASE = 32'h4000_0000;\n",
    "    localparam UART_BASE = 32'h4000_1000;\n",
    "    localparam EXT_MEM_BASE = 32'h8000_0000;\n",
    "    \n",
    "    // CPU signals\n",
    "    logic [ADDR_WIDTH-1:0] cpu_imem_addr, cpu_dmem_addr;\n",
    "    logic [DATA_WIDTH-1:0] cpu_imem_data, cpu_dmem_wdata, cpu_dmem_rdata;\n",
    "    logic [3:0] cpu_dmem_be;\n",
    "    logic cpu_dmem_we, cpu_imem_req, cpu_dmem_req;\n",
    "    \n",
    "    // Memory select signals\n",
    "    logic sel_imem, sel_dmem, sel_gpio, sel_uart, sel_ext_mem;\n",
    "    \n",
    "    // Address decode\n",
    "    always_comb begin\n",
    "        sel_imem = (cpu_imem_addr >= IMEM_BASE) && \n",
    "                  (cpu_imem_addr < IMEM_BASE + IMEM_SIZE);\n",
    "        sel_dmem = (cpu_dmem_addr >= DMEM_BASE) && \n",
    "                  (cpu_dmem_addr < DMEM_BASE + DMEM_SIZE);\n",
    "        sel_gpio = (cpu_dmem_addr >= GPIO_BASE) && \n",
    "                  (cpu_dmem_addr < GPIO_BASE + 32'h1000);\n",
    "        sel_uart = (cpu_dmem_addr >= UART_BASE) && \n",
    "                  (cpu_dmem_addr < UART_BASE + 32'h1000);\n",
    "        sel_ext_mem = (cpu_dmem_addr >= EXT_MEM_BASE);\n",
    "    end\n",
    "    \n",
    "    // CPU instantiation\n",
    "    riscv_core cpu (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .imem_addr(cpu_imem_addr),\n",
    "        .imem_data(cpu_imem_data),\n",
    "        .imem_req(cpu_imem_req),\n",
    "        .dmem_addr(cpu_dmem_addr),\n",
    "        .dmem_wdata(cpu_dmem_wdata),\n",
    "        .dmem_rdata(cpu_dmem_rdata),\n",
    "        .dmem_be(cpu_dmem_be),\n",
    "        .dmem_we(cpu_dmem_we),\n",
    "        .dmem_req(cpu_dmem_req)\n",
    "    );\n",
    "    \n",
    "    // Instruction memory\n",
    "    logic [DATA_WIDTH-1:0] imem_rdata;\n",
    "    \n",
    "    dual_port_ram #(\n",
    "        .ADDR_WIDTH(12),\n",
    "        .DATA_WIDTH(DATA_WIDTH)\n",
    "    ) instruction_memory (\n",
    "        .clk_a(clk),\n",
    "        .addr_a(cpu_imem_addr[13:2]),\n",
    "        .data_in_a('0),\n",
    "        .byte_en_a('0),\n",
    "        .we_a(1'b0),\n",
    "        .en_a(sel_imem),\n",
    "        .data_out_a(imem_rdata),\n",
    "        .clk_b(clk),\n",
    "        .addr_b('0),\n",
    "        .data_in_b('0),\n",
    "        .byte_en_b('0),\n",
    "        .we_b(1'b0),\n",
    "        .en_b(1'b0),\n",
    "        .data_out_b()\n",
    "    );\n",
    "    \n",
    "    // Data memory\n",
    "    logic [DATA_WIDTH-1:0] dmem_rdata;\n",
    "    \n",
    "    dual_port_ram #(\n",
    "        .ADDR_WIDTH(12),\n",
    "        .DATA_WIDTH(DATA_WIDTH)\n",
    "    ) data_memory (\n",
    "        .clk_a(clk),\n",
    "        .addr_a(cpu_dmem_addr[13:2]),\n",
    "        .data_in_a(cpu_dmem_wdata),\n",
    "        .byte_en_a(cpu_dmem_be),\n",
    "        .we_a(cpu_dmem_we && sel_dmem),\n",
    "        .en_a(sel_dmem),\n",
    "        .data_out_a(dmem_rdata),\n",
    "        .clk_b(clk),\n",
    "        .addr_b('0),\n",
    "        .data_in_b('0),\n",
    "        .byte_en_b('0),\n",
    "        .we_b(1'b0),\n",
    "        .en_b(1'b0),\n",
    "        .data_out_b()\n",
    "    );\n",
    "    \n",
    "    // GPIO controller\n",
    "    logic [DATA_WIDTH-1:0] gpio_rdata;\n",
    "    \n",
    "    gpio_controller gpio_ctrl (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .addr(cpu_dmem_addr[3:2]),\n",
    "        .wdata(cpu_dmem_wdata),\n",
    "        .rdata(gpio_rdata),\n",
    "        .we(cpu_dmem_we && sel_gpio),\n",
    "        .en(sel_gpio),\n",
    "        .gpio_in(gpio_in),\n",
    "        .gpio_out(gpio_out)\n",
    "    );\n",
    "    \n",
    "    // UART controller\n",
    "    logic [DATA_WIDTH-1:0] uart_rdata;\n",
    "    \n",
    "    uart_controller uart_ctrl (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .addr(cpu_dmem_addr[3:2]),\n",
    "        .wdata(cpu_dmem_wdata),\n",
    "        .rdata(uart_rdata),\n",
    "        .we(cpu_dmem_we && sel_uart),\n",
    "        .en(sel_uart),\n",
    "        .uart_rx(uart_rx),\n",
    "        .uart_tx(uart_tx)\n",
    "    );\n",
    "    \n",
    "    // Data multiplexer\n",
    "    always_comb begin\n",
    "        if (sel_dmem) begin\n",
    "            cpu_dmem_rdata = dmem_rdata;\n",
    "        end else if (sel_gpio) begin\n",
    "            cpu_dmem_rdata = gpio_rdata;\n",
    "        end else if (sel_uart) begin\n",
    "            cpu_dmem_rdata = uart_rdata;\n",
    "        end else if (sel_ext_mem) begin\n",
    "            cpu_dmem_rdata = ext_mem_rdata;\n",
    "        end else begin\n",
    "            cpu_dmem_rdata = '0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign cpu_imem_data = sel_imem ? imem_rdata : '0;\n",
    "    \n",
    "    // External memory interface\n",
    "    assign ext_mem_addr = cpu_dmem_addr;\n",
    "    assign ext_mem_wdata = cpu_dmem_wdata;\n",
    "    assign ext_mem_be = cpu_dmem_be;\n",
    "    assign ext_mem_we = cpu_dmem_we && sel_ext_mem;\n",
    "    assign ext_mem_req = cpu_dmem_req && sel_ext_mem;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f7d819c0",
   "metadata": {},
   "source": [
    "#### Best Practices and Design Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4db7ca7a",
   "metadata": {},
   "source": [
    "##### Design Principles\n",
    "\n",
    "1. **Modularity**: Break complex designs into smaller, manageable modules\n",
    "2. **Parameterization**: Use parameters to make designs configurable and reusable\n",
    "3. **Clock Domain Crossing**: Properly handle signals crossing different clock domains\n",
    "4. **Reset Strategy**: Implement consistent reset strategies across all modules\n",
    "5. **Naming Conventions**: Use clear, consistent naming for signals and modules"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62a3818d",
   "metadata": {},
   "source": [
    "##### Performance Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Example of optimized design patterns\n",
    "\n",
    "// 1. Pipeline critical paths\n",
    "module optimized_multiplier #(\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic valid_in,\n",
    "    output logic [2*WIDTH-1:0] product,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "    // Pipeline stages for large multiplier\n",
    "    logic [WIDTH-1:0] a_reg1, b_reg1;\n",
    "    logic [2*WIDTH-1:0] partial_product;\n",
    "    logic valid_reg1, valid_reg2;\n",
    "    \n",
    "    // Stage 1: Register inputs\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            a_reg1 <= '0;\n",
    "            b_reg1 <= '0;\n",
    "            valid_reg1 <= 1'b0;\n",
    "        end else begin\n",
    "            a_reg1 <= a;\n",
    "            b_reg1 <= b;\n",
    "            valid_reg1 <= valid_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 2: Multiplication\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            partial_product <= '0;\n",
    "            valid_reg2 <= 1'b0;\n",
    "        end else begin\n",
    "            partial_product <= a_reg1 * b_reg1;\n",
    "            valid_reg2 <= valid_reg1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 3: Output\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            product <= '0;\n",
    "            valid_out <= 1'b0;\n",
    "        end else begin\n",
    "            product <= partial_product;\n",
    "            valid_out <= valid_reg2;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// 2. Resource sharing\n",
    "module shared_alu #(\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [WIDTH-1:0] operand_a, operand_b,\n",
    "    input logic [1:0] operation,\n",
    "    input logic enable,\n",
    "    output logic [WIDTH-1:0] result\n",
    ");\n",
    "\n",
    "    // Shared ALU for multiple operations\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            result <= '0;\n",
    "        end else if (enable) begin\n",
    "            case (operation)\n",
    "                2'b00: result <= operand_a + operand_b;\n",
    "                2'b01: result <= operand_a - operand_b;\n",
    "                2'b10: result <= operand_a & operand_b;\n",
    "                2'b11: result <= operand_a | operand_b;\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dcd1518c",
   "metadata": {},
   "source": [
    "##### Verification Considerations\n",
    "\n",
    "When designing these components, consider:\n",
    "\n",
    "1. **Testability**: Include test modes and observability points\n",
    "2. **Assertions**: Add SystemVerilog assertions for critical properties\n",
    "3. **Coverage**: Ensure all code paths and corner cases are testable\n",
    "4. **Formal Verification**: Design with formal verification in mind"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f48b5728",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter demonstrated practical SystemVerilog implementations across various domains:\n",
    "\n",
    "- **Combinational Logic**: ALU, encoders, and barrel shifters showing advanced combinational design techniques\n",
    "- **Sequential Logic**: Counters and state machines with real-world UART example\n",
    "- **Memory Systems**: Dual-port RAM and FIFO implementations with proper handling of memory interfaces\n",
    "- **Bus Protocols**: AXI4-Lite master showing industry-standard communication protocols\n",
    "- **Processor Components**: RISC-V core, cache controller, and pipeline management demonstrating complex digital systems\n",
    "\n",
    "Each example incorporates SystemVerilog best practices including parameterization, proper clocking, reset handling, and modular design. These examples serve as templates for developing robust, scalable digital systems in real-world applications."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
