module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 5'h1
    output [4:0] q
); 
    
    d_ff dff5( clk , ( 1'b0 ^ q[0]) ,reset,1'b1, q[4]);
    d_ff dff4( clk , (  q[4]) ,reset,1'b1, q[3]);
    d_ff dff3( clk , ( q[0] ^ q[3]) ,reset,1'b1, q[2]);
    d_ff dff2( clk , ( q[2]) ,reset,1'b1, q[1]);
    d_ff dff1( clk , ( q[1]) ,reset,1'b0, q[0]);
    
    

endmodule

module d_ff (
    input clk,
    input  d,
    input reset,
    input lb,
    output  q
);
    always @(posedge clk) begin
        if (reset) begin 
            if (lb ) begin
                q<= 0;  end
            else begin
                q<= 1;  end
        end
        else begin
            q<= d;    end
    end 
endmodule
